
STM32L4xx-SensorTile.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08004000  08004000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017820  08004190  08004190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  0801b9b0  0801b9b0  000189b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801bed8  0801bed8  00018ed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801bee0  0801bee0  00018ee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801bee4  0801bee4  00018ee4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000568  20000000  0801bee8  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .neai         0000005c  20000568  0801c450  00019568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00002a98  200005c4  0801c4ac  000195c4  2**2
                  ALLOC
  9 .noinit       00000000  10000000  10000000  00000000  2**0
                  ALLOC
 10 .bss2         00000000  200005c4  200005c4  000195c4  2**0
                  CONTENTS
 11 ._user_heap_stack 00004000  2000305c  2000305c  0001a05c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000195c4  2**0
                  CONTENTS, READONLY
 13 .debug_line   00025a8a  00000000  00000000  000195f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 00000109  00000000  00000000  0003f07e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   0000a794  00000000  00000000  0003f187  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00001e85  00000000  00000000  0004991b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00004190  00000000  00000000  0004b7a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000cf15  00000000  00000000  0004f930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 0000319f  00000000  00000000  0005c845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000087  00000000  00000000  0005f9e4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000124a0  00000000  00000000  0005fa6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08004190 <__do_global_dtors_aux>:
 8004190:	b510      	push	{r4, lr}
 8004192:	4c05      	ldr	r4, [pc, #20]	@ (80041a8 <__do_global_dtors_aux+0x18>)
 8004194:	7823      	ldrb	r3, [r4, #0]
 8004196:	b933      	cbnz	r3, 80041a6 <__do_global_dtors_aux+0x16>
 8004198:	4b04      	ldr	r3, [pc, #16]	@ (80041ac <__do_global_dtors_aux+0x1c>)
 800419a:	b113      	cbz	r3, 80041a2 <__do_global_dtors_aux+0x12>
 800419c:	4804      	ldr	r0, [pc, #16]	@ (80041b0 <__do_global_dtors_aux+0x20>)
 800419e:	f3af 8000 	nop.w
 80041a2:	2301      	movs	r3, #1
 80041a4:	7023      	strb	r3, [r4, #0]
 80041a6:	bd10      	pop	{r4, pc}
 80041a8:	200005c4 	.word	0x200005c4
 80041ac:	00000000 	.word	0x00000000
 80041b0:	0801b998 	.word	0x0801b998

080041b4 <frame_dummy>:
 80041b4:	b508      	push	{r3, lr}
 80041b6:	4b03      	ldr	r3, [pc, #12]	@ (80041c4 <frame_dummy+0x10>)
 80041b8:	b11b      	cbz	r3, 80041c2 <frame_dummy+0xe>
 80041ba:	4903      	ldr	r1, [pc, #12]	@ (80041c8 <frame_dummy+0x14>)
 80041bc:	4803      	ldr	r0, [pc, #12]	@ (80041cc <frame_dummy+0x18>)
 80041be:	f3af 8000 	nop.w
 80041c2:	bd08      	pop	{r3, pc}
 80041c4:	00000000 	.word	0x00000000
 80041c8:	200005c8 	.word	0x200005c8
 80041cc:	0801b998 	.word	0x0801b998

080041d0 <strlen>:
 80041d0:	4603      	mov	r3, r0
 80041d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80041d6:	2a00      	cmp	r2, #0
 80041d8:	d1fb      	bne.n	80041d2 <strlen+0x2>
 80041da:	1a18      	subs	r0, r3, r0
 80041dc:	3801      	subs	r0, #1
 80041de:	4770      	bx	lr

080041e0 <memchr>:
 80041e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80041e4:	2a10      	cmp	r2, #16
 80041e6:	db2b      	blt.n	8004240 <memchr+0x60>
 80041e8:	f010 0f07 	tst.w	r0, #7
 80041ec:	d008      	beq.n	8004200 <memchr+0x20>
 80041ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80041f2:	3a01      	subs	r2, #1
 80041f4:	428b      	cmp	r3, r1
 80041f6:	d02d      	beq.n	8004254 <memchr+0x74>
 80041f8:	f010 0f07 	tst.w	r0, #7
 80041fc:	b342      	cbz	r2, 8004250 <memchr+0x70>
 80041fe:	d1f6      	bne.n	80041ee <memchr+0xe>
 8004200:	b4f0      	push	{r4, r5, r6, r7}
 8004202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8004206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800420a:	f022 0407 	bic.w	r4, r2, #7
 800420e:	f07f 0700 	mvns.w	r7, #0
 8004212:	2300      	movs	r3, #0
 8004214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8004218:	3c08      	subs	r4, #8
 800421a:	ea85 0501 	eor.w	r5, r5, r1
 800421e:	ea86 0601 	eor.w	r6, r6, r1
 8004222:	fa85 f547 	uadd8	r5, r5, r7
 8004226:	faa3 f587 	sel	r5, r3, r7
 800422a:	fa86 f647 	uadd8	r6, r6, r7
 800422e:	faa5 f687 	sel	r6, r5, r7
 8004232:	b98e      	cbnz	r6, 8004258 <memchr+0x78>
 8004234:	d1ee      	bne.n	8004214 <memchr+0x34>
 8004236:	bcf0      	pop	{r4, r5, r6, r7}
 8004238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800423c:	f002 0207 	and.w	r2, r2, #7
 8004240:	b132      	cbz	r2, 8004250 <memchr+0x70>
 8004242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004246:	3a01      	subs	r2, #1
 8004248:	ea83 0301 	eor.w	r3, r3, r1
 800424c:	b113      	cbz	r3, 8004254 <memchr+0x74>
 800424e:	d1f8      	bne.n	8004242 <memchr+0x62>
 8004250:	2000      	movs	r0, #0
 8004252:	4770      	bx	lr
 8004254:	3801      	subs	r0, #1
 8004256:	4770      	bx	lr
 8004258:	2d00      	cmp	r5, #0
 800425a:	bf06      	itte	eq
 800425c:	4635      	moveq	r5, r6
 800425e:	3803      	subeq	r0, #3
 8004260:	3807      	subne	r0, #7
 8004262:	f015 0f01 	tst.w	r5, #1
 8004266:	d107      	bne.n	8004278 <memchr+0x98>
 8004268:	3001      	adds	r0, #1
 800426a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800426e:	bf02      	ittt	eq
 8004270:	3001      	addeq	r0, #1
 8004272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8004276:	3001      	addeq	r0, #1
 8004278:	bcf0      	pop	{r4, r5, r6, r7}
 800427a:	3801      	subs	r0, #1
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop

08004280 <__aeabi_drsub>:
 8004280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8004284:	e002      	b.n	800428c <__adddf3>
 8004286:	bf00      	nop

08004288 <__aeabi_dsub>:
 8004288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800428c <__adddf3>:
 800428c:	b530      	push	{r4, r5, lr}
 800428e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8004292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8004296:	ea94 0f05 	teq	r4, r5
 800429a:	bf08      	it	eq
 800429c:	ea90 0f02 	teqeq	r0, r2
 80042a0:	bf1f      	itttt	ne
 80042a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80042a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80042aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80042ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80042b2:	f000 80e2 	beq.w	800447a <__adddf3+0x1ee>
 80042b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80042ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80042be:	bfb8      	it	lt
 80042c0:	426d      	neglt	r5, r5
 80042c2:	dd0c      	ble.n	80042de <__adddf3+0x52>
 80042c4:	442c      	add	r4, r5
 80042c6:	ea80 0202 	eor.w	r2, r0, r2
 80042ca:	ea81 0303 	eor.w	r3, r1, r3
 80042ce:	ea82 0000 	eor.w	r0, r2, r0
 80042d2:	ea83 0101 	eor.w	r1, r3, r1
 80042d6:	ea80 0202 	eor.w	r2, r0, r2
 80042da:	ea81 0303 	eor.w	r3, r1, r3
 80042de:	2d36      	cmp	r5, #54	@ 0x36
 80042e0:	bf88      	it	hi
 80042e2:	bd30      	pophi	{r4, r5, pc}
 80042e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80042e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80042ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80042f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80042f4:	d002      	beq.n	80042fc <__adddf3+0x70>
 80042f6:	4240      	negs	r0, r0
 80042f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80042fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8004300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8004308:	d002      	beq.n	8004310 <__adddf3+0x84>
 800430a:	4252      	negs	r2, r2
 800430c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004310:	ea94 0f05 	teq	r4, r5
 8004314:	f000 80a7 	beq.w	8004466 <__adddf3+0x1da>
 8004318:	f1a4 0401 	sub.w	r4, r4, #1
 800431c:	f1d5 0e20 	rsbs	lr, r5, #32
 8004320:	db0d      	blt.n	800433e <__adddf3+0xb2>
 8004322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8004326:	fa22 f205 	lsr.w	r2, r2, r5
 800432a:	1880      	adds	r0, r0, r2
 800432c:	f141 0100 	adc.w	r1, r1, #0
 8004330:	fa03 f20e 	lsl.w	r2, r3, lr
 8004334:	1880      	adds	r0, r0, r2
 8004336:	fa43 f305 	asr.w	r3, r3, r5
 800433a:	4159      	adcs	r1, r3
 800433c:	e00e      	b.n	800435c <__adddf3+0xd0>
 800433e:	f1a5 0520 	sub.w	r5, r5, #32
 8004342:	f10e 0e20 	add.w	lr, lr, #32
 8004346:	2a01      	cmp	r2, #1
 8004348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800434c:	bf28      	it	cs
 800434e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8004352:	fa43 f305 	asr.w	r3, r3, r5
 8004356:	18c0      	adds	r0, r0, r3
 8004358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800435c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8004360:	d507      	bpl.n	8004372 <__adddf3+0xe6>
 8004362:	f04f 0e00 	mov.w	lr, #0
 8004366:	f1dc 0c00 	rsbs	ip, ip, #0
 800436a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800436e:	eb6e 0101 	sbc.w	r1, lr, r1
 8004372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8004376:	d31b      	bcc.n	80043b0 <__adddf3+0x124>
 8004378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800437c:	d30c      	bcc.n	8004398 <__adddf3+0x10c>
 800437e:	0849      	lsrs	r1, r1, #1
 8004380:	ea5f 0030 	movs.w	r0, r0, rrx
 8004384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8004388:	f104 0401 	add.w	r4, r4, #1
 800438c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8004390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8004394:	f080 809a 	bcs.w	80044cc <__adddf3+0x240>
 8004398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800439c:	bf08      	it	eq
 800439e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80043a2:	f150 0000 	adcs.w	r0, r0, #0
 80043a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80043aa:	ea41 0105 	orr.w	r1, r1, r5
 80043ae:	bd30      	pop	{r4, r5, pc}
 80043b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80043b4:	4140      	adcs	r0, r0
 80043b6:	eb41 0101 	adc.w	r1, r1, r1
 80043ba:	3c01      	subs	r4, #1
 80043bc:	bf28      	it	cs
 80043be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80043c2:	d2e9      	bcs.n	8004398 <__adddf3+0x10c>
 80043c4:	f091 0f00 	teq	r1, #0
 80043c8:	bf04      	itt	eq
 80043ca:	4601      	moveq	r1, r0
 80043cc:	2000      	moveq	r0, #0
 80043ce:	fab1 f381 	clz	r3, r1
 80043d2:	bf08      	it	eq
 80043d4:	3320      	addeq	r3, #32
 80043d6:	f1a3 030b 	sub.w	r3, r3, #11
 80043da:	f1b3 0220 	subs.w	r2, r3, #32
 80043de:	da0c      	bge.n	80043fa <__adddf3+0x16e>
 80043e0:	320c      	adds	r2, #12
 80043e2:	dd08      	ble.n	80043f6 <__adddf3+0x16a>
 80043e4:	f102 0c14 	add.w	ip, r2, #20
 80043e8:	f1c2 020c 	rsb	r2, r2, #12
 80043ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80043f0:	fa21 f102 	lsr.w	r1, r1, r2
 80043f4:	e00c      	b.n	8004410 <__adddf3+0x184>
 80043f6:	f102 0214 	add.w	r2, r2, #20
 80043fa:	bfd8      	it	le
 80043fc:	f1c2 0c20 	rsble	ip, r2, #32
 8004400:	fa01 f102 	lsl.w	r1, r1, r2
 8004404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8004408:	bfdc      	itt	le
 800440a:	ea41 010c 	orrle.w	r1, r1, ip
 800440e:	4090      	lslle	r0, r2
 8004410:	1ae4      	subs	r4, r4, r3
 8004412:	bfa2      	ittt	ge
 8004414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8004418:	4329      	orrge	r1, r5
 800441a:	bd30      	popge	{r4, r5, pc}
 800441c:	ea6f 0404 	mvn.w	r4, r4
 8004420:	3c1f      	subs	r4, #31
 8004422:	da1c      	bge.n	800445e <__adddf3+0x1d2>
 8004424:	340c      	adds	r4, #12
 8004426:	dc0e      	bgt.n	8004446 <__adddf3+0x1ba>
 8004428:	f104 0414 	add.w	r4, r4, #20
 800442c:	f1c4 0220 	rsb	r2, r4, #32
 8004430:	fa20 f004 	lsr.w	r0, r0, r4
 8004434:	fa01 f302 	lsl.w	r3, r1, r2
 8004438:	ea40 0003 	orr.w	r0, r0, r3
 800443c:	fa21 f304 	lsr.w	r3, r1, r4
 8004440:	ea45 0103 	orr.w	r1, r5, r3
 8004444:	bd30      	pop	{r4, r5, pc}
 8004446:	f1c4 040c 	rsb	r4, r4, #12
 800444a:	f1c4 0220 	rsb	r2, r4, #32
 800444e:	fa20 f002 	lsr.w	r0, r0, r2
 8004452:	fa01 f304 	lsl.w	r3, r1, r4
 8004456:	ea40 0003 	orr.w	r0, r0, r3
 800445a:	4629      	mov	r1, r5
 800445c:	bd30      	pop	{r4, r5, pc}
 800445e:	fa21 f004 	lsr.w	r0, r1, r4
 8004462:	4629      	mov	r1, r5
 8004464:	bd30      	pop	{r4, r5, pc}
 8004466:	f094 0f00 	teq	r4, #0
 800446a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800446e:	bf06      	itte	eq
 8004470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8004474:	3401      	addeq	r4, #1
 8004476:	3d01      	subne	r5, #1
 8004478:	e74e      	b.n	8004318 <__adddf3+0x8c>
 800447a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800447e:	bf18      	it	ne
 8004480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004484:	d029      	beq.n	80044da <__adddf3+0x24e>
 8004486:	ea94 0f05 	teq	r4, r5
 800448a:	bf08      	it	eq
 800448c:	ea90 0f02 	teqeq	r0, r2
 8004490:	d005      	beq.n	800449e <__adddf3+0x212>
 8004492:	ea54 0c00 	orrs.w	ip, r4, r0
 8004496:	bf04      	itt	eq
 8004498:	4619      	moveq	r1, r3
 800449a:	4610      	moveq	r0, r2
 800449c:	bd30      	pop	{r4, r5, pc}
 800449e:	ea91 0f03 	teq	r1, r3
 80044a2:	bf1e      	ittt	ne
 80044a4:	2100      	movne	r1, #0
 80044a6:	2000      	movne	r0, #0
 80044a8:	bd30      	popne	{r4, r5, pc}
 80044aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80044ae:	d105      	bne.n	80044bc <__adddf3+0x230>
 80044b0:	0040      	lsls	r0, r0, #1
 80044b2:	4149      	adcs	r1, r1
 80044b4:	bf28      	it	cs
 80044b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80044ba:	bd30      	pop	{r4, r5, pc}
 80044bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80044c0:	bf3c      	itt	cc
 80044c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80044c6:	bd30      	popcc	{r4, r5, pc}
 80044c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80044cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80044d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80044d4:	f04f 0000 	mov.w	r0, #0
 80044d8:	bd30      	pop	{r4, r5, pc}
 80044da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80044de:	bf1a      	itte	ne
 80044e0:	4619      	movne	r1, r3
 80044e2:	4610      	movne	r0, r2
 80044e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80044e8:	bf1c      	itt	ne
 80044ea:	460b      	movne	r3, r1
 80044ec:	4602      	movne	r2, r0
 80044ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80044f2:	bf06      	itte	eq
 80044f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80044f8:	ea91 0f03 	teqeq	r1, r3
 80044fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8004500:	bd30      	pop	{r4, r5, pc}
 8004502:	bf00      	nop

08004504 <__aeabi_ui2d>:
 8004504:	f090 0f00 	teq	r0, #0
 8004508:	bf04      	itt	eq
 800450a:	2100      	moveq	r1, #0
 800450c:	4770      	bxeq	lr
 800450e:	b530      	push	{r4, r5, lr}
 8004510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8004514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8004518:	f04f 0500 	mov.w	r5, #0
 800451c:	f04f 0100 	mov.w	r1, #0
 8004520:	e750      	b.n	80043c4 <__adddf3+0x138>
 8004522:	bf00      	nop

08004524 <__aeabi_i2d>:
 8004524:	f090 0f00 	teq	r0, #0
 8004528:	bf04      	itt	eq
 800452a:	2100      	moveq	r1, #0
 800452c:	4770      	bxeq	lr
 800452e:	b530      	push	{r4, r5, lr}
 8004530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8004534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8004538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800453c:	bf48      	it	mi
 800453e:	4240      	negmi	r0, r0
 8004540:	f04f 0100 	mov.w	r1, #0
 8004544:	e73e      	b.n	80043c4 <__adddf3+0x138>
 8004546:	bf00      	nop

08004548 <__aeabi_f2d>:
 8004548:	0042      	lsls	r2, r0, #1
 800454a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800454e:	ea4f 0131 	mov.w	r1, r1, rrx
 8004552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8004556:	bf1f      	itttt	ne
 8004558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800455c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8004560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8004564:	4770      	bxne	lr
 8004566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800456a:	bf08      	it	eq
 800456c:	4770      	bxeq	lr
 800456e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8004572:	bf04      	itt	eq
 8004574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8004578:	4770      	bxeq	lr
 800457a:	b530      	push	{r4, r5, lr}
 800457c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8004580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8004584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8004588:	e71c      	b.n	80043c4 <__adddf3+0x138>
 800458a:	bf00      	nop

0800458c <__aeabi_ul2d>:
 800458c:	ea50 0201 	orrs.w	r2, r0, r1
 8004590:	bf08      	it	eq
 8004592:	4770      	bxeq	lr
 8004594:	b530      	push	{r4, r5, lr}
 8004596:	f04f 0500 	mov.w	r5, #0
 800459a:	e00a      	b.n	80045b2 <__aeabi_l2d+0x16>

0800459c <__aeabi_l2d>:
 800459c:	ea50 0201 	orrs.w	r2, r0, r1
 80045a0:	bf08      	it	eq
 80045a2:	4770      	bxeq	lr
 80045a4:	b530      	push	{r4, r5, lr}
 80045a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80045aa:	d502      	bpl.n	80045b2 <__aeabi_l2d+0x16>
 80045ac:	4240      	negs	r0, r0
 80045ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80045b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80045b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80045ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80045be:	f43f aed8 	beq.w	8004372 <__adddf3+0xe6>
 80045c2:	f04f 0203 	mov.w	r2, #3
 80045c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80045ca:	bf18      	it	ne
 80045cc:	3203      	addne	r2, #3
 80045ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80045d2:	bf18      	it	ne
 80045d4:	3203      	addne	r2, #3
 80045d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80045da:	f1c2 0320 	rsb	r3, r2, #32
 80045de:	fa00 fc03 	lsl.w	ip, r0, r3
 80045e2:	fa20 f002 	lsr.w	r0, r0, r2
 80045e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80045ea:	ea40 000e 	orr.w	r0, r0, lr
 80045ee:	fa21 f102 	lsr.w	r1, r1, r2
 80045f2:	4414      	add	r4, r2
 80045f4:	e6bd      	b.n	8004372 <__adddf3+0xe6>
 80045f6:	bf00      	nop

080045f8 <__aeabi_dmul>:
 80045f8:	b570      	push	{r4, r5, r6, lr}
 80045fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80045fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8004602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8004606:	bf1d      	ittte	ne
 8004608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800460c:	ea94 0f0c 	teqne	r4, ip
 8004610:	ea95 0f0c 	teqne	r5, ip
 8004614:	f000 f8de 	bleq	80047d4 <__aeabi_dmul+0x1dc>
 8004618:	442c      	add	r4, r5
 800461a:	ea81 0603 	eor.w	r6, r1, r3
 800461e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8004622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8004626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800462a:	bf18      	it	ne
 800462c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8004630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8004634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004638:	d038      	beq.n	80046ac <__aeabi_dmul+0xb4>
 800463a:	fba0 ce02 	umull	ip, lr, r0, r2
 800463e:	f04f 0500 	mov.w	r5, #0
 8004642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8004646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800464a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800464e:	f04f 0600 	mov.w	r6, #0
 8004652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8004656:	f09c 0f00 	teq	ip, #0
 800465a:	bf18      	it	ne
 800465c:	f04e 0e01 	orrne.w	lr, lr, #1
 8004660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8004664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8004668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800466c:	d204      	bcs.n	8004678 <__aeabi_dmul+0x80>
 800466e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8004672:	416d      	adcs	r5, r5
 8004674:	eb46 0606 	adc.w	r6, r6, r6
 8004678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800467c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8004680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8004684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8004688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800468c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8004690:	bf88      	it	hi
 8004692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8004696:	d81e      	bhi.n	80046d6 <__aeabi_dmul+0xde>
 8004698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800469c:	bf08      	it	eq
 800469e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80046a2:	f150 0000 	adcs.w	r0, r0, #0
 80046a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80046aa:	bd70      	pop	{r4, r5, r6, pc}
 80046ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80046b0:	ea46 0101 	orr.w	r1, r6, r1
 80046b4:	ea40 0002 	orr.w	r0, r0, r2
 80046b8:	ea81 0103 	eor.w	r1, r1, r3
 80046bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80046c0:	bfc2      	ittt	gt
 80046c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80046c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80046ca:	bd70      	popgt	{r4, r5, r6, pc}
 80046cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80046d0:	f04f 0e00 	mov.w	lr, #0
 80046d4:	3c01      	subs	r4, #1
 80046d6:	f300 80ab 	bgt.w	8004830 <__aeabi_dmul+0x238>
 80046da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80046de:	bfde      	ittt	le
 80046e0:	2000      	movle	r0, #0
 80046e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80046e6:	bd70      	pople	{r4, r5, r6, pc}
 80046e8:	f1c4 0400 	rsb	r4, r4, #0
 80046ec:	3c20      	subs	r4, #32
 80046ee:	da35      	bge.n	800475c <__aeabi_dmul+0x164>
 80046f0:	340c      	adds	r4, #12
 80046f2:	dc1b      	bgt.n	800472c <__aeabi_dmul+0x134>
 80046f4:	f104 0414 	add.w	r4, r4, #20
 80046f8:	f1c4 0520 	rsb	r5, r4, #32
 80046fc:	fa00 f305 	lsl.w	r3, r0, r5
 8004700:	fa20 f004 	lsr.w	r0, r0, r4
 8004704:	fa01 f205 	lsl.w	r2, r1, r5
 8004708:	ea40 0002 	orr.w	r0, r0, r2
 800470c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8004710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8004714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004718:	fa21 f604 	lsr.w	r6, r1, r4
 800471c:	eb42 0106 	adc.w	r1, r2, r6
 8004720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004724:	bf08      	it	eq
 8004726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800472a:	bd70      	pop	{r4, r5, r6, pc}
 800472c:	f1c4 040c 	rsb	r4, r4, #12
 8004730:	f1c4 0520 	rsb	r5, r4, #32
 8004734:	fa00 f304 	lsl.w	r3, r0, r4
 8004738:	fa20 f005 	lsr.w	r0, r0, r5
 800473c:	fa01 f204 	lsl.w	r2, r1, r4
 8004740:	ea40 0002 	orr.w	r0, r0, r2
 8004744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8004748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800474c:	f141 0100 	adc.w	r1, r1, #0
 8004750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004754:	bf08      	it	eq
 8004756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800475a:	bd70      	pop	{r4, r5, r6, pc}
 800475c:	f1c4 0520 	rsb	r5, r4, #32
 8004760:	fa00 f205 	lsl.w	r2, r0, r5
 8004764:	ea4e 0e02 	orr.w	lr, lr, r2
 8004768:	fa20 f304 	lsr.w	r3, r0, r4
 800476c:	fa01 f205 	lsl.w	r2, r1, r5
 8004770:	ea43 0302 	orr.w	r3, r3, r2
 8004774:	fa21 f004 	lsr.w	r0, r1, r4
 8004778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800477c:	fa21 f204 	lsr.w	r2, r1, r4
 8004780:	ea20 0002 	bic.w	r0, r0, r2
 8004784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8004788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800478c:	bf08      	it	eq
 800478e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004792:	bd70      	pop	{r4, r5, r6, pc}
 8004794:	f094 0f00 	teq	r4, #0
 8004798:	d10f      	bne.n	80047ba <__aeabi_dmul+0x1c2>
 800479a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800479e:	0040      	lsls	r0, r0, #1
 80047a0:	eb41 0101 	adc.w	r1, r1, r1
 80047a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80047a8:	bf08      	it	eq
 80047aa:	3c01      	subeq	r4, #1
 80047ac:	d0f7      	beq.n	800479e <__aeabi_dmul+0x1a6>
 80047ae:	ea41 0106 	orr.w	r1, r1, r6
 80047b2:	f095 0f00 	teq	r5, #0
 80047b6:	bf18      	it	ne
 80047b8:	4770      	bxne	lr
 80047ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80047be:	0052      	lsls	r2, r2, #1
 80047c0:	eb43 0303 	adc.w	r3, r3, r3
 80047c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80047c8:	bf08      	it	eq
 80047ca:	3d01      	subeq	r5, #1
 80047cc:	d0f7      	beq.n	80047be <__aeabi_dmul+0x1c6>
 80047ce:	ea43 0306 	orr.w	r3, r3, r6
 80047d2:	4770      	bx	lr
 80047d4:	ea94 0f0c 	teq	r4, ip
 80047d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80047dc:	bf18      	it	ne
 80047de:	ea95 0f0c 	teqne	r5, ip
 80047e2:	d00c      	beq.n	80047fe <__aeabi_dmul+0x206>
 80047e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80047e8:	bf18      	it	ne
 80047ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80047ee:	d1d1      	bne.n	8004794 <__aeabi_dmul+0x19c>
 80047f0:	ea81 0103 	eor.w	r1, r1, r3
 80047f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80047f8:	f04f 0000 	mov.w	r0, #0
 80047fc:	bd70      	pop	{r4, r5, r6, pc}
 80047fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004802:	bf06      	itte	eq
 8004804:	4610      	moveq	r0, r2
 8004806:	4619      	moveq	r1, r3
 8004808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800480c:	d019      	beq.n	8004842 <__aeabi_dmul+0x24a>
 800480e:	ea94 0f0c 	teq	r4, ip
 8004812:	d102      	bne.n	800481a <__aeabi_dmul+0x222>
 8004814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8004818:	d113      	bne.n	8004842 <__aeabi_dmul+0x24a>
 800481a:	ea95 0f0c 	teq	r5, ip
 800481e:	d105      	bne.n	800482c <__aeabi_dmul+0x234>
 8004820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8004824:	bf1c      	itt	ne
 8004826:	4610      	movne	r0, r2
 8004828:	4619      	movne	r1, r3
 800482a:	d10a      	bne.n	8004842 <__aeabi_dmul+0x24a>
 800482c:	ea81 0103 	eor.w	r1, r1, r3
 8004830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8004834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8004838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800483c:	f04f 0000 	mov.w	r0, #0
 8004840:	bd70      	pop	{r4, r5, r6, pc}
 8004842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8004846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800484a:	bd70      	pop	{r4, r5, r6, pc}

0800484c <__aeabi_ddiv>:
 800484c:	b570      	push	{r4, r5, r6, lr}
 800484e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8004852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8004856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800485a:	bf1d      	ittte	ne
 800485c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004860:	ea94 0f0c 	teqne	r4, ip
 8004864:	ea95 0f0c 	teqne	r5, ip
 8004868:	f000 f8a7 	bleq	80049ba <__aeabi_ddiv+0x16e>
 800486c:	eba4 0405 	sub.w	r4, r4, r5
 8004870:	ea81 0e03 	eor.w	lr, r1, r3
 8004874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800487c:	f000 8088 	beq.w	8004990 <__aeabi_ddiv+0x144>
 8004880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8004888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800488c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8004890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8004894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8004898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800489c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80048a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80048a4:	429d      	cmp	r5, r3
 80048a6:	bf08      	it	eq
 80048a8:	4296      	cmpeq	r6, r2
 80048aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80048ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80048b2:	d202      	bcs.n	80048ba <__aeabi_ddiv+0x6e>
 80048b4:	085b      	lsrs	r3, r3, #1
 80048b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80048ba:	1ab6      	subs	r6, r6, r2
 80048bc:	eb65 0503 	sbc.w	r5, r5, r3
 80048c0:	085b      	lsrs	r3, r3, #1
 80048c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80048c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80048ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80048ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80048d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80048d6:	bf22      	ittt	cs
 80048d8:	1ab6      	subcs	r6, r6, r2
 80048da:	4675      	movcs	r5, lr
 80048dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80048e0:	085b      	lsrs	r3, r3, #1
 80048e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80048e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80048ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80048ee:	bf22      	ittt	cs
 80048f0:	1ab6      	subcs	r6, r6, r2
 80048f2:	4675      	movcs	r5, lr
 80048f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80048f8:	085b      	lsrs	r3, r3, #1
 80048fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80048fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8004902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004906:	bf22      	ittt	cs
 8004908:	1ab6      	subcs	r6, r6, r2
 800490a:	4675      	movcs	r5, lr
 800490c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8004910:	085b      	lsrs	r3, r3, #1
 8004912:	ea4f 0232 	mov.w	r2, r2, rrx
 8004916:	ebb6 0e02 	subs.w	lr, r6, r2
 800491a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800491e:	bf22      	ittt	cs
 8004920:	1ab6      	subcs	r6, r6, r2
 8004922:	4675      	movcs	r5, lr
 8004924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8004928:	ea55 0e06 	orrs.w	lr, r5, r6
 800492c:	d018      	beq.n	8004960 <__aeabi_ddiv+0x114>
 800492e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8004932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8004936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800493a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800493e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8004942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800494a:	d1c0      	bne.n	80048ce <__aeabi_ddiv+0x82>
 800494c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004950:	d10b      	bne.n	800496a <__aeabi_ddiv+0x11e>
 8004952:	ea41 0100 	orr.w	r1, r1, r0
 8004956:	f04f 0000 	mov.w	r0, #0
 800495a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800495e:	e7b6      	b.n	80048ce <__aeabi_ddiv+0x82>
 8004960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004964:	bf04      	itt	eq
 8004966:	4301      	orreq	r1, r0
 8004968:	2000      	moveq	r0, #0
 800496a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800496e:	bf88      	it	hi
 8004970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8004974:	f63f aeaf 	bhi.w	80046d6 <__aeabi_dmul+0xde>
 8004978:	ebb5 0c03 	subs.w	ip, r5, r3
 800497c:	bf04      	itt	eq
 800497e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8004982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004986:	f150 0000 	adcs.w	r0, r0, #0
 800498a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800498e:	bd70      	pop	{r4, r5, r6, pc}
 8004990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8004994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8004998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800499c:	bfc2      	ittt	gt
 800499e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80049a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80049a6:	bd70      	popgt	{r4, r5, r6, pc}
 80049a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80049ac:	f04f 0e00 	mov.w	lr, #0
 80049b0:	3c01      	subs	r4, #1
 80049b2:	e690      	b.n	80046d6 <__aeabi_dmul+0xde>
 80049b4:	ea45 0e06 	orr.w	lr, r5, r6
 80049b8:	e68d      	b.n	80046d6 <__aeabi_dmul+0xde>
 80049ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80049be:	ea94 0f0c 	teq	r4, ip
 80049c2:	bf08      	it	eq
 80049c4:	ea95 0f0c 	teqeq	r5, ip
 80049c8:	f43f af3b 	beq.w	8004842 <__aeabi_dmul+0x24a>
 80049cc:	ea94 0f0c 	teq	r4, ip
 80049d0:	d10a      	bne.n	80049e8 <__aeabi_ddiv+0x19c>
 80049d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80049d6:	f47f af34 	bne.w	8004842 <__aeabi_dmul+0x24a>
 80049da:	ea95 0f0c 	teq	r5, ip
 80049de:	f47f af25 	bne.w	800482c <__aeabi_dmul+0x234>
 80049e2:	4610      	mov	r0, r2
 80049e4:	4619      	mov	r1, r3
 80049e6:	e72c      	b.n	8004842 <__aeabi_dmul+0x24a>
 80049e8:	ea95 0f0c 	teq	r5, ip
 80049ec:	d106      	bne.n	80049fc <__aeabi_ddiv+0x1b0>
 80049ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80049f2:	f43f aefd 	beq.w	80047f0 <__aeabi_dmul+0x1f8>
 80049f6:	4610      	mov	r0, r2
 80049f8:	4619      	mov	r1, r3
 80049fa:	e722      	b.n	8004842 <__aeabi_dmul+0x24a>
 80049fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004a00:	bf18      	it	ne
 8004a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004a06:	f47f aec5 	bne.w	8004794 <__aeabi_dmul+0x19c>
 8004a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8004a0e:	f47f af0d 	bne.w	800482c <__aeabi_dmul+0x234>
 8004a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8004a16:	f47f aeeb 	bne.w	80047f0 <__aeabi_dmul+0x1f8>
 8004a1a:	e712      	b.n	8004842 <__aeabi_dmul+0x24a>

08004a1c <__gedf2>:
 8004a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8004a20:	e006      	b.n	8004a30 <__cmpdf2+0x4>
 8004a22:	bf00      	nop

08004a24 <__ledf2>:
 8004a24:	f04f 0c01 	mov.w	ip, #1
 8004a28:	e002      	b.n	8004a30 <__cmpdf2+0x4>
 8004a2a:	bf00      	nop

08004a2c <__cmpdf2>:
 8004a2c:	f04f 0c01 	mov.w	ip, #1
 8004a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8004a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004a40:	bf18      	it	ne
 8004a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8004a46:	d01b      	beq.n	8004a80 <__cmpdf2+0x54>
 8004a48:	b001      	add	sp, #4
 8004a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8004a4e:	bf0c      	ite	eq
 8004a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8004a54:	ea91 0f03 	teqne	r1, r3
 8004a58:	bf02      	ittt	eq
 8004a5a:	ea90 0f02 	teqeq	r0, r2
 8004a5e:	2000      	moveq	r0, #0
 8004a60:	4770      	bxeq	lr
 8004a62:	f110 0f00 	cmn.w	r0, #0
 8004a66:	ea91 0f03 	teq	r1, r3
 8004a6a:	bf58      	it	pl
 8004a6c:	4299      	cmppl	r1, r3
 8004a6e:	bf08      	it	eq
 8004a70:	4290      	cmpeq	r0, r2
 8004a72:	bf2c      	ite	cs
 8004a74:	17d8      	asrcs	r0, r3, #31
 8004a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8004a7a:	f040 0001 	orr.w	r0, r0, #1
 8004a7e:	4770      	bx	lr
 8004a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004a88:	d102      	bne.n	8004a90 <__cmpdf2+0x64>
 8004a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8004a8e:	d107      	bne.n	8004aa0 <__cmpdf2+0x74>
 8004a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004a98:	d1d6      	bne.n	8004a48 <__cmpdf2+0x1c>
 8004a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8004a9e:	d0d3      	beq.n	8004a48 <__cmpdf2+0x1c>
 8004aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop

08004aa8 <__aeabi_cdrcmple>:
 8004aa8:	4684      	mov	ip, r0
 8004aaa:	4610      	mov	r0, r2
 8004aac:	4662      	mov	r2, ip
 8004aae:	468c      	mov	ip, r1
 8004ab0:	4619      	mov	r1, r3
 8004ab2:	4663      	mov	r3, ip
 8004ab4:	e000      	b.n	8004ab8 <__aeabi_cdcmpeq>
 8004ab6:	bf00      	nop

08004ab8 <__aeabi_cdcmpeq>:
 8004ab8:	b501      	push	{r0, lr}
 8004aba:	f7ff ffb7 	bl	8004a2c <__cmpdf2>
 8004abe:	2800      	cmp	r0, #0
 8004ac0:	bf48      	it	mi
 8004ac2:	f110 0f00 	cmnmi.w	r0, #0
 8004ac6:	bd01      	pop	{r0, pc}

08004ac8 <__aeabi_dcmpeq>:
 8004ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004acc:	f7ff fff4 	bl	8004ab8 <__aeabi_cdcmpeq>
 8004ad0:	bf0c      	ite	eq
 8004ad2:	2001      	moveq	r0, #1
 8004ad4:	2000      	movne	r0, #0
 8004ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8004ada:	bf00      	nop

08004adc <__aeabi_dcmplt>:
 8004adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004ae0:	f7ff ffea 	bl	8004ab8 <__aeabi_cdcmpeq>
 8004ae4:	bf34      	ite	cc
 8004ae6:	2001      	movcc	r0, #1
 8004ae8:	2000      	movcs	r0, #0
 8004aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8004aee:	bf00      	nop

08004af0 <__aeabi_dcmple>:
 8004af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004af4:	f7ff ffe0 	bl	8004ab8 <__aeabi_cdcmpeq>
 8004af8:	bf94      	ite	ls
 8004afa:	2001      	movls	r0, #1
 8004afc:	2000      	movhi	r0, #0
 8004afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8004b02:	bf00      	nop

08004b04 <__aeabi_dcmpge>:
 8004b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004b08:	f7ff ffce 	bl	8004aa8 <__aeabi_cdrcmple>
 8004b0c:	bf94      	ite	ls
 8004b0e:	2001      	movls	r0, #1
 8004b10:	2000      	movhi	r0, #0
 8004b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8004b16:	bf00      	nop

08004b18 <__aeabi_dcmpgt>:
 8004b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004b1c:	f7ff ffc4 	bl	8004aa8 <__aeabi_cdrcmple>
 8004b20:	bf34      	ite	cc
 8004b22:	2001      	movcc	r0, #1
 8004b24:	2000      	movcs	r0, #0
 8004b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8004b2a:	bf00      	nop

08004b2c <__aeabi_d2f>:
 8004b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8004b30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8004b34:	bf24      	itt	cs
 8004b36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8004b3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8004b3e:	d90d      	bls.n	8004b5c <__aeabi_d2f+0x30>
 8004b40:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8004b44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8004b48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8004b4c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004b50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8004b54:	bf08      	it	eq
 8004b56:	f020 0001 	biceq.w	r0, r0, #1
 8004b5a:	4770      	bx	lr
 8004b5c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8004b60:	d121      	bne.n	8004ba6 <__aeabi_d2f+0x7a>
 8004b62:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8004b66:	bfbc      	itt	lt
 8004b68:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8004b6c:	4770      	bxlt	lr
 8004b6e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8004b72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8004b76:	f1c2 0218 	rsb	r2, r2, #24
 8004b7a:	f1c2 0c20 	rsb	ip, r2, #32
 8004b7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8004b82:	fa20 f002 	lsr.w	r0, r0, r2
 8004b86:	bf18      	it	ne
 8004b88:	f040 0001 	orrne.w	r0, r0, #1
 8004b8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004b90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004b94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8004b98:	ea40 000c 	orr.w	r0, r0, ip
 8004b9c:	fa23 f302 	lsr.w	r3, r3, r2
 8004ba0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004ba4:	e7cc      	b.n	8004b40 <__aeabi_d2f+0x14>
 8004ba6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8004baa:	d107      	bne.n	8004bbc <__aeabi_d2f+0x90>
 8004bac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8004bb0:	bf1e      	ittt	ne
 8004bb2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8004bb6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8004bba:	4770      	bxne	lr
 8004bbc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8004bc0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8004bc4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop

08004bcc <__aeabi_ldivmod>:
 8004bcc:	b97b      	cbnz	r3, 8004bee <__aeabi_ldivmod+0x22>
 8004bce:	b972      	cbnz	r2, 8004bee <__aeabi_ldivmod+0x22>
 8004bd0:	2900      	cmp	r1, #0
 8004bd2:	bfbe      	ittt	lt
 8004bd4:	2000      	movlt	r0, #0
 8004bd6:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8004bda:	e006      	blt.n	8004bea <__aeabi_ldivmod+0x1e>
 8004bdc:	bf08      	it	eq
 8004bde:	2800      	cmpeq	r0, #0
 8004be0:	bf1c      	itt	ne
 8004be2:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8004be6:	f04f 30ff 	movne.w	r0, #4294967295
 8004bea:	f000 b9bb 	b.w	8004f64 <__aeabi_idiv0>
 8004bee:	f1ad 0c08 	sub.w	ip, sp, #8
 8004bf2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8004bf6:	2900      	cmp	r1, #0
 8004bf8:	db09      	blt.n	8004c0e <__aeabi_ldivmod+0x42>
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	db1a      	blt.n	8004c34 <__aeabi_ldivmod+0x68>
 8004bfe:	f000 f835 	bl	8004c6c <__udivmoddi4>
 8004c02:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004c06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c0a:	b004      	add	sp, #16
 8004c0c:	4770      	bx	lr
 8004c0e:	4240      	negs	r0, r0
 8004c10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	db1b      	blt.n	8004c50 <__aeabi_ldivmod+0x84>
 8004c18:	f000 f828 	bl	8004c6c <__udivmoddi4>
 8004c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c24:	b004      	add	sp, #16
 8004c26:	4240      	negs	r0, r0
 8004c28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004c2c:	4252      	negs	r2, r2
 8004c2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004c32:	4770      	bx	lr
 8004c34:	4252      	negs	r2, r2
 8004c36:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004c3a:	f000 f817 	bl	8004c6c <__udivmoddi4>
 8004c3e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004c42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c46:	b004      	add	sp, #16
 8004c48:	4240      	negs	r0, r0
 8004c4a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004c4e:	4770      	bx	lr
 8004c50:	4252      	negs	r2, r2
 8004c52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004c56:	f000 f809 	bl	8004c6c <__udivmoddi4>
 8004c5a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004c5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c62:	b004      	add	sp, #16
 8004c64:	4252      	negs	r2, r2
 8004c66:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004c6a:	4770      	bx	lr

08004c6c <__udivmoddi4>:
 8004c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c70:	9d08      	ldr	r5, [sp, #32]
 8004c72:	468e      	mov	lr, r1
 8004c74:	4604      	mov	r4, r0
 8004c76:	4688      	mov	r8, r1
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d14a      	bne.n	8004d12 <__udivmoddi4+0xa6>
 8004c7c:	428a      	cmp	r2, r1
 8004c7e:	4617      	mov	r7, r2
 8004c80:	d962      	bls.n	8004d48 <__udivmoddi4+0xdc>
 8004c82:	fab2 f682 	clz	r6, r2
 8004c86:	b14e      	cbz	r6, 8004c9c <__udivmoddi4+0x30>
 8004c88:	f1c6 0320 	rsb	r3, r6, #32
 8004c8c:	fa01 f806 	lsl.w	r8, r1, r6
 8004c90:	fa20 f303 	lsr.w	r3, r0, r3
 8004c94:	40b7      	lsls	r7, r6
 8004c96:	ea43 0808 	orr.w	r8, r3, r8
 8004c9a:	40b4      	lsls	r4, r6
 8004c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8004ca0:	fa1f fc87 	uxth.w	ip, r7
 8004ca4:	fbb8 f1fe 	udiv	r1, r8, lr
 8004ca8:	0c23      	lsrs	r3, r4, #16
 8004caa:	fb0e 8811 	mls	r8, lr, r1, r8
 8004cae:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8004cb2:	fb01 f20c 	mul.w	r2, r1, ip
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d909      	bls.n	8004cce <__udivmoddi4+0x62>
 8004cba:	18fb      	adds	r3, r7, r3
 8004cbc:	f101 30ff 	add.w	r0, r1, #4294967295
 8004cc0:	f080 80ea 	bcs.w	8004e98 <__udivmoddi4+0x22c>
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	f240 80e7 	bls.w	8004e98 <__udivmoddi4+0x22c>
 8004cca:	3902      	subs	r1, #2
 8004ccc:	443b      	add	r3, r7
 8004cce:	1a9a      	subs	r2, r3, r2
 8004cd0:	b2a3      	uxth	r3, r4
 8004cd2:	fbb2 f0fe 	udiv	r0, r2, lr
 8004cd6:	fb0e 2210 	mls	r2, lr, r0, r2
 8004cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004cde:	fb00 fc0c 	mul.w	ip, r0, ip
 8004ce2:	459c      	cmp	ip, r3
 8004ce4:	d909      	bls.n	8004cfa <__udivmoddi4+0x8e>
 8004ce6:	18fb      	adds	r3, r7, r3
 8004ce8:	f100 32ff 	add.w	r2, r0, #4294967295
 8004cec:	f080 80d6 	bcs.w	8004e9c <__udivmoddi4+0x230>
 8004cf0:	459c      	cmp	ip, r3
 8004cf2:	f240 80d3 	bls.w	8004e9c <__udivmoddi4+0x230>
 8004cf6:	443b      	add	r3, r7
 8004cf8:	3802      	subs	r0, #2
 8004cfa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8004cfe:	eba3 030c 	sub.w	r3, r3, ip
 8004d02:	2100      	movs	r1, #0
 8004d04:	b11d      	cbz	r5, 8004d0e <__udivmoddi4+0xa2>
 8004d06:	40f3      	lsrs	r3, r6
 8004d08:	2200      	movs	r2, #0
 8004d0a:	e9c5 3200 	strd	r3, r2, [r5]
 8004d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d12:	428b      	cmp	r3, r1
 8004d14:	d905      	bls.n	8004d22 <__udivmoddi4+0xb6>
 8004d16:	b10d      	cbz	r5, 8004d1c <__udivmoddi4+0xb0>
 8004d18:	e9c5 0100 	strd	r0, r1, [r5]
 8004d1c:	2100      	movs	r1, #0
 8004d1e:	4608      	mov	r0, r1
 8004d20:	e7f5      	b.n	8004d0e <__udivmoddi4+0xa2>
 8004d22:	fab3 f183 	clz	r1, r3
 8004d26:	2900      	cmp	r1, #0
 8004d28:	d146      	bne.n	8004db8 <__udivmoddi4+0x14c>
 8004d2a:	4573      	cmp	r3, lr
 8004d2c:	d302      	bcc.n	8004d34 <__udivmoddi4+0xc8>
 8004d2e:	4282      	cmp	r2, r0
 8004d30:	f200 8105 	bhi.w	8004f3e <__udivmoddi4+0x2d2>
 8004d34:	1a84      	subs	r4, r0, r2
 8004d36:	eb6e 0203 	sbc.w	r2, lr, r3
 8004d3a:	2001      	movs	r0, #1
 8004d3c:	4690      	mov	r8, r2
 8004d3e:	2d00      	cmp	r5, #0
 8004d40:	d0e5      	beq.n	8004d0e <__udivmoddi4+0xa2>
 8004d42:	e9c5 4800 	strd	r4, r8, [r5]
 8004d46:	e7e2      	b.n	8004d0e <__udivmoddi4+0xa2>
 8004d48:	2a00      	cmp	r2, #0
 8004d4a:	f000 8090 	beq.w	8004e6e <__udivmoddi4+0x202>
 8004d4e:	fab2 f682 	clz	r6, r2
 8004d52:	2e00      	cmp	r6, #0
 8004d54:	f040 80a4 	bne.w	8004ea0 <__udivmoddi4+0x234>
 8004d58:	1a8a      	subs	r2, r1, r2
 8004d5a:	0c03      	lsrs	r3, r0, #16
 8004d5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8004d60:	b280      	uxth	r0, r0
 8004d62:	b2bc      	uxth	r4, r7
 8004d64:	2101      	movs	r1, #1
 8004d66:	fbb2 fcfe 	udiv	ip, r2, lr
 8004d6a:	fb0e 221c 	mls	r2, lr, ip, r2
 8004d6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004d72:	fb04 f20c 	mul.w	r2, r4, ip
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d907      	bls.n	8004d8a <__udivmoddi4+0x11e>
 8004d7a:	18fb      	adds	r3, r7, r3
 8004d7c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8004d80:	d202      	bcs.n	8004d88 <__udivmoddi4+0x11c>
 8004d82:	429a      	cmp	r2, r3
 8004d84:	f200 80e0 	bhi.w	8004f48 <__udivmoddi4+0x2dc>
 8004d88:	46c4      	mov	ip, r8
 8004d8a:	1a9b      	subs	r3, r3, r2
 8004d8c:	fbb3 f2fe 	udiv	r2, r3, lr
 8004d90:	fb0e 3312 	mls	r3, lr, r2, r3
 8004d94:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8004d98:	fb02 f404 	mul.w	r4, r2, r4
 8004d9c:	429c      	cmp	r4, r3
 8004d9e:	d907      	bls.n	8004db0 <__udivmoddi4+0x144>
 8004da0:	18fb      	adds	r3, r7, r3
 8004da2:	f102 30ff 	add.w	r0, r2, #4294967295
 8004da6:	d202      	bcs.n	8004dae <__udivmoddi4+0x142>
 8004da8:	429c      	cmp	r4, r3
 8004daa:	f200 80ca 	bhi.w	8004f42 <__udivmoddi4+0x2d6>
 8004dae:	4602      	mov	r2, r0
 8004db0:	1b1b      	subs	r3, r3, r4
 8004db2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8004db6:	e7a5      	b.n	8004d04 <__udivmoddi4+0x98>
 8004db8:	f1c1 0620 	rsb	r6, r1, #32
 8004dbc:	408b      	lsls	r3, r1
 8004dbe:	fa22 f706 	lsr.w	r7, r2, r6
 8004dc2:	431f      	orrs	r7, r3
 8004dc4:	fa0e f401 	lsl.w	r4, lr, r1
 8004dc8:	fa20 f306 	lsr.w	r3, r0, r6
 8004dcc:	fa2e fe06 	lsr.w	lr, lr, r6
 8004dd0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8004dd4:	4323      	orrs	r3, r4
 8004dd6:	fa00 f801 	lsl.w	r8, r0, r1
 8004dda:	fa1f fc87 	uxth.w	ip, r7
 8004dde:	fbbe f0f9 	udiv	r0, lr, r9
 8004de2:	0c1c      	lsrs	r4, r3, #16
 8004de4:	fb09 ee10 	mls	lr, r9, r0, lr
 8004de8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8004dec:	fb00 fe0c 	mul.w	lr, r0, ip
 8004df0:	45a6      	cmp	lr, r4
 8004df2:	fa02 f201 	lsl.w	r2, r2, r1
 8004df6:	d909      	bls.n	8004e0c <__udivmoddi4+0x1a0>
 8004df8:	193c      	adds	r4, r7, r4
 8004dfa:	f100 3aff 	add.w	sl, r0, #4294967295
 8004dfe:	f080 809c 	bcs.w	8004f3a <__udivmoddi4+0x2ce>
 8004e02:	45a6      	cmp	lr, r4
 8004e04:	f240 8099 	bls.w	8004f3a <__udivmoddi4+0x2ce>
 8004e08:	3802      	subs	r0, #2
 8004e0a:	443c      	add	r4, r7
 8004e0c:	eba4 040e 	sub.w	r4, r4, lr
 8004e10:	fa1f fe83 	uxth.w	lr, r3
 8004e14:	fbb4 f3f9 	udiv	r3, r4, r9
 8004e18:	fb09 4413 	mls	r4, r9, r3, r4
 8004e1c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8004e20:	fb03 fc0c 	mul.w	ip, r3, ip
 8004e24:	45a4      	cmp	ip, r4
 8004e26:	d908      	bls.n	8004e3a <__udivmoddi4+0x1ce>
 8004e28:	193c      	adds	r4, r7, r4
 8004e2a:	f103 3eff 	add.w	lr, r3, #4294967295
 8004e2e:	f080 8082 	bcs.w	8004f36 <__udivmoddi4+0x2ca>
 8004e32:	45a4      	cmp	ip, r4
 8004e34:	d97f      	bls.n	8004f36 <__udivmoddi4+0x2ca>
 8004e36:	3b02      	subs	r3, #2
 8004e38:	443c      	add	r4, r7
 8004e3a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8004e3e:	eba4 040c 	sub.w	r4, r4, ip
 8004e42:	fba0 ec02 	umull	lr, ip, r0, r2
 8004e46:	4564      	cmp	r4, ip
 8004e48:	4673      	mov	r3, lr
 8004e4a:	46e1      	mov	r9, ip
 8004e4c:	d362      	bcc.n	8004f14 <__udivmoddi4+0x2a8>
 8004e4e:	d05f      	beq.n	8004f10 <__udivmoddi4+0x2a4>
 8004e50:	b15d      	cbz	r5, 8004e6a <__udivmoddi4+0x1fe>
 8004e52:	ebb8 0203 	subs.w	r2, r8, r3
 8004e56:	eb64 0409 	sbc.w	r4, r4, r9
 8004e5a:	fa04 f606 	lsl.w	r6, r4, r6
 8004e5e:	fa22 f301 	lsr.w	r3, r2, r1
 8004e62:	431e      	orrs	r6, r3
 8004e64:	40cc      	lsrs	r4, r1
 8004e66:	e9c5 6400 	strd	r6, r4, [r5]
 8004e6a:	2100      	movs	r1, #0
 8004e6c:	e74f      	b.n	8004d0e <__udivmoddi4+0xa2>
 8004e6e:	fbb1 fcf2 	udiv	ip, r1, r2
 8004e72:	0c01      	lsrs	r1, r0, #16
 8004e74:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8004e78:	b280      	uxth	r0, r0
 8004e7a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8004e7e:	463b      	mov	r3, r7
 8004e80:	4638      	mov	r0, r7
 8004e82:	463c      	mov	r4, r7
 8004e84:	46b8      	mov	r8, r7
 8004e86:	46be      	mov	lr, r7
 8004e88:	2620      	movs	r6, #32
 8004e8a:	fbb1 f1f7 	udiv	r1, r1, r7
 8004e8e:	eba2 0208 	sub.w	r2, r2, r8
 8004e92:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8004e96:	e766      	b.n	8004d66 <__udivmoddi4+0xfa>
 8004e98:	4601      	mov	r1, r0
 8004e9a:	e718      	b.n	8004cce <__udivmoddi4+0x62>
 8004e9c:	4610      	mov	r0, r2
 8004e9e:	e72c      	b.n	8004cfa <__udivmoddi4+0x8e>
 8004ea0:	f1c6 0220 	rsb	r2, r6, #32
 8004ea4:	fa2e f302 	lsr.w	r3, lr, r2
 8004ea8:	40b7      	lsls	r7, r6
 8004eaa:	40b1      	lsls	r1, r6
 8004eac:	fa20 f202 	lsr.w	r2, r0, r2
 8004eb0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	fbb3 f8fe 	udiv	r8, r3, lr
 8004eba:	b2bc      	uxth	r4, r7
 8004ebc:	fb0e 3318 	mls	r3, lr, r8, r3
 8004ec0:	0c11      	lsrs	r1, r2, #16
 8004ec2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8004ec6:	fb08 f904 	mul.w	r9, r8, r4
 8004eca:	40b0      	lsls	r0, r6
 8004ecc:	4589      	cmp	r9, r1
 8004ece:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8004ed2:	b280      	uxth	r0, r0
 8004ed4:	d93e      	bls.n	8004f54 <__udivmoddi4+0x2e8>
 8004ed6:	1879      	adds	r1, r7, r1
 8004ed8:	f108 3cff 	add.w	ip, r8, #4294967295
 8004edc:	d201      	bcs.n	8004ee2 <__udivmoddi4+0x276>
 8004ede:	4589      	cmp	r9, r1
 8004ee0:	d81f      	bhi.n	8004f22 <__udivmoddi4+0x2b6>
 8004ee2:	eba1 0109 	sub.w	r1, r1, r9
 8004ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8004eea:	fb09 f804 	mul.w	r8, r9, r4
 8004eee:	fb0e 1119 	mls	r1, lr, r9, r1
 8004ef2:	b292      	uxth	r2, r2
 8004ef4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004ef8:	4542      	cmp	r2, r8
 8004efa:	d229      	bcs.n	8004f50 <__udivmoddi4+0x2e4>
 8004efc:	18ba      	adds	r2, r7, r2
 8004efe:	f109 31ff 	add.w	r1, r9, #4294967295
 8004f02:	d2c4      	bcs.n	8004e8e <__udivmoddi4+0x222>
 8004f04:	4542      	cmp	r2, r8
 8004f06:	d2c2      	bcs.n	8004e8e <__udivmoddi4+0x222>
 8004f08:	f1a9 0102 	sub.w	r1, r9, #2
 8004f0c:	443a      	add	r2, r7
 8004f0e:	e7be      	b.n	8004e8e <__udivmoddi4+0x222>
 8004f10:	45f0      	cmp	r8, lr
 8004f12:	d29d      	bcs.n	8004e50 <__udivmoddi4+0x1e4>
 8004f14:	ebbe 0302 	subs.w	r3, lr, r2
 8004f18:	eb6c 0c07 	sbc.w	ip, ip, r7
 8004f1c:	3801      	subs	r0, #1
 8004f1e:	46e1      	mov	r9, ip
 8004f20:	e796      	b.n	8004e50 <__udivmoddi4+0x1e4>
 8004f22:	eba7 0909 	sub.w	r9, r7, r9
 8004f26:	4449      	add	r1, r9
 8004f28:	f1a8 0c02 	sub.w	ip, r8, #2
 8004f2c:	fbb1 f9fe 	udiv	r9, r1, lr
 8004f30:	fb09 f804 	mul.w	r8, r9, r4
 8004f34:	e7db      	b.n	8004eee <__udivmoddi4+0x282>
 8004f36:	4673      	mov	r3, lr
 8004f38:	e77f      	b.n	8004e3a <__udivmoddi4+0x1ce>
 8004f3a:	4650      	mov	r0, sl
 8004f3c:	e766      	b.n	8004e0c <__udivmoddi4+0x1a0>
 8004f3e:	4608      	mov	r0, r1
 8004f40:	e6fd      	b.n	8004d3e <__udivmoddi4+0xd2>
 8004f42:	443b      	add	r3, r7
 8004f44:	3a02      	subs	r2, #2
 8004f46:	e733      	b.n	8004db0 <__udivmoddi4+0x144>
 8004f48:	f1ac 0c02 	sub.w	ip, ip, #2
 8004f4c:	443b      	add	r3, r7
 8004f4e:	e71c      	b.n	8004d8a <__udivmoddi4+0x11e>
 8004f50:	4649      	mov	r1, r9
 8004f52:	e79c      	b.n	8004e8e <__udivmoddi4+0x222>
 8004f54:	eba1 0109 	sub.w	r1, r1, r9
 8004f58:	46c4      	mov	ip, r8
 8004f5a:	fbb1 f9fe 	udiv	r9, r1, lr
 8004f5e:	fb09 f804 	mul.w	r8, r9, r4
 8004f62:	e7c4      	b.n	8004eee <__udivmoddi4+0x282>

08004f64 <__aeabi_idiv0>:
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop

08004f68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004f68:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004fa0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004f6c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004f6e:	e003      	b.n	8004f78 <LoopCopyDataInit>

08004f70 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004f70:	4b0c      	ldr	r3, [pc, #48]	@ (8004fa4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004f72:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004f74:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004f76:	3104      	adds	r1, #4

08004f78 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004f78:	480b      	ldr	r0, [pc, #44]	@ (8004fa8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8004fac <LoopForever+0xe>)
	adds	r2, r0, r1
 8004f7c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004f7e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004f80:	d3f6      	bcc.n	8004f70 <CopyDataInit>
	ldr	r2, =_sbss
 8004f82:	4a0b      	ldr	r2, [pc, #44]	@ (8004fb0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004f84:	e002      	b.n	8004f8c <LoopFillZerobss>

08004f86 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004f86:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004f88:	f842 3b04 	str.w	r3, [r2], #4

08004f8c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004f8c:	4b09      	ldr	r3, [pc, #36]	@ (8004fb4 <LoopForever+0x16>)
	cmp	r2, r3
 8004f8e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004f90:	d3f9      	bcc.n	8004f86 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004f92:	f00c f891 	bl	80110b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004f96:	f015 fdbd 	bl	801ab14 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004f9a:	f000 f995 	bl	80052c8 <main>

08004f9e <LoopForever>:

LoopForever:
    b LoopForever
 8004f9e:	e7fe      	b.n	8004f9e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004fa0:	20017fff 	.word	0x20017fff
	ldr	r3, =_sidata
 8004fa4:	0801bee8 	.word	0x0801bee8
	ldr	r0, =_sdata
 8004fa8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004fac:	20000568 	.word	0x20000568
	ldr	r2, =_sbss
 8004fb0:	200005c4 	.word	0x200005c4
	ldr	r3, = _ebss
 8004fb4:	2000305c 	.word	0x2000305c

08004fb8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004fb8:	e7fe      	b.n	8004fb8 <ADC1_2_IRQHandler>
	...

08004fbc <SystemClock_Config>:
 * @brief  System Clock Configuration
 * @param  None
 * @retval None
 */
void SystemClock_Config(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b0ba      	sub	sp, #232	@ 0xe8
 8004fc0:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004fc2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	601a      	str	r2, [r3, #0]
 8004fca:	605a      	str	r2, [r3, #4]
 8004fcc:	609a      	str	r2, [r3, #8]
 8004fce:	60da      	str	r2, [r3, #12]
 8004fd0:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004fd2:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8004fd6:	2244      	movs	r2, #68	@ 0x44
 8004fd8:	2100      	movs	r1, #0
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f015 fd35 	bl	801aa4a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004fe0:	f107 0308 	add.w	r3, r7, #8
 8004fe4:	2288      	movs	r2, #136	@ 0x88
 8004fe6:	2100      	movs	r1, #0
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f015 fd2e 	bl	801aa4a <memset>
  
  __HAL_RCC_PWR_CLK_ENABLE();
 8004fee:	4b43      	ldr	r3, [pc, #268]	@ (80050fc <SystemClock_Config+0x140>)
 8004ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ff2:	4a42      	ldr	r2, [pc, #264]	@ (80050fc <SystemClock_Config+0x140>)
 8004ff4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ff8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ffa:	4b40      	ldr	r3, [pc, #256]	@ (80050fc <SystemClock_Config+0x140>)
 8004ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ffe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005002:	607b      	str	r3, [r7, #4]
 8005004:	687b      	ldr	r3, [r7, #4]
  HAL_PWR_EnableBkUpAccess();
 8005006:	f00e faa9 	bl	801355c <HAL_PWR_EnableBkUpAccess>
  
  /* Enable the LSE Oscilator */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 800500a:	2304      	movs	r3, #4
 800500c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8005010:	2301      	movs	r3, #1
 8005012:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005016:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800501a:	4618      	mov	r0, r3
 800501c:	f00e fadc 	bl	80135d8 <HAL_RCC_OscConfig>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d001      	beq.n	800502a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8005026:	f000 f86b 	bl	8005100 <Error_Handler>
  }
  
  /* Enable the CSS interrupt in case LSE signal is corrupted or not present */
  HAL_RCCEx_DisableLSECSS();
 800502a:	f00f fbd5 	bl	80147d8 <HAL_RCCEx_DisableLSECSS>
  
  /* Enable MSI Oscillator and activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_MSI;
 800502e:	2310      	movs	r3, #16
 8005030:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.MSIState            = RCC_MSI_ON;
 8005034:	2301      	movs	r3, #1
 8005036:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800503a:	2300      	movs	r3, #0
 800503c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.MSIClockRange       = RCC_MSIRANGE_11;
 8005040:	23b0      	movs	r3, #176	@ 0xb0
 8005042:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 8005046:	2302      	movs	r3, #2
 8005048:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_MSI;
 800504c:	2301      	movs	r3, #1
 800504e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  RCC_OscInitStruct.PLL.PLLM            = 6;
 8005052:	2306      	movs	r3, #6
 8005054:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  RCC_OscInitStruct.PLL.PLLN            = 40;
 8005058:	2328      	movs	r3, #40	@ 0x28
 800505a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  RCC_OscInitStruct.PLL.PLLP            = 7;
 800505e:	2307      	movs	r3, #7
 8005060:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  RCC_OscInitStruct.PLL.PLLQ            = 4;
 8005064:	2304      	movs	r3, #4
 8005066:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  RCC_OscInitStruct.PLL.PLLR            = 4;
 800506a:	2304      	movs	r3, #4
 800506c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005070:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8005074:	4618      	mov	r0, r3
 8005076:	f00e faaf 	bl	80135d8 <HAL_RCC_OscConfig>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d001      	beq.n	8005084 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8005080:	f000 f83e 	bl	8005100 <Error_Handler>
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005084:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005088:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800508a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800508e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005092:	f107 0308 	add.w	r3, r7, #8
 8005096:	4618      	mov	r0, r3
 8005098:	f00f f8b6 	bl	8014208 <HAL_RCCEx_PeriphCLKConfig>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <SystemClock_Config+0xea>
  {
    Error_Handler();
 80050a2:	f000 f82d 	bl	8005100 <Error_Handler>
  }
  
  /* Enable MSI Auto-calibration through LSE */
  HAL_RCCEx_EnableMSIPLLMode();
 80050a6:	f00f fbaf 	bl	8014808 <HAL_RCCEx_EnableMSIPLLMode>

  /* Select MSI output as USB clock source */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80050aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80050ae:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_MSI;
 80050b0:	f04f 6340 	mov.w	r3, #201326592	@ 0xc000000
 80050b4:	677b      	str	r3, [r7, #116]	@ 0x74
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80050b6:	f107 0308 	add.w	r3, r7, #8
 80050ba:	4618      	mov	r0, r3
 80050bc:	f00f f8a4 	bl	8014208 <HAL_RCCEx_PeriphCLKConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
  clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80050c0:	230f      	movs	r3, #15
 80050c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80050c6:	2303      	movs	r3, #3
 80050c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80050cc:	2300      	movs	r3, #0
 80050ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80050d2:	2300      	movs	r3, #0
 80050d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; //2
 80050d8:	2300      	movs	r3, #0
 80050da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80050de:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80050e2:	2104      	movs	r1, #4
 80050e4:	4618      	mov	r0, r3
 80050e6:	f00e fe03 	bl	8013cf0 <HAL_RCC_ClockConfig>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d001      	beq.n	80050f4 <SystemClock_Config+0x138>
  {
    Error_Handler();
 80050f0:	f000 f806 	bl	8005100 <Error_Handler>
  }
}
 80050f4:	bf00      	nop
 80050f6:	37e8      	adds	r7, #232	@ 0xe8
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	40021000 	.word	0x40021000

08005100 <Error_Handler>:
* @brief  This function is executed in case of error occurrence
* @param  None
* @retval None
*/
static void Error_Handler( void )
{
 8005100:	b480      	push	{r7}
 8005102:	af00      	add	r7, sp, #0
  while (1)
 8005104:	bf00      	nop
 8005106:	e7fd      	b.n	8005104 <Error_Handler+0x4>

08005108 <DATALOG_SD_Init>:
  * @brief  Start SD-Card demo
  * @param  None
  * @retval None
  */
void DATALOG_SD_Init(void)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b082      	sub	sp, #8
 800510c:	af00      	add	r7, sp, #0
  char SDPath[4];

  if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)
 800510e:	1d3b      	adds	r3, r7, #4
 8005110:	4619      	mov	r1, r3
 8005112:	4811      	ldr	r0, [pc, #68]	@ (8005158 <DATALOG_SD_Init+0x50>)
 8005114:	f013 fad8 	bl	80186c8 <FATFS_LinkDriver>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d117      	bne.n	800514e <DATALOG_SD_Init+0x46>
  {
    /* Register the file system object to the FatFs module */
    if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 0) != FR_OK)
 800511e:	1d3b      	adds	r3, r7, #4
 8005120:	2200      	movs	r2, #0
 8005122:	4619      	mov	r1, r3
 8005124:	480d      	ldr	r0, [pc, #52]	@ (800515c <DATALOG_SD_Init+0x54>)
 8005126:	f013 f88d 	bl	8018244 <f_mount>
 800512a:	4603      	mov	r3, r0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d00e      	beq.n	800514e <DATALOG_SD_Init+0x46>
    {
      /* FatFs Initialization Error */
      while(1)
      {
        BSP_LED_On(LED1);
 8005130:	2000      	movs	r0, #0
 8005132:	f009 fb89 	bl	800e848 <BSP_LED_On>
        HAL_Delay(500);
 8005136:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800513a:	f00c f847 	bl	80111cc <HAL_Delay>
        BSP_LED_Off(LED1);
 800513e:	2000      	movs	r0, #0
 8005140:	f009 fbb0 	bl	800e8a4 <BSP_LED_Off>
        HAL_Delay(100);
 8005144:	2064      	movs	r0, #100	@ 0x64
 8005146:	f00c f841 	bl	80111cc <HAL_Delay>
        BSP_LED_On(LED1);
 800514a:	bf00      	nop
 800514c:	e7f0      	b.n	8005130 <DATALOG_SD_Init+0x28>
      }
    }
  }
}
 800514e:	bf00      	nop
 8005150:	3708      	adds	r7, #8
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	0801be8c 	.word	0x0801be8c
 800515c:	200005ec 	.word	0x200005ec

08005160 <Accelero_Sensor_Handler>:
* @brief  Handles the accelerometer axes data getting/sending
* @param  handle the device handle
* @retval None
*/
void Accelero_Sensor_Handler(void *handle, float *xp, float *yp,float *zp)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b090      	sub	sp, #64	@ 0x40
 8005164:	af02      	add	r7, sp, #8
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607a      	str	r2, [r7, #4]
 800516c:	603b      	str	r3, [r7, #0]
    SensorAxes_t acceleration;
    uint8_t status;
    float x,y,z;
    float r, theta, phi;
    int32_t d1, d2,d3,d4,d5,d6;
    const float RADIAN = 57.2957795;
 800516e:	4b39      	ldr	r3, [pc, #228]	@ (8005254 <Accelero_Sensor_Handler+0xf4>)
 8005170:	637b      	str	r3, [r7, #52]	@ 0x34

  BSP_ACCELERO_Get_Instance( handle, &id );
 8005172:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 8005176:	4619      	mov	r1, r3
 8005178:	68f8      	ldr	r0, [r7, #12]
 800517a:	f00a fd2d 	bl	800fbd8 <BSP_ACCELERO_Get_Instance>

  BSP_ACCELERO_IsInitialized( handle, &status );
 800517e:	f107 0313 	add.w	r3, r7, #19
 8005182:	4619      	mov	r1, r3
 8005184:	68f8      	ldr	r0, [r7, #12]
 8005186:	f00a fd0b 	bl	800fba0 <BSP_ACCELERO_IsInitialized>

  if ( status == 1 )
 800518a:	7cfb      	ldrb	r3, [r7, #19]
 800518c:	2b01      	cmp	r3, #1
 800518e:	d15c      	bne.n	800524a <Accelero_Sensor_Handler+0xea>
  {
    if ( BSP_ACCELERO_Get_Axes( handle, &acceleration ) == COMPONENT_ERROR )
 8005190:	f107 0314 	add.w	r3, r7, #20
 8005194:	4619      	mov	r1, r3
 8005196:	68f8      	ldr	r0, [r7, #12]
 8005198:	f00a fd3a 	bl	800fc10 <BSP_ACCELERO_Get_Axes>
 800519c:	4603      	mov	r3, r0
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d105      	bne.n	80051ae <Accelero_Sensor_Handler+0x4e>
    {
      acceleration.AXIS_X = 0;
 80051a2:	2300      	movs	r3, #0
 80051a4:	617b      	str	r3, [r7, #20]
      acceleration.AXIS_Y = 0;
 80051a6:	2300      	movs	r3, #0
 80051a8:	61bb      	str	r3, [r7, #24]
      acceleration.AXIS_Z = 0;
 80051aa:	2300      	movs	r3, #0
 80051ac:	61fb      	str	r3, [r7, #28]
    }

    if(SendOverUSB) /* Write data on the USB */
 80051ae:	4b2a      	ldr	r3, [pc, #168]	@ (8005258 <Accelero_Sensor_Handler+0xf8>)
 80051b0:	781b      	ldrb	r3, [r3, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d02d      	beq.n	8005212 <Accelero_Sensor_Handler+0xb2>
    {
    	*xp = (float)acceleration.AXIS_X;
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	ee07 3a90 	vmov	s15, r3
 80051bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	edc3 7a00 	vstr	s15, [r3]
    	*yp = (float)acceleration.AXIS_Y;
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	ee07 3a90 	vmov	s15, r3
 80051cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	edc3 7a00 	vstr	s15, [r3]
    	*zp = (float)acceleration.AXIS_Z;
 80051d6:	69fb      	ldr	r3, [r7, #28]
 80051d8:	ee07 3a90 	vmov	s15, r3
 80051dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	edc3 7a00 	vstr	s15, [r3]

    	x = (float)acceleration.AXIS_X;
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	ee07 3a90 	vmov	s15, r3
 80051ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051f0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    	y = (float)acceleration.AXIS_Y;
 80051f4:	69bb      	ldr	r3, [r7, #24]
 80051f6:	ee07 3a90 	vmov	s15, r3
 80051fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051fe:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    	z = (float)acceleration.AXIS_Z;
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	ee07 3a90 	vmov	s15, r3
 8005208:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800520c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      uint8_t size;
      size = sprintf(dataOut, "%d\t%d\t%d\t", (int)acceleration.AXIS_X, (int)acceleration.AXIS_Y, (int)acceleration.AXIS_Z);
      res = f_write(&MyFile, dataOut, size, (void *)&byteswritten);
    }
  }
}
 8005210:	e01b      	b.n	800524a <Accelero_Sensor_Handler+0xea>
    else if(SD_Log_Enabled) /* Write data to the file on the SDCard */
 8005212:	4b12      	ldr	r3, [pc, #72]	@ (800525c <Accelero_Sensor_Handler+0xfc>)
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	b2db      	uxtb	r3, r3
 8005218:	2b00      	cmp	r3, #0
 800521a:	d016      	beq.n	800524a <Accelero_Sensor_Handler+0xea>
      size = sprintf(dataOut, "%d\t%d\t%d\t", (int)acceleration.AXIS_X, (int)acceleration.AXIS_Y, (int)acceleration.AXIS_Z);
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	69b9      	ldr	r1, [r7, #24]
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	9300      	str	r3, [sp, #0]
 8005224:	460b      	mov	r3, r1
 8005226:	490e      	ldr	r1, [pc, #56]	@ (8005260 <Accelero_Sensor_Handler+0x100>)
 8005228:	480e      	ldr	r0, [pc, #56]	@ (8005264 <Accelero_Sensor_Handler+0x104>)
 800522a:	f015 fba9 	bl	801a980 <siprintf>
 800522e:	4603      	mov	r3, r0
 8005230:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      res = f_write(&MyFile, dataOut, size, (void *)&byteswritten);
 8005234:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005238:	4b0b      	ldr	r3, [pc, #44]	@ (8005268 <Accelero_Sensor_Handler+0x108>)
 800523a:	490a      	ldr	r1, [pc, #40]	@ (8005264 <Accelero_Sensor_Handler+0x104>)
 800523c:	480b      	ldr	r0, [pc, #44]	@ (800526c <Accelero_Sensor_Handler+0x10c>)
 800523e:	f013 f849 	bl	80182d4 <f_write>
 8005242:	4603      	mov	r3, r0
 8005244:	461a      	mov	r2, r3
 8005246:	4b0a      	ldr	r3, [pc, #40]	@ (8005270 <Accelero_Sensor_Handler+0x110>)
 8005248:	701a      	strb	r2, [r3, #0]
}
 800524a:	bf00      	nop
 800524c:	3738      	adds	r7, #56	@ 0x38
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	42652ee1 	.word	0x42652ee1
 8005258:	20000000 	.word	0x20000000
 800525c:	20000a4c 	.word	0x20000a4c
 8005260:	0801bab4 	.word	0x0801bab4
 8005264:	20000a50 	.word	0x20000a50
 8005268:	200005e4 	.word	0x200005e4
 800526c:	2000081c 	.word	0x2000081c
 8005270:	200005e0 	.word	0x200005e0

08005274 <fill_buffer>:


float x,y,z;
/* Private functions ---------------------------------------------------------*/
void fill_buffer(float input_buffer[])
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
	/* USER BEGIN */

	// Call the read function
	Accelero_Sensor_Handler( LSM6DSM_X_0_handle, &x, &y,&z);
 800527c:	4b0d      	ldr	r3, [pc, #52]	@ (80052b4 <fill_buffer+0x40>)
 800527e:	6818      	ldr	r0, [r3, #0]
 8005280:	4b0d      	ldr	r3, [pc, #52]	@ (80052b8 <fill_buffer+0x44>)
 8005282:	4a0e      	ldr	r2, [pc, #56]	@ (80052bc <fill_buffer+0x48>)
 8005284:	490e      	ldr	r1, [pc, #56]	@ (80052c0 <fill_buffer+0x4c>)
 8005286:	f7ff ff6b 	bl	8005160 <Accelero_Sensor_Handler>
	//Fill Input Buffer
	input_user_buffer[0]=x;
 800528a:	4b0d      	ldr	r3, [pc, #52]	@ (80052c0 <fill_buffer+0x4c>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a0d      	ldr	r2, [pc, #52]	@ (80052c4 <fill_buffer+0x50>)
 8005290:	6013      	str	r3, [r2, #0]
	input_user_buffer[1]=y;
 8005292:	4b0a      	ldr	r3, [pc, #40]	@ (80052bc <fill_buffer+0x48>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a0b      	ldr	r2, [pc, #44]	@ (80052c4 <fill_buffer+0x50>)
 8005298:	6053      	str	r3, [r2, #4]
	input_user_buffer[2]=z;
 800529a:	4b07      	ldr	r3, [pc, #28]	@ (80052b8 <fill_buffer+0x44>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a09      	ldr	r2, [pc, #36]	@ (80052c4 <fill_buffer+0x50>)
 80052a0:	6093      	str	r3, [r2, #8]
	//Delay
	HAL_Delay(500);
 80052a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80052a6:	f00b ff91 	bl	80111cc <HAL_Delay>
	/* USER END */
}
 80052aa:	bf00      	nop
 80052ac:	3708      	adds	r7, #8
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	20000da4 	.word	0x20000da4
 80052b8:	20000ddc 	.word	0x20000ddc
 80052bc:	20000dd8 	.word	0x20000dd8
 80052c0:	20000dd4 	.word	0x20000dd4
 80052c4:	20000dc8 	.word	0x20000dc8

080052c8 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main( void )
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b088      	sub	sp, #32
 80052cc:	af02      	add	r7, sp, #8
  uint32_t msTick, msTickPrev = 0;
 80052ce:	2300      	movs	r3, #0
 80052d0:	613b      	str	r3, [r7, #16]
  uint8_t doubleTap = 0;
 80052d2:	2300      	movs	r3, #0
 80052d4:	71fb      	strb	r3, [r7, #7]
  static char dataOut[256];
  char newLine[] = "\r\n";
 80052d6:	4a71      	ldr	r2, [pc, #452]	@ (800549c <main+0x1d4>)
 80052d8:	1d3b      	adds	r3, r7, #4
 80052da:	6812      	ldr	r2, [r2, #0]
 80052dc:	4611      	mov	r1, r2
 80052de:	8019      	strh	r1, [r3, #0]
 80052e0:	3302      	adds	r3, #2
 80052e2:	0c12      	lsrs	r2, r2, #16
 80052e4:	701a      	strb	r2, [r3, #0]
  - Configure the Flash prefetch, instruction and Data caches
  - Configure the Systick to generate an interrupt each 1 msec
  - Set NVIC Group Priority to 4
  - Global MSP (MCU Support Package) initialization
  */
  HAL_Init();
 80052e6:	f00b ff1d 	bl	8011124 <HAL_Init>


  /* Configure the system clock */
  SystemClock_Config();
 80052ea:	f7ff fe67 	bl	8004fbc <SystemClock_Config>

  if(SendOverUSB)
 80052ee:	4b6c      	ldr	r3, [pc, #432]	@ (80054a0 <main+0x1d8>)
 80052f0:	781b      	ldrb	r3, [r3, #0]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d005      	beq.n	8005302 <main+0x3a>
  {
    /* Initialize LED */
    BSP_LED_Init(LED1);
 80052f6:	2000      	movs	r0, #0
 80052f8:	f009 fa56 	bl	800e7a8 <BSP_LED_Init>
    BSP_LED_On(LED1);
 80052fc:	2000      	movs	r0, #0
 80052fe:	f009 faa3 	bl	800e848 <BSP_LED_On>
    BSP_LED_Off(LEDSWD);
  }
#endif

  /* Initialize RTC */
  RTC_Config();
 8005302:	f000 f9af 	bl	8005664 <RTC_Config>
  RTC_TimeStampConfig();
 8005306:	f000 f9d3 	bl	80056b0 <RTC_TimeStampConfig>

  /* enable USB power on Pwrctrl CR2 register */
  HAL_PWREx_EnableVddUSB();
 800530a:	f00e f945 	bl	8013598 <HAL_PWREx_EnableVddUSB>

  if(SendOverUSB) /* Configure the USB */
 800530e:	4b64      	ldr	r3, [pc, #400]	@ (80054a0 <main+0x1d8>)
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d010      	beq.n	8005338 <main+0x70>
  {
    /*** USB CDC Configuration ***/
    /* Init Device Library */
    USBD_Init(&USBD_Device, &VCP_Desc, 0);
 8005316:	2200      	movs	r2, #0
 8005318:	4962      	ldr	r1, [pc, #392]	@ (80054a4 <main+0x1dc>)
 800531a:	4863      	ldr	r0, [pc, #396]	@ (80054a8 <main+0x1e0>)
 800531c:	f013 fcc3 	bl	8018ca6 <USBD_Init>
    /* Add Supported Class */
    USBD_RegisterClass(&USBD_Device, USBD_CDC_CLASS);
 8005320:	4962      	ldr	r1, [pc, #392]	@ (80054ac <main+0x1e4>)
 8005322:	4861      	ldr	r0, [pc, #388]	@ (80054a8 <main+0x1e0>)
 8005324:	f013 fcea 	bl	8018cfc <USBD_RegisterClass>
    /* Add Interface callbacks for AUDIO and CDC Class */
    USBD_CDC_RegisterInterface(&USBD_Device, &USBD_CDC_fops);
 8005328:	4961      	ldr	r1, [pc, #388]	@ (80054b0 <main+0x1e8>)
 800532a:	485f      	ldr	r0, [pc, #380]	@ (80054a8 <main+0x1e0>)
 800532c:	f013 fc4c 	bl	8018bc8 <USBD_CDC_RegisterInterface>
    /* Start Device Process */
    USBD_Start(&USBD_Device);
 8005330:	485d      	ldr	r0, [pc, #372]	@ (80054a8 <main+0x1e0>)
 8005332:	f013 fcfd 	bl	8018d30 <USBD_Start>
 8005336:	e001      	b.n	800533c <main+0x74>
  }
  else /* Configure the SDCard */
  {
    DATALOG_SD_Init();
 8005338:	f7ff fee6 	bl	8005108 <DATALOG_SD_Init>
  }
  HAL_Delay(200);
 800533c:	20c8      	movs	r0, #200	@ 0xc8
 800533e:	f00b ff45 	bl	80111cc <HAL_Delay>

  /* Configure and disable all the Chip Select pins */
  Sensor_IO_SPI_CS_Init_All();
 8005342:	f009 fb75 	bl	800ea30 <Sensor_IO_SPI_CS_Init_All>

  /* Initialize and Enable the available sensors */
  initializeAllSensors();
 8005346:	f000 f8c9 	bl	80054dc <initializeAllSensors>
  enableAllSensors();
 800534a:	f000 f947 	bl	80055dc <enableAllSensors>


  /******************AI Part**********************/

  	enum neai_state error_code = neai_anomalydetection_init();
 800534e:	f015 f911 	bl	801a574 <neai_anomalydetection_init>
 8005352:	4603      	mov	r3, r0
 8005354:	73fb      	strb	r3, [r7, #15]

  	uint8_t similarity = 0;
 8005356:	2300      	movs	r3, #0
 8005358:	70fb      	strb	r3, [r7, #3]

  	if (error_code != NEAI_OK)
 800535a:	7bfb      	ldrb	r3, [r7, #15]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d00b      	beq.n	8005378 <main+0xb0>

  		/* This happens if the library works into a not supported board. */

//  		printf("Board Not Supported\n");

  		sprintf( dataOut, "Board Not Supported\n");
 8005360:	4954      	ldr	r1, [pc, #336]	@ (80054b4 <main+0x1ec>)
 8005362:	4855      	ldr	r0, [pc, #340]	@ (80054b8 <main+0x1f0>)
 8005364:	f015 fb0c 	bl	801a980 <siprintf>
  		CDC_Fill_Buffer(( uint8_t * )dataOut, strlen( dataOut ));
 8005368:	4853      	ldr	r0, [pc, #332]	@ (80054b8 <main+0x1f0>)
 800536a:	f7fe ff31 	bl	80041d0 <strlen>
 800536e:	4603      	mov	r3, r0
 8005370:	4619      	mov	r1, r3
 8005372:	4851      	ldr	r0, [pc, #324]	@ (80054b8 <main+0x1f0>)
 8005374:	f000 fbb0 	bl	8005ad8 <CDC_Fill_Buffer>

  	}

//  	printf("Learning Started\n");
  	sprintf( dataOut, "Learning Started\n\r");
 8005378:	4950      	ldr	r1, [pc, #320]	@ (80054bc <main+0x1f4>)
 800537a:	484f      	ldr	r0, [pc, #316]	@ (80054b8 <main+0x1f0>)
 800537c:	f015 fb00 	bl	801a980 <siprintf>
  	CDC_Fill_Buffer(( uint8_t * )dataOut, strlen( dataOut ));
 8005380:	484d      	ldr	r0, [pc, #308]	@ (80054b8 <main+0x1f0>)
 8005382:	f7fe ff25 	bl	80041d0 <strlen>
 8005386:	4603      	mov	r3, r0
 8005388:	4619      	mov	r1, r3
 800538a:	484b      	ldr	r0, [pc, #300]	@ (80054b8 <main+0x1f0>)
 800538c:	f000 fba4 	bl	8005ad8 <CDC_Fill_Buffer>

  	for (uint16_t iteration = 0 ; iteration < LEARNING_ITERATIONS ; iteration++)
 8005390:	2300      	movs	r3, #0
 8005392:	82fb      	strh	r3, [r7, #22]
 8005394:	e02d      	b.n	80053f2 <main+0x12a>
  	{
  		fill_buffer(input_user_buffer);
 8005396:	484a      	ldr	r0, [pc, #296]	@ (80054c0 <main+0x1f8>)
 8005398:	f7ff ff6c 	bl	8005274 <fill_buffer>
  		neai_anomalydetection_learn(input_user_buffer);
 800539c:	4848      	ldr	r0, [pc, #288]	@ (80054c0 <main+0x1f8>)
 800539e:	f014 fc07 	bl	8019bb0 <neai_anomalydetection_learn>
  		sprintf( dataOut, "\n\rACC_X: %d, ACC_Y: %d, ACC_Z: %d",(int)input_user_buffer[0],(int)input_user_buffer[1], (int)input_user_buffer[2]);
 80053a2:	4b47      	ldr	r3, [pc, #284]	@ (80054c0 <main+0x1f8>)
 80053a4:	edd3 7a00 	vldr	s15, [r3]
 80053a8:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80053ac:	4b44      	ldr	r3, [pc, #272]	@ (80054c0 <main+0x1f8>)
 80053ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80053b2:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80053b6:	4b42      	ldr	r3, [pc, #264]	@ (80054c0 <main+0x1f8>)
 80053b8:	edd3 7a02 	vldr	s15, [r3, #8]
 80053bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80053c0:	ee17 3a90 	vmov	r3, s15
 80053c4:	9300      	str	r3, [sp, #0]
 80053c6:	ee16 3a90 	vmov	r3, s13
 80053ca:	ee17 2a10 	vmov	r2, s14
 80053ce:	493d      	ldr	r1, [pc, #244]	@ (80054c4 <main+0x1fc>)
 80053d0:	4839      	ldr	r0, [pc, #228]	@ (80054b8 <main+0x1f0>)
 80053d2:	f015 fad5 	bl	801a980 <siprintf>
  		CDC_Fill_Buffer(( uint8_t * )dataOut, strlen( dataOut ));
 80053d6:	4838      	ldr	r0, [pc, #224]	@ (80054b8 <main+0x1f0>)
 80053d8:	f7fe fefa 	bl	80041d0 <strlen>
 80053dc:	4603      	mov	r3, r0
 80053de:	4619      	mov	r1, r3
 80053e0:	4835      	ldr	r0, [pc, #212]	@ (80054b8 <main+0x1f0>)
 80053e2:	f000 fb79 	bl	8005ad8 <CDC_Fill_Buffer>
  		HAL_Delay(100);
 80053e6:	2064      	movs	r0, #100	@ 0x64
 80053e8:	f00b fef0 	bl	80111cc <HAL_Delay>
  	for (uint16_t iteration = 0 ; iteration < LEARNING_ITERATIONS ; iteration++)
 80053ec:	8afb      	ldrh	r3, [r7, #22]
 80053ee:	3301      	adds	r3, #1
 80053f0:	82fb      	strh	r3, [r7, #22]
 80053f2:	8afb      	ldrh	r3, [r7, #22]
 80053f4:	2b18      	cmp	r3, #24
 80053f6:	d9ce      	bls.n	8005396 <main+0xce>
  	}
//  	printf("Learning Finished\n");
  	sprintf( dataOut, "\n\rLearning Finished\n");
 80053f8:	4933      	ldr	r1, [pc, #204]	@ (80054c8 <main+0x200>)
 80053fa:	482f      	ldr	r0, [pc, #188]	@ (80054b8 <main+0x1f0>)
 80053fc:	f015 fac0 	bl	801a980 <siprintf>
  	CDC_Fill_Buffer(( uint8_t * )dataOut, strlen( dataOut ));
 8005400:	482d      	ldr	r0, [pc, #180]	@ (80054b8 <main+0x1f0>)
 8005402:	f7fe fee5 	bl	80041d0 <strlen>
 8005406:	4603      	mov	r3, r0
 8005408:	4619      	mov	r1, r3
 800540a:	482b      	ldr	r0, [pc, #172]	@ (80054b8 <main+0x1f0>)
 800540c:	f000 fb64 	bl	8005ad8 <CDC_Fill_Buffer>

  	HAL_Delay(2000);
 8005410:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005414:	f00b feda 	bl	80111cc <HAL_Delay>
  	/*************************************************************/
  while (1)
  {
	  msTick =HAL_GetTick();
 8005418:	f00b fecc 	bl	80111b4 <HAL_GetTick>
 800541c:	60b8      	str	r0, [r7, #8]
//			  BSP_LED_On(LED1);
//
//		  }
//		  Accelero_Sensor_Handler( LSM6DSM_X_0_handle, &x, &y,&z);
//	  }
	  fill_buffer(input_user_buffer);
 800541e:	4828      	ldr	r0, [pc, #160]	@ (80054c0 <main+0x1f8>)
 8005420:	f7ff ff28 	bl	8005274 <fill_buffer>
	  neai_anomalydetection_detect(input_user_buffer, &similarity);
 8005424:	1cfb      	adds	r3, r7, #3
 8005426:	4619      	mov	r1, r3
 8005428:	4825      	ldr	r0, [pc, #148]	@ (80054c0 <main+0x1f8>)
 800542a:	f014 fea9 	bl	801a180 <neai_anomalydetection_detect>

//	  printf("similarity=%d\n",similarity);
	  sprintf( dataOut, "similarity=%d\n\r", similarity);
 800542e:	78fb      	ldrb	r3, [r7, #3]
 8005430:	461a      	mov	r2, r3
 8005432:	4926      	ldr	r1, [pc, #152]	@ (80054cc <main+0x204>)
 8005434:	4820      	ldr	r0, [pc, #128]	@ (80054b8 <main+0x1f0>)
 8005436:	f015 faa3 	bl	801a980 <siprintf>
	  CDC_Fill_Buffer(( uint8_t * )dataOut, strlen( dataOut ));
 800543a:	481f      	ldr	r0, [pc, #124]	@ (80054b8 <main+0x1f0>)
 800543c:	f7fe fec8 	bl	80041d0 <strlen>
 8005440:	4603      	mov	r3, r0
 8005442:	4619      	mov	r1, r3
 8005444:	481c      	ldr	r0, [pc, #112]	@ (80054b8 <main+0x1f0>)
 8005446:	f000 fb47 	bl	8005ad8 <CDC_Fill_Buffer>

	  if(similarity>=90)
 800544a:	78fb      	ldrb	r3, [r7, #3]
 800544c:	2b59      	cmp	r3, #89	@ 0x59
 800544e:	d917      	bls.n	8005480 <main+0x1b8>
	  {
//		  printf("Normal\n");
		  sprintf( dataOut, "Normal\n\r");
 8005450:	491f      	ldr	r1, [pc, #124]	@ (80054d0 <main+0x208>)
 8005452:	4819      	ldr	r0, [pc, #100]	@ (80054b8 <main+0x1f0>)
 8005454:	f015 fa94 	bl	801a980 <siprintf>
		  CDC_Fill_Buffer(( uint8_t * )dataOut, strlen( dataOut ));
 8005458:	4817      	ldr	r0, [pc, #92]	@ (80054b8 <main+0x1f0>)
 800545a:	f7fe feb9 	bl	80041d0 <strlen>
 800545e:	4603      	mov	r3, r0
 8005460:	4619      	mov	r1, r3
 8005462:	4815      	ldr	r0, [pc, #84]	@ (80054b8 <main+0x1f0>)
 8005464:	f000 fb38 	bl	8005ad8 <CDC_Fill_Buffer>
		  	     	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8005468:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800546c:	4819      	ldr	r0, [pc, #100]	@ (80054d4 <main+0x20c>)
 800546e:	f00c f999 	bl	80117a4 <HAL_GPIO_TogglePin>
		  	     	HAL_GPIO_WritePin( GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8005472:	2200      	movs	r2, #0
 8005474:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005478:	4816      	ldr	r0, [pc, #88]	@ (80054d4 <main+0x20c>)
 800547a:	f00c f97b 	bl	8011774 <HAL_GPIO_WritePin>
 800547e:	e7cb      	b.n	8005418 <main+0x150>
	  }
	  else
	  {
//		  printf("Anamoly\n");
		  sprintf( dataOut, "Anamoly\n\r");
 8005480:	4915      	ldr	r1, [pc, #84]	@ (80054d8 <main+0x210>)
 8005482:	480d      	ldr	r0, [pc, #52]	@ (80054b8 <main+0x1f0>)
 8005484:	f015 fa7c 	bl	801a980 <siprintf>
		  CDC_Fill_Buffer(( uint8_t * )dataOut, strlen( dataOut ));
 8005488:	480b      	ldr	r0, [pc, #44]	@ (80054b8 <main+0x1f0>)
 800548a:	f7fe fea1 	bl	80041d0 <strlen>
 800548e:	4603      	mov	r3, r0
 8005490:	4619      	mov	r1, r3
 8005492:	4809      	ldr	r0, [pc, #36]	@ (80054b8 <main+0x1f0>)
 8005494:	f000 fb20 	bl	8005ad8 <CDC_Fill_Buffer>
	  msTick =HAL_GetTick();
 8005498:	e7be      	b.n	8005418 <main+0x150>
 800549a:	bf00      	nop
 800549c:	0801bca4 	.word	0x0801bca4
 80054a0:	20000000 	.word	0x20000000
 80054a4:	2000001c 	.word	0x2000001c
 80054a8:	20000b54 	.word	0x20000b54
 80054ac:	20000404 	.word	0x20000404
 80054b0:	2000000c 	.word	0x2000000c
 80054b4:	0801bc14 	.word	0x0801bc14
 80054b8:	20000de0 	.word	0x20000de0
 80054bc:	0801bc2c 	.word	0x0801bc2c
 80054c0:	20000dc8 	.word	0x20000dc8
 80054c4:	0801bc40 	.word	0x0801bc40
 80054c8:	0801bc64 	.word	0x0801bc64
 80054cc:	0801bc7c 	.word	0x0801bc7c
 80054d0:	0801bc8c 	.word	0x0801bc8c
 80054d4:	48000c00 	.word	0x48000c00
 80054d8:	0801bc98 	.word	0x0801bc98

080054dc <initializeAllSensors>:
* @brief  Initialize all sensors
* @param  None
* @retval None
*/
static void initializeAllSensors( void )
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	af00      	add	r7, sp, #0
  if (BSP_ACCELERO_Init( LSM6DSM_X_0, &LSM6DSM_X_0_handle ) != COMPONENT_OK)
 80054e0:	4931      	ldr	r1, [pc, #196]	@ (80055a8 <initializeAllSensors+0xcc>)
 80054e2:	2000      	movs	r0, #0
 80054e4:	f00a f9cc 	bl	800f880 <BSP_ACCELERO_Init>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d001      	beq.n	80054f2 <initializeAllSensors+0x16>
  {
    while(1);
 80054ee:	bf00      	nop
 80054f0:	e7fd      	b.n	80054ee <initializeAllSensors+0x12>
  }
  
  if (BSP_GYRO_Init( LSM6DSM_G_0, &LSM6DSM_G_0_handle ) != COMPONENT_OK)
 80054f2:	492e      	ldr	r1, [pc, #184]	@ (80055ac <initializeAllSensors+0xd0>)
 80054f4:	2000      	movs	r0, #0
 80054f6:	f00a fc81 	bl	800fdfc <BSP_GYRO_Init>
 80054fa:	4603      	mov	r3, r0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d001      	beq.n	8005504 <initializeAllSensors+0x28>
  {
    while(1);
 8005500:	bf00      	nop
 8005502:	e7fd      	b.n	8005500 <initializeAllSensors+0x24>
  }

  if (BSP_ACCELERO_Init( LSM303AGR_X_0, &LSM303AGR_X_0_handle ) != COMPONENT_OK)
 8005504:	492a      	ldr	r1, [pc, #168]	@ (80055b0 <initializeAllSensors+0xd4>)
 8005506:	2001      	movs	r0, #1
 8005508:	f00a f9ba 	bl	800f880 <BSP_ACCELERO_Init>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d001      	beq.n	8005516 <initializeAllSensors+0x3a>
  {
    while(1);
 8005512:	bf00      	nop
 8005514:	e7fd      	b.n	8005512 <initializeAllSensors+0x36>
  }
  
  if (BSP_MAGNETO_Init( LSM303AGR_M_0, &LSM303AGR_M_0_handle ) != COMPONENT_OK)
 8005516:	4927      	ldr	r1, [pc, #156]	@ (80055b4 <initializeAllSensors+0xd8>)
 8005518:	2000      	movs	r0, #0
 800551a:	f00a fe15 	bl	8010148 <BSP_MAGNETO_Init>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d001      	beq.n	8005528 <initializeAllSensors+0x4c>
  {
    while(1);
 8005524:	bf00      	nop
 8005526:	e7fd      	b.n	8005524 <initializeAllSensors+0x48>
  }

  if (BSP_PRESSURE_Init( LPS22HB_P_0, &LPS22HB_P_0_handle ) != COMPONENT_OK)
 8005528:	4923      	ldr	r1, [pc, #140]	@ (80055b8 <initializeAllSensors+0xdc>)
 800552a:	2000      	movs	r0, #0
 800552c:	f00a fef2 	bl	8010314 <BSP_PRESSURE_Init>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d001      	beq.n	800553a <initializeAllSensors+0x5e>
  {
    while(1);
 8005536:	bf00      	nop
 8005538:	e7fd      	b.n	8005536 <initializeAllSensors+0x5a>
  }

  if (BSP_TEMPERATURE_Init( LPS22HB_T_0, &LPS22HB_T_0_handle ) != COMPONENT_OK)
 800553a:	4920      	ldr	r1, [pc, #128]	@ (80055bc <initializeAllSensors+0xe0>)
 800553c:	2000      	movs	r0, #0
 800553e:	f00b fc39 	bl	8010db4 <BSP_TEMPERATURE_Init>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d001      	beq.n	800554c <initializeAllSensors+0x70>
  {
    while(1);
 8005548:	bf00      	nop
 800554a:	e7fd      	b.n	8005548 <initializeAllSensors+0x6c>
  }

  if(BSP_TEMPERATURE_Init( HTS221_T_0, &HTS221_T_0_handle ) == COMPONENT_ERROR)
 800554c:	491c      	ldr	r1, [pc, #112]	@ (80055c0 <initializeAllSensors+0xe4>)
 800554e:	2001      	movs	r0, #1
 8005550:	f00b fc30 	bl	8010db4 <BSP_TEMPERATURE_Init>
 8005554:	4603      	mov	r3, r0
 8005556:	2b01      	cmp	r3, #1
 8005558:	d102      	bne.n	8005560 <initializeAllSensors+0x84>
  {
    no_T_HTS221 = 1;
 800555a:	4b1a      	ldr	r3, [pc, #104]	@ (80055c4 <initializeAllSensors+0xe8>)
 800555c:	2201      	movs	r2, #1
 800555e:	701a      	strb	r2, [r3, #0]
  }

  if(BSP_HUMIDITY_Init( HTS221_H_0, &HTS221_H_0_handle ) == COMPONENT_ERROR)
 8005560:	4919      	ldr	r1, [pc, #100]	@ (80055c8 <initializeAllSensors+0xec>)
 8005562:	2000      	movs	r0, #0
 8005564:	f00a fd30 	bl	800ffc8 <BSP_HUMIDITY_Init>
 8005568:	4603      	mov	r3, r0
 800556a:	2b01      	cmp	r3, #1
 800556c:	d102      	bne.n	8005574 <initializeAllSensors+0x98>
  {
    no_H_HTS221 = 1;
 800556e:	4b17      	ldr	r3, [pc, #92]	@ (80055cc <initializeAllSensors+0xf0>)
 8005570:	2201      	movs	r2, #1
 8005572:	701a      	strb	r2, [r3, #0]
  }

  /* Inialize the Gas Gauge if the battery is present */
  if(BSP_GG_Init(&GG_handle) == COMPONENT_ERROR)
 8005574:	4816      	ldr	r0, [pc, #88]	@ (80055d0 <initializeAllSensors+0xf4>)
 8005576:	f00a fbcd 	bl	800fd14 <BSP_GG_Init>
 800557a:	4603      	mov	r3, r0
 800557c:	2b01      	cmp	r3, #1
 800557e:	d102      	bne.n	8005586 <initializeAllSensors+0xaa>
  {
    no_GG=1;
 8005580:	4b14      	ldr	r3, [pc, #80]	@ (80055d4 <initializeAllSensors+0xf8>)
 8005582:	2201      	movs	r2, #1
 8005584:	701a      	strb	r2, [r3, #0]
  }
  
  if(!SendOverUSB)
 8005586:	4b14      	ldr	r3, [pc, #80]	@ (80055d8 <initializeAllSensors+0xfc>)
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d10a      	bne.n	80055a4 <initializeAllSensors+0xc8>
  {
    /* Enable HW Double Tap detection */
    BSP_ACCELERO_Enable_Double_Tap_Detection_Ext(LSM6DSM_X_0_handle);
 800558e:	4b06      	ldr	r3, [pc, #24]	@ (80055a8 <initializeAllSensors+0xcc>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4618      	mov	r0, r3
 8005594:	f00a fb67 	bl	800fc66 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext>
    BSP_ACCELERO_Set_Tap_Threshold_Ext(LSM6DSM_X_0_handle, LSM6DSM_TAP_THRESHOLD_MID);
 8005598:	4b03      	ldr	r3, [pc, #12]	@ (80055a8 <initializeAllSensors+0xcc>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2110      	movs	r1, #16
 800559e:	4618      	mov	r0, r3
 80055a0:	f00a fb8a 	bl	800fcb8 <BSP_ACCELERO_Set_Tap_Threshold_Ext>
  }
  
  
}
 80055a4:	bf00      	nop
 80055a6:	bd80      	pop	{r7, pc}
 80055a8:	20000da4 	.word	0x20000da4
 80055ac:	20000da8 	.word	0x20000da8
 80055b0:	20000dac 	.word	0x20000dac
 80055b4:	20000db0 	.word	0x20000db0
 80055b8:	20000db4 	.word	0x20000db4
 80055bc:	20000db8 	.word	0x20000db8
 80055c0:	20000dc0 	.word	0x20000dc0
 80055c4:	20000d7b 	.word	0x20000d7b
 80055c8:	20000dbc 	.word	0x20000dbc
 80055cc:	20000d7a 	.word	0x20000d7a
 80055d0:	20000dc4 	.word	0x20000dc4
 80055d4:	20000d7c 	.word	0x20000d7c
 80055d8:	20000000 	.word	0x20000000

080055dc <enableAllSensors>:
* @brief  Enable all sensors
* @param  None
* @retval None
*/
void enableAllSensors( void )
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	af00      	add	r7, sp, #0
  BSP_ACCELERO_Sensor_Enable( LSM6DSM_X_0_handle );
 80055e0:	4b17      	ldr	r3, [pc, #92]	@ (8005640 <enableAllSensors+0x64>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4618      	mov	r0, r3
 80055e6:	f00a fab7 	bl	800fb58 <BSP_ACCELERO_Sensor_Enable>
  BSP_GYRO_Sensor_Enable( LSM6DSM_G_0_handle );
 80055ea:	4b16      	ldr	r3, [pc, #88]	@ (8005644 <enableAllSensors+0x68>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4618      	mov	r0, r3
 80055f0:	f00a fcc6 	bl	800ff80 <BSP_GYRO_Sensor_Enable>
  BSP_ACCELERO_Sensor_Enable( LSM303AGR_X_0_handle );
 80055f4:	4b14      	ldr	r3, [pc, #80]	@ (8005648 <enableAllSensors+0x6c>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4618      	mov	r0, r3
 80055fa:	f00a faad 	bl	800fb58 <BSP_ACCELERO_Sensor_Enable>
  BSP_MAGNETO_Sensor_Enable( LSM303AGR_M_0_handle );
 80055fe:	4b13      	ldr	r3, [pc, #76]	@ (800564c <enableAllSensors+0x70>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4618      	mov	r0, r3
 8005604:	f00a fe62 	bl	80102cc <BSP_MAGNETO_Sensor_Enable>
  BSP_PRESSURE_Sensor_Enable( LPS22HB_P_0_handle );
 8005608:	4b11      	ldr	r3, [pc, #68]	@ (8005650 <enableAllSensors+0x74>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4618      	mov	r0, r3
 800560e:	f00a ff5f 	bl	80104d0 <BSP_PRESSURE_Sensor_Enable>
  BSP_TEMPERATURE_Sensor_Enable( LPS22HB_T_0_handle );
 8005612:	4b10      	ldr	r3, [pc, #64]	@ (8005654 <enableAllSensors+0x78>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4618      	mov	r0, r3
 8005618:	f00b fd2a 	bl	8011070 <BSP_TEMPERATURE_Sensor_Enable>
  if(!no_T_HTS221)
 800561c:	4b0e      	ldr	r3, [pc, #56]	@ (8005658 <enableAllSensors+0x7c>)
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	b2db      	uxtb	r3, r3
 8005622:	2b00      	cmp	r3, #0
 8005624:	d109      	bne.n	800563a <enableAllSensors+0x5e>
  {
    BSP_TEMPERATURE_Sensor_Enable( HTS221_T_0_handle );
 8005626:	4b0d      	ldr	r3, [pc, #52]	@ (800565c <enableAllSensors+0x80>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4618      	mov	r0, r3
 800562c:	f00b fd20 	bl	8011070 <BSP_TEMPERATURE_Sensor_Enable>
    BSP_HUMIDITY_Sensor_Enable( HTS221_H_0_handle );
 8005630:	4b0b      	ldr	r3, [pc, #44]	@ (8005660 <enableAllSensors+0x84>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4618      	mov	r0, r3
 8005636:	f00a fd63 	bl	8010100 <BSP_HUMIDITY_Sensor_Enable>
  }
  
}
 800563a:	bf00      	nop
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	20000da4 	.word	0x20000da4
 8005644:	20000da8 	.word	0x20000da8
 8005648:	20000dac 	.word	0x20000dac
 800564c:	20000db0 	.word	0x20000db0
 8005650:	20000db4 	.word	0x20000db4
 8005654:	20000db8 	.word	0x20000db8
 8005658:	20000d7b 	.word	0x20000d7b
 800565c:	20000dc0 	.word	0x20000dc0
 8005660:	20000dbc 	.word	0x20000dbc

08005664 <RTC_Config>:
* @brief  Configures the RTC
* @param  None
* @retval None
*/
static void RTC_Config( void )
{
 8005664:	b580      	push	{r7, lr}
 8005666:	af00      	add	r7, sp, #0
  /*##-1- Configure the RTC peripheral #######################################*/
  RtcHandle.Instance = RTC;
 8005668:	4b0f      	ldr	r3, [pc, #60]	@ (80056a8 <RTC_Config+0x44>)
 800566a:	4a10      	ldr	r2, [pc, #64]	@ (80056ac <RTC_Config+0x48>)
 800566c:	601a      	str	r2, [r3, #0]
  - Asynch Prediv  = Value according to source clock
  - Synch Prediv   = Value according to source clock
  - OutPut         = Output Disable
  - OutPutPolarity = High Polarity
  - OutPutType     = Open Drain */
  RtcHandle.Init.HourFormat     = RTC_HOURFORMAT_12;
 800566e:	4b0e      	ldr	r3, [pc, #56]	@ (80056a8 <RTC_Config+0x44>)
 8005670:	2240      	movs	r2, #64	@ 0x40
 8005672:	605a      	str	r2, [r3, #4]
  RtcHandle.Init.AsynchPrediv   = RTC_ASYNCH_PREDIV;
 8005674:	4b0c      	ldr	r3, [pc, #48]	@ (80056a8 <RTC_Config+0x44>)
 8005676:	227f      	movs	r2, #127	@ 0x7f
 8005678:	609a      	str	r2, [r3, #8]
  RtcHandle.Init.SynchPrediv    = RTC_SYNCH_PREDIV;
 800567a:	4b0b      	ldr	r3, [pc, #44]	@ (80056a8 <RTC_Config+0x44>)
 800567c:	22ff      	movs	r2, #255	@ 0xff
 800567e:	60da      	str	r2, [r3, #12]
  RtcHandle.Init.OutPut         = RTC_OUTPUT_DISABLE;
 8005680:	4b09      	ldr	r3, [pc, #36]	@ (80056a8 <RTC_Config+0x44>)
 8005682:	2200      	movs	r2, #0
 8005684:	611a      	str	r2, [r3, #16]
  RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005686:	4b08      	ldr	r3, [pc, #32]	@ (80056a8 <RTC_Config+0x44>)
 8005688:	2200      	movs	r2, #0
 800568a:	619a      	str	r2, [r3, #24]
  RtcHandle.Init.OutPutType     = RTC_OUTPUT_TYPE_OPENDRAIN;
 800568c:	4b06      	ldr	r3, [pc, #24]	@ (80056a8 <RTC_Config+0x44>)
 800568e:	2200      	movs	r2, #0
 8005690:	61da      	str	r2, [r3, #28]
  
  if ( HAL_RTC_Init( &RtcHandle ) != HAL_OK )
 8005692:	4805      	ldr	r0, [pc, #20]	@ (80056a8 <RTC_Config+0x44>)
 8005694:	f00f fb4c 	bl	8014d30 <HAL_RTC_Init>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <RTC_Config+0x3e>
  {
    
    /* Initialization Error */
    Error_Handler();
 800569e:	f000 f84b 	bl	8005738 <Error_Handler>
  }
}
 80056a2:	bf00      	nop
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	20000d80 	.word	0x20000d80
 80056ac:	40002800 	.word	0x40002800

080056b0 <RTC_TimeStampConfig>:
* @brief  Configures the current time and date
* @param  None
* @retval None
*/
static void RTC_TimeStampConfig( void )
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b086      	sub	sp, #24
 80056b4:	af00      	add	r7, sp, #0
  RTC_DateTypeDef sdatestructure;
  RTC_TimeTypeDef stimestructure;
  
  /*##-3- Configure the Date using BCD format ################################*/
  /* Set Date: Monday January 1st 2000 */
  sdatestructure.Year    = 0x00;
 80056b6:	2300      	movs	r3, #0
 80056b8:	75fb      	strb	r3, [r7, #23]
  sdatestructure.Month   = RTC_MONTH_JANUARY;
 80056ba:	2301      	movs	r3, #1
 80056bc:	757b      	strb	r3, [r7, #21]
  sdatestructure.Date    = 0x01;
 80056be:	2301      	movs	r3, #1
 80056c0:	75bb      	strb	r3, [r7, #22]
  sdatestructure.WeekDay = RTC_WEEKDAY_MONDAY;
 80056c2:	2301      	movs	r3, #1
 80056c4:	753b      	strb	r3, [r7, #20]
  
  if ( HAL_RTC_SetDate( &RtcHandle, &sdatestructure, FORMAT_BCD ) != HAL_OK )
 80056c6:	f107 0314 	add.w	r3, r7, #20
 80056ca:	2201      	movs	r2, #1
 80056cc:	4619      	mov	r1, r3
 80056ce:	4811      	ldr	r0, [pc, #68]	@ (8005714 <RTC_TimeStampConfig+0x64>)
 80056d0:	f00f fc7f 	bl	8014fd2 <HAL_RTC_SetDate>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d001      	beq.n	80056de <RTC_TimeStampConfig+0x2e>
  {
    
    /* Initialization Error */
    Error_Handler();
 80056da:	f000 f82d 	bl	8005738 <Error_Handler>
  }
  
  /*##-4- Configure the Time using BCD format#################################*/
  /* Set Time: 00:00:00 */
  stimestructure.Hours          = 0x00;
 80056de:	2300      	movs	r3, #0
 80056e0:	703b      	strb	r3, [r7, #0]
  stimestructure.Minutes        = 0x00;
 80056e2:	2300      	movs	r3, #0
 80056e4:	707b      	strb	r3, [r7, #1]
  stimestructure.Seconds        = 0x00;
 80056e6:	2300      	movs	r3, #0
 80056e8:	70bb      	strb	r3, [r7, #2]
  stimestructure.TimeFormat     = RTC_HOURFORMAT12_AM;
 80056ea:	2300      	movs	r3, #0
 80056ec:	70fb      	strb	r3, [r7, #3]
  stimestructure.DayLightSaving = RTC_DAYLIGHTSAVING_NONE ;
 80056ee:	2300      	movs	r3, #0
 80056f0:	60fb      	str	r3, [r7, #12]
  stimestructure.StoreOperation = RTC_STOREOPERATION_RESET;
 80056f2:	2300      	movs	r3, #0
 80056f4:	613b      	str	r3, [r7, #16]
  
  if ( HAL_RTC_SetTime( &RtcHandle, &stimestructure, FORMAT_BCD ) != HAL_OK )
 80056f6:	463b      	mov	r3, r7
 80056f8:	2201      	movs	r2, #1
 80056fa:	4619      	mov	r1, r3
 80056fc:	4805      	ldr	r0, [pc, #20]	@ (8005714 <RTC_TimeStampConfig+0x64>)
 80056fe:	f00f fb9a 	bl	8014e36 <HAL_RTC_SetTime>
 8005702:	4603      	mov	r3, r0
 8005704:	2b00      	cmp	r3, #0
 8005706:	d001      	beq.n	800570c <RTC_TimeStampConfig+0x5c>
  {   
    /* Initialization Error */
    Error_Handler();
 8005708:	f000 f816 	bl	8005738 <Error_Handler>
  }
}
 800570c:	bf00      	nop
 800570e:	3718      	adds	r7, #24
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	20000d80 	.word	0x20000d80

08005718 <HAL_GPIO_EXTI_Callback>:
* @brief  EXTI line detection callbacks
* @param  GPIO_Pin: Specifies the pins connected EXTI line
* @retval None
*/
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	4603      	mov	r3, r0
 8005720:	80fb      	strh	r3, [r7, #6]
  MEMSInterrupt=1;
 8005722:	4b04      	ldr	r3, [pc, #16]	@ (8005734 <HAL_GPIO_EXTI_Callback+0x1c>)
 8005724:	2201      	movs	r2, #1
 8005726:	701a      	strb	r2, [r3, #0]
}
 8005728:	bf00      	nop
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr
 8005734:	20000d78 	.word	0x20000d78

08005738 <Error_Handler>:
* @brief  This function is executed in case of error occurrence
* @param  None
* @retval None
*/
static void Error_Handler( void )
{
 8005738:	b480      	push	{r7}
 800573a:	af00      	add	r7, sp, #0
  
  while (1)
 800573c:	bf00      	nop
 800573e:	e7fd      	b.n	800573c <Error_Handler+0x4>

08005740 <HAL_RTC_MspInit>:
  *        the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b082      	sub	sp, #8
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  /*##-2- Enable RTC peripheral Clocks #######################################*/
  /* Enable RTC Clock */
  __HAL_RCC_RTC_ENABLE();
 8005748:	4b09      	ldr	r3, [pc, #36]	@ (8005770 <HAL_RTC_MspInit+0x30>)
 800574a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800574e:	4a08      	ldr	r2, [pc, #32]	@ (8005770 <HAL_RTC_MspInit+0x30>)
 8005750:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005754:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  
  /*##-4- Configure the NVIC for RTC Alarm ###################################*/
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0F, 0);
 8005758:	2200      	movs	r2, #0
 800575a:	210f      	movs	r1, #15
 800575c:	2029      	movs	r0, #41	@ 0x29
 800575e:	f00b fe24 	bl	80113aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8005762:	2029      	movs	r0, #41	@ 0x29
 8005764:	f00b fe3d 	bl	80113e2 <HAL_NVIC_EnableIRQ>
}
 8005768:	bf00      	nop
 800576a:	3708      	adds	r7, #8
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}
 8005770:	40021000 	.word	0x40021000

08005774 <NMI_Handler>:
  * @brief  This function handles NMI exception
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8005774:	b480      	push	{r7}
 8005776:	af00      	add	r7, sp, #0
}
 8005778:	bf00      	nop
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr

08005782 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8005782:	b480      	push	{r7}
 8005784:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8005786:	bf00      	nop
 8005788:	e7fd      	b.n	8005786 <HardFault_Handler+0x4>

0800578a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800578a:	b480      	push	{r7}
 800578c:	af00      	add	r7, sp, #0
}
 800578e:	bf00      	nop
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	af00      	add	r7, sp, #0
  HAL_IncTick();
 800579c:	f00b fcfc 	bl	8011198 <HAL_IncTick>
}
 80057a0:	bf00      	nop
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <OTG_FS_IRQHandler>:
  * @brief  This function handles USB-On-The-Go FS global interrupt request.
  * @param  None
  * @retval None
  */
void OTG_FS_IRQHandler(void)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	af00      	add	r7, sp, #0
  HAL_PCD_IRQHandler(&hpcd);
 80057a8:	4802      	ldr	r0, [pc, #8]	@ (80057b4 <OTG_FS_IRQHandler+0x10>)
 80057aa:	f00c feb1 	bl	8012510 <HAL_PCD_IRQHandler>
}
 80057ae:	bf00      	nop
 80057b0:	bd80      	pop	{r7, pc}
 80057b2:	bf00      	nop
 80057b4:	20002730 	.word	0x20002730

080057b8 <TIM3_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM3_IRQHandler(void)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle);
 80057bc:	4802      	ldr	r0, [pc, #8]	@ (80057c8 <TIM3_IRQHandler+0x10>)
 80057be:	f010 faca 	bl	8015d56 <HAL_TIM_IRQHandler>
}
 80057c2:	bf00      	nop
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	200026f4 	.word	0x200026f4

080057cc <EXTI2_IRQHandler>:
  * @brief  This function handles External line 7 interrupt request
  * @param  None
  * @retval None
  */
void EXTI2_IRQHandler( void )
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(LSM6DSM_INT2_PIN);
 80057d0:	2004      	movs	r0, #4
 80057d2:	f00b fff9 	bl	80117c8 <HAL_GPIO_EXTI_IRQHandler>
}
 80057d6:	bf00      	nop
 80057d8:	bd80      	pop	{r7, pc}
	...

080057dc <_sbrk>:




caddr_t _sbrk(int incr)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
	char *prev_heap_end;
#ifdef FreeRTOS
	char *min_stack_ptr;
#endif

	if (heap_end == 0)
 80057e4:	4b11      	ldr	r3, [pc, #68]	@ (800582c <_sbrk+0x50>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d102      	bne.n	80057f2 <_sbrk+0x16>
		heap_end = &end;
 80057ec:	4b0f      	ldr	r3, [pc, #60]	@ (800582c <_sbrk+0x50>)
 80057ee:	4a10      	ldr	r2, [pc, #64]	@ (8005830 <_sbrk+0x54>)
 80057f0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80057f2:	4b0e      	ldr	r3, [pc, #56]	@ (800582c <_sbrk+0x50>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	60fb      	str	r3, [r7, #12]
	/* Locate the STACK bottom address */
	min_stack_ptr -= MAX_STACK_SIZE;

	if (heap_end + incr > min_stack_ptr)
#else
	if (heap_end + incr > stack_ptr)
 80057f8:	4b0c      	ldr	r3, [pc, #48]	@ (800582c <_sbrk+0x50>)
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	4413      	add	r3, r2
 8005800:	466a      	mov	r2, sp
 8005802:	4293      	cmp	r3, r2
 8005804:	d907      	bls.n	8005816 <_sbrk+0x3a>
#endif
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8005806:	f015 f97f 	bl	801ab08 <__errno>
 800580a:	4603      	mov	r3, r0
 800580c:	220c      	movs	r2, #12
 800580e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8005810:	f04f 33ff 	mov.w	r3, #4294967295
 8005814:	e006      	b.n	8005824 <_sbrk+0x48>
	}

	heap_end += incr;
 8005816:	4b05      	ldr	r3, [pc, #20]	@ (800582c <_sbrk+0x50>)
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4413      	add	r3, r2
 800581e:	4a03      	ldr	r2, [pc, #12]	@ (800582c <_sbrk+0x50>)
 8005820:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005822:	68fb      	ldr	r3, [r7, #12]
}
 8005824:	4618      	mov	r0, r3
 8005826:	3710      	adds	r7, #16
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}
 800582c:	20000ee0 	.word	0x20000ee0
 8005830:	2000305c 	.word	0x2000305c

08005834 <_write>:
	_kill(status, -1);
	while (1) {}
}

int _write(int file, char *ptr, int len)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b086      	sub	sp, #24
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]
	int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005840:	2300      	movs	r3, #0
 8005842:	617b      	str	r3, [r7, #20]
 8005844:	e009      	b.n	800585a <_write+0x26>
		{
		   __io_putchar( *ptr++ );
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	1c5a      	adds	r2, r3, #1
 800584a:	60ba      	str	r2, [r7, #8]
 800584c:	781b      	ldrb	r3, [r3, #0]
 800584e:	4618      	mov	r0, r3
 8005850:	f3af 8000 	nop.w
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	3301      	adds	r3, #1
 8005858:	617b      	str	r3, [r7, #20]
 800585a:	697a      	ldr	r2, [r7, #20]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	429a      	cmp	r2, r3
 8005860:	dbf1      	blt.n	8005846 <_write+0x12>
		}
	return len;
 8005862:	687b      	ldr	r3, [r7, #4]
}
 8005864:	4618      	mov	r0, r3
 8005866:	3718      	adds	r7, #24
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}

0800586c <_close>:

int _close(int file)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
	return -1;
 8005874:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005878:	4618      	mov	r0, r3
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <_fstat>:

int _fstat(int file, struct stat *st)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005894:	605a      	str	r2, [r3, #4]
	return 0;
 8005896:	2300      	movs	r3, #0
}
 8005898:	4618      	mov	r0, r3
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <_isatty>:

int _isatty(int file)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
	return 1;
 80058ac:	2301      	movs	r3, #1
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	370c      	adds	r7, #12
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr

080058ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80058ba:	b480      	push	{r7}
 80058bc:	b085      	sub	sp, #20
 80058be:	af00      	add	r7, sp, #0
 80058c0:	60f8      	str	r0, [r7, #12]
 80058c2:	60b9      	str	r1, [r7, #8]
 80058c4:	607a      	str	r2, [r7, #4]
	return 0;
 80058c6:	2300      	movs	r3, #0
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3714      	adds	r7, #20
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <_read>:

int _read(int file, char *ptr, int len)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	607a      	str	r2, [r7, #4]
	/* scanf calls _read() with len=1024, so eat one character at time */
	*ptr = __io_getchar();
 80058e0:	f3af 8000 	nop.w
 80058e4:	4603      	mov	r3, r0
 80058e6:	b2da      	uxtb	r2, r3
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	701a      	strb	r2, [r3, #0]
	return 1;
 80058ec:	2301      	movs	r3, #1
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
	...

080058f8 <CDC_Itf_Init>:
  *         Initializes the CDC media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Init(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
  /*##-2- Enable TIM peripherals Clock #######################################*/
  TIMx_CLK_ENABLE();
 80058fe:	4b16      	ldr	r3, [pc, #88]	@ (8005958 <CDC_Itf_Init+0x60>)
 8005900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005902:	4a15      	ldr	r2, [pc, #84]	@ (8005958 <CDC_Itf_Init+0x60>)
 8005904:	f043 0302 	orr.w	r3, r3, #2
 8005908:	6593      	str	r3, [r2, #88]	@ 0x58
 800590a:	4b13      	ldr	r3, [pc, #76]	@ (8005958 <CDC_Itf_Init+0x60>)
 800590c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800590e:	f003 0302 	and.w	r3, r3, #2
 8005912:	607b      	str	r3, [r7, #4]
 8005914:	687b      	ldr	r3, [r7, #4]
  
   /*##-3- Configure the NVIC for TIMx ########################################*/
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriority(TIMx_IRQn, 0x6, 0);
 8005916:	2200      	movs	r2, #0
 8005918:	2106      	movs	r1, #6
 800591a:	201d      	movs	r0, #29
 800591c:	f00b fd45 	bl	80113aa <HAL_NVIC_SetPriority>
  
  /* Enable the TIMx global Interrupt */
  HAL_NVIC_EnableIRQ(TIMx_IRQn);
 8005920:	201d      	movs	r0, #29
 8005922:	f00b fd5e 	bl	80113e2 <HAL_NVIC_EnableIRQ>
  
  /*##-3- Configure the TIM Base generation  #################################*/
  TIM_Config();
 8005926:	f000 f955 	bl	8005bd4 <TIM_Config>
  
  /*##-4- Start the TIM Base generation in interrupt mode ####################*/
  /* Start Channel1 */
  if(HAL_TIM_Base_Start_IT(&TimHandle) != HAL_OK)
 800592a:	480c      	ldr	r0, [pc, #48]	@ (800595c <CDC_Itf_Init+0x64>)
 800592c:	f010 f9f8 	bl	8015d20 <HAL_TIM_Base_Start_IT>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d001      	beq.n	800593a <CDC_Itf_Init+0x42>
  {
    /* Starting Error */
    Error_Handler();
 8005936:	f000 f96d 	bl	8005c14 <Error_Handler>
  }
  
  /*##-5- Set Application Buffers ############################################*/
  USBD_CDC_SetTxBuffer(&USBD_Device, UserTxBuffer, 0);
 800593a:	2200      	movs	r2, #0
 800593c:	4908      	ldr	r1, [pc, #32]	@ (8005960 <CDC_Itf_Init+0x68>)
 800593e:	4809      	ldr	r0, [pc, #36]	@ (8005964 <CDC_Itf_Init+0x6c>)
 8005940:	f013 f959 	bl	8018bf6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&USBD_Device, UserRxBuffer);
 8005944:	4908      	ldr	r1, [pc, #32]	@ (8005968 <CDC_Itf_Init+0x70>)
 8005946:	4807      	ldr	r0, [pc, #28]	@ (8005964 <CDC_Itf_Init+0x6c>)
 8005948:	f013 f96f 	bl	8018c2a <USBD_CDC_SetRxBuffer>
  
  return (USBD_OK);
 800594c:	2300      	movs	r3, #0
}
 800594e:	4618      	mov	r0, r3
 8005950:	3708      	adds	r7, #8
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	40021000 	.word	0x40021000
 800595c:	200026f4 	.word	0x200026f4
 8005960:	200016e4 	.word	0x200016e4
 8005964:	20000b54 	.word	0x20000b54
 8005968:	20000ee4 	.word	0x20000ee4

0800596c <CDC_Itf_DeInit>:
  *         DeInitializes the CDC media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_DeInit(void)
{
 800596c:	b480      	push	{r7}
 800596e:	af00      	add	r7, sp, #0
  return (USBD_OK);
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr

0800597c <CDC_Itf_Control>:
  * @param  Buf: Buffer containing command data (request parameters)
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Control (uint8_t cmd, uint8_t* pbuf, uint16_t length)
{ 
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	4603      	mov	r3, r0
 8005984:	6039      	str	r1, [r7, #0]
 8005986:	71fb      	strb	r3, [r7, #7]
 8005988:	4613      	mov	r3, r2
 800598a:	80bb      	strh	r3, [r7, #4]
  switch (cmd)
 800598c:	79fb      	ldrb	r3, [r7, #7]
 800598e:	2b23      	cmp	r3, #35	@ 0x23
 8005990:	f200 8098 	bhi.w	8005ac4 <CDC_Itf_Control+0x148>
 8005994:	a201      	add	r2, pc, #4	@ (adr r2, 800599c <CDC_Itf_Control+0x20>)
 8005996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800599a:	bf00      	nop
 800599c:	08005ac5 	.word	0x08005ac5
 80059a0:	08005ac5 	.word	0x08005ac5
 80059a4:	08005ac5 	.word	0x08005ac5
 80059a8:	08005ac5 	.word	0x08005ac5
 80059ac:	08005ac5 	.word	0x08005ac5
 80059b0:	08005ac5 	.word	0x08005ac5
 80059b4:	08005ac5 	.word	0x08005ac5
 80059b8:	08005ac5 	.word	0x08005ac5
 80059bc:	08005ac5 	.word	0x08005ac5
 80059c0:	08005ac5 	.word	0x08005ac5
 80059c4:	08005ac5 	.word	0x08005ac5
 80059c8:	08005ac5 	.word	0x08005ac5
 80059cc:	08005ac5 	.word	0x08005ac5
 80059d0:	08005ac5 	.word	0x08005ac5
 80059d4:	08005ac5 	.word	0x08005ac5
 80059d8:	08005ac5 	.word	0x08005ac5
 80059dc:	08005ac5 	.word	0x08005ac5
 80059e0:	08005ac5 	.word	0x08005ac5
 80059e4:	08005ac5 	.word	0x08005ac5
 80059e8:	08005ac5 	.word	0x08005ac5
 80059ec:	08005ac5 	.word	0x08005ac5
 80059f0:	08005ac5 	.word	0x08005ac5
 80059f4:	08005ac5 	.word	0x08005ac5
 80059f8:	08005ac5 	.word	0x08005ac5
 80059fc:	08005ac5 	.word	0x08005ac5
 8005a00:	08005ac5 	.word	0x08005ac5
 8005a04:	08005ac5 	.word	0x08005ac5
 8005a08:	08005ac5 	.word	0x08005ac5
 8005a0c:	08005ac5 	.word	0x08005ac5
 8005a10:	08005ac5 	.word	0x08005ac5
 8005a14:	08005ac5 	.word	0x08005ac5
 8005a18:	08005ac5 	.word	0x08005ac5
 8005a1c:	08005a2d 	.word	0x08005a2d
 8005a20:	08005a71 	.word	0x08005a71
 8005a24:	08005ac5 	.word	0x08005ac5
 8005a28:	08005ac5 	.word	0x08005ac5
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	461a      	mov	r2, r3
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	3301      	adds	r3, #1
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	021b      	lsls	r3, r3, #8
 8005a3a:	431a      	orrs	r2, r3
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	3302      	adds	r3, #2
 8005a40:	781b      	ldrb	r3, [r3, #0]
 8005a42:	041b      	lsls	r3, r3, #16
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8005a44:	431a      	orrs	r2, r3
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	3303      	adds	r3, #3
 8005a4a:	781b      	ldrb	r3, [r3, #0]
 8005a4c:	061b      	lsls	r3, r3, #24
 8005a4e:	4313      	orrs	r3, r2
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8005a50:	461a      	mov	r2, r3
 8005a52:	4b20      	ldr	r3, [pc, #128]	@ (8005ad4 <CDC_Itf_Control+0x158>)
 8005a54:	601a      	str	r2, [r3, #0]
    LineCoding.format     = pbuf[4];
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	791a      	ldrb	r2, [r3, #4]
 8005a5a:	4b1e      	ldr	r3, [pc, #120]	@ (8005ad4 <CDC_Itf_Control+0x158>)
 8005a5c:	711a      	strb	r2, [r3, #4]
    LineCoding.paritytype = pbuf[5];
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	795a      	ldrb	r2, [r3, #5]
 8005a62:	4b1c      	ldr	r3, [pc, #112]	@ (8005ad4 <CDC_Itf_Control+0x158>)
 8005a64:	715a      	strb	r2, [r3, #5]
    LineCoding.datatype   = pbuf[6];
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	799a      	ldrb	r2, [r3, #6]
 8005a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8005ad4 <CDC_Itf_Control+0x158>)
 8005a6c:	719a      	strb	r2, [r3, #6]
    
    /* Set the new configuration */
//    ComPort_Config();
    break;
 8005a6e:	e02a      	b.n	8005ac6 <CDC_Itf_Control+0x14a>

  case CDC_GET_LINE_CODING:
    pbuf[0] = (uint8_t)(LineCoding.bitrate);
 8005a70:	4b18      	ldr	r3, [pc, #96]	@ (8005ad4 <CDC_Itf_Control+0x158>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	b2da      	uxtb	r2, r3
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	701a      	strb	r2, [r3, #0]
    pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 8005a7a:	4b16      	ldr	r3, [pc, #88]	@ (8005ad4 <CDC_Itf_Control+0x158>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	0a1a      	lsrs	r2, r3, #8
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	3301      	adds	r3, #1
 8005a84:	b2d2      	uxtb	r2, r2
 8005a86:	701a      	strb	r2, [r3, #0]
    pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 8005a88:	4b12      	ldr	r3, [pc, #72]	@ (8005ad4 <CDC_Itf_Control+0x158>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	0c1a      	lsrs	r2, r3, #16
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	3302      	adds	r3, #2
 8005a92:	b2d2      	uxtb	r2, r2
 8005a94:	701a      	strb	r2, [r3, #0]
    pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 8005a96:	4b0f      	ldr	r3, [pc, #60]	@ (8005ad4 <CDC_Itf_Control+0x158>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	0e1a      	lsrs	r2, r3, #24
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	3303      	adds	r3, #3
 8005aa0:	b2d2      	uxtb	r2, r2
 8005aa2:	701a      	strb	r2, [r3, #0]
    pbuf[4] = LineCoding.format;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	3304      	adds	r3, #4
 8005aa8:	4a0a      	ldr	r2, [pc, #40]	@ (8005ad4 <CDC_Itf_Control+0x158>)
 8005aaa:	7912      	ldrb	r2, [r2, #4]
 8005aac:	701a      	strb	r2, [r3, #0]
    pbuf[5] = LineCoding.paritytype;
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	3305      	adds	r3, #5
 8005ab2:	4a08      	ldr	r2, [pc, #32]	@ (8005ad4 <CDC_Itf_Control+0x158>)
 8005ab4:	7952      	ldrb	r2, [r2, #5]
 8005ab6:	701a      	strb	r2, [r3, #0]
    pbuf[6] = LineCoding.datatype;     
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	3306      	adds	r3, #6
 8005abc:	4a05      	ldr	r2, [pc, #20]	@ (8005ad4 <CDC_Itf_Control+0x158>)
 8005abe:	7992      	ldrb	r2, [r2, #6]
 8005ac0:	701a      	strb	r2, [r3, #0]
    break;
 8005ac2:	e000      	b.n	8005ac6 <CDC_Itf_Control+0x14a>
  case CDC_SEND_BREAK:
     /* Add your code here */
    break;    
    
  default:
    break;
 8005ac4:	bf00      	nop
  }
  
  return (USBD_OK);
 8005ac6:	2300      	movs	r3, #0
}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	370c      	adds	r7, #12
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr
 8005ad4:	20000004 	.word	0x20000004

08005ad8 <CDC_Fill_Buffer>:
  * @param  Buf: pointer to the tx buffer
  * @param  TotalLen: number of bytes to be sent
  * @retval Result of the operation: USBD_OK if all operations are OK
  */
uint8_t CDC_Fill_Buffer(uint8_t* Buf, uint32_t TotalLen)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b085      	sub	sp, #20
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  uint16_t i;
  
  for (i = 0; i < TotalLen; i++)
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	81fb      	strh	r3, [r7, #14]
 8005ae6:	e011      	b.n	8005b0c <CDC_Fill_Buffer+0x34>
  {
    UserTxBuffer[UserTxBufPtrIn] = Buf[i];
 8005ae8:	89fb      	ldrh	r3, [r7, #14]
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	441a      	add	r2, r3
 8005aee:	4b0d      	ldr	r3, [pc, #52]	@ (8005b24 <CDC_Fill_Buffer+0x4c>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	7811      	ldrb	r1, [r2, #0]
 8005af4:	4a0c      	ldr	r2, [pc, #48]	@ (8005b28 <CDC_Fill_Buffer+0x50>)
 8005af6:	54d1      	strb	r1, [r2, r3]
    UserTxBufPtrIn = (UserTxBufPtrIn + 1) % APP_RX_DATA_SIZE;
 8005af8:	4b0a      	ldr	r3, [pc, #40]	@ (8005b24 <CDC_Fill_Buffer+0x4c>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	3301      	adds	r3, #1
 8005afe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b02:	4a08      	ldr	r2, [pc, #32]	@ (8005b24 <CDC_Fill_Buffer+0x4c>)
 8005b04:	6013      	str	r3, [r2, #0]
  for (i = 0; i < TotalLen; i++)
 8005b06:	89fb      	ldrh	r3, [r7, #14]
 8005b08:	3301      	adds	r3, #1
 8005b0a:	81fb      	strh	r3, [r7, #14]
 8005b0c:	89fb      	ldrh	r3, [r7, #14]
 8005b0e:	683a      	ldr	r2, [r7, #0]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d8e9      	bhi.n	8005ae8 <CDC_Fill_Buffer+0x10>
  }
  return (USBD_OK);
 8005b14:	2300      	movs	r3, #0
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3714      	adds	r7, #20
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop
 8005b24:	20001ee8 	.word	0x20001ee8
 8005b28:	200016e4 	.word	0x200016e4

08005b2c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  TIM period elapsed callback
  * @param  htim: TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  uint32_t buffptr;
  uint32_t buffsize;
  
  if(UserTxBufPtrOut != UserTxBufPtrIn)
 8005b34:	4b1d      	ldr	r3, [pc, #116]	@ (8005bac <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	4b1d      	ldr	r3, [pc, #116]	@ (8005bb0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d031      	beq.n	8005ba4 <HAL_TIM_PeriodElapsedCallback+0x78>
  {
    if(UserTxBufPtrOut > UserTxBufPtrIn) /* Rollback */
 8005b40:	4b1a      	ldr	r3, [pc, #104]	@ (8005bac <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	4b1a      	ldr	r3, [pc, #104]	@ (8005bb0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d905      	bls.n	8005b58 <HAL_TIM_PeriodElapsedCallback+0x2c>
    {
      buffsize = APP_RX_DATA_SIZE - UserTxBufPtrOut;
 8005b4c:	4b17      	ldr	r3, [pc, #92]	@ (8005bac <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005b54:	60fb      	str	r3, [r7, #12]
 8005b56:	e005      	b.n	8005b64 <HAL_TIM_PeriodElapsedCallback+0x38>
    }
    else 
    {
      buffsize = UserTxBufPtrIn - UserTxBufPtrOut;
 8005b58:	4b15      	ldr	r3, [pc, #84]	@ (8005bb0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	4b13      	ldr	r3, [pc, #76]	@ (8005bac <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	60fb      	str	r3, [r7, #12]
    }
    
    buffptr = UserTxBufPtrOut;
 8005b64:	4b11      	ldr	r3, [pc, #68]	@ (8005bac <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	60bb      	str	r3, [r7, #8]
    
    USBD_CDC_SetTxBuffer(&USBD_Device, (uint8_t*)&UserTxBuffer[buffptr], buffsize);
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	4a11      	ldr	r2, [pc, #68]	@ (8005bb4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8005b6e:	4413      	add	r3, r2
 8005b70:	68fa      	ldr	r2, [r7, #12]
 8005b72:	b292      	uxth	r2, r2
 8005b74:	4619      	mov	r1, r3
 8005b76:	4810      	ldr	r0, [pc, #64]	@ (8005bb8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005b78:	f013 f83d 	bl	8018bf6 <USBD_CDC_SetTxBuffer>
    
    if(USBD_CDC_TransmitPacket(&USBD_Device) == USBD_OK)
 8005b7c:	480e      	ldr	r0, [pc, #56]	@ (8005bb8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005b7e:	f013 f868 	bl	8018c52 <USBD_CDC_TransmitPacket>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d10d      	bne.n	8005ba4 <HAL_TIM_PeriodElapsedCallback+0x78>
    {
      UserTxBufPtrOut += buffsize;
 8005b88:	4b08      	ldr	r3, [pc, #32]	@ (8005bac <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	4413      	add	r3, r2
 8005b90:	4a06      	ldr	r2, [pc, #24]	@ (8005bac <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b92:	6013      	str	r3, [r2, #0]
      if (UserTxBufPtrOut == APP_RX_DATA_SIZE)
 8005b94:	4b05      	ldr	r3, [pc, #20]	@ (8005bac <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b9c:	d102      	bne.n	8005ba4 <HAL_TIM_PeriodElapsedCallback+0x78>
      {
        UserTxBufPtrOut = 0;
 8005b9e:	4b03      	ldr	r3, [pc, #12]	@ (8005bac <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	601a      	str	r2, [r3, #0]
      }
    }
  }
}
 8005ba4:	bf00      	nop
 8005ba6:	3710      	adds	r7, #16
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	20001eec 	.word	0x20001eec
 8005bb0:	20001ee8 	.word	0x20001ee8
 8005bb4:	200016e4 	.word	0x200016e4
 8005bb8:	20000b54 	.word	0x20000b54

08005bbc <CDC_Itf_Receive>:
  * @param  Buf: Buffer of data to be transmitted
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Receive(uint8_t* Buf, uint32_t *Len)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	6039      	str	r1, [r7, #0]
//      USB_RxBufferStart_idx = 0;
//  }
//  
//  /* Initiate next USB packet transfer */
//  USBD_CDC_ReceivePacket(&USBD_Device);
  return (USBD_OK);
 8005bc6:	2300      	movs	r3, #0
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	370c      	adds	r7, #12
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr

08005bd4 <TIM_Config>:
  * @brief  TIM_Config: Configure TIMx timer
  * @param  None.
  * @retval None.
  */
static void TIM_Config(void)
{  
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	af00      	add	r7, sp, #0
  /* Set TIMx instance */
  TimHandle.Instance = TIMx;
 8005bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8005c0c <TIM_Config+0x38>)
 8005bda:	4a0d      	ldr	r2, [pc, #52]	@ (8005c10 <TIM_Config+0x3c>)
 8005bdc:	601a      	str	r2, [r3, #0]
       + Period = 10000 - 1
       + Prescaler = ((SystemCoreClock/2)/10000) - 1
       + ClockDivision = 0
       + Counter direction = Up
  */
  TimHandle.Init.Period = (CDC_POLLING_INTERVAL*1000) - 1;
 8005bde:	4b0b      	ldr	r3, [pc, #44]	@ (8005c0c <TIM_Config+0x38>)
 8005be0:	f241 3287 	movw	r2, #4999	@ 0x1387
 8005be4:	60da      	str	r2, [r3, #12]
  TimHandle.Init.Prescaler = 80-1;
 8005be6:	4b09      	ldr	r3, [pc, #36]	@ (8005c0c <TIM_Config+0x38>)
 8005be8:	224f      	movs	r2, #79	@ 0x4f
 8005bea:	605a      	str	r2, [r3, #4]
  TimHandle.Init.ClockDivision = 0;
 8005bec:	4b07      	ldr	r3, [pc, #28]	@ (8005c0c <TIM_Config+0x38>)
 8005bee:	2200      	movs	r2, #0
 8005bf0:	611a      	str	r2, [r3, #16]
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bf2:	4b06      	ldr	r3, [pc, #24]	@ (8005c0c <TIM_Config+0x38>)
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 8005bf8:	4804      	ldr	r0, [pc, #16]	@ (8005c0c <TIM_Config+0x38>)
 8005bfa:	f010 f85c 	bl	8015cb6 <HAL_TIM_Base_Init>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d001      	beq.n	8005c08 <TIM_Config+0x34>
  {
    /* Initialization Error */
    Error_Handler();
 8005c04:	f000 f806 	bl	8005c14 <Error_Handler>
  }
}
 8005c08:	bf00      	nop
 8005c0a:	bd80      	pop	{r7, pc}
 8005c0c:	200026f4 	.word	0x200026f4
 8005c10:	40000400 	.word	0x40000400

08005c14 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 8005c14:	b480      	push	{r7}
 8005c16:	af00      	add	r7, sp, #0
  /* Add your own code here */
}
 8005c18:	bf00      	nop
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr
	...

08005c24 <HAL_PCD_MspInit>:
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b08a      	sub	sp, #40	@ 0x28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Configure USB FS GPIOs */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8005c98 <HAL_PCD_MspInit+0x74>)
 8005c2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c30:	4a19      	ldr	r2, [pc, #100]	@ (8005c98 <HAL_PCD_MspInit+0x74>)
 8005c32:	f043 0301 	orr.w	r3, r3, #1
 8005c36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005c38:	4b17      	ldr	r3, [pc, #92]	@ (8005c98 <HAL_PCD_MspInit+0x74>)
 8005c3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c3c:	f003 0301 	and.w	r3, r3, #1
 8005c40:	613b      	str	r3, [r7, #16]
 8005c42:	693b      	ldr	r3, [r7, #16]
  
  /* Configure DM DP Pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 8005c44:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005c48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c4a:	2302      	movs	r3, #2
 8005c4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c52:	2303      	movs	r3, #3
 8005c54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8005c56:	230a      	movs	r3, #10
 8005c58:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8005c5a:	f107 0314 	add.w	r3, r7, #20
 8005c5e:	4619      	mov	r1, r3
 8005c60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005c64:	f00b fbd8 	bl	8011418 <HAL_GPIO_Init>
  
  /* Enable USB FS Clock */
  __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8005c68:	4b0b      	ldr	r3, [pc, #44]	@ (8005c98 <HAL_PCD_MspInit+0x74>)
 8005c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c6c:	4a0a      	ldr	r2, [pc, #40]	@ (8005c98 <HAL_PCD_MspInit+0x74>)
 8005c6e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005c72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005c74:	4b08      	ldr	r3, [pc, #32]	@ (8005c98 <HAL_PCD_MspInit+0x74>)
 8005c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c7c:	60fb      	str	r3, [r7, #12]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
  
  /* Set USB FS Interrupt priority */
  HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8005c80:	2200      	movs	r2, #0
 8005c82:	2106      	movs	r1, #6
 8005c84:	2043      	movs	r0, #67	@ 0x43
 8005c86:	f00b fb90 	bl	80113aa <HAL_NVIC_SetPriority>
  
  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8005c8a:	2043      	movs	r0, #67	@ 0x43
 8005c8c:	f00b fba9 	bl	80113e2 <HAL_NVIC_EnableIRQ>
    
}
 8005c90:	bf00      	nop
 8005c92:	3728      	adds	r7, #40	@ 0x28
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	40021000 	.word	0x40021000

08005c9c <HAL_PCD_SetupStageCallback>:
  * @brief  SetupStage callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b082      	sub	sp, #8
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f8d3 23c8 	ldr.w	r2, [r3, #968]	@ 0x3c8
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	4610      	mov	r0, r2
 8005cb4:	f013 f885 	bl	8018dc2 <USBD_LL_SetupStage>
}
 8005cb8:	bf00      	nop
 8005cba:	3708      	adds	r7, #8
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b082      	sub	sp, #8
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	460b      	mov	r3, r1
 8005cca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f8d3 03c8 	ldr.w	r0, [r3, #968]	@ 0x3c8
 8005cd2:	78fa      	ldrb	r2, [r7, #3]
 8005cd4:	6879      	ldr	r1, [r7, #4]
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	00db      	lsls	r3, r3, #3
 8005cda:	1a9b      	subs	r3, r3, r2
 8005cdc:	009b      	lsls	r3, r3, #2
 8005cde:	440b      	add	r3, r1
 8005ce0:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	78fb      	ldrb	r3, [r7, #3]
 8005ce8:	4619      	mov	r1, r3
 8005cea:	f013 f8b7 	bl	8018e5c <USBD_LL_DataOutStage>
}
 8005cee:	bf00      	nop
 8005cf0:	3708      	adds	r7, #8
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}

08005cf6 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005cf6:	b580      	push	{r7, lr}
 8005cf8:	b082      	sub	sp, #8
 8005cfa:	af00      	add	r7, sp, #0
 8005cfc:	6078      	str	r0, [r7, #4]
 8005cfe:	460b      	mov	r3, r1
 8005d00:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8d3 03c8 	ldr.w	r0, [r3, #968]	@ 0x3c8
 8005d08:	78fa      	ldrb	r2, [r7, #3]
 8005d0a:	6879      	ldr	r1, [r7, #4]
 8005d0c:	4613      	mov	r3, r2
 8005d0e:	00db      	lsls	r3, r3, #3
 8005d10:	1a9b      	subs	r3, r3, r2
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	440b      	add	r3, r1
 8005d16:	3348      	adds	r3, #72	@ 0x48
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	78fb      	ldrb	r3, [r7, #3]
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	f013 f8f8 	bl	8018f12 <USBD_LL_DataInStage>
}
 8005d22:	bf00      	nop
 8005d24:	3708      	adds	r7, #8
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}

08005d2a <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8005d2a:	b580      	push	{r7, lr}
 8005d2c:	b082      	sub	sp, #8
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF(hpcd->pData);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f013 f9de 	bl	80190fa <USBD_LL_SOF>
}
 8005d3e:	bf00      	nop
 8005d40:	3708      	adds	r7, #8
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}

08005d46 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
 8005d46:	b580      	push	{r7, lr}
 8005d48:	b082      	sub	sp, #8
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005d54:	4618      	mov	r0, r3
 8005d56:	f013 f96b 	bl	8019030 <USBD_LL_Reset>
  
  /* Set USB Current Speed */ 
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005d60:	2101      	movs	r1, #1
 8005d62:	4618      	mov	r0, r3
 8005d64:	f013 f993 	bl	801908e <USBD_LL_SetSpeed>
}
 8005d68:	bf00      	nop
 8005d6a:	3708      	adds	r7, #8
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{ 
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  USBD_LL_Suspend(hpcd->pData);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f013 f995 	bl	80190ae <USBD_LL_Suspend>
}
 8005d84:	bf00      	nop
 8005d86:	3708      	adds	r7, #8
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <HAL_PCD_ResumeCallback>:
  * @brief  Resume callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b082      	sub	sp, #8
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  USBD_LL_Resume(hpcd->pData);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f013 f99c 	bl	80190d8 <USBD_LL_Resume>
}
 8005da0:	bf00      	nop
 8005da2:	3708      	adds	r7, #8
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd: PCD handle 
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b082      	sub	sp, #8
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	460b      	mov	r3, r1
 8005db2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete(hpcd->pData, epnum);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005dba:	78fa      	ldrb	r2, [r7, #3]
 8005dbc:	4611      	mov	r1, r2
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f013 f9c2 	bl	8019148 <USBD_LL_IsoOUTIncomplete>
}
 8005dc4:	bf00      	nop
 8005dc6:	3708      	adds	r7, #8
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd: PCD handle 
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b082      	sub	sp, #8
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	460b      	mov	r3, r1
 8005dd6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete(hpcd->pData, epnum);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005dde:	78fa      	ldrb	r2, [r7, #3]
 8005de0:	4611      	mov	r1, r2
 8005de2:	4618      	mov	r0, r3
 8005de4:	f013 f9a3 	bl	801912e <USBD_LL_IsoINIncomplete>
}
 8005de8:	bf00      	nop
 8005dea:	3708      	adds	r7, #8
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <HAL_PCD_ConnectCallback>:
  * @brief  ConnectCallback callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b082      	sub	sp, #8
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected(hpcd->pData);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f013 f9af 	bl	8019162 <USBD_LL_DevConnected>
}
 8005e04:	bf00      	nop
 8005e06:	3708      	adds	r7, #8
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected(hpcd->pData);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f013 f9ac 	bl	8019178 <USBD_LL_DevDisconnected>
}
 8005e20:	bf00      	nop
 8005e22:	3708      	adds	r7, #8
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b082      	sub	sp, #8
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  /* Set LL Driver parameters */
  hpcd.Instance = USB_OTG_FS;
 8005e30:	4b21      	ldr	r3, [pc, #132]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e32:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8005e36:	601a      	str	r2, [r3, #0]
  hpcd.Init.dev_endpoints = 5;
 8005e38:	4b1f      	ldr	r3, [pc, #124]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e3a:	2205      	movs	r2, #5
 8005e3c:	605a      	str	r2, [r3, #4]
  hpcd.Init.use_dedicated_ep1 = 0;
 8005e3e:	4b1e      	ldr	r3, [pc, #120]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e40:	2200      	movs	r2, #0
 8005e42:	631a      	str	r2, [r3, #48]	@ 0x30
  hpcd.Init.ep0_mps = 0x40;
 8005e44:	4b1c      	ldr	r3, [pc, #112]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e46:	2240      	movs	r2, #64	@ 0x40
 8005e48:	615a      	str	r2, [r3, #20]
  hpcd.Init.dma_enable = 0;
 8005e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	611a      	str	r2, [r3, #16]
  hpcd.Init.low_power_enable = 0;
 8005e50:	4b19      	ldr	r3, [pc, #100]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e52:	2200      	movs	r2, #0
 8005e54:	621a      	str	r2, [r3, #32]
  hpcd.Init.lpm_enable = 0;
 8005e56:	4b18      	ldr	r3, [pc, #96]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e58:	2200      	movs	r2, #0
 8005e5a:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd.Init.battery_charging_enable = 0;
 8005e5c:	4b16      	ldr	r3, [pc, #88]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e5e:	2200      	movs	r2, #0
 8005e60:	629a      	str	r2, [r3, #40]	@ 0x28
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 8005e62:	4b15      	ldr	r3, [pc, #84]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e64:	2201      	movs	r2, #1
 8005e66:	619a      	str	r2, [r3, #24]
  hpcd.Init.Sof_enable = 0;
 8005e68:	4b13      	ldr	r3, [pc, #76]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	61da      	str	r2, [r3, #28]
  hpcd.Init.speed = PCD_SPEED_FULL;
 8005e6e:	4b12      	ldr	r3, [pc, #72]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e70:	2201      	movs	r2, #1
 8005e72:	60da      	str	r2, [r3, #12]
  hpcd.Init.vbus_sensing_enable = 0;
 8005e74:	4b10      	ldr	r3, [pc, #64]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e76:	2200      	movs	r2, #0
 8005e78:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Link The driver to the stack */
  hpcd.pData = pdev;
 8005e7a:	4a0f      	ldr	r2, [pc, #60]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f8c2 33c8 	str.w	r3, [r2, #968]	@ 0x3c8
  pdev->pData = &hpcd;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a0c      	ldr	r2, [pc, #48]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e86:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
  /* Initialize LL Driver */
  HAL_PCD_Init(&hpcd);
 8005e8a:	480b      	ldr	r0, [pc, #44]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e8c:	f00c fa00 	bl	8012290 <HAL_PCD_Init>
  
  HAL_PCD_SetRxFiFo(&hpcd, 0x80);
 8005e90:	2180      	movs	r1, #128	@ 0x80
 8005e92:	4809      	ldr	r0, [pc, #36]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e94:	f00d fb08 	bl	80134a8 <HAL_PCDEx_SetRxFiFo>
  HAL_PCD_SetTxFiFo(&hpcd, 0, 0x40);
 8005e98:	2240      	movs	r2, #64	@ 0x40
 8005e9a:	2100      	movs	r1, #0
 8005e9c:	4806      	ldr	r0, [pc, #24]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005e9e:	f00d fab8 	bl	8013412 <HAL_PCDEx_SetTxFiFo>
  HAL_PCD_SetTxFiFo(&hpcd, 1, 0x80);
 8005ea2:	2280      	movs	r2, #128	@ 0x80
 8005ea4:	2101      	movs	r1, #1
 8005ea6:	4804      	ldr	r0, [pc, #16]	@ (8005eb8 <USBD_LL_Init+0x90>)
 8005ea8:	f00d fab3 	bl	8013412 <HAL_PCDEx_SetTxFiFo>

  return USBD_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3708      	adds	r7, #8
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	20002730 	.word	0x20002730

08005ebc <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b082      	sub	sp, #8
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  HAL_PCD_Start(pdev->pData);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f00c fafd 	bl	80124ca <HAL_PCD_Start>
  return USBD_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3708      	adds	r7, #8
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}

08005eda <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev,
                                  uint8_t ep_addr,
                                  uint8_t ep_type,
                                  uint16_t ep_mps)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b082      	sub	sp, #8
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	6078      	str	r0, [r7, #4]
 8005ee2:	4608      	mov	r0, r1
 8005ee4:	4611      	mov	r1, r2
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	4603      	mov	r3, r0
 8005eea:	70fb      	strb	r3, [r7, #3]
 8005eec:	460b      	mov	r3, r1
 8005eee:	70bb      	strb	r3, [r7, #2]
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	803b      	strh	r3, [r7, #0]
  HAL_PCD_EP_Open(pdev->pData,
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8005efa:	78bb      	ldrb	r3, [r7, #2]
 8005efc:	883a      	ldrh	r2, [r7, #0]
 8005efe:	78f9      	ldrb	r1, [r7, #3]
 8005f00:	f00c ffe5 	bl	8012ece <HAL_PCD_EP_Open>
                  ep_addr,
                  ep_mps,
                  ep_type);
  
  return USBD_OK;
 8005f04:	2300      	movs	r3, #0
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3708      	adds	r7, #8
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b082      	sub	sp, #8
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
 8005f16:	460b      	mov	r3, r1
 8005f18:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8005f20:	78fa      	ldrb	r2, [r7, #3]
 8005f22:	4611      	mov	r1, r2
 8005f24:	4618      	mov	r0, r3
 8005f26:	f00d f82e 	bl	8012f86 <HAL_PCD_EP_Close>
  return USBD_OK;
 8005f2a:	2300      	movs	r3, #0
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3708      	adds	r7, #8
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}

08005f34 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	460b      	mov	r3, r1
 8005f3e:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8005f46:	78fa      	ldrb	r2, [r7, #3]
 8005f48:	4611      	mov	r1, r2
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f00d f929 	bl	80131a2 <HAL_PCD_EP_SetStall>
  return USBD_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3708      	adds	r7, #8
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b082      	sub	sp, #8
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
 8005f62:	460b      	mov	r3, r1
 8005f64:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8005f6c:	78fa      	ldrb	r2, [r7, #3]
 8005f6e:	4611      	mov	r1, r2
 8005f70:	4618      	mov	r0, r3
 8005f72:	f00d f974 	bl	801325e <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3708      	adds	r7, #8
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b085      	sub	sp, #20
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	460b      	mov	r3, r1
 8005f8a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8005f92:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8005f94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	da0b      	bge.n	8005fb4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8005f9c:	78fb      	ldrb	r3, [r7, #3]
 8005f9e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005fa2:	68f9      	ldr	r1, [r7, #12]
 8005fa4:	4613      	mov	r3, r2
 8005fa6:	00db      	lsls	r3, r3, #3
 8005fa8:	1a9b      	subs	r3, r3, r2
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	440b      	add	r3, r1
 8005fae:	333e      	adds	r3, #62	@ 0x3e
 8005fb0:	781b      	ldrb	r3, [r3, #0]
 8005fb2:	e00b      	b.n	8005fcc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8005fb4:	78fb      	ldrb	r3, [r7, #3]
 8005fb6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005fba:	68f9      	ldr	r1, [r7, #12]
 8005fbc:	4613      	mov	r3, r2
 8005fbe:	00db      	lsls	r3, r3, #3
 8005fc0:	1a9b      	subs	r3, r3, r2
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	440b      	add	r3, r1
 8005fc6:	f503 73f1 	add.w	r3, r3, #482	@ 0x1e2
 8005fca:	781b      	ldrb	r3, [r3, #0]
  }
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3714      	adds	r7, #20
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr

08005fd8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b082      	sub	sp, #8
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8005fea:	78fa      	ldrb	r2, [r7, #3]
 8005fec:	4611      	mov	r1, r2
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f00c ff48 	bl	8012e84 <HAL_PCD_SetAddress>
  return USBD_OK; 
 8005ff4:	2300      	movs	r3, #0
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3708      	adds	r7, #8
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, 
                                    uint8_t ep_addr,
                                    uint8_t *pbuf,
                                    uint16_t size)
{
 8005ffe:	b580      	push	{r7, lr}
 8006000:	b084      	sub	sp, #16
 8006002:	af00      	add	r7, sp, #0
 8006004:	60f8      	str	r0, [r7, #12]
 8006006:	607a      	str	r2, [r7, #4]
 8006008:	461a      	mov	r2, r3
 800600a:	460b      	mov	r3, r1
 800600c:	72fb      	strb	r3, [r7, #11]
 800600e:	4613      	mov	r3, r2
 8006010:	813b      	strh	r3, [r7, #8]
  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8006018:	893b      	ldrh	r3, [r7, #8]
 800601a:	7af9      	ldrb	r1, [r7, #11]
 800601c:	687a      	ldr	r2, [r7, #4]
 800601e:	f00d f86c 	bl	80130fa <HAL_PCD_EP_Transmit>
  return USBD_OK;
 8006022:	2300      	movs	r3, #0
}
 8006024:	4618      	mov	r0, r3
 8006026:	3710      	adds	r7, #16
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                          uint8_t ep_addr,
                                          uint8_t *pbuf,
                                          uint16_t size)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	60f8      	str	r0, [r7, #12]
 8006034:	607a      	str	r2, [r7, #4]
 8006036:	461a      	mov	r2, r3
 8006038:	460b      	mov	r3, r1
 800603a:	72fb      	strb	r3, [r7, #11]
 800603c:	4613      	mov	r3, r2
 800603e:	813b      	strh	r3, [r7, #8]
  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8006046:	893b      	ldrh	r3, [r7, #8]
 8006048:	7af9      	ldrb	r1, [r7, #11]
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	f00c ffe8 	bl	8013020 <HAL_PCD_EP_Receive>
  return USBD_OK;
 8006050:	2300      	movs	r3, #0
}
 8006052:	4618      	mov	r0, r3
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}

0800605a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800605a:	b580      	push	{r7, lr}
 800605c:	b082      	sub	sp, #8
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
 8006062:	460b      	mov	r3, r1
 8006064:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount(pdev->pData, ep_addr);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800606c:	78fa      	ldrb	r2, [r7, #3]
 800606e:	4611      	mov	r1, r2
 8006070:	4618      	mov	r0, r3
 8006072:	f00d f829 	bl	80130c8 <HAL_PCD_EP_GetRxCount>
 8006076:	4603      	mov	r3, r0
}
 8006078:	4618      	mov	r0, r3
 800607a:	3708      	adds	r7, #8
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <USBD_VCP_DeviceDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	4603      	mov	r3, r0
 8006088:	6039      	str	r1, [r7, #0]
 800608a:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_DeviceDesc);
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	2212      	movs	r2, #18
 8006090:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_DeviceDesc;
 8006092:	4b03      	ldr	r3, [pc, #12]	@ (80060a0 <USBD_VCP_DeviceDescriptor+0x20>)
}
 8006094:	4618      	mov	r0, r3
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr
 80060a0:	20000038 	.word	0x20000038

080060a4 <USBD_VCP_LangIDStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	4603      	mov	r3, r0
 80060ac:	6039      	str	r1, [r7, #0]
 80060ae:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_LangIDDesc);  
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	2204      	movs	r2, #4
 80060b4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_LangIDDesc;
 80060b6:	4b03      	ldr	r3, [pc, #12]	@ (80060c4 <USBD_VCP_LangIDStrDescriptor+0x20>)
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	370c      	adds	r7, #12
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr
 80060c4:	2000004c 	.word	0x2000004c

080060c8 <USBD_VCP_ProductStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{  
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b082      	sub	sp, #8
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	4603      	mov	r3, r0
 80060d0:	6039      	str	r1, [r7, #0]
 80060d2:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);
 80060d4:	683a      	ldr	r2, [r7, #0]
 80060d6:	4904      	ldr	r1, [pc, #16]	@ (80060e8 <USBD_VCP_ProductStrDescriptor+0x20>)
 80060d8:	4804      	ldr	r0, [pc, #16]	@ (80060ec <USBD_VCP_ProductStrDescriptor+0x24>)
 80060da:	f013 fc6b 	bl	80199b4 <USBD_GetString>
  return USBD_StrDesc;
 80060de:	4b02      	ldr	r3, [pc, #8]	@ (80060e8 <USBD_VCP_ProductStrDescriptor+0x20>)
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3708      	adds	r7, #8
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	20002afc 	.word	0x20002afc
 80060ec:	0801bca8 	.word	0x0801bca8

080060f0 <USBD_VCP_ManufacturerStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	4603      	mov	r3, r0
 80060f8:	6039      	str	r1, [r7, #0]
 80060fa:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80060fc:	683a      	ldr	r2, [r7, #0]
 80060fe:	4904      	ldr	r1, [pc, #16]	@ (8006110 <USBD_VCP_ManufacturerStrDescriptor+0x20>)
 8006100:	4804      	ldr	r0, [pc, #16]	@ (8006114 <USBD_VCP_ManufacturerStrDescriptor+0x24>)
 8006102:	f013 fc57 	bl	80199b4 <USBD_GetString>
  return USBD_StrDesc;
 8006106:	4b02      	ldr	r3, [pc, #8]	@ (8006110 <USBD_VCP_ManufacturerStrDescriptor+0x20>)
}
 8006108:	4618      	mov	r0, r3
 800610a:	3708      	adds	r7, #8
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}
 8006110:	20002afc 	.word	0x20002afc
 8006114:	0801bccc 	.word	0x0801bccc

08006118 <USBD_VCP_SerialStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
 800611e:	4603      	mov	r3, r0
 8006120:	6039      	str	r1, [r7, #0]
 8006122:	71fb      	strb	r3, [r7, #7]
  *length = USB_SIZ_STRING_SERIAL;
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	221a      	movs	r2, #26
 8006128:	801a      	strh	r2, [r3, #0]
  
  /* Update the serial number string descriptor with the data from the unique ID*/
  Get_SerialNum();
 800612a:	f000 f82f 	bl	800618c <Get_SerialNum>
  
  return (uint8_t*)USBD_StringSerial;
 800612e:	4b02      	ldr	r3, [pc, #8]	@ (8006138 <USBD_VCP_SerialStrDescriptor+0x20>)
}
 8006130:	4618      	mov	r0, r3
 8006132:	3708      	adds	r7, #8
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}
 8006138:	20000050 	.word	0x20000050

0800613c <USBD_VCP_ConfigStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{ 
 800613c:	b580      	push	{r7, lr}
 800613e:	b082      	sub	sp, #8
 8006140:	af00      	add	r7, sp, #0
 8006142:	4603      	mov	r3, r0
 8006144:	6039      	str	r1, [r7, #0]
 8006146:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length);
 8006148:	683a      	ldr	r2, [r7, #0]
 800614a:	4904      	ldr	r1, [pc, #16]	@ (800615c <USBD_VCP_ConfigStrDescriptor+0x20>)
 800614c:	4804      	ldr	r0, [pc, #16]	@ (8006160 <USBD_VCP_ConfigStrDescriptor+0x24>)
 800614e:	f013 fc31 	bl	80199b4 <USBD_GetString>
  return USBD_StrDesc;  
 8006152:	4b02      	ldr	r3, [pc, #8]	@ (800615c <USBD_VCP_ConfigStrDescriptor+0x20>)
}
 8006154:	4618      	mov	r0, r3
 8006156:	3708      	adds	r7, #8
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}
 800615c:	20002afc 	.word	0x20002afc
 8006160:	0801bce0 	.word	0x0801bce0

08006164 <USBD_VCP_InterfaceStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
 800616a:	4603      	mov	r3, r0
 800616c:	6039      	str	r1, [r7, #0]
 800616e:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8006170:	683a      	ldr	r2, [r7, #0]
 8006172:	4904      	ldr	r1, [pc, #16]	@ (8006184 <USBD_VCP_InterfaceStrDescriptor+0x20>)
 8006174:	4804      	ldr	r0, [pc, #16]	@ (8006188 <USBD_VCP_InterfaceStrDescriptor+0x24>)
 8006176:	f013 fc1d 	bl	80199b4 <USBD_GetString>
  return USBD_StrDesc;  
 800617a:	4b02      	ldr	r3, [pc, #8]	@ (8006184 <USBD_VCP_InterfaceStrDescriptor+0x20>)
}
 800617c:	4618      	mov	r0, r3
 800617e:	3708      	adds	r7, #8
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	20002afc 	.word	0x20002afc
 8006188:	0801bcec 	.word	0x0801bcec

0800618c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 8006192:	4b0f      	ldr	r3, [pc, #60]	@ (80061d0 <Get_SerialNum+0x44>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 8006198:	4b0e      	ldr	r3, [pc, #56]	@ (80061d4 <Get_SerialNum+0x48>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
 800619e:	4b0e      	ldr	r3, [pc, #56]	@ (80061d8 <Get_SerialNum+0x4c>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	607b      	str	r3, [r7, #4]
  
  deviceserial0 += deviceserial2;
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4413      	add	r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]
  
  if (deviceserial0 != 0)
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d009      	beq.n	80061c6 <Get_SerialNum+0x3a>
  {
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 80061b2:	2208      	movs	r2, #8
 80061b4:	4909      	ldr	r1, [pc, #36]	@ (80061dc <Get_SerialNum+0x50>)
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f000 f814 	bl	80061e4 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 80061bc:	2204      	movs	r2, #4
 80061be:	4908      	ldr	r1, [pc, #32]	@ (80061e0 <Get_SerialNum+0x54>)
 80061c0:	68b8      	ldr	r0, [r7, #8]
 80061c2:	f000 f80f 	bl	80061e4 <IntToUnicode>
  }
}
 80061c6:	bf00      	nop
 80061c8:	3710      	adds	r7, #16
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	1fff7a10 	.word	0x1fff7a10
 80061d4:	1fff7a14 	.word	0x1fff7a14
 80061d8:	1fff7a18 	.word	0x1fff7a18
 80061dc:	20000052 	.word	0x20000052
 80061e0:	20000062 	.word	0x20000062

080061e4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b087      	sub	sp, #28
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	60f8      	str	r0, [r7, #12]
 80061ec:	60b9      	str	r1, [r7, #8]
 80061ee:	4613      	mov	r3, r2
 80061f0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80061f2:	2300      	movs	r3, #0
 80061f4:	75fb      	strb	r3, [r7, #23]
  
  for( idx = 0 ; idx < len ; idx ++)
 80061f6:	2300      	movs	r3, #0
 80061f8:	75fb      	strb	r3, [r7, #23]
 80061fa:	e027      	b.n	800624c <IntToUnicode+0x68>
  {
    if( ((value >> 28)) < 0xA )
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	0f1b      	lsrs	r3, r3, #28
 8006200:	2b09      	cmp	r3, #9
 8006202:	d80b      	bhi.n	800621c <IntToUnicode+0x38>
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	0f1b      	lsrs	r3, r3, #28
 8006208:	b2da      	uxtb	r2, r3
 800620a:	7dfb      	ldrb	r3, [r7, #23]
 800620c:	005b      	lsls	r3, r3, #1
 800620e:	4619      	mov	r1, r3
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	440b      	add	r3, r1
 8006214:	3230      	adds	r2, #48	@ 0x30
 8006216:	b2d2      	uxtb	r2, r2
 8006218:	701a      	strb	r2, [r3, #0]
 800621a:	e00a      	b.n	8006232 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	0f1b      	lsrs	r3, r3, #28
 8006220:	b2da      	uxtb	r2, r3
 8006222:	7dfb      	ldrb	r3, [r7, #23]
 8006224:	005b      	lsls	r3, r3, #1
 8006226:	4619      	mov	r1, r3
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	440b      	add	r3, r1
 800622c:	3237      	adds	r2, #55	@ 0x37
 800622e:	b2d2      	uxtb	r2, r2
 8006230:	701a      	strb	r2, [r3, #0]
    }
    
    value = value << 4;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	011b      	lsls	r3, r3, #4
 8006236:	60fb      	str	r3, [r7, #12]
    
    pbuf[ 2* idx + 1] = 0;
 8006238:	7dfb      	ldrb	r3, [r7, #23]
 800623a:	005b      	lsls	r3, r3, #1
 800623c:	3301      	adds	r3, #1
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	4413      	add	r3, r2
 8006242:	2200      	movs	r2, #0
 8006244:	701a      	strb	r2, [r3, #0]
  for( idx = 0 ; idx < len ; idx ++)
 8006246:	7dfb      	ldrb	r3, [r7, #23]
 8006248:	3301      	adds	r3, #1
 800624a:	75fb      	strb	r3, [r7, #23]
 800624c:	7dfa      	ldrb	r2, [r7, #23]
 800624e:	79fb      	ldrb	r3, [r7, #7]
 8006250:	429a      	cmp	r2, r3
 8006252:	d3d3      	bcc.n	80061fc <IntToUnicode+0x18>
  }
}
 8006254:	bf00      	nop
 8006256:	bf00      	nop
 8006258:	371c      	adds	r7, #28
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr

08006262 <HTS221_ReadReg>:
* Input       : Register Address
* Output      : Data Read
* Return      : None
*******************************************************************************/
HTS221_Error_et HTS221_ReadReg( void *handle, uint8_t RegAddr, uint16_t NumByteToRead, uint8_t *Data )
{
 8006262:	b580      	push	{r7, lr}
 8006264:	b084      	sub	sp, #16
 8006266:	af00      	add	r7, sp, #0
 8006268:	60f8      	str	r0, [r7, #12]
 800626a:	607b      	str	r3, [r7, #4]
 800626c:	460b      	mov	r3, r1
 800626e:	72fb      	strb	r3, [r7, #11]
 8006270:	4613      	mov	r3, r2
 8006272:	813b      	strh	r3, [r7, #8]

  if ( Sensor_IO_Read( handle, RegAddr, Data, NumByteToRead ) )
 8006274:	893b      	ldrh	r3, [r7, #8]
 8006276:	7af9      	ldrb	r1, [r7, #11]
 8006278:	687a      	ldr	r2, [r7, #4]
 800627a:	68f8      	ldr	r0, [r7, #12]
 800627c:	f008 fd5b 	bl	800ed36 <Sensor_IO_Read>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	d001      	beq.n	800628a <HTS221_ReadReg+0x28>
    return HTS221_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	e000      	b.n	800628c <HTS221_ReadReg+0x2a>
  else
    return HTS221_OK;
 800628a:	2300      	movs	r3, #0
}
 800628c:	4618      	mov	r0, r3
 800628e:	3710      	adds	r7, #16
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}

08006294 <HTS221_WriteReg>:
* Input       : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
HTS221_Error_et HTS221_WriteReg( void *handle, uint8_t RegAddr, uint16_t NumByteToWrite, uint8_t *Data )
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	607b      	str	r3, [r7, #4]
 800629e:	460b      	mov	r3, r1
 80062a0:	72fb      	strb	r3, [r7, #11]
 80062a2:	4613      	mov	r3, r2
 80062a4:	813b      	strh	r3, [r7, #8]

  if ( Sensor_IO_Write( handle, RegAddr, Data, NumByteToWrite ) )
 80062a6:	893b      	ldrh	r3, [r7, #8]
 80062a8:	7af9      	ldrb	r1, [r7, #11]
 80062aa:	687a      	ldr	r2, [r7, #4]
 80062ac:	68f8      	ldr	r0, [r7, #12]
 80062ae:	f008 fce7 	bl	800ec80 <Sensor_IO_Write>
 80062b2:	4603      	mov	r3, r0
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d001      	beq.n	80062bc <HTS221_WriteReg+0x28>
    return HTS221_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e000      	b.n	80062be <HTS221_WriteReg+0x2a>
  else
    return HTS221_OK;
 80062bc:	2300      	movs	r3, #0
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3710      	adds	r7, #16
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}

080062c6 <HTS221_Get_DeviceID>:
* @param  *handle Device handle.
* @param  deviceid pointer to the returned device type ID.
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Get_DeviceID(void *handle, uint8_t* deviceid)
{
 80062c6:	b580      	push	{r7, lr}
 80062c8:	b082      	sub	sp, #8
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	6078      	str	r0, [r7, #4]
 80062ce:	6039      	str	r1, [r7, #0]
  if(HTS221_ReadReg(handle, HTS221_WHO_AM_I_REG, 1, deviceid))
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	2201      	movs	r2, #1
 80062d4:	210f      	movs	r1, #15
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f7ff ffc3 	bl	8006262 <HTS221_ReadReg>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d001      	beq.n	80062e6 <HTS221_Get_DeviceID+0x20>
    return HTS221_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e000      	b.n	80062e8 <HTS221_Get_DeviceID+0x22>

  return HTS221_OK;
 80062e6:	2300      	movs	r3, #0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3708      	adds	r7, #8
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <HTS221_Get_Humidity>:
* @param  *handle Device handle.
* @param  Pointer to the returned humidity value that must be divided by 10 to get the value in [%].
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Get_Humidity(void *handle, uint16_t* value)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b088      	sub	sp, #32
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float   tmp_f;

  if(HTS221_ReadReg(handle, HTS221_H0_RH_X2, 2, buffer))
 80062fa:	f107 030c 	add.w	r3, r7, #12
 80062fe:	2202      	movs	r2, #2
 8006300:	2130      	movs	r1, #48	@ 0x30
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f7ff ffad 	bl	8006262 <HTS221_ReadReg>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d001      	beq.n	8006312 <HTS221_Get_Humidity+0x22>
    return HTS221_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e093      	b.n	800643a <HTS221_Get_Humidity+0x14a>
  H0_rh = buffer[0] >> 1;
 8006312:	7b3b      	ldrb	r3, [r7, #12]
 8006314:	085b      	lsrs	r3, r3, #1
 8006316:	b2db      	uxtb	r3, r3
 8006318:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 800631a:	7b7b      	ldrb	r3, [r7, #13]
 800631c:	085b      	lsrs	r3, r3, #1
 800631e:	b2db      	uxtb	r3, r3
 8006320:	83bb      	strh	r3, [r7, #28]

  if(HTS221_ReadReg(handle, HTS221_H0_T0_OUT_L, 2, buffer))
 8006322:	f107 030c 	add.w	r3, r7, #12
 8006326:	2202      	movs	r2, #2
 8006328:	2136      	movs	r1, #54	@ 0x36
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f7ff ff99 	bl	8006262 <HTS221_ReadReg>
 8006330:	4603      	mov	r3, r0
 8006332:	2b00      	cmp	r3, #0
 8006334:	d001      	beq.n	800633a <HTS221_Get_Humidity+0x4a>
    return HTS221_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	e07f      	b.n	800643a <HTS221_Get_Humidity+0x14a>
  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800633a:	7b7b      	ldrb	r3, [r7, #13]
 800633c:	b21b      	sxth	r3, r3
 800633e:	021b      	lsls	r3, r3, #8
 8006340:	b21a      	sxth	r2, r3
 8006342:	7b3b      	ldrb	r3, [r7, #12]
 8006344:	b21b      	sxth	r3, r3
 8006346:	4313      	orrs	r3, r2
 8006348:	837b      	strh	r3, [r7, #26]

  if(HTS221_ReadReg(handle, HTS221_H1_T0_OUT_L, 2, buffer))
 800634a:	f107 030c 	add.w	r3, r7, #12
 800634e:	2202      	movs	r2, #2
 8006350:	213a      	movs	r1, #58	@ 0x3a
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f7ff ff85 	bl	8006262 <HTS221_ReadReg>
 8006358:	4603      	mov	r3, r0
 800635a:	2b00      	cmp	r3, #0
 800635c:	d001      	beq.n	8006362 <HTS221_Get_Humidity+0x72>
    return HTS221_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e06b      	b.n	800643a <HTS221_Get_Humidity+0x14a>
  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8006362:	7b7b      	ldrb	r3, [r7, #13]
 8006364:	b21b      	sxth	r3, r3
 8006366:	021b      	lsls	r3, r3, #8
 8006368:	b21a      	sxth	r2, r3
 800636a:	7b3b      	ldrb	r3, [r7, #12]
 800636c:	b21b      	sxth	r3, r3
 800636e:	4313      	orrs	r3, r2
 8006370:	833b      	strh	r3, [r7, #24]

  if(HTS221_ReadReg(handle, HTS221_HR_OUT_L_REG, 2, buffer))
 8006372:	f107 030c 	add.w	r3, r7, #12
 8006376:	2202      	movs	r2, #2
 8006378:	2128      	movs	r1, #40	@ 0x28
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f7ff ff71 	bl	8006262 <HTS221_ReadReg>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d001      	beq.n	800638a <HTS221_Get_Humidity+0x9a>
    return HTS221_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e057      	b.n	800643a <HTS221_Get_Humidity+0x14a>
  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800638a:	7b7b      	ldrb	r3, [r7, #13]
 800638c:	b21b      	sxth	r3, r3
 800638e:	021b      	lsls	r3, r3, #8
 8006390:	b21a      	sxth	r2, r3
 8006392:	7b3b      	ldrb	r3, [r7, #12]
 8006394:	b21b      	sxth	r3, r3
 8006396:	4313      	orrs	r3, r2
 8006398:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 800639a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800639e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80063a2:	1ad3      	subs	r3, r2, r3
 80063a4:	ee07 3a90 	vmov	s15, r3
 80063a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80063ac:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80063b0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80063b4:	1ad3      	subs	r3, r2, r3
 80063b6:	ee07 3a90 	vmov	s15, r3
 80063ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063be:	ee67 6a27 	vmul.f32	s13, s14, s15
 80063c2:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80063c6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80063ca:	1ad3      	subs	r3, r2, r3
 80063cc:	ee07 3a90 	vmov	s15, r3
 80063d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063d8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80063dc:	ee07 3a90 	vmov	s15, r3
 80063e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063e8:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 80063ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80063f0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80063f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80063f8:	edc7 7a04 	vstr	s15, [r7, #16]

  *value = ( tmp_f > 1000.0f ) ? 1000
 80063fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8006400:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8006444 <HTS221_Get_Humidity+0x154>
 8006404:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800640c:	dd02      	ble.n	8006414 <HTS221_Get_Humidity+0x124>
 800640e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006412:	e00f      	b.n	8006434 <HTS221_Get_Humidity+0x144>
 8006414:	edd7 7a04 	vldr	s15, [r7, #16]
 8006418:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800641c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006420:	d501      	bpl.n	8006426 <HTS221_Get_Humidity+0x136>
 8006422:	2300      	movs	r3, #0
 8006424:	e006      	b.n	8006434 <HTS221_Get_Humidity+0x144>
 8006426:	edd7 7a04 	vldr	s15, [r7, #16]
 800642a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800642e:	ee17 3a90 	vmov	r3, s15
 8006432:	b29b      	uxth	r3, r3
 8006434:	683a      	ldr	r2, [r7, #0]
 8006436:	8013      	strh	r3, [r2, #0]
           : ( tmp_f <    0.0f ) ?    0
           : ( uint16_t )tmp_f;

  return HTS221_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	3720      	adds	r7, #32
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	447a0000 	.word	0x447a0000

08006448 <HTS221_Get_Temperature>:
* @param  *handle Device handle.
* @param  Pointer to the returned temperature value that must be divided by 10 to get the value in ['C].
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Get_Temperature(void *handle, int16_t *value)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b08a      	sub	sp, #40	@ 0x28
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
 8006450:	6039      	str	r1, [r7, #0]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float   tmp_f;

  if(HTS221_ReadReg(handle, HTS221_T0_DEGC_X8, 2, buffer))
 8006452:	f107 0310 	add.w	r3, r7, #16
 8006456:	2202      	movs	r2, #2
 8006458:	2132      	movs	r1, #50	@ 0x32
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f7ff ff01 	bl	8006262 <HTS221_ReadReg>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d001      	beq.n	800646a <HTS221_Get_Temperature+0x22>
    return HTS221_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e094      	b.n	8006594 <HTS221_Get_Temperature+0x14c>
  if(HTS221_ReadReg(handle, HTS221_T0_T1_DEGC_H2, 1, &tmp))
 800646a:	f107 030f 	add.w	r3, r7, #15
 800646e:	2201      	movs	r2, #1
 8006470:	2135      	movs	r1, #53	@ 0x35
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f7ff fef5 	bl	8006262 <HTS221_ReadReg>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d001      	beq.n	8006482 <HTS221_Get_Temperature+0x3a>
    return HTS221_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	e088      	b.n	8006594 <HTS221_Get_Temperature+0x14c>

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8006482:	7bfb      	ldrb	r3, [r7, #15]
 8006484:	b21b      	sxth	r3, r3
 8006486:	021b      	lsls	r3, r3, #8
 8006488:	b21b      	sxth	r3, r3
 800648a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800648e:	b21a      	sxth	r2, r3
 8006490:	7c3b      	ldrb	r3, [r7, #16]
 8006492:	b21b      	sxth	r3, r3
 8006494:	4313      	orrs	r3, r2
 8006496:	84fb      	strh	r3, [r7, #38]	@ 0x26
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8006498:	7bfb      	ldrb	r3, [r7, #15]
 800649a:	b21b      	sxth	r3, r3
 800649c:	019b      	lsls	r3, r3, #6
 800649e:	b21b      	sxth	r3, r3
 80064a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064a4:	b21a      	sxth	r2, r3
 80064a6:	7c7b      	ldrb	r3, [r7, #17]
 80064a8:	b21b      	sxth	r3, r3
 80064aa:	4313      	orrs	r3, r2
 80064ac:	84bb      	strh	r3, [r7, #36]	@ 0x24
  T0_degC = T0_degC_x8_u16 >> 3;
 80064ae:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80064b2:	10db      	asrs	r3, r3, #3
 80064b4:	847b      	strh	r3, [r7, #34]	@ 0x22
  T1_degC = T1_degC_x8_u16 >> 3;
 80064b6:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80064ba:	10db      	asrs	r3, r3, #3
 80064bc:	843b      	strh	r3, [r7, #32]

  if(HTS221_ReadReg(handle, HTS221_T0_OUT_L, 4, buffer))
 80064be:	f107 0310 	add.w	r3, r7, #16
 80064c2:	2204      	movs	r2, #4
 80064c4:	213c      	movs	r1, #60	@ 0x3c
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f7ff fecb 	bl	8006262 <HTS221_ReadReg>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d001      	beq.n	80064d6 <HTS221_Get_Temperature+0x8e>
    return HTS221_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	e05e      	b.n	8006594 <HTS221_Get_Temperature+0x14c>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80064d6:	7c7b      	ldrb	r3, [r7, #17]
 80064d8:	b21b      	sxth	r3, r3
 80064da:	021b      	lsls	r3, r3, #8
 80064dc:	b21a      	sxth	r2, r3
 80064de:	7c3b      	ldrb	r3, [r7, #16]
 80064e0:	b21b      	sxth	r3, r3
 80064e2:	4313      	orrs	r3, r2
 80064e4:	83fb      	strh	r3, [r7, #30]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 80064e6:	7cfb      	ldrb	r3, [r7, #19]
 80064e8:	b21b      	sxth	r3, r3
 80064ea:	021b      	lsls	r3, r3, #8
 80064ec:	b21a      	sxth	r2, r3
 80064ee:	7cbb      	ldrb	r3, [r7, #18]
 80064f0:	b21b      	sxth	r3, r3
 80064f2:	4313      	orrs	r3, r2
 80064f4:	83bb      	strh	r3, [r7, #28]

  if(HTS221_ReadReg(handle, HTS221_TEMP_OUT_L_REG, 2, buffer))
 80064f6:	f107 0310 	add.w	r3, r7, #16
 80064fa:	2202      	movs	r2, #2
 80064fc:	212a      	movs	r1, #42	@ 0x2a
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f7ff feaf 	bl	8006262 <HTS221_ReadReg>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d001      	beq.n	800650e <HTS221_Get_Temperature+0xc6>
    return HTS221_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e042      	b.n	8006594 <HTS221_Get_Temperature+0x14c>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800650e:	7c7b      	ldrb	r3, [r7, #17]
 8006510:	b21b      	sxth	r3, r3
 8006512:	021b      	lsls	r3, r3, #8
 8006514:	b21a      	sxth	r2, r3
 8006516:	7c3b      	ldrb	r3, [r7, #16]
 8006518:	b21b      	sxth	r3, r3
 800651a:	4313      	orrs	r3, r2
 800651c:	837b      	strh	r3, [r7, #26]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 800651e:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8006522:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006526:	1ad3      	subs	r3, r2, r3
 8006528:	ee07 3a90 	vmov	s15, r3
 800652c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006530:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8006534:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8006538:	1ad3      	subs	r3, r2, r3
 800653a:	ee07 3a90 	vmov	s15, r3
 800653e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006542:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006546:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800654a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800654e:	1ad3      	subs	r3, r2, r3
 8006550:	ee07 3a90 	vmov	s15, r3
 8006554:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006558:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800655c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8006560:	ee07 3a90 	vmov	s15, r3
 8006564:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006568:	ee77 7a27 	vadd.f32	s15, s14, s15
 800656c:	edc7 7a05 	vstr	s15, [r7, #20]
  tmp_f *= 10.0f;
 8006570:	edd7 7a05 	vldr	s15, [r7, #20]
 8006574:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8006578:	ee67 7a87 	vmul.f32	s15, s15, s14
 800657c:	edc7 7a05 	vstr	s15, [r7, #20]

  *value = ( int16_t )tmp_f;
 8006580:	edd7 7a05 	vldr	s15, [r7, #20]
 8006584:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006588:	ee17 3a90 	vmov	r3, s15
 800658c:	b21a      	sxth	r2, r3
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	801a      	strh	r2, [r3, #0]

  return HTS221_OK;
 8006592:	2300      	movs	r3, #0
}
 8006594:	4618      	mov	r0, r3
 8006596:	3728      	adds	r7, #40	@ 0x28
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}

0800659c <HTS221_Get_DataStatus>:
* @param  temperature pointer to the returned temperature data status [HTS221_SET/HTS221_RESET].
*         This parameter is a pointer to @ref HTS221_BitStatus_et.
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Get_DataStatus(void *handle, HTS221_BitStatus_et* humidity, HTS221_BitStatus_et* temperature)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b086      	sub	sp, #24
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	60f8      	str	r0, [r7, #12]
 80065a4:	60b9      	str	r1, [r7, #8]
 80065a6:	607a      	str	r2, [r7, #4]
  uint8_t tmp;

  if(HTS221_ReadReg(handle, HTS221_STATUS_REG, 1, &tmp))
 80065a8:	f107 0317 	add.w	r3, r7, #23
 80065ac:	2201      	movs	r2, #1
 80065ae:	2127      	movs	r1, #39	@ 0x27
 80065b0:	68f8      	ldr	r0, [r7, #12]
 80065b2:	f7ff fe56 	bl	8006262 <HTS221_ReadReg>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d001      	beq.n	80065c0 <HTS221_Get_DataStatus+0x24>
    return HTS221_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	e00d      	b.n	80065dc <HTS221_Get_DataStatus+0x40>

  *humidity = (HTS221_BitStatus_et)((tmp & HTS221_HDA_MASK) >> HTS221_H_DA_BIT);
 80065c0:	7dfb      	ldrb	r3, [r7, #23]
 80065c2:	105b      	asrs	r3, r3, #1
 80065c4:	f003 0301 	and.w	r3, r3, #1
 80065c8:	b2da      	uxtb	r2, r3
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	701a      	strb	r2, [r3, #0]
  *temperature = (HTS221_BitStatus_et)(tmp & HTS221_TDA_MASK);
 80065ce:	7dfb      	ldrb	r3, [r7, #23]
 80065d0:	f003 0301 	and.w	r3, r3, #1
 80065d4:	b2da      	uxtb	r2, r3
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	701a      	strb	r2, [r3, #0]

  return HTS221_OK;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3718      	adds	r7, #24
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <HTS221_Activate>:
* @param  *handle Device handle.
* @param  void.
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Activate(void *handle)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  uint8_t tmp;

  if(HTS221_ReadReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 80065ec:	f107 030f 	add.w	r3, r7, #15
 80065f0:	2201      	movs	r2, #1
 80065f2:	2120      	movs	r1, #32
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f7ff fe34 	bl	8006262 <HTS221_ReadReg>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d001      	beq.n	8006604 <HTS221_Activate+0x20>
    return HTS221_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e011      	b.n	8006628 <HTS221_Activate+0x44>

  tmp |= HTS221_PD_MASK;
 8006604:	7bfb      	ldrb	r3, [r7, #15]
 8006606:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800660a:	b2db      	uxtb	r3, r3
 800660c:	73fb      	strb	r3, [r7, #15]

  if(HTS221_WriteReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 800660e:	f107 030f 	add.w	r3, r7, #15
 8006612:	2201      	movs	r2, #1
 8006614:	2120      	movs	r1, #32
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f7ff fe3c 	bl	8006294 <HTS221_WriteReg>
 800661c:	4603      	mov	r3, r0
 800661e:	2b00      	cmp	r3, #0
 8006620:	d001      	beq.n	8006626 <HTS221_Activate+0x42>
    return HTS221_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	e000      	b.n	8006628 <HTS221_Activate+0x44>

  return HTS221_OK;
 8006626:	2300      	movs	r3, #0
}
 8006628:	4618      	mov	r0, r3
 800662a:	3710      	adds	r7, #16
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}

08006630 <HTS221_DeActivate>:
* @brief  Put the sensor in power down mode.
* @param  *handle Device handle.
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_DeActivate(void *handle)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  uint8_t tmp;

  if(HTS221_ReadReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 8006638:	f107 030f 	add.w	r3, r7, #15
 800663c:	2201      	movs	r2, #1
 800663e:	2120      	movs	r1, #32
 8006640:	6878      	ldr	r0, [r7, #4]
 8006642:	f7ff fe0e 	bl	8006262 <HTS221_ReadReg>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d001      	beq.n	8006650 <HTS221_DeActivate+0x20>
    return HTS221_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	e011      	b.n	8006674 <HTS221_DeActivate+0x44>

  tmp &= ~HTS221_PD_MASK;
 8006650:	7bfb      	ldrb	r3, [r7, #15]
 8006652:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006656:	b2db      	uxtb	r3, r3
 8006658:	73fb      	strb	r3, [r7, #15]

  if(HTS221_WriteReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 800665a:	f107 030f 	add.w	r3, r7, #15
 800665e:	2201      	movs	r2, #1
 8006660:	2120      	movs	r1, #32
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f7ff fe16 	bl	8006294 <HTS221_WriteReg>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d001      	beq.n	8006672 <HTS221_DeActivate+0x42>
    return HTS221_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e000      	b.n	8006674 <HTS221_DeActivate+0x44>

  return HTS221_OK;
 8006672:	2300      	movs	r3, #0
}
 8006674:	4618      	mov	r0, r3
 8006676:	3710      	adds	r7, #16
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}

0800667c <HTS221_Set_BduMode>:
* @param  status can be HTS221_DISABLE: output data registers are continuously updated.
*         This parameter is a @ref HTS221_BitStatus_et.
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Set_BduMode(void *handle, HTS221_State_et status)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b084      	sub	sp, #16
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	460b      	mov	r3, r1
 8006686:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  HTS221_assert_param(IS_HTS221_State(status));
 8006688:	78fb      	ldrb	r3, [r7, #3]
 800668a:	2b01      	cmp	r3, #1
 800668c:	d007      	beq.n	800669e <HTS221_Set_BduMode+0x22>
 800668e:	78fb      	ldrb	r3, [r7, #3]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d004      	beq.n	800669e <HTS221_Set_BduMode+0x22>
 8006694:	f240 215f 	movw	r1, #607	@ 0x25f
 8006698:	4817      	ldr	r0, [pc, #92]	@ (80066f8 <HTS221_Set_BduMode+0x7c>)
 800669a:	f000 f88d 	bl	80067b8 <HTS221_assert_failed>

  if(HTS221_ReadReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 800669e:	f107 030f 	add.w	r3, r7, #15
 80066a2:	2201      	movs	r2, #1
 80066a4:	2120      	movs	r1, #32
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f7ff fddb 	bl	8006262 <HTS221_ReadReg>
 80066ac:	4603      	mov	r3, r0
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d001      	beq.n	80066b6 <HTS221_Set_BduMode+0x3a>
    return HTS221_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e01b      	b.n	80066ee <HTS221_Set_BduMode+0x72>

  tmp &= ~HTS221_BDU_MASK;
 80066b6:	7bfb      	ldrb	r3, [r7, #15]
 80066b8:	f023 0304 	bic.w	r3, r3, #4
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << HTS221_BDU_BIT;
 80066c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80066c4:	009b      	lsls	r3, r3, #2
 80066c6:	b25a      	sxtb	r2, r3
 80066c8:	7bfb      	ldrb	r3, [r7, #15]
 80066ca:	b25b      	sxtb	r3, r3
 80066cc:	4313      	orrs	r3, r2
 80066ce:	b25b      	sxtb	r3, r3
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	73fb      	strb	r3, [r7, #15]

  if(HTS221_WriteReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 80066d4:	f107 030f 	add.w	r3, r7, #15
 80066d8:	2201      	movs	r2, #1
 80066da:	2120      	movs	r1, #32
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f7ff fdd9 	bl	8006294 <HTS221_WriteReg>
 80066e2:	4603      	mov	r3, r0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d001      	beq.n	80066ec <HTS221_Set_BduMode+0x70>
    return HTS221_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	e000      	b.n	80066ee <HTS221_Set_BduMode+0x72>

  return HTS221_OK;
 80066ec:	2300      	movs	r3, #0
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3710      	adds	r7, #16
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}
 80066f6:	bf00      	nop
 80066f8:	0801bcfc 	.word	0x0801bcfc

080066fc <HTS221_Set_Odr>:
* @param  odr is the output data rate mode.
*         This parameter is a @ref HTS221_Odr_et.
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Set_Odr(void *handle, HTS221_Odr_et odr)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
 8006704:	460b      	mov	r3, r1
 8006706:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  HTS221_assert_param(IS_HTS221_ODR(odr));
 8006708:	78fb      	ldrb	r3, [r7, #3]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00d      	beq.n	800672a <HTS221_Set_Odr+0x2e>
 800670e:	78fb      	ldrb	r3, [r7, #3]
 8006710:	2b01      	cmp	r3, #1
 8006712:	d00a      	beq.n	800672a <HTS221_Set_Odr+0x2e>
 8006714:	78fb      	ldrb	r3, [r7, #3]
 8006716:	2b02      	cmp	r3, #2
 8006718:	d007      	beq.n	800672a <HTS221_Set_Odr+0x2e>
 800671a:	78fb      	ldrb	r3, [r7, #3]
 800671c:	2b03      	cmp	r3, #3
 800671e:	d004      	beq.n	800672a <HTS221_Set_Odr+0x2e>
 8006720:	f240 21b6 	movw	r1, #694	@ 0x2b6
 8006724:	4814      	ldr	r0, [pc, #80]	@ (8006778 <HTS221_Set_Odr+0x7c>)
 8006726:	f000 f847 	bl	80067b8 <HTS221_assert_failed>

  if(HTS221_ReadReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 800672a:	f107 030f 	add.w	r3, r7, #15
 800672e:	2201      	movs	r2, #1
 8006730:	2120      	movs	r1, #32
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f7ff fd95 	bl	8006262 <HTS221_ReadReg>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d001      	beq.n	8006742 <HTS221_Set_Odr+0x46>
    return HTS221_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e016      	b.n	8006770 <HTS221_Set_Odr+0x74>

  tmp &= ~HTS221_ODR_MASK;
 8006742:	7bfb      	ldrb	r3, [r7, #15]
 8006744:	f023 0303 	bic.w	r3, r3, #3
 8006748:	b2db      	uxtb	r3, r3
 800674a:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)odr;
 800674c:	7bfa      	ldrb	r2, [r7, #15]
 800674e:	78fb      	ldrb	r3, [r7, #3]
 8006750:	4313      	orrs	r3, r2
 8006752:	b2db      	uxtb	r3, r3
 8006754:	73fb      	strb	r3, [r7, #15]

  if(HTS221_WriteReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 8006756:	f107 030f 	add.w	r3, r7, #15
 800675a:	2201      	movs	r2, #1
 800675c:	2120      	movs	r1, #32
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f7ff fd98 	bl	8006294 <HTS221_WriteReg>
 8006764:	4603      	mov	r3, r0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d001      	beq.n	800676e <HTS221_Set_Odr+0x72>
    return HTS221_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e000      	b.n	8006770 <HTS221_Set_Odr+0x74>

  return HTS221_OK;
 800676e:	2300      	movs	r3, #0
}
 8006770:	4618      	mov	r0, r3
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}
 8006778:	0801bcfc 	.word	0x0801bcfc

0800677c <HTS221_Get_Odr>:
* @param  *handle Device handle.
* @param  Pointer to the returned value with output data rate mode.
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Get_Odr(void *handle, HTS221_Odr_et* odr)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(HTS221_ReadReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 8006786:	f107 030f 	add.w	r3, r7, #15
 800678a:	2201      	movs	r2, #1
 800678c:	2120      	movs	r1, #32
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7ff fd67 	bl	8006262 <HTS221_ReadReg>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d001      	beq.n	800679e <HTS221_Get_Odr+0x22>
    return HTS221_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	e008      	b.n	80067b0 <HTS221_Get_Odr+0x34>

  tmp &= HTS221_ODR_MASK;
 800679e:	7bfb      	ldrb	r3, [r7, #15]
 80067a0:	f003 0303 	and.w	r3, r3, #3
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	73fb      	strb	r3, [r7, #15]
  *odr = (HTS221_Odr_et)tmp;
 80067a8:	7bfa      	ldrb	r2, [r7, #15]
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	701a      	strb	r2, [r3, #0]

  return HTS221_OK;
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3710      	adds	r7, #16
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <HTS221_assert_failed>:
* @param file: pointer to the source file name
* @param line: assert_param error line source number
* @retval : None
*/
void HTS221_assert_failed(uint8_t* file, uint32_t line)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b082      	sub	sp, #8
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
  /* User can add his own implementation to report the file name and line number */
  printf("Wrong parameters value: file %s on line %d\r\n", file, (int)line);
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	461a      	mov	r2, r3
 80067c6:	6879      	ldr	r1, [r7, #4]
 80067c8:	4802      	ldr	r0, [pc, #8]	@ (80067d4 <HTS221_assert_failed+0x1c>)
 80067ca:	f014 f8c7 	bl	801a95c <iprintf>

  /* Infinite loop */
  while (1)
 80067ce:	bf00      	nop
 80067d0:	e7fd      	b.n	80067ce <HTS221_assert_failed+0x16>
 80067d2:	bf00      	nop
 80067d4:	0801bd64 	.word	0x0801bd64

080067d8 <HTS221_H_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Init( DrvContextTypeDef *handle )
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b082      	sub	sp, #8
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]

  /* Check if the HTS221 temperature sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if ((((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isTempInitialized == 0))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	785b      	ldrb	r3, [r3, #1]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d107      	bne.n	80067fe <HTS221_H_Init+0x26>
  {
    if(HTS221_Init(handle) == COMPONENT_ERROR)
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 fa68 	bl	8006cc4 <HTS221_Init>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d101      	bne.n	80067fe <HTS221_H_Init+0x26>
    {
      return COMPONENT_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e009      	b.n	8006812 <HTS221_H_Init+0x3a>
    }
  }

  ((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isHumInitialized = 1;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2201      	movs	r2, #1
 8006808:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2201      	movs	r2, #1
 800680e:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	3708      	adds	r7, #8
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}

0800681a <HTS221_H_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_DeInit( DrvContextTypeDef *handle )
{
 800681a:	b580      	push	{r7, lr}
 800681c:	b082      	sub	sp, #8
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]

  /* Check if the HTS221 temperature sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if ((((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isTempInitialized == 0))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	785b      	ldrb	r3, [r3, #1]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d107      	bne.n	8006840 <HTS221_H_DeInit+0x26>
  {
    if(HTS221_H_Sensor_Disable(handle) == COMPONENT_ERROR)
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f000 f83a 	bl	80068aa <HTS221_H_Sensor_Disable>
 8006836:	4603      	mov	r3, r0
 8006838:	2b01      	cmp	r3, #1
 800683a:	d101      	bne.n	8006840 <HTS221_H_DeInit+0x26>
    {
      return COMPONENT_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e009      	b.n	8006854 <HTS221_H_DeInit+0x3a>
    }
  }

  ((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isHumInitialized = 0;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2200      	movs	r2, #0
 800684a:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8006852:	2300      	movs	r3, #0
}
 8006854:	4618      	mov	r0, r3
 8006856:	3708      	adds	r7, #8
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}

0800685c <HTS221_H_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Sensor_Enable( DrvContextTypeDef *handle )
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	799b      	ldrb	r3, [r3, #6]
 8006868:	2b01      	cmp	r3, #1
 800686a:	d101      	bne.n	8006870 <HTS221_H_Sensor_Enable+0x14>
  {
    return COMPONENT_OK;
 800686c:	2300      	movs	r3, #0
 800686e:	e018      	b.n	80068a2 <HTS221_H_Sensor_Enable+0x46>
  }

  /* Check if the HTS221 temperature sensor is already enabled. */
  /* If yes, skip the enable function, if not call enable function */
  if((((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isTempEnabled == 0))
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	78db      	ldrb	r3, [r3, #3]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d107      	bne.n	800688e <HTS221_H_Sensor_Enable+0x32>
  {
    if(HTS221_Sensor_Enable(handle) == COMPONENT_ERROR)
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f000 fa4b 	bl	8006d1a <HTS221_Sensor_Enable>
 8006884:	4603      	mov	r3, r0
 8006886:	2b01      	cmp	r3, #1
 8006888:	d101      	bne.n	800688e <HTS221_H_Sensor_Enable+0x32>
    {
      return COMPONENT_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	e009      	b.n	80068a2 <HTS221_H_Sensor_Enable+0x46>
    }
  }

  ((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isHumEnabled = 1;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	2201      	movs	r2, #1
 8006898:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 1;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2201      	movs	r2, #1
 800689e:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80068a0:	2300      	movs	r3, #0
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	3708      	adds	r7, #8
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}

080068aa <HTS221_H_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Sensor_Disable( DrvContextTypeDef *handle )
{
 80068aa:	b580      	push	{r7, lr}
 80068ac:	b082      	sub	sp, #8
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	799b      	ldrb	r3, [r3, #6]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d101      	bne.n	80068be <HTS221_H_Sensor_Disable+0x14>
  {
    return COMPONENT_OK;
 80068ba:	2300      	movs	r3, #0
 80068bc:	e018      	b.n	80068f0 <HTS221_H_Sensor_Disable+0x46>
  }

  /* Check if the HTS221 temperature sensor is still enabled. */
  /* If yes, skip the disable function, if not call disable function */
  if((((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isTempEnabled == 0))
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	78db      	ldrb	r3, [r3, #3]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d107      	bne.n	80068dc <HTS221_H_Sensor_Disable+0x32>
  {
    if(HTS221_Sensor_Disable(handle) == COMPONENT_ERROR)
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f000 fa35 	bl	8006d3c <HTS221_Sensor_Disable>
 80068d2:	4603      	mov	r3, r0
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d101      	bne.n	80068dc <HTS221_H_Sensor_Disable+0x32>
    {
      return COMPONENT_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e009      	b.n	80068f0 <HTS221_H_Sensor_Disable+0x46>
    }
  }

  ((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isHumEnabled = 0;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	2200      	movs	r2, #0
 80068e6:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 0;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80068ee:	2300      	movs	r3, #0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3708      	adds	r7, #8
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <HTS221_H_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b082      	sub	sp, #8
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]

  return HTS221_Get_WhoAmI( handle, who_am_i );
 8006902:	6839      	ldr	r1, [r7, #0]
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f000 fa2a 	bl	8006d5e <HTS221_Get_WhoAmI>
 800690a:	4603      	mov	r3, r0
}
 800690c:	4618      	mov	r0, r3
 800690e:	3708      	adds	r7, #8
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <HTS221_H_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b082      	sub	sp, #8
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]

  return HTS221_Check_WhoAmI( handle );
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 fa31 	bl	8006d84 <HTS221_Check_WhoAmI>
 8006922:	4603      	mov	r3, r0
}
 8006924:	4618      	mov	r0, r3
 8006926:	3708      	adds	r7, #8
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <HTS221_H_Get_Hum>:
 * @param humidity pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Get_Hum( DrvContextTypeDef *handle, float *humidity )
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b082      	sub	sp, #8
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]

  return HTS221_Get_Hum( handle, humidity );
 8006936:	6839      	ldr	r1, [r7, #0]
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f000 fa40 	bl	8006dbe <HTS221_Get_Hum>
 800693e:	4603      	mov	r3, r0
}
 8006940:	4618      	mov	r0, r3
 8006942:	3708      	adds	r7, #8
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}

08006948 <HTS221_H_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b082      	sub	sp, #8
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	6039      	str	r1, [r7, #0]

  return HTS221_Get_ODR( handle, odr );
 8006952:	6839      	ldr	r1, [r7, #0]
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f000 fa79 	bl	8006e4c <HTS221_Get_ODR>
 800695a:	4603      	mov	r3, r0
}
 800695c:	4618      	mov	r0, r3
 800695e:	3708      	adds	r7, #8
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}

08006964 <HTS221_H_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b082      	sub	sp, #8
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	460b      	mov	r3, r1
 800696e:	70fb      	strb	r3, [r7, #3]

  return HTS221_Set_ODR( handle, odr );
 8006970:	78fb      	ldrb	r3, [r7, #3]
 8006972:	4619      	mov	r1, r3
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f000 faa9 	bl	8006ecc <HTS221_Set_ODR>
 800697a:	4603      	mov	r3, r0
}
 800697c:	4618      	mov	r0, r3
 800697e:	3708      	adds	r7, #8
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <HTS221_H_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b082      	sub	sp, #8
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	ed87 0a00 	vstr	s0, [r7]

  return HTS221_Set_ODR_Value( handle, odr );
 8006990:	ed97 0a00 	vldr	s0, [r7]
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f000 facf 	bl	8006f38 <HTS221_Set_ODR_Value>
 800699a:	4603      	mov	r3, r0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3708      	adds	r7, #8
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}

080069a4 <HTS221_H_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b084      	sub	sp, #16
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	60f8      	str	r0, [r7, #12]
 80069ac:	460b      	mov	r3, r1
 80069ae:	607a      	str	r2, [r7, #4]
 80069b0:	72fb      	strb	r3, [r7, #11]

  if ( HTS221_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 80069b2:	7afb      	ldrb	r3, [r7, #11]
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	4619      	mov	r1, r3
 80069b8:	68f8      	ldr	r0, [r7, #12]
 80069ba:	f000 faea 	bl	8006f92 <HTS221_Read_Reg>
 80069be:	4603      	mov	r3, r0
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d101      	bne.n	80069c8 <HTS221_H_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	e000      	b.n	80069ca <HTS221_H_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 80069c8:	2300      	movs	r3, #0
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	3710      	adds	r7, #16
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}

080069d2 <HTS221_H_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 80069d2:	b580      	push	{r7, lr}
 80069d4:	b082      	sub	sp, #8
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
 80069da:	460b      	mov	r3, r1
 80069dc:	70fb      	strb	r3, [r7, #3]
 80069de:	4613      	mov	r3, r2
 80069e0:	70bb      	strb	r3, [r7, #2]

  if ( HTS221_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 80069e2:	78ba      	ldrb	r2, [r7, #2]
 80069e4:	78fb      	ldrb	r3, [r7, #3]
 80069e6:	4619      	mov	r1, r3
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 fae9 	bl	8006fc0 <HTS221_Write_Reg>
 80069ee:	4603      	mov	r3, r0
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d101      	bne.n	80069f8 <HTS221_H_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	e000      	b.n	80069fa <HTS221_H_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 80069f8:	2300      	movs	r3, #0
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3708      	adds	r7, #8
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}

08006a02 <HTS221_H_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8006a02:	b580      	push	{r7, lr}
 8006a04:	b084      	sub	sp, #16
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	6078      	str	r0, [r7, #4]
 8006a0a:	6039      	str	r1, [r7, #0]

  HTS221_BitStatus_et hum_status_raw;
  HTS221_BitStatus_et temp_status_raw;

  if ( HTS221_Get_DataStatus( (void *)handle, &hum_status_raw, &temp_status_raw ) == HTS221_ERROR )
 8006a0c:	f107 020e 	add.w	r2, r7, #14
 8006a10:	f107 030f 	add.w	r3, r7, #15
 8006a14:	4619      	mov	r1, r3
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f7ff fdc0 	bl	800659c <HTS221_Get_DataStatus>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	d101      	bne.n	8006a26 <HTS221_H_Get_DRDY_Status+0x24>
  {
    return COMPONENT_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	e00f      	b.n	8006a46 <HTS221_H_Get_DRDY_Status+0x44>
  }

  switch( hum_status_raw )
 8006a26:	7bfb      	ldrb	r3, [r7, #15]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d005      	beq.n	8006a38 <HTS221_H_Get_DRDY_Status+0x36>
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d107      	bne.n	8006a40 <HTS221_H_Get_DRDY_Status+0x3e>
  {
    case HTS221_SET:
      *status = 1;
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	2201      	movs	r2, #1
 8006a34:	701a      	strb	r2, [r3, #0]
      break;
 8006a36:	e005      	b.n	8006a44 <HTS221_H_Get_DRDY_Status+0x42>
    case HTS221_RESET:
      *status = 0;
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	701a      	strb	r2, [r3, #0]
      break;
 8006a3e:	e001      	b.n	8006a44 <HTS221_H_Get_DRDY_Status+0x42>
    default:
      return COMPONENT_ERROR;
 8006a40:	2301      	movs	r3, #1
 8006a42:	e000      	b.n	8006a46 <HTS221_H_Get_DRDY_Status+0x44>
  }

  return COMPONENT_OK;
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3710      	adds	r7, #16
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}

08006a4e <HTS221_T_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Init( DrvContextTypeDef *handle )
{
 8006a4e:	b580      	push	{r7, lr}
 8006a50:	b082      	sub	sp, #8
 8006a52:	af00      	add	r7, sp, #0
 8006a54:	6078      	str	r0, [r7, #4]

  /* Check if the HTS221 humidity sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if((((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isHumInitialized == 0))
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d107      	bne.n	8006a74 <HTS221_T_Init+0x26>
  {
    if(HTS221_Init(handle) == COMPONENT_ERROR)
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f000 f92d 	bl	8006cc4 <HTS221_Init>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d101      	bne.n	8006a74 <HTS221_T_Init+0x26>
    {
      return COMPONENT_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e009      	b.n	8006a88 <HTS221_T_Init+0x3a>
    }
  }

  ((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isTempInitialized = 1;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2201      	movs	r2, #1
 8006a7e:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8006a86:	2300      	movs	r3, #0
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3708      	adds	r7, #8
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}

08006a90 <HTS221_T_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_DeInit( DrvContextTypeDef *handle )
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b082      	sub	sp, #8
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]

  /* Check if the HTS221 humidity sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if((((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isHumInitialized == 0))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d107      	bne.n	8006ab6 <HTS221_T_DeInit+0x26>
  {
    if(HTS221_T_Sensor_Disable(handle) == COMPONENT_ERROR)
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 f83a 	bl	8006b20 <HTS221_T_Sensor_Disable>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d101      	bne.n	8006ab6 <HTS221_T_DeInit+0x26>
    {
      return COMPONENT_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e009      	b.n	8006aca <HTS221_T_DeInit+0x3a>
    }
  }

  ((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isTempInitialized = 0;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8006ac8:	2300      	movs	r3, #0
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3708      	adds	r7, #8
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}

08006ad2 <HTS221_T_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Sensor_Enable( DrvContextTypeDef *handle )
{
 8006ad2:	b580      	push	{r7, lr}
 8006ad4:	b082      	sub	sp, #8
 8006ad6:	af00      	add	r7, sp, #0
 8006ad8:	6078      	str	r0, [r7, #4]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	799b      	ldrb	r3, [r3, #6]
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d101      	bne.n	8006ae6 <HTS221_T_Sensor_Enable+0x14>
  {
    return COMPONENT_OK;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	e018      	b.n	8006b18 <HTS221_T_Sensor_Enable+0x46>
  }

  /* Check if the HTS221 humidity sensor is already enabled. */
  /* If yes, skip the enable function, if not call enable function */
  if((((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isHumEnabled == 0))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	789b      	ldrb	r3, [r3, #2]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d107      	bne.n	8006b04 <HTS221_T_Sensor_Enable+0x32>
  {
    if(HTS221_Sensor_Enable(handle) == COMPONENT_ERROR)
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f000 f910 	bl	8006d1a <HTS221_Sensor_Enable>
 8006afa:	4603      	mov	r3, r0
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d101      	bne.n	8006b04 <HTS221_T_Sensor_Enable+0x32>
    {
      return COMPONENT_ERROR;
 8006b00:	2301      	movs	r3, #1
 8006b02:	e009      	b.n	8006b18 <HTS221_T_Sensor_Enable+0x46>
    }
  }

  ((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isTempEnabled = 1;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 1;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2201      	movs	r2, #1
 8006b14:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8006b16:	2300      	movs	r3, #0
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	3708      	adds	r7, #8
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}

08006b20 <HTS221_T_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Sensor_Disable( DrvContextTypeDef *handle )
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b082      	sub	sp, #8
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	799b      	ldrb	r3, [r3, #6]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d101      	bne.n	8006b34 <HTS221_T_Sensor_Disable+0x14>
  {
    return COMPONENT_OK;
 8006b30:	2300      	movs	r3, #0
 8006b32:	e018      	b.n	8006b66 <HTS221_T_Sensor_Disable+0x46>
  }

  /* Check if the HTS221 humidity sensor is still enabled. */
  /* If yes, skip the disable function, if not call disable function */
  if((((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isHumEnabled == 0))
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	789b      	ldrb	r3, [r3, #2]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d107      	bne.n	8006b52 <HTS221_T_Sensor_Disable+0x32>
  {
    if(HTS221_Sensor_Disable(handle) == COMPONENT_ERROR)
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f000 f8fa 	bl	8006d3c <HTS221_Sensor_Disable>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d101      	bne.n	8006b52 <HTS221_T_Sensor_Disable+0x32>
    {
      return COMPONENT_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	e009      	b.n	8006b66 <HTS221_T_Sensor_Disable+0x46>
    }
  }

  ((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isTempEnabled = 0;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 0;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8006b64:	2300      	movs	r3, #0
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3708      	adds	r7, #8
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}

08006b6e <HTS221_T_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8006b6e:	b580      	push	{r7, lr}
 8006b70:	b082      	sub	sp, #8
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	6078      	str	r0, [r7, #4]
 8006b76:	6039      	str	r1, [r7, #0]

  return HTS221_Get_WhoAmI( handle, who_am_i );
 8006b78:	6839      	ldr	r1, [r7, #0]
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 f8ef 	bl	8006d5e <HTS221_Get_WhoAmI>
 8006b80:	4603      	mov	r3, r0
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3708      	adds	r7, #8
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}

08006b8a <HTS221_T_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8006b8a:	b580      	push	{r7, lr}
 8006b8c:	b082      	sub	sp, #8
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	6078      	str	r0, [r7, #4]

  return HTS221_Check_WhoAmI( handle );
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f000 f8f6 	bl	8006d84 <HTS221_Check_WhoAmI>
 8006b98:	4603      	mov	r3, r0
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3708      	adds	r7, #8
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}

08006ba2 <HTS221_T_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8006ba2:	b580      	push	{r7, lr}
 8006ba4:	b082      	sub	sp, #8
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	6078      	str	r0, [r7, #4]
 8006baa:	6039      	str	r1, [r7, #0]

  return HTS221_Get_Temp( handle, temperature );
 8006bac:	6839      	ldr	r1, [r7, #0]
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f000 f928 	bl	8006e04 <HTS221_Get_Temp>
 8006bb4:	4603      	mov	r3, r0
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3708      	adds	r7, #8
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}

08006bbe <HTS221_T_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8006bbe:	b580      	push	{r7, lr}
 8006bc0:	b082      	sub	sp, #8
 8006bc2:	af00      	add	r7, sp, #0
 8006bc4:	6078      	str	r0, [r7, #4]
 8006bc6:	6039      	str	r1, [r7, #0]

  return HTS221_Get_ODR( handle, odr );
 8006bc8:	6839      	ldr	r1, [r7, #0]
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f000 f93e 	bl	8006e4c <HTS221_Get_ODR>
 8006bd0:	4603      	mov	r3, r0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3708      	adds	r7, #8
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}

08006bda <HTS221_T_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8006bda:	b580      	push	{r7, lr}
 8006bdc:	b082      	sub	sp, #8
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
 8006be2:	460b      	mov	r3, r1
 8006be4:	70fb      	strb	r3, [r7, #3]

  return HTS221_Set_ODR( handle, odr );
 8006be6:	78fb      	ldrb	r3, [r7, #3]
 8006be8:	4619      	mov	r1, r3
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f000 f96e 	bl	8006ecc <HTS221_Set_ODR>
 8006bf0:	4603      	mov	r3, r0
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3708      	adds	r7, #8
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}

08006bfa <HTS221_T_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8006bfa:	b580      	push	{r7, lr}
 8006bfc:	b082      	sub	sp, #8
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
 8006c02:	ed87 0a00 	vstr	s0, [r7]

  return HTS221_Set_ODR_Value( handle, odr );
 8006c06:	ed97 0a00 	vldr	s0, [r7]
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 f994 	bl	8006f38 <HTS221_Set_ODR_Value>
 8006c10:	4603      	mov	r3, r0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3708      	adds	r7, #8
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}

08006c1a <HTS221_T_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8006c1a:	b580      	push	{r7, lr}
 8006c1c:	b084      	sub	sp, #16
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	60f8      	str	r0, [r7, #12]
 8006c22:	460b      	mov	r3, r1
 8006c24:	607a      	str	r2, [r7, #4]
 8006c26:	72fb      	strb	r3, [r7, #11]

  if ( HTS221_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8006c28:	7afb      	ldrb	r3, [r7, #11]
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	4619      	mov	r1, r3
 8006c2e:	68f8      	ldr	r0, [r7, #12]
 8006c30:	f000 f9af 	bl	8006f92 <HTS221_Read_Reg>
 8006c34:	4603      	mov	r3, r0
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d101      	bne.n	8006c3e <HTS221_T_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e000      	b.n	8006c40 <HTS221_T_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3710      	adds	r7, #16
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <HTS221_T_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b082      	sub	sp, #8
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	460b      	mov	r3, r1
 8006c52:	70fb      	strb	r3, [r7, #3]
 8006c54:	4613      	mov	r3, r2
 8006c56:	70bb      	strb	r3, [r7, #2]

  if ( HTS221_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8006c58:	78ba      	ldrb	r2, [r7, #2]
 8006c5a:	78fb      	ldrb	r3, [r7, #3]
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 f9ae 	bl	8006fc0 <HTS221_Write_Reg>
 8006c64:	4603      	mov	r3, r0
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d101      	bne.n	8006c6e <HTS221_T_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e000      	b.n	8006c70 <HTS221_T_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8006c6e:	2300      	movs	r3, #0
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3708      	adds	r7, #8
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}

08006c78 <HTS221_T_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b084      	sub	sp, #16
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
 8006c80:	6039      	str	r1, [r7, #0]

  HTS221_BitStatus_et hum_status_raw;
  HTS221_BitStatus_et temp_status_raw;

  if ( HTS221_Get_DataStatus( (void *)handle, &hum_status_raw, &temp_status_raw ) == HTS221_ERROR )
 8006c82:	f107 020e 	add.w	r2, r7, #14
 8006c86:	f107 030f 	add.w	r3, r7, #15
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f7ff fc85 	bl	800659c <HTS221_Get_DataStatus>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	d101      	bne.n	8006c9c <HTS221_T_Get_DRDY_Status+0x24>
  {
    return COMPONENT_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	e00f      	b.n	8006cbc <HTS221_T_Get_DRDY_Status+0x44>
  }

  switch( temp_status_raw )
 8006c9c:	7bbb      	ldrb	r3, [r7, #14]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d005      	beq.n	8006cae <HTS221_T_Get_DRDY_Status+0x36>
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d107      	bne.n	8006cb6 <HTS221_T_Get_DRDY_Status+0x3e>
  {
    case HTS221_SET:
      *status = 1;
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	2201      	movs	r2, #1
 8006caa:	701a      	strb	r2, [r3, #0]
      break;
 8006cac:	e005      	b.n	8006cba <HTS221_T_Get_DRDY_Status+0x42>
    case HTS221_RESET:
      *status = 0;
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	701a      	strb	r2, [r3, #0]
      break;
 8006cb4:	e001      	b.n	8006cba <HTS221_T_Get_DRDY_Status+0x42>
    default:
      return COMPONENT_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e000      	b.n	8006cbc <HTS221_T_Get_DRDY_Status+0x44>
  }

  return COMPONENT_OK;
 8006cba:	2300      	movs	r3, #0
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3710      	adds	r7, #16
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}

08006cc4 <HTS221_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Init( DrvContextTypeDef *handle )
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b082      	sub	sp, #8
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]

  if ( HTS221_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f000 f859 	bl	8006d84 <HTS221_Check_WhoAmI>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d101      	bne.n	8006cdc <HTS221_Init+0x18>
  {
    return COMPONENT_ERROR;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e01a      	b.n	8006d12 <HTS221_Init+0x4e>
  }

  /* Power down the device */
  if ( HTS221_DeActivate( (void *)handle ) == HTS221_ERROR )
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f7ff fca7 	bl	8006630 <HTS221_DeActivate>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d101      	bne.n	8006cec <HTS221_Init+0x28>
  {
    return COMPONENT_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e012      	b.n	8006d12 <HTS221_Init+0x4e>
  }

  /* Enable BDU */
  if ( HTS221_Set_BduMode( (void *)handle, HTS221_ENABLE ) == HTS221_ERROR )
 8006cec:	2101      	movs	r1, #1
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f7ff fcc4 	bl	800667c <HTS221_Set_BduMode>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	d101      	bne.n	8006cfe <HTS221_Init+0x3a>
  {
    return COMPONENT_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e009      	b.n	8006d12 <HTS221_Init+0x4e>
  }

  /* Set default ODR */
  if ( HTS221_Set_ODR( handle, ODR_LOW ) == COMPONENT_ERROR )
 8006cfe:	2100      	movs	r1, #0
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f000 f8e3 	bl	8006ecc <HTS221_Set_ODR>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d101      	bne.n	8006d10 <HTS221_Init+0x4c>
  {
    return COMPONENT_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e000      	b.n	8006d12 <HTS221_Init+0x4e>
  }

  return COMPONENT_OK;
 8006d10:	2300      	movs	r3, #0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3708      	adds	r7, #8
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}

08006d1a <HTS221_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Sensor_Enable( DrvContextTypeDef *handle )
{
 8006d1a:	b580      	push	{r7, lr}
 8006d1c:	b082      	sub	sp, #8
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	6078      	str	r0, [r7, #4]

  /* Power up the device */
  if ( HTS221_Activate( (void *)handle ) == HTS221_ERROR )
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f7ff fc5e 	bl	80065e4 <HTS221_Activate>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d101      	bne.n	8006d32 <HTS221_Sensor_Enable+0x18>
  {
    return COMPONENT_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	e000      	b.n	8006d34 <HTS221_Sensor_Enable+0x1a>
  }

  return COMPONENT_OK;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3708      	adds	r7, #8
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}

08006d3c <HTS221_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Sensor_Disable( DrvContextTypeDef *handle )
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b082      	sub	sp, #8
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]

  /* Power down the device */
  if ( HTS221_DeActivate( (void *)handle ) == HTS221_ERROR )
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f7ff fc73 	bl	8006630 <HTS221_DeActivate>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d101      	bne.n	8006d54 <HTS221_Sensor_Disable+0x18>
  {
    return COMPONENT_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	e000      	b.n	8006d56 <HTS221_Sensor_Disable+0x1a>
  }

  return COMPONENT_OK;
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3708      	adds	r7, #8
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}

08006d5e <HTS221_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8006d5e:	b580      	push	{r7, lr}
 8006d60:	b082      	sub	sp, #8
 8006d62:	af00      	add	r7, sp, #0
 8006d64:	6078      	str	r0, [r7, #4]
 8006d66:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( HTS221_Get_DeviceID( (void *)handle, who_am_i ) == HTS221_ERROR )
 8006d68:	6839      	ldr	r1, [r7, #0]
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f7ff faab 	bl	80062c6 <HTS221_Get_DeviceID>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d101      	bne.n	8006d7a <HTS221_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8006d76:	2301      	movs	r3, #1
 8006d78:	e000      	b.n	8006d7c <HTS221_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3708      	adds	r7, #8
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <HTS221_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	73fb      	strb	r3, [r7, #15]

  if ( HTS221_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8006d90:	f107 030f 	add.w	r3, r7, #15
 8006d94:	4619      	mov	r1, r3
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f7ff ffe1 	bl	8006d5e <HTS221_Get_WhoAmI>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d101      	bne.n	8006da6 <HTS221_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	e007      	b.n	8006db6 <HTS221_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	781a      	ldrb	r2, [r3, #0]
 8006daa:	7bfb      	ldrb	r3, [r7, #15]
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d001      	beq.n	8006db4 <HTS221_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8006db0:	2301      	movs	r3, #1
 8006db2:	e000      	b.n	8006db6 <HTS221_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8006db4:	2300      	movs	r3, #0
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3710      	adds	r7, #16
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}

08006dbe <HTS221_Get_Hum>:
 * @param humidity pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Get_Hum( DrvContextTypeDef *handle, float *humidity )
{
 8006dbe:	b580      	push	{r7, lr}
 8006dc0:	b084      	sub	sp, #16
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
 8006dc6:	6039      	str	r1, [r7, #0]

  uint16_t uint16data = 0;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	81fb      	strh	r3, [r7, #14]

  /* Read data from HTS221. */
  if ( HTS221_Get_Humidity( (void *)handle, &uint16data ) == HTS221_ERROR )
 8006dcc:	f107 030e 	add.w	r3, r7, #14
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f7ff fa8c 	bl	80062f0 <HTS221_Get_Humidity>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d101      	bne.n	8006de2 <HTS221_Get_Hum+0x24>
  {
    return COMPONENT_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e00c      	b.n	8006dfc <HTS221_Get_Hum+0x3e>
  }

  *humidity = ( float )uint16data / 10.0f;
 8006de2:	89fb      	ldrh	r3, [r7, #14]
 8006de4:	ee07 3a90 	vmov	s15, r3
 8006de8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006dec:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8006df0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8006dfa:	2300      	movs	r3, #0
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3710      	adds	r7, #16
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}

08006e04 <HTS221_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b084      	sub	sp, #16
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	6039      	str	r1, [r7, #0]

  int16_t int16data = 0;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	81fb      	strh	r3, [r7, #14]

  /* Read data from HTS221. */
  if ( HTS221_Get_Temperature( (void *)handle, &int16data ) == HTS221_ERROR )
 8006e12:	f107 030e 	add.w	r3, r7, #14
 8006e16:	4619      	mov	r1, r3
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f7ff fb15 	bl	8006448 <HTS221_Get_Temperature>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d101      	bne.n	8006e28 <HTS221_Get_Temp+0x24>
  {
    return COMPONENT_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	e00d      	b.n	8006e44 <HTS221_Get_Temp+0x40>
  }

  *temperature = ( float )int16data / 10.0f;
 8006e28:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006e2c:	ee07 3a90 	vmov	s15, r3
 8006e30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006e34:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8006e38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8006e42:	2300      	movs	r3, #0
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3710      	adds	r7, #16
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}

08006e4c <HTS221_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]

  HTS221_Odr_et odr_low_level;

  if ( HTS221_Get_Odr( (void *)handle, &odr_low_level ) == HTS221_ERROR )
 8006e56:	f107 030f 	add.w	r3, r7, #15
 8006e5a:	4619      	mov	r1, r3
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f7ff fc8d 	bl	800677c <HTS221_Get_Odr>
 8006e62:	4603      	mov	r3, r0
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d101      	bne.n	8006e6c <HTS221_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	e025      	b.n	8006eb8 <HTS221_Get_ODR+0x6c>
  }

  switch( odr_low_level )
 8006e6c:	7bfb      	ldrb	r3, [r7, #15]
 8006e6e:	2b03      	cmp	r3, #3
 8006e70:	d81c      	bhi.n	8006eac <HTS221_Get_ODR+0x60>
 8006e72:	a201      	add	r2, pc, #4	@ (adr r2, 8006e78 <HTS221_Get_ODR+0x2c>)
 8006e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e78:	08006e89 	.word	0x08006e89
 8006e7c:	08006e93 	.word	0x08006e93
 8006e80:	08006e9d 	.word	0x08006e9d
 8006e84:	08006ea5 	.word	0x08006ea5
  {
    case HTS221_ODR_ONE_SHOT:
      *odr =  0.0f;
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	f04f 0200 	mov.w	r2, #0
 8006e8e:	601a      	str	r2, [r3, #0]
      break;
 8006e90:	e011      	b.n	8006eb6 <HTS221_Get_ODR+0x6a>
    case HTS221_ODR_1HZ     :
      *odr =  1.0f;
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006e98:	601a      	str	r2, [r3, #0]
      break;
 8006e9a:	e00c      	b.n	8006eb6 <HTS221_Get_ODR+0x6a>
    case HTS221_ODR_7HZ     :
      *odr =  7.0f;
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	4a08      	ldr	r2, [pc, #32]	@ (8006ec0 <HTS221_Get_ODR+0x74>)
 8006ea0:	601a      	str	r2, [r3, #0]
      break;
 8006ea2:	e008      	b.n	8006eb6 <HTS221_Get_ODR+0x6a>
    case HTS221_ODR_12_5HZ  :
      *odr = 12.5f;
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	4a07      	ldr	r2, [pc, #28]	@ (8006ec4 <HTS221_Get_ODR+0x78>)
 8006ea8:	601a      	str	r2, [r3, #0]
      break;
 8006eaa:	e004      	b.n	8006eb6 <HTS221_Get_ODR+0x6a>
    default                 :
      *odr = -1.0f;
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	4a06      	ldr	r2, [pc, #24]	@ (8006ec8 <HTS221_Get_ODR+0x7c>)
 8006eb0:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	e000      	b.n	8006eb8 <HTS221_Get_ODR+0x6c>
  }

  return COMPONENT_OK;
 8006eb6:	2300      	movs	r3, #0
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3710      	adds	r7, #16
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}
 8006ec0:	40e00000 	.word	0x40e00000
 8006ec4:	41480000 	.word	0x41480000
 8006ec8:	bf800000 	.word	0xbf800000

08006ecc <HTS221_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b084      	sub	sp, #16
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
 8006ed4:	460b      	mov	r3, r1
 8006ed6:	70fb      	strb	r3, [r7, #3]

  HTS221_Odr_et new_odr;

  switch( odr )
 8006ed8:	78fb      	ldrb	r3, [r7, #3]
 8006eda:	2b04      	cmp	r3, #4
 8006edc:	d81b      	bhi.n	8006f16 <HTS221_Set_ODR+0x4a>
 8006ede:	a201      	add	r2, pc, #4	@ (adr r2, 8006ee4 <HTS221_Set_ODR+0x18>)
 8006ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ee4:	08006ef9 	.word	0x08006ef9
 8006ee8:	08006eff 	.word	0x08006eff
 8006eec:	08006f05 	.word	0x08006f05
 8006ef0:	08006f0b 	.word	0x08006f0b
 8006ef4:	08006f11 	.word	0x08006f11
  {
    case ODR_LOW:
      new_odr = HTS221_ODR_1HZ;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	73fb      	strb	r3, [r7, #15]
      break;
 8006efc:	e00d      	b.n	8006f1a <HTS221_Set_ODR+0x4e>
    case ODR_MID_LOW:
      new_odr = HTS221_ODR_12_5HZ;
 8006efe:	2303      	movs	r3, #3
 8006f00:	73fb      	strb	r3, [r7, #15]
      break;
 8006f02:	e00a      	b.n	8006f1a <HTS221_Set_ODR+0x4e>
    case ODR_MID:
      new_odr = HTS221_ODR_12_5HZ;
 8006f04:	2303      	movs	r3, #3
 8006f06:	73fb      	strb	r3, [r7, #15]
      break;
 8006f08:	e007      	b.n	8006f1a <HTS221_Set_ODR+0x4e>
    case ODR_MID_HIGH:
      new_odr = HTS221_ODR_12_5HZ;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	73fb      	strb	r3, [r7, #15]
      break;
 8006f0e:	e004      	b.n	8006f1a <HTS221_Set_ODR+0x4e>
    case ODR_HIGH:
      new_odr = HTS221_ODR_12_5HZ;
 8006f10:	2303      	movs	r3, #3
 8006f12:	73fb      	strb	r3, [r7, #15]
      break;
 8006f14:	e001      	b.n	8006f1a <HTS221_Set_ODR+0x4e>
    default:
      return COMPONENT_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	e00a      	b.n	8006f30 <HTS221_Set_ODR+0x64>
  }

  if ( HTS221_Set_Odr( (void *)handle, new_odr ) == HTS221_ERROR )
 8006f1a:	7bfb      	ldrb	r3, [r7, #15]
 8006f1c:	4619      	mov	r1, r3
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f7ff fbec 	bl	80066fc <HTS221_Set_Odr>
 8006f24:	4603      	mov	r3, r0
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d101      	bne.n	8006f2e <HTS221_Set_ODR+0x62>
  {
    return COMPONENT_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e000      	b.n	8006f30 <HTS221_Set_ODR+0x64>
  }

  return COMPONENT_OK;
 8006f2e:	2300      	movs	r3, #0
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3710      	adds	r7, #16
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}

08006f38 <HTS221_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b084      	sub	sp, #16
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
 8006f40:	ed87 0a00 	vstr	s0, [r7]

  HTS221_Odr_et new_odr;

  new_odr = ( odr <= 1.0f ) ? HTS221_ODR_1HZ
            : ( odr <= 7.0f ) ? HTS221_ODR_7HZ
 8006f44:	edd7 7a00 	vldr	s15, [r7]
 8006f48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f54:	d801      	bhi.n	8006f5a <HTS221_Set_ODR_Value+0x22>
 8006f56:	2301      	movs	r3, #1
 8006f58:	e00b      	b.n	8006f72 <HTS221_Set_ODR_Value+0x3a>
 8006f5a:	edd7 7a00 	vldr	s15, [r7]
 8006f5e:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 8006f62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f6a:	d801      	bhi.n	8006f70 <HTS221_Set_ODR_Value+0x38>
 8006f6c:	2302      	movs	r3, #2
 8006f6e:	e000      	b.n	8006f72 <HTS221_Set_ODR_Value+0x3a>
 8006f70:	2303      	movs	r3, #3
  new_odr = ( odr <= 1.0f ) ? HTS221_ODR_1HZ
 8006f72:	73fb      	strb	r3, [r7, #15]
            :                   HTS221_ODR_12_5HZ;

  if ( HTS221_Set_Odr( (void *)handle, new_odr ) == HTS221_ERROR )
 8006f74:	7bfb      	ldrb	r3, [r7, #15]
 8006f76:	4619      	mov	r1, r3
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f7ff fbbf 	bl	80066fc <HTS221_Set_Odr>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d101      	bne.n	8006f88 <HTS221_Set_ODR_Value+0x50>
  {
    return COMPONENT_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	e000      	b.n	8006f8a <HTS221_Set_ODR_Value+0x52>
  }

  return COMPONENT_OK;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3710      	adds	r7, #16
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <HTS221_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b084      	sub	sp, #16
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	60f8      	str	r0, [r7, #12]
 8006f9a:	460b      	mov	r3, r1
 8006f9c:	607a      	str	r2, [r7, #4]
 8006f9e:	72fb      	strb	r3, [r7, #11]

  if ( HTS221_ReadReg( (void *)handle, reg, 1, data ) == HTS221_ERROR )
 8006fa0:	7af9      	ldrb	r1, [r7, #11]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	68f8      	ldr	r0, [r7, #12]
 8006fa8:	f7ff f95b 	bl	8006262 <HTS221_ReadReg>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d101      	bne.n	8006fb6 <HTS221_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e000      	b.n	8006fb8 <HTS221_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8006fb6:	2300      	movs	r3, #0
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3710      	adds	r7, #16
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <HTS221_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b082      	sub	sp, #8
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	460b      	mov	r3, r1
 8006fca:	70fb      	strb	r3, [r7, #3]
 8006fcc:	4613      	mov	r3, r2
 8006fce:	70bb      	strb	r3, [r7, #2]

  if ( HTS221_WriteReg( (void *)handle, reg, 1, &data ) == HTS221_ERROR )
 8006fd0:	1cbb      	adds	r3, r7, #2
 8006fd2:	78f9      	ldrb	r1, [r7, #3]
 8006fd4:	2201      	movs	r2, #1
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f7ff f95c 	bl	8006294 <HTS221_WriteReg>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d101      	bne.n	8006fe6 <HTS221_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	e000      	b.n	8006fe8 <HTS221_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8006fe6:	2300      	movs	r3, #0
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3708      	adds	r7, #8
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}

08006ff0 <LPS22HB_ReadReg>:
* Input       : Register Address
* Output      : Data Read
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_ReadReg( void *handle, uint8_t RegAddr, uint16_t NumByteToRead, uint8_t *Data )
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b084      	sub	sp, #16
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	607b      	str	r3, [r7, #4]
 8006ffa:	460b      	mov	r3, r1
 8006ffc:	72fb      	strb	r3, [r7, #11]
 8006ffe:	4613      	mov	r3, r2
 8007000:	813b      	strh	r3, [r7, #8]
  if ( Sensor_IO_Read( handle, RegAddr, Data, NumByteToRead ) )
 8007002:	893b      	ldrh	r3, [r7, #8]
 8007004:	7af9      	ldrb	r1, [r7, #11]
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	68f8      	ldr	r0, [r7, #12]
 800700a:	f007 fe94 	bl	800ed36 <Sensor_IO_Read>
 800700e:	4603      	mov	r3, r0
 8007010:	2b00      	cmp	r3, #0
 8007012:	d001      	beq.n	8007018 <LPS22HB_ReadReg+0x28>
    return LPS22HB_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	e000      	b.n	800701a <LPS22HB_ReadReg+0x2a>
  else
    return LPS22HB_OK;
 8007018:	2300      	movs	r3, #0
}
 800701a:	4618      	mov	r0, r3
 800701c:	3710      	adds	r7, #16
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}

08007022 <LPS22HB_WriteReg>:
* Input       : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_WriteReg( void *handle, uint8_t RegAddr, uint16_t NumByteToWrite, uint8_t *Data )
{
 8007022:	b580      	push	{r7, lr}
 8007024:	b084      	sub	sp, #16
 8007026:	af00      	add	r7, sp, #0
 8007028:	60f8      	str	r0, [r7, #12]
 800702a:	607b      	str	r3, [r7, #4]
 800702c:	460b      	mov	r3, r1
 800702e:	72fb      	strb	r3, [r7, #11]
 8007030:	4613      	mov	r3, r2
 8007032:	813b      	strh	r3, [r7, #8]
  if ( Sensor_IO_Write( handle, RegAddr, Data, NumByteToWrite ) )
 8007034:	893b      	ldrh	r3, [r7, #8]
 8007036:	7af9      	ldrb	r1, [r7, #11]
 8007038:	687a      	ldr	r2, [r7, #4]
 800703a:	68f8      	ldr	r0, [r7, #12]
 800703c:	f007 fe20 	bl	800ec80 <Sensor_IO_Write>
 8007040:	4603      	mov	r3, r0
 8007042:	2b00      	cmp	r3, #0
 8007044:	d001      	beq.n	800704a <LPS22HB_WriteReg+0x28>
    return LPS22HB_ERROR;
 8007046:	2301      	movs	r3, #1
 8007048:	e000      	b.n	800704c <LPS22HB_WriteReg+0x2a>
  else
    return LPS22HB_OK;
 800704a:	2300      	movs	r3, #0
}
 800704c:	4618      	mov	r0, r3
 800704e:	3710      	adds	r7, #16
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <LPS22HB_Get_DeviceID>:
* @param  *handle Device handle.
* @param  Buffer to empty by Device identification Value.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DeviceID(void *handle, uint8_t* deviceid)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b082      	sub	sp, #8
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	6039      	str	r1, [r7, #0]
  if(LPS22HB_ReadReg(handle, LPS22HB_WHO_AM_I_REG, 1, deviceid))
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	2201      	movs	r2, #1
 8007062:	210f      	movs	r1, #15
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f7ff ffc3 	bl	8006ff0 <LPS22HB_ReadReg>
 800706a:	4603      	mov	r3, r0
 800706c:	2b00      	cmp	r3, #0
 800706e:	d001      	beq.n	8007074 <LPS22HB_Get_DeviceID+0x20>
    return LPS22HB_ERROR;
 8007070:	2301      	movs	r3, #1
 8007072:	e000      	b.n	8007076 <LPS22HB_Get_DeviceID+0x22>

  return LPS22HB_OK;
 8007074:	2300      	movs	r3, #0
}
 8007076:	4618      	mov	r0, r3
 8007078:	3708      	adds	r7, #8
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}

0800707e <LPS22HB_Set_PowerMode>:
* @param  *handle Device handle.
* @param  LPS22HB_LowNoise or LPS22HB_LowPower mode
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_PowerMode(void *handle, LPS22HB_PowerMode_et mode)
{
 800707e:	b580      	push	{r7, lr}
 8007080:	b084      	sub	sp, #16
 8007082:	af00      	add	r7, sp, #0
 8007084:	6078      	str	r0, [r7, #4]
 8007086:	460b      	mov	r3, r1
 8007088:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_PowerMode(mode));

  if(LPS22HB_ReadReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 800708a:	f107 030f 	add.w	r3, r7, #15
 800708e:	2201      	movs	r2, #1
 8007090:	211a      	movs	r1, #26
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f7ff ffac 	bl	8006ff0 <LPS22HB_ReadReg>
 8007098:	4603      	mov	r3, r0
 800709a:	2b00      	cmp	r3, #0
 800709c:	d001      	beq.n	80070a2 <LPS22HB_Set_PowerMode+0x24>
    return LPS22HB_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e016      	b.n	80070d0 <LPS22HB_Set_PowerMode+0x52>

  tmp &= ~LPS22HB_LCEN_MASK;
 80070a2:	7bfb      	ldrb	r3, [r7, #15]
 80070a4:	f023 0301 	bic.w	r3, r3, #1
 80070a8:	b2db      	uxtb	r3, r3
 80070aa:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)mode;
 80070ac:	7bfa      	ldrb	r2, [r7, #15]
 80070ae:	78fb      	ldrb	r3, [r7, #3]
 80070b0:	4313      	orrs	r3, r2
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 80070b6:	f107 030f 	add.w	r3, r7, #15
 80070ba:	2201      	movs	r2, #1
 80070bc:	211a      	movs	r1, #26
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f7ff ffaf 	bl	8007022 <LPS22HB_WriteReg>
 80070c4:	4603      	mov	r3, r0
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d001      	beq.n	80070ce <LPS22HB_Set_PowerMode+0x50>
    return LPS22HB_ERROR;
 80070ca:	2301      	movs	r3, #1
 80070cc:	e000      	b.n	80070d0 <LPS22HB_Set_PowerMode+0x52>

  return LPS22HB_OK;
 80070ce:	2300      	movs	r3, #0
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	3710      	adds	r7, #16
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <LPS22HB_Set_Odr>:
* @param  *handle Device handle.
* @param  Output Data Rate
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_Odr(void *handle, LPS22HB_Odr_et odr)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	460b      	mov	r3, r1
 80070e2:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_ODR(odr));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80070e4:	f107 030f 	add.w	r3, r7, #15
 80070e8:	2201      	movs	r2, #1
 80070ea:	2110      	movs	r1, #16
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f7ff ff7f 	bl	8006ff0 <LPS22HB_ReadReg>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d001      	beq.n	80070fc <LPS22HB_Set_Odr+0x24>
    return LPS22HB_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e016      	b.n	800712a <LPS22HB_Set_Odr+0x52>

  tmp &= ~LPS22HB_ODR_MASK;
 80070fc:	7bfb      	ldrb	r3, [r7, #15]
 80070fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007102:	b2db      	uxtb	r3, r3
 8007104:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)odr;
 8007106:	7bfa      	ldrb	r2, [r7, #15]
 8007108:	78fb      	ldrb	r3, [r7, #3]
 800710a:	4313      	orrs	r3, r2
 800710c:	b2db      	uxtb	r3, r3
 800710e:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8007110:	f107 030f 	add.w	r3, r7, #15
 8007114:	2201      	movs	r2, #1
 8007116:	2110      	movs	r1, #16
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f7ff ff82 	bl	8007022 <LPS22HB_WriteReg>
 800711e:	4603      	mov	r3, r0
 8007120:	2b00      	cmp	r3, #0
 8007122:	d001      	beq.n	8007128 <LPS22HB_Set_Odr+0x50>
    return LPS22HB_ERROR;
 8007124:	2301      	movs	r3, #1
 8007126:	e000      	b.n	800712a <LPS22HB_Set_Odr+0x52>

  return LPS22HB_OK;
 8007128:	2300      	movs	r3, #0
}
 800712a:	4618      	mov	r0, r3
 800712c:	3710      	adds	r7, #16
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}

08007132 <LPS22HB_Get_Odr>:
* @param  *handle Device handle.
* @param  Buffer to empty with Output Data Rate
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Odr(void *handle, LPS22HB_Odr_et* odr)
{
 8007132:	b580      	push	{r7, lr}
 8007134:	b084      	sub	sp, #16
 8007136:	af00      	add	r7, sp, #0
 8007138:	6078      	str	r0, [r7, #4]
 800713a:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 800713c:	f107 030f 	add.w	r3, r7, #15
 8007140:	2201      	movs	r2, #1
 8007142:	2110      	movs	r1, #16
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f7ff ff53 	bl	8006ff0 <LPS22HB_ReadReg>
 800714a:	4603      	mov	r3, r0
 800714c:	2b00      	cmp	r3, #0
 800714e:	d001      	beq.n	8007154 <LPS22HB_Get_Odr+0x22>
    return LPS22HB_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	e006      	b.n	8007162 <LPS22HB_Get_Odr+0x30>

  *odr = (LPS22HB_Odr_et)(tmp & LPS22HB_ODR_MASK);
 8007154:	7bfb      	ldrb	r3, [r7, #15]
 8007156:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800715a:	b2da      	uxtb	r2, r3
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	701a      	strb	r2, [r3, #0]

  return LPS22HB_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	3710      	adds	r7, #16
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}

0800716a <LPS22HB_Set_LowPassFilter>:
* @param  *handle Device handle.
* @param  state: enable or disable
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilter(void *handle, LPS22HB_State_et state)
{
 800716a:	b580      	push	{r7, lr}
 800716c:	b084      	sub	sp, #16
 800716e:	af00      	add	r7, sp, #0
 8007170:	6078      	str	r0, [r7, #4]
 8007172:	460b      	mov	r3, r1
 8007174:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(state));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8007176:	f107 030f 	add.w	r3, r7, #15
 800717a:	2201      	movs	r2, #1
 800717c:	2110      	movs	r1, #16
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f7ff ff36 	bl	8006ff0 <LPS22HB_ReadReg>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d001      	beq.n	800718e <LPS22HB_Set_LowPassFilter+0x24>
    return LPS22HB_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	e01b      	b.n	80071c6 <LPS22HB_Set_LowPassFilter+0x5c>

  tmp &= ~LPS22HB_LPFP_MASK;
 800718e:	7bfb      	ldrb	r3, [r7, #15]
 8007190:	f023 0308 	bic.w	r3, r3, #8
 8007194:	b2db      	uxtb	r3, r3
 8007196:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)state) << LPS22HB_LPFP_BIT;
 8007198:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800719c:	00db      	lsls	r3, r3, #3
 800719e:	b25a      	sxtb	r2, r3
 80071a0:	7bfb      	ldrb	r3, [r7, #15]
 80071a2:	b25b      	sxtb	r3, r3
 80071a4:	4313      	orrs	r3, r2
 80071a6:	b25b      	sxtb	r3, r3
 80071a8:	b2db      	uxtb	r3, r3
 80071aa:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80071ac:	f107 030f 	add.w	r3, r7, #15
 80071b0:	2201      	movs	r2, #1
 80071b2:	2110      	movs	r1, #16
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f7ff ff34 	bl	8007022 <LPS22HB_WriteReg>
 80071ba:	4603      	mov	r3, r0
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d001      	beq.n	80071c4 <LPS22HB_Set_LowPassFilter+0x5a>
    return LPS22HB_ERROR;
 80071c0:	2301      	movs	r3, #1
 80071c2:	e000      	b.n	80071c6 <LPS22HB_Set_LowPassFilter+0x5c>


  return LPS22HB_OK;
 80071c4:	2300      	movs	r3, #0
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3710      	adds	r7, #16
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}

080071ce <LPS22HB_Set_LowPassFilterCutoff>:
* @param  *handle Device handle.
* @param  Filter Cutoff ODR/9 or ODR/20
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilterCutoff(void *handle, LPS22HB_LPF_Cutoff_et cutoff)
{
 80071ce:	b580      	push	{r7, lr}
 80071d0:	b084      	sub	sp, #16
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	6078      	str	r0, [r7, #4]
 80071d6:	460b      	mov	r3, r1
 80071d8:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_LPF_Cutoff(cutoff));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80071da:	f107 030f 	add.w	r3, r7, #15
 80071de:	2201      	movs	r2, #1
 80071e0:	2110      	movs	r1, #16
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f7ff ff04 	bl	8006ff0 <LPS22HB_ReadReg>
 80071e8:	4603      	mov	r3, r0
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d001      	beq.n	80071f2 <LPS22HB_Set_LowPassFilterCutoff+0x24>
    return LPS22HB_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	e016      	b.n	8007220 <LPS22HB_Set_LowPassFilterCutoff+0x52>

  tmp &= ~LPS22HB_LPFP_CUTOFF_MASK;
 80071f2:	7bfb      	ldrb	r3, [r7, #15]
 80071f4:	f023 0304 	bic.w	r3, r3, #4
 80071f8:	b2db      	uxtb	r3, r3
 80071fa:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)cutoff;
 80071fc:	7bfa      	ldrb	r2, [r7, #15]
 80071fe:	78fb      	ldrb	r3, [r7, #3]
 8007200:	4313      	orrs	r3, r2
 8007202:	b2db      	uxtb	r3, r3
 8007204:	73fb      	strb	r3, [r7, #15]



  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8007206:	f107 030f 	add.w	r3, r7, #15
 800720a:	2201      	movs	r2, #1
 800720c:	2110      	movs	r1, #16
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f7ff ff07 	bl	8007022 <LPS22HB_WriteReg>
 8007214:	4603      	mov	r3, r0
 8007216:	2b00      	cmp	r3, #0
 8007218:	d001      	beq.n	800721e <LPS22HB_Set_LowPassFilterCutoff+0x50>
    return LPS22HB_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	e000      	b.n	8007220 <LPS22HB_Set_LowPassFilterCutoff+0x52>


  return LPS22HB_OK;
 800721e:	2300      	movs	r3, #0

}
 8007220:	4618      	mov	r0, r3
 8007222:	3710      	adds	r7, #16
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}

08007228 <LPS22HB_Set_Bdu>:
* @param  LPS22HB_BDU_CONTINUOUS_UPDATE, LPS22HB_BDU_NO_UPDATE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/

LPS22HB_Error_et LPS22HB_Set_Bdu(void *handle, LPS22HB_Bdu_et bdu)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	460b      	mov	r3, r1
 8007232:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_BDUMode(bdu));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8007234:	f107 030f 	add.w	r3, r7, #15
 8007238:	2201      	movs	r2, #1
 800723a:	2110      	movs	r1, #16
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f7ff fed7 	bl	8006ff0 <LPS22HB_ReadReg>
 8007242:	4603      	mov	r3, r0
 8007244:	2b00      	cmp	r3, #0
 8007246:	d001      	beq.n	800724c <LPS22HB_Set_Bdu+0x24>
    return LPS22HB_ERROR;
 8007248:	2301      	movs	r3, #1
 800724a:	e016      	b.n	800727a <LPS22HB_Set_Bdu+0x52>

  tmp &= ~LPS22HB_BDU_MASK;
 800724c:	7bfb      	ldrb	r3, [r7, #15]
 800724e:	f023 0302 	bic.w	r3, r3, #2
 8007252:	b2db      	uxtb	r3, r3
 8007254:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)bdu);
 8007256:	7bfa      	ldrb	r2, [r7, #15]
 8007258:	78fb      	ldrb	r3, [r7, #3]
 800725a:	4313      	orrs	r3, r2
 800725c:	b2db      	uxtb	r3, r3
 800725e:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8007260:	f107 030f 	add.w	r3, r7, #15
 8007264:	2201      	movs	r2, #1
 8007266:	2110      	movs	r1, #16
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f7ff feda 	bl	8007022 <LPS22HB_WriteReg>
 800726e:	4603      	mov	r3, r0
 8007270:	2b00      	cmp	r3, #0
 8007272:	d001      	beq.n	8007278 <LPS22HB_Set_Bdu+0x50>
    return LPS22HB_OK;
 8007274:	2300      	movs	r3, #0
 8007276:	e000      	b.n	800727a <LPS22HB_Set_Bdu+0x52>

  return LPS22HB_OK;
 8007278:	2300      	movs	r3, #0
}
 800727a:	4618      	mov	r0, r3
 800727c:	3710      	adds	r7, #16
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}

08007282 <LPS22HB_SwResetAndMemoryBoot>:
 + and BOOT is set to 1; Self-clearing upon completion.
* @param  *handle Device handle.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_SwResetAndMemoryBoot(void *handle)
{
 8007282:	b580      	push	{r7, lr}
 8007284:	b084      	sub	sp, #16
 8007286:	af00      	add	r7, sp, #0
 8007288:	6078      	str	r0, [r7, #4]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 800728a:	f107 030f 	add.w	r3, r7, #15
 800728e:	2201      	movs	r2, #1
 8007290:	2111      	movs	r1, #17
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f7ff feac 	bl	8006ff0 <LPS22HB_ReadReg>
 8007298:	4603      	mov	r3, r0
 800729a:	2b00      	cmp	r3, #0
 800729c:	d001      	beq.n	80072a2 <LPS22HB_SwResetAndMemoryBoot+0x20>
    return LPS22HB_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	e011      	b.n	80072c6 <LPS22HB_SwResetAndMemoryBoot+0x44>

  tmp |= ((0x01 << LPS22HB_SW_RESET_BIT) | (0x01 << LPS22HB_BOOT_BIT));
 80072a2:	7bfb      	ldrb	r3, [r7, #15]
 80072a4:	f063 037b 	orn	r3, r3, #123	@ 0x7b
 80072a8:	b2db      	uxtb	r3, r3
 80072aa:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 80072ac:	f107 030f 	add.w	r3, r7, #15
 80072b0:	2201      	movs	r2, #1
 80072b2:	2111      	movs	r1, #17
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f7ff feb4 	bl	8007022 <LPS22HB_WriteReg>
 80072ba:	4603      	mov	r3, r0
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d001      	beq.n	80072c4 <LPS22HB_SwResetAndMemoryBoot+0x42>
    return LPS22HB_ERROR;
 80072c0:	2301      	movs	r3, #1
 80072c2:	e000      	b.n	80072c6 <LPS22HB_SwResetAndMemoryBoot+0x44>

  return LPS22HB_OK;
 80072c4:	2300      	movs	r3, #0
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3710      	adds	r7, #16
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}

080072ce <LPS22HB_Set_FifoModeUse>:
* @param  *handle Device handle.
* @param LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FifoModeUse(void *handle, LPS22HB_State_et status)
{
 80072ce:	b580      	push	{r7, lr}
 80072d0:	b084      	sub	sp, #16
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	6078      	str	r0, [r7, #4]
 80072d6:	460b      	mov	r3, r1
 80072d8:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 80072da:	f107 030f 	add.w	r3, r7, #15
 80072de:	2201      	movs	r2, #1
 80072e0:	2111      	movs	r1, #17
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f7ff fe84 	bl	8006ff0 <LPS22HB_ReadReg>
 80072e8:	4603      	mov	r3, r0
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d001      	beq.n	80072f2 <LPS22HB_Set_FifoModeUse+0x24>
    return LPS22HB_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	e01b      	b.n	800732a <LPS22HB_Set_FifoModeUse+0x5c>

  tmp &= ~LPS22HB_FIFO_EN_MASK;
 80072f2:	7bfb      	ldrb	r3, [r7, #15]
 80072f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_FIFO_EN_BIT;
 80072fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007300:	019b      	lsls	r3, r3, #6
 8007302:	b25a      	sxtb	r2, r3
 8007304:	7bfb      	ldrb	r3, [r7, #15]
 8007306:	b25b      	sxtb	r3, r3
 8007308:	4313      	orrs	r3, r2
 800730a:	b25b      	sxtb	r3, r3
 800730c:	b2db      	uxtb	r3, r3
 800730e:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8007310:	f107 030f 	add.w	r3, r7, #15
 8007314:	2201      	movs	r2, #1
 8007316:	2111      	movs	r1, #17
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f7ff fe82 	bl	8007022 <LPS22HB_WriteReg>
 800731e:	4603      	mov	r3, r0
 8007320:	2b00      	cmp	r3, #0
 8007322:	d001      	beq.n	8007328 <LPS22HB_Set_FifoModeUse+0x5a>
    return LPS22HB_ERROR;
 8007324:	2301      	movs	r3, #1
 8007326:	e000      	b.n	800732a <LPS22HB_Set_FifoModeUse+0x5c>

  return LPS22HB_OK;
 8007328:	2300      	movs	r3, #0
}
 800732a:	4618      	mov	r0, r3
 800732c:	3710      	adds	r7, #16
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}

08007332 <LPS22HB_Set_FifoWatermarkLevelUse>:
* @param  *handle Device handle.
* @param   LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FifoWatermarkLevelUse(void *handle, LPS22HB_State_et status)
{
 8007332:	b580      	push	{r7, lr}
 8007334:	b084      	sub	sp, #16
 8007336:	af00      	add	r7, sp, #0
 8007338:	6078      	str	r0, [r7, #4]
 800733a:	460b      	mov	r3, r1
 800733c:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 800733e:	f107 030f 	add.w	r3, r7, #15
 8007342:	2201      	movs	r2, #1
 8007344:	2111      	movs	r1, #17
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f7ff fe52 	bl	8006ff0 <LPS22HB_ReadReg>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d001      	beq.n	8007356 <LPS22HB_Set_FifoWatermarkLevelUse+0x24>
    return LPS22HB_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e01b      	b.n	800738e <LPS22HB_Set_FifoWatermarkLevelUse+0x5c>

  tmp &= ~LPS22HB_WTM_EN_MASK;
 8007356:	7bfb      	ldrb	r3, [r7, #15]
 8007358:	f023 0320 	bic.w	r3, r3, #32
 800735c:	b2db      	uxtb	r3, r3
 800735e:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_WTM_EN_BIT;
 8007360:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007364:	015b      	lsls	r3, r3, #5
 8007366:	b25a      	sxtb	r2, r3
 8007368:	7bfb      	ldrb	r3, [r7, #15]
 800736a:	b25b      	sxtb	r3, r3
 800736c:	4313      	orrs	r3, r2
 800736e:	b25b      	sxtb	r3, r3
 8007370:	b2db      	uxtb	r3, r3
 8007372:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8007374:	f107 030f 	add.w	r3, r7, #15
 8007378:	2201      	movs	r2, #1
 800737a:	2111      	movs	r1, #17
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f7ff fe50 	bl	8007022 <LPS22HB_WriteReg>
 8007382:	4603      	mov	r3, r0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d001      	beq.n	800738c <LPS22HB_Set_FifoWatermarkLevelUse+0x5a>
    return LPS22HB_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	e000      	b.n	800738e <LPS22HB_Set_FifoWatermarkLevelUse+0x5c>

  return LPS22HB_OK;
 800738c:	2300      	movs	r3, #0
}
 800738e:	4618      	mov	r0, r3
 8007390:	3710      	adds	r7, #16
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}

08007396 <LPS22HB_Set_AutomaticIncrementRegAddress>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE. Default is LPS22HB_ENABLE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_AutomaticIncrementRegAddress(void *handle, LPS22HB_State_et status)
{
 8007396:	b580      	push	{r7, lr}
 8007398:	b084      	sub	sp, #16
 800739a:	af00      	add	r7, sp, #0
 800739c:	6078      	str	r0, [r7, #4]
 800739e:	460b      	mov	r3, r1
 80073a0:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 80073a2:	f107 030f 	add.w	r3, r7, #15
 80073a6:	2201      	movs	r2, #1
 80073a8:	2111      	movs	r1, #17
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f7ff fe20 	bl	8006ff0 <LPS22HB_ReadReg>
 80073b0:	4603      	mov	r3, r0
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d001      	beq.n	80073ba <LPS22HB_Set_AutomaticIncrementRegAddress+0x24>
    return LPS22HB_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	e01b      	b.n	80073f2 <LPS22HB_Set_AutomaticIncrementRegAddress+0x5c>

  tmp &= ~LPS22HB_ADD_INC_MASK;
 80073ba:	7bfb      	ldrb	r3, [r7, #15]
 80073bc:	f023 0310 	bic.w	r3, r3, #16
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	73fb      	strb	r3, [r7, #15]
  tmp |= (((uint8_t)status) << LPS22HB_ADD_INC_BIT);
 80073c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80073c8:	011b      	lsls	r3, r3, #4
 80073ca:	b25a      	sxtb	r2, r3
 80073cc:	7bfb      	ldrb	r3, [r7, #15]
 80073ce:	b25b      	sxtb	r3, r3
 80073d0:	4313      	orrs	r3, r2
 80073d2:	b25b      	sxtb	r3, r3
 80073d4:	b2db      	uxtb	r3, r3
 80073d6:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 80073d8:	f107 030f 	add.w	r3, r7, #15
 80073dc:	2201      	movs	r2, #1
 80073de:	2111      	movs	r1, #17
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f7ff fe1e 	bl	8007022 <LPS22HB_WriteReg>
 80073e6:	4603      	mov	r3, r0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d001      	beq.n	80073f0 <LPS22HB_Set_AutomaticIncrementRegAddress+0x5a>
    return LPS22HB_ERROR;
 80073ec:	2301      	movs	r3, #1
 80073ee:	e000      	b.n	80073f2 <LPS22HB_Set_AutomaticIncrementRegAddress+0x5c>

  return LPS22HB_OK;
 80073f0:	2300      	movs	r3, #0

}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3710      	adds	r7, #16
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}

080073fa <LPS22HB_Set_I2C>:
* @param  *handle Device handle.
* @param State: LPS22HB_ENABLE (reset bit)/ LPS22HB_DISABLE (set bit)
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_I2C(void *handle, LPS22HB_State_et statei2c)
{
 80073fa:	b580      	push	{r7, lr}
 80073fc:	b084      	sub	sp, #16
 80073fe:	af00      	add	r7, sp, #0
 8007400:	6078      	str	r0, [r7, #4]
 8007402:	460b      	mov	r3, r1
 8007404:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(statei2c));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8007406:	f107 030f 	add.w	r3, r7, #15
 800740a:	2201      	movs	r2, #1
 800740c:	2111      	movs	r1, #17
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f7ff fdee 	bl	8006ff0 <LPS22HB_ReadReg>
 8007414:	4603      	mov	r3, r0
 8007416:	2b00      	cmp	r3, #0
 8007418:	d001      	beq.n	800741e <LPS22HB_Set_I2C+0x24>
    return LPS22HB_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	e01d      	b.n	800745a <LPS22HB_Set_I2C+0x60>

  /*Reset Bit->I2C Enabled*/
  tmp &= ~LPS22HB_I2C_MASK;
 800741e:	7bfb      	ldrb	r3, [r7, #15]
 8007420:	f023 0308 	bic.w	r3, r3, #8
 8007424:	b2db      	uxtb	r3, r3
 8007426:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)~statei2c) << LPS22HB_I2C_BIT;
 8007428:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800742c:	43db      	mvns	r3, r3
 800742e:	b25b      	sxtb	r3, r3
 8007430:	00db      	lsls	r3, r3, #3
 8007432:	b25a      	sxtb	r2, r3
 8007434:	7bfb      	ldrb	r3, [r7, #15]
 8007436:	b25b      	sxtb	r3, r3
 8007438:	4313      	orrs	r3, r2
 800743a:	b25b      	sxtb	r3, r3
 800743c:	b2db      	uxtb	r3, r3
 800743e:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8007440:	f107 030f 	add.w	r3, r7, #15
 8007444:	2201      	movs	r2, #1
 8007446:	2111      	movs	r1, #17
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f7ff fdea 	bl	8007022 <LPS22HB_WriteReg>
 800744e:	4603      	mov	r3, r0
 8007450:	2b00      	cmp	r3, #0
 8007452:	d001      	beq.n	8007458 <LPS22HB_Set_I2C+0x5e>
    return LPS22HB_ERROR;
 8007454:	2301      	movs	r3, #1
 8007456:	e000      	b.n	800745a <LPS22HB_Set_I2C+0x60>

  return LPS22HB_OK;
 8007458:	2300      	movs	r3, #0
}
 800745a:	4618      	mov	r0, r3
 800745c:	3710      	adds	r7, #16
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}

08007462 <LPS22HB_Set_FIFO_OVR_Interrupt>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FIFO_OVR_Interrupt(void *handle, LPS22HB_State_et status)
{
 8007462:	b580      	push	{r7, lr}
 8007464:	b084      	sub	sp, #16
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
 800746a:	460b      	mov	r3, r1
 800746c:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 800746e:	f107 030f 	add.w	r3, r7, #15
 8007472:	2201      	movs	r2, #1
 8007474:	2112      	movs	r1, #18
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f7ff fdba 	bl	8006ff0 <LPS22HB_ReadReg>
 800747c:	4603      	mov	r3, r0
 800747e:	2b00      	cmp	r3, #0
 8007480:	d001      	beq.n	8007486 <LPS22HB_Set_FIFO_OVR_Interrupt+0x24>
    return LPS22HB_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	e01b      	b.n	80074be <LPS22HB_Set_FIFO_OVR_Interrupt+0x5c>

  tmp &= ~LPS22HB_FIFO_OVR_MASK;
 8007486:	7bfb      	ldrb	r3, [r7, #15]
 8007488:	f023 0308 	bic.w	r3, r3, #8
 800748c:	b2db      	uxtb	r3, r3
 800748e:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_FIFO_OVR_BIT;
 8007490:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007494:	00db      	lsls	r3, r3, #3
 8007496:	b25a      	sxtb	r2, r3
 8007498:	7bfb      	ldrb	r3, [r7, #15]
 800749a:	b25b      	sxtb	r3, r3
 800749c:	4313      	orrs	r3, r2
 800749e:	b25b      	sxtb	r3, r3
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 80074a4:	f107 030f 	add.w	r3, r7, #15
 80074a8:	2201      	movs	r2, #1
 80074aa:	2112      	movs	r1, #18
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f7ff fdb8 	bl	8007022 <LPS22HB_WriteReg>
 80074b2:	4603      	mov	r3, r0
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d001      	beq.n	80074bc <LPS22HB_Set_FIFO_OVR_Interrupt+0x5a>
    return LPS22HB_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	e000      	b.n	80074be <LPS22HB_Set_FIFO_OVR_Interrupt+0x5c>

  return LPS22HB_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3710      	adds	r7, #16
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}

080074c6 <LPS22HB_Set_FIFO_FTH_Interrupt>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FIFO_FTH_Interrupt(void *handle, LPS22HB_State_et status)
{
 80074c6:	b580      	push	{r7, lr}
 80074c8:	b084      	sub	sp, #16
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
 80074ce:	460b      	mov	r3, r1
 80074d0:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 80074d2:	f107 030f 	add.w	r3, r7, #15
 80074d6:	2201      	movs	r2, #1
 80074d8:	2112      	movs	r1, #18
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f7ff fd88 	bl	8006ff0 <LPS22HB_ReadReg>
 80074e0:	4603      	mov	r3, r0
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d001      	beq.n	80074ea <LPS22HB_Set_FIFO_FTH_Interrupt+0x24>
    return LPS22HB_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e01b      	b.n	8007522 <LPS22HB_Set_FIFO_FTH_Interrupt+0x5c>

  tmp &= ~LPS22HB_FIFO_FTH_MASK;
 80074ea:	7bfb      	ldrb	r3, [r7, #15]
 80074ec:	f023 0310 	bic.w	r3, r3, #16
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_FIFO_FTH_BIT;
 80074f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80074f8:	011b      	lsls	r3, r3, #4
 80074fa:	b25a      	sxtb	r2, r3
 80074fc:	7bfb      	ldrb	r3, [r7, #15]
 80074fe:	b25b      	sxtb	r3, r3
 8007500:	4313      	orrs	r3, r2
 8007502:	b25b      	sxtb	r3, r3
 8007504:	b2db      	uxtb	r3, r3
 8007506:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 8007508:	f107 030f 	add.w	r3, r7, #15
 800750c:	2201      	movs	r2, #1
 800750e:	2112      	movs	r1, #18
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f7ff fd86 	bl	8007022 <LPS22HB_WriteReg>
 8007516:	4603      	mov	r3, r0
 8007518:	2b00      	cmp	r3, #0
 800751a:	d001      	beq.n	8007520 <LPS22HB_Set_FIFO_FTH_Interrupt+0x5a>
    return LPS22HB_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	e000      	b.n	8007522 <LPS22HB_Set_FIFO_FTH_Interrupt+0x5c>

  return LPS22HB_OK;
 8007520:	2300      	movs	r3, #0
}
 8007522:	4618      	mov	r0, r3
 8007524:	3710      	adds	r7, #16
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}

0800752a <LPS22HB_Set_FIFO_FULL_Interrupt>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FIFO_FULL_Interrupt(void *handle, LPS22HB_State_et status)
{
 800752a:	b580      	push	{r7, lr}
 800752c:	b084      	sub	sp, #16
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
 8007532:	460b      	mov	r3, r1
 8007534:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 8007536:	f107 030f 	add.w	r3, r7, #15
 800753a:	2201      	movs	r2, #1
 800753c:	2112      	movs	r1, #18
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f7ff fd56 	bl	8006ff0 <LPS22HB_ReadReg>
 8007544:	4603      	mov	r3, r0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d001      	beq.n	800754e <LPS22HB_Set_FIFO_FULL_Interrupt+0x24>
    return LPS22HB_ERROR;
 800754a:	2301      	movs	r3, #1
 800754c:	e01b      	b.n	8007586 <LPS22HB_Set_FIFO_FULL_Interrupt+0x5c>

  tmp &= ~LPS22HB_FIFO_FULL_MASK;
 800754e:	7bfb      	ldrb	r3, [r7, #15]
 8007550:	f023 0320 	bic.w	r3, r3, #32
 8007554:	b2db      	uxtb	r3, r3
 8007556:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_FIFO_FULL_BIT;
 8007558:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800755c:	015b      	lsls	r3, r3, #5
 800755e:	b25a      	sxtb	r2, r3
 8007560:	7bfb      	ldrb	r3, [r7, #15]
 8007562:	b25b      	sxtb	r3, r3
 8007564:	4313      	orrs	r3, r2
 8007566:	b25b      	sxtb	r3, r3
 8007568:	b2db      	uxtb	r3, r3
 800756a:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 800756c:	f107 030f 	add.w	r3, r7, #15
 8007570:	2201      	movs	r2, #1
 8007572:	2112      	movs	r1, #18
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f7ff fd54 	bl	8007022 <LPS22HB_WriteReg>
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d001      	beq.n	8007584 <LPS22HB_Set_FIFO_FULL_Interrupt+0x5a>
    return LPS22HB_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	e000      	b.n	8007586 <LPS22HB_Set_FIFO_FULL_Interrupt+0x5c>

  return LPS22HB_OK;
 8007584:	2300      	movs	r3, #0
}
 8007586:	4618      	mov	r0, r3
 8007588:	3710      	adds	r7, #16
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}

0800758e <LPS22HB_Get_DataStatus>:
* @param  *handle Device handle.
* @param  Data Status Flag:  TempDataAvailable, TempDataOverrun, PressDataAvailable, PressDataOverrun
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DataStatus(void *handle, LPS22HB_DataStatus_st* datastatus)
{
 800758e:	b580      	push	{r7, lr}
 8007590:	b084      	sub	sp, #16
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
 8007596:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_STATUS_REG, 1, &tmp))
 8007598:	f107 030f 	add.w	r3, r7, #15
 800759c:	2201      	movs	r2, #1
 800759e:	2127      	movs	r1, #39	@ 0x27
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f7ff fd25 	bl	8006ff0 <LPS22HB_ReadReg>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d001      	beq.n	80075b0 <LPS22HB_Get_DataStatus+0x22>
    return LPS22HB_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	e01c      	b.n	80075ea <LPS22HB_Get_DataStatus+0x5c>

  datastatus->PressDataAvailable = (uint8_t)(tmp & LPS22HB_PDA_MASK);
 80075b0:	7bfb      	ldrb	r3, [r7, #15]
 80075b2:	f003 0301 	and.w	r3, r3, #1
 80075b6:	b2da      	uxtb	r2, r3
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	705a      	strb	r2, [r3, #1]
  datastatus->TempDataAvailable = (uint8_t)((tmp & LPS22HB_TDA_MASK) >> LPS22HB_PDA_BIT);
 80075bc:	7bfb      	ldrb	r3, [r7, #15]
 80075be:	f003 0302 	and.w	r3, r3, #2
 80075c2:	b2da      	uxtb	r2, r3
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	701a      	strb	r2, [r3, #0]
  datastatus->TempDataOverrun = (uint8_t)((tmp & LPS22HB_TOR_MASK) >> LPS22HB_TOR_BIT);
 80075c8:	7bfb      	ldrb	r3, [r7, #15]
 80075ca:	115b      	asrs	r3, r3, #5
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	f003 0301 	and.w	r3, r3, #1
 80075d2:	b2da      	uxtb	r2, r3
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	709a      	strb	r2, [r3, #2]
  datastatus->PressDataOverrun = (uint8_t)((tmp & LPS22HB_POR_MASK) >> LPS22HB_POR_BIT);
 80075d8:	7bfb      	ldrb	r3, [r7, #15]
 80075da:	111b      	asrs	r3, r3, #4
 80075dc:	b2db      	uxtb	r3, r3
 80075de:	f003 0301 	and.w	r3, r3, #1
 80075e2:	b2da      	uxtb	r2, r3
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	70da      	strb	r2, [r3, #3]

  return LPS22HB_OK;
 80075e8:	2300      	movs	r3, #0
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3710      	adds	r7, #16
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}

080075f2 <LPS22HB_Get_RawPressure>:
* @param  *handle Device handle.
* @param  The buffer to empty with the pressure raw value
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawPressure(void *handle, int32_t *raw_press)
{
 80075f2:	b580      	push	{r7, lr}
 80075f4:	b084      	sub	sp, #16
 80075f6:	af00      	add	r7, sp, #0
 80075f8:	6078      	str	r0, [r7, #4]
 80075fa:	6039      	str	r1, [r7, #0]
  uint8_t buffer[3];
  uint32_t tmp = 0;
 80075fc:	2300      	movs	r3, #0
 80075fe:	60fb      	str	r3, [r7, #12]
  uint8_t i;

  if(LPS22HB_ReadReg(handle, LPS22HB_PRESS_OUT_XL_REG, 3, buffer))
 8007600:	f107 0308 	add.w	r3, r7, #8
 8007604:	2203      	movs	r2, #3
 8007606:	2128      	movs	r1, #40	@ 0x28
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f7ff fcf1 	bl	8006ff0 <LPS22HB_ReadReg>
 800760e:	4603      	mov	r3, r0
 8007610:	2b00      	cmp	r3, #0
 8007612:	d001      	beq.n	8007618 <LPS22HB_Get_RawPressure+0x26>
    return LPS22HB_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	e022      	b.n	800765e <LPS22HB_Get_RawPressure+0x6c>

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 8007618:	2300      	movs	r3, #0
 800761a:	72fb      	strb	r3, [r7, #11]
 800761c:	e00f      	b.n	800763e <LPS22HB_Get_RawPressure+0x4c>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 800761e:	7afb      	ldrb	r3, [r7, #11]
 8007620:	3310      	adds	r3, #16
 8007622:	443b      	add	r3, r7
 8007624:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8007628:	461a      	mov	r2, r3
 800762a:	7afb      	ldrb	r3, [r7, #11]
 800762c:	00db      	lsls	r3, r3, #3
 800762e:	fa02 f303 	lsl.w	r3, r2, r3
 8007632:	68fa      	ldr	r2, [r7, #12]
 8007634:	4313      	orrs	r3, r2
 8007636:	60fb      	str	r3, [r7, #12]
  for(i = 0; i < 3; i++)
 8007638:	7afb      	ldrb	r3, [r7, #11]
 800763a:	3301      	adds	r3, #1
 800763c:	72fb      	strb	r3, [r7, #11]
 800763e:	7afb      	ldrb	r3, [r7, #11]
 8007640:	2b02      	cmp	r3, #2
 8007642:	d9ec      	bls.n	800761e <LPS22HB_Get_RawPressure+0x2c>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800764a:	2b00      	cmp	r3, #0
 800764c:	d003      	beq.n	8007656 <LPS22HB_Get_RawPressure+0x64>
    tmp |= 0xFF000000;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007654:	60fb      	str	r3, [r7, #12]

  *raw_press = ((int32_t)tmp);
 8007656:	68fa      	ldr	r2, [r7, #12]
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 800765c:	2300      	movs	r3, #0
}
 800765e:	4618      	mov	r0, r3
 8007660:	3710      	adds	r7, #16
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}

08007666 <LPS22HB_Get_Pressure>:
* @param  *handle Device handle.
* @param      The buffer to empty with the pressure value that must be divided by 100 to get the value in hPA
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Pressure(void *handle, int32_t* Pout)
{
 8007666:	b580      	push	{r7, lr}
 8007668:	b084      	sub	sp, #16
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
 800766e:	6039      	str	r1, [r7, #0]
  int32_t raw_press;

  if(LPS22HB_Get_RawPressure(handle, &raw_press))
 8007670:	f107 030c 	add.w	r3, r7, #12
 8007674:	4619      	mov	r1, r3
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f7ff ffbb 	bl	80075f2 <LPS22HB_Get_RawPressure>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d001      	beq.n	8007686 <LPS22HB_Get_Pressure+0x20>
    return LPS22HB_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	e00c      	b.n	80076a0 <LPS22HB_Get_Pressure+0x3a>

  *Pout = (raw_press * 100) / 4096;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2264      	movs	r2, #100	@ 0x64
 800768a:	fb02 f303 	mul.w	r3, r2, r3
 800768e:	2b00      	cmp	r3, #0
 8007690:	da01      	bge.n	8007696 <LPS22HB_Get_Pressure+0x30>
 8007692:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8007696:	131b      	asrs	r3, r3, #12
 8007698:	461a      	mov	r2, r3
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 800769e:	2300      	movs	r3, #0
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3710      	adds	r7, #16
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <LPS22HB_Get_RawTemperature>:
* @param  *handle Device handle.
* @param     Buffer to empty with the temperature raw tmp.
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawTemperature(void *handle, int16_t* raw_data)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  uint8_t buffer[2];
  uint16_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_TEMP_OUT_L_REG, 2, buffer))
 80076b2:	f107 030c 	add.w	r3, r7, #12
 80076b6:	2202      	movs	r2, #2
 80076b8:	212b      	movs	r1, #43	@ 0x2b
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f7ff fc98 	bl	8006ff0 <LPS22HB_ReadReg>
 80076c0:	4603      	mov	r3, r0
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d001      	beq.n	80076ca <LPS22HB_Get_RawTemperature+0x22>
    return LPS22HB_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	e00a      	b.n	80076e0 <LPS22HB_Get_RawTemperature+0x38>

  /* Build the raw tmp */
  tmp = (((uint16_t)buffer[1]) << 8) + (uint16_t)buffer[0];
 80076ca:	7b7b      	ldrb	r3, [r7, #13]
 80076cc:	021b      	lsls	r3, r3, #8
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	7b3a      	ldrb	r2, [r7, #12]
 80076d2:	4413      	add	r3, r2
 80076d4:	81fb      	strh	r3, [r7, #14]

  *raw_data = ((int16_t)tmp);
 80076d6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 80076de:	2300      	movs	r3, #0
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3710      	adds	r7, #16
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <LPS22HB_Get_Temperature>:
* @param  *handle Device handle.
* @param Buffer to empty with the temperature value that must be divided by 10 to get the value in C
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Temperature(void *handle, int16_t* Tout)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b084      	sub	sp, #16
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
 80076f0:	6039      	str	r1, [r7, #0]
  int16_t raw_data;

  if(LPS22HB_Get_RawTemperature(handle, &raw_data))
 80076f2:	f107 030e 	add.w	r3, r7, #14
 80076f6:	4619      	mov	r1, r3
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f7ff ffd5 	bl	80076a8 <LPS22HB_Get_RawTemperature>
 80076fe:	4603      	mov	r3, r0
 8007700:	2b00      	cmp	r3, #0
 8007702:	d001      	beq.n	8007708 <LPS22HB_Get_Temperature+0x20>
    return LPS22HB_ERROR;
 8007704:	2301      	movs	r3, #1
 8007706:	e00b      	b.n	8007720 <LPS22HB_Get_Temperature+0x38>

  *Tout = (raw_data * 10) / 100;
 8007708:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800770c:	4a06      	ldr	r2, [pc, #24]	@ (8007728 <LPS22HB_Get_Temperature+0x40>)
 800770e:	fb82 1203 	smull	r1, r2, r2, r3
 8007712:	1092      	asrs	r2, r2, #2
 8007714:	17db      	asrs	r3, r3, #31
 8007716:	1ad3      	subs	r3, r2, r3
 8007718:	b21a      	sxth	r2, r3
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 800771e:	2300      	movs	r3, #0
}
 8007720:	4618      	mov	r0, r3
 8007722:	3710      	adds	r7, #16
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}
 8007728:	66666667 	.word	0x66666667

0800772c <LPS22HB_Set_FifoMode>:
* @param  *handle Device handle.
* @param  Fifo Mode struct
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FifoMode(void *handle, LPS22HB_FifoMode_et fifomode)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	460b      	mov	r3, r1
 8007736:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_FifoMode(fifomode));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 8007738:	f107 030f 	add.w	r3, r7, #15
 800773c:	2201      	movs	r2, #1
 800773e:	2114      	movs	r1, #20
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f7ff fc55 	bl	8006ff0 <LPS22HB_ReadReg>
 8007746:	4603      	mov	r3, r0
 8007748:	2b00      	cmp	r3, #0
 800774a:	d001      	beq.n	8007750 <LPS22HB_Set_FifoMode+0x24>
    return LPS22HB_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	e016      	b.n	800777e <LPS22HB_Set_FifoMode+0x52>

  tmp &= ~LPS22HB_FIFO_MODE_MASK;
 8007750:	7bfb      	ldrb	r3, [r7, #15]
 8007752:	f003 031f 	and.w	r3, r3, #31
 8007756:	b2db      	uxtb	r3, r3
 8007758:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)fifomode;
 800775a:	7bfa      	ldrb	r2, [r7, #15]
 800775c:	78fb      	ldrb	r3, [r7, #3]
 800775e:	4313      	orrs	r3, r2
 8007760:	b2db      	uxtb	r3, r3
 8007762:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 8007764:	f107 030f 	add.w	r3, r7, #15
 8007768:	2201      	movs	r2, #1
 800776a:	2114      	movs	r1, #20
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f7ff fc58 	bl	8007022 <LPS22HB_WriteReg>
 8007772:	4603      	mov	r3, r0
 8007774:	2b00      	cmp	r3, #0
 8007776:	d001      	beq.n	800777c <LPS22HB_Set_FifoMode+0x50>
    return LPS22HB_ERROR;
 8007778:	2301      	movs	r3, #1
 800777a:	e000      	b.n	800777e <LPS22HB_Set_FifoMode+0x52>

  return LPS22HB_OK;
 800777c:	2300      	movs	r3, #0
}
 800777e:	4618      	mov	r0, r3
 8007780:	3710      	adds	r7, #16
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}

08007786 <LPS22HB_Get_FifoMode>:
* @param  *handle Device handle.
* @param   buffer to empty with fifo mode tmp
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_FifoMode(void *handle, LPS22HB_FifoMode_et* fifomode)
{
 8007786:	b580      	push	{r7, lr}
 8007788:	b084      	sub	sp, #16
 800778a:	af00      	add	r7, sp, #0
 800778c:	6078      	str	r0, [r7, #4]
 800778e:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 8007790:	f107 030f 	add.w	r3, r7, #15
 8007794:	2201      	movs	r2, #1
 8007796:	2114      	movs	r1, #20
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f7ff fc29 	bl	8006ff0 <LPS22HB_ReadReg>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d001      	beq.n	80077a8 <LPS22HB_Get_FifoMode+0x22>
    return LPS22HB_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e008      	b.n	80077ba <LPS22HB_Get_FifoMode+0x34>

  tmp &= LPS22HB_FIFO_MODE_MASK;
 80077a8:	7bfb      	ldrb	r3, [r7, #15]
 80077aa:	f023 031f 	bic.w	r3, r3, #31
 80077ae:	b2db      	uxtb	r3, r3
 80077b0:	73fb      	strb	r3, [r7, #15]
  *fifomode = (LPS22HB_FifoMode_et)tmp;
 80077b2:	7bfa      	ldrb	r2, [r7, #15]
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	701a      	strb	r2, [r3, #0]

  return LPS22HB_OK;
 80077b8:	2300      	movs	r3, #0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3710      	adds	r7, #16
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}

080077c2 <LPS22HB_Set_FifoWatermarkLevel>:
* @param  *handle Device handle.
* @param    Watermark level value [0 31]
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FifoWatermarkLevel(void *handle, uint8_t wtmlevel)
{
 80077c2:	b580      	push	{r7, lr}
 80077c4:	b084      	sub	sp, #16
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
 80077ca:	460b      	mov	r3, r1
 80077cc:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_WtmLevel(wtmlevel));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 80077ce:	f107 030f 	add.w	r3, r7, #15
 80077d2:	2201      	movs	r2, #1
 80077d4:	2114      	movs	r1, #20
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f7ff fc0a 	bl	8006ff0 <LPS22HB_ReadReg>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d001      	beq.n	80077e6 <LPS22HB_Set_FifoWatermarkLevel+0x24>
    return LPS22HB_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	e016      	b.n	8007814 <LPS22HB_Set_FifoWatermarkLevel+0x52>

  tmp &= ~LPS22HB_WTM_POINT_MASK;
 80077e6:	7bfb      	ldrb	r3, [r7, #15]
 80077e8:	f023 031f 	bic.w	r3, r3, #31
 80077ec:	b2db      	uxtb	r3, r3
 80077ee:	73fb      	strb	r3, [r7, #15]
  tmp |= wtmlevel;
 80077f0:	7bfa      	ldrb	r2, [r7, #15]
 80077f2:	78fb      	ldrb	r3, [r7, #3]
 80077f4:	4313      	orrs	r3, r2
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 80077fa:	f107 030f 	add.w	r3, r7, #15
 80077fe:	2201      	movs	r2, #1
 8007800:	2114      	movs	r1, #20
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f7ff fc0d 	bl	8007022 <LPS22HB_WriteReg>
 8007808:	4603      	mov	r3, r0
 800780a:	2b00      	cmp	r3, #0
 800780c:	d001      	beq.n	8007812 <LPS22HB_Set_FifoWatermarkLevel+0x50>
    return LPS22HB_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	e000      	b.n	8007814 <LPS22HB_Set_FifoWatermarkLevel+0x52>

  return LPS22HB_OK;
 8007812:	2300      	movs	r3, #0
}
 8007814:	4618      	mov	r0, r3
 8007816:	3710      	adds	r7, #16
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}

0800781c <LPS22HB_Get_FifoWatermarkLevel>:
* @param  *handle Device handle.
* @param   buffer to empty with watermak level[0,31] value read from sensor
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_FifoWatermarkLevel(void *handle, uint8_t *wtmlevel)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b082      	sub	sp, #8
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_FIFO_REG, 1, wtmlevel))
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	2201      	movs	r2, #1
 800782a:	2114      	movs	r1, #20
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f7ff fbdf 	bl	8006ff0 <LPS22HB_ReadReg>
 8007832:	4603      	mov	r3, r0
 8007834:	2b00      	cmp	r3, #0
 8007836:	d001      	beq.n	800783c <LPS22HB_Get_FifoWatermarkLevel+0x20>
    return LPS22HB_ERROR;
 8007838:	2301      	movs	r3, #1
 800783a:	e007      	b.n	800784c <LPS22HB_Get_FifoWatermarkLevel+0x30>

  *wtmlevel &= LPS22HB_WTM_POINT_MASK;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	781b      	ldrb	r3, [r3, #0]
 8007840:	f003 031f 	and.w	r3, r3, #31
 8007844:	b2da      	uxtb	r2, r3
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	701a      	strb	r2, [r3, #0]

  return LPS22HB_OK;
 800784a:	2300      	movs	r3, #0
}
 800784c:	4618      	mov	r0, r3
 800784e:	3708      	adds	r7, #8
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}

08007854 <LPS22HB_Get_FifoStatus>:
* @param  *handle Device handle.
* @param    Status Flag: FIFO_FTH,FIFO_EMPTY,FIFO_FULL,FIFO_OVR and level of the FIFO->FIFO_LEVEL
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_FifoStatus(void *handle, LPS22HB_FifoStatus_st* status)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
 800785c:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_STATUS_FIFO_REG, 1, &tmp))
 800785e:	f107 030f 	add.w	r3, r7, #15
 8007862:	2201      	movs	r2, #1
 8007864:	2126      	movs	r1, #38	@ 0x26
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f7ff fbc2 	bl	8006ff0 <LPS22HB_ReadReg>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d001      	beq.n	8007876 <LPS22HB_Get_FifoStatus+0x22>
    return LPS22HB_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	e029      	b.n	80078ca <LPS22HB_Get_FifoStatus+0x76>

  status->FIFO_FTH = (uint8_t)((tmp & LPS22HB_FTH_FIFO_MASK) >> LPS22HB_FTH_FIFO_BIT);
 8007876:	7bfb      	ldrb	r3, [r7, #15]
 8007878:	09db      	lsrs	r3, r3, #7
 800787a:	b2da      	uxtb	r2, r3
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	711a      	strb	r2, [r3, #4]
  status->FIFO_OVR = (uint8_t)((tmp & LPS22HB_OVR_FIFO_MASK) >> LPS22HB_OVR_FIFO_BIT);
 8007880:	7bfb      	ldrb	r3, [r7, #15]
 8007882:	119b      	asrs	r3, r3, #6
 8007884:	b2db      	uxtb	r3, r3
 8007886:	f003 0301 	and.w	r3, r3, #1
 800788a:	b2da      	uxtb	r2, r3
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	70da      	strb	r2, [r3, #3]
  status->FIFO_LEVEL = (uint8_t)(tmp & LPS22HB_LEVEL_FIFO_MASK);
 8007890:	7bfb      	ldrb	r3, [r7, #15]
 8007892:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007896:	b2da      	uxtb	r2, r3
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	701a      	strb	r2, [r3, #0]

  if(status->FIFO_LEVEL == LPS22HB_FIFO_EMPTY)
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	781b      	ldrb	r3, [r3, #0]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d103      	bne.n	80078ac <LPS22HB_Get_FifoStatus+0x58>
    status->FIFO_EMPTY = 0x01;
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	2201      	movs	r2, #1
 80078a8:	705a      	strb	r2, [r3, #1]
 80078aa:	e002      	b.n	80078b2 <LPS22HB_Get_FifoStatus+0x5e>
  else
    status->FIFO_EMPTY = 0x00;
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	2200      	movs	r2, #0
 80078b0:	705a      	strb	r2, [r3, #1]

  if (status->FIFO_LEVEL == LPS22HB_FIFO_FULL)
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	781b      	ldrb	r3, [r3, #0]
 80078b6:	2b20      	cmp	r3, #32
 80078b8:	d103      	bne.n	80078c2 <LPS22HB_Get_FifoStatus+0x6e>
    status->FIFO_FULL = 0x01;
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	2201      	movs	r2, #1
 80078be:	709a      	strb	r2, [r3, #2]
 80078c0:	e002      	b.n	80078c8 <LPS22HB_Get_FifoStatus+0x74>
  else
    status->FIFO_FULL = 0x00;
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	2200      	movs	r2, #0
 80078c6:	709a      	strb	r2, [r3, #2]


  return LPS22HB_OK;
 80078c8:	2300      	movs	r3, #0
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3710      	adds	r7, #16
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}

080078d2 <LPS22HB_P_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Init( DrvContextTypeDef *handle )
{
 80078d2:	b580      	push	{r7, lr}
 80078d4:	b084      	sub	sp, #16
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	689b      	ldr	r3, [r3, #8]
 80078de:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isTempInitialized == 0)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	785b      	ldrb	r3, [r3, #1]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d108      	bne.n	80078fe <LPS22HB_P_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 80078ec:	68f9      	ldr	r1, [r7, #12]
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 fab2 	bl	8007e58 <LPS22HB_Initialize>
 80078f4:	4603      	mov	r3, r0
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	d101      	bne.n	80078fe <LPS22HB_P_Init+0x2c>
    {
      return COMPONENT_ERROR;
 80078fa:	2301      	movs	r3, #1
 80078fc:	e006      	b.n	800790c <LPS22HB_P_Init+0x3a>
    }
  }

  comboData->isPressInitialized = 1;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2201      	movs	r2, #1
 8007902:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800790a:	2300      	movs	r3, #0
}
 800790c:	4618      	mov	r0, r3
 800790e:	3710      	adds	r7, #16
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}

08007914 <LPS22HB_P_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_DeInit( DrvContextTypeDef *handle )
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b084      	sub	sp, #16
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isTempInitialized == 0)
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	785b      	ldrb	r3, [r3, #1]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d107      	bne.n	800793e <LPS22HB_P_DeInit+0x2a>
  {
    if(LPS22HB_P_Sensor_Disable(handle) == COMPONENT_ERROR)
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 f838 	bl	80079a4 <LPS22HB_P_Sensor_Disable>
 8007934:	4603      	mov	r3, r0
 8007936:	2b01      	cmp	r3, #1
 8007938:	d101      	bne.n	800793e <LPS22HB_P_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 800793a:	2301      	movs	r3, #1
 800793c:	e006      	b.n	800794c <LPS22HB_P_DeInit+0x38>
    }
  }

  comboData->isPressInitialized = 0;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2200      	movs	r2, #0
 8007942:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800794a:	2300      	movs	r3, #0
}
 800794c:	4618      	mov	r0, r3
 800794e:	3710      	adds	r7, #16
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}

08007954 <LPS22HB_P_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Enable( DrvContextTypeDef *handle )
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b084      	sub	sp, #16
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	799b      	ldrb	r3, [r3, #6]
 800796a:	2b01      	cmp	r3, #1
 800796c:	d101      	bne.n	8007972 <LPS22HB_P_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 800796e:	2300      	movs	r3, #0
 8007970:	e014      	b.n	800799c <LPS22HB_P_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	edd3 7a01 	vldr	s15, [r3, #4]
 8007978:	68f9      	ldr	r1, [r7, #12]
 800797a:	eeb0 0a67 	vmov.f32	s0, s15
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 fc18 	bl	80081b4 <LPS22HB_Set_ODR_Value_When_Enabled>
 8007984:	4603      	mov	r3, r0
 8007986:	2b01      	cmp	r3, #1
 8007988:	d101      	bne.n	800798e <LPS22HB_P_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	e006      	b.n	800799c <LPS22HB_P_Sensor_Enable+0x48>
  }

  comboData->isPressEnabled = 1;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2201      	movs	r2, #1
 8007992:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 1;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2201      	movs	r2, #1
 8007998:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800799a:	2300      	movs	r3, #0
}
 800799c:	4618      	mov	r0, r3
 800799e:	3710      	adds	r7, #16
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}

080079a4 <LPS22HB_P_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Disable( DrvContextTypeDef *handle )
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b084      	sub	sp, #16
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	799b      	ldrb	r3, [r3, #6]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d101      	bne.n	80079c2 <LPS22HB_P_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 80079be:	2300      	movs	r3, #0
 80079c0:	e013      	b.n	80079ea <LPS22HB_P_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isTempEnabled == 0)
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	78db      	ldrb	r3, [r3, #3]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d108      	bne.n	80079dc <LPS22HB_P_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 80079ca:	2100      	movs	r1, #0
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f7ff fb83 	bl	80070d8 <LPS22HB_Set_Odr>
 80079d2:	4603      	mov	r3, r0
 80079d4:	2b01      	cmp	r3, #1
 80079d6:	d101      	bne.n	80079dc <LPS22HB_P_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 80079d8:	2301      	movs	r3, #1
 80079da:	e006      	b.n	80079ea <LPS22HB_P_Sensor_Disable+0x46>
    }
  }

  comboData->isPressEnabled = 0;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2200      	movs	r2, #0
 80079e0:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 0;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2200      	movs	r2, #0
 80079e6:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3710      	adds	r7, #16
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}

080079f2 <LPS22HB_P_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80079f2:	b580      	push	{r7, lr}
 80079f4:	b082      	sub	sp, #8
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
 80079fa:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 80079fc:	6839      	ldr	r1, [r7, #0]
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 fa88 	bl	8007f14 <LPS22HB_Get_WhoAmI>
 8007a04:	4603      	mov	r3, r0
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3708      	adds	r7, #8
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd80      	pop	{r7, pc}

08007a0e <LPS22HB_P_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8007a0e:	b580      	push	{r7, lr}
 8007a10:	b082      	sub	sp, #8
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f000 fa8f 	bl	8007f3a <LPS22HB_Check_WhoAmI>
 8007a1c:	4603      	mov	r3, r0
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3708      	adds	r7, #8
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}

08007a26 <LPS22HB_P_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 8007a26:	b580      	push	{r7, lr}
 8007a28:	b082      	sub	sp, #8
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	6078      	str	r0, [r7, #4]
 8007a2e:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Press( handle, pressure );
 8007a30:	6839      	ldr	r1, [r7, #0]
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f000 fa9e 	bl	8007f74 <LPS22HB_Get_Press>
 8007a38:	4603      	mov	r3, r0
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3708      	adds	r7, #8
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}

08007a42 <LPS22HB_P_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8007a42:	b580      	push	{r7, lr}
 8007a44:	b082      	sub	sp, #8
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	6078      	str	r0, [r7, #4]
 8007a4a:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 8007a4c:	6839      	ldr	r1, [r7, #0]
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 fada 	bl	8008008 <LPS22HB_Get_ODR>
 8007a54:	4603      	mov	r3, r0
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3708      	adds	r7, #8
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}

08007a5e <LPS22HB_P_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8007a5e:	b580      	push	{r7, lr}
 8007a60:	b084      	sub	sp, #16
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	6078      	str	r0, [r7, #4]
 8007a66:	460b      	mov	r3, r1
 8007a68:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	689b      	ldr	r3, [r3, #8]
 8007a6e:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	799b      	ldrb	r3, [r3, #6]
 8007a78:	2b01      	cmp	r3, #1
 8007a7a:	d10a      	bne.n	8007a92 <LPS22HB_P_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007a7c:	78fb      	ldrb	r3, [r7, #3]
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	4619      	mov	r1, r3
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f000 fb14 	bl	80080b0 <LPS22HB_Set_ODR_When_Enabled>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d10c      	bne.n	8007aa8 <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e00b      	b.n	8007aaa <LPS22HB_P_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007a92:	78fb      	ldrb	r3, [r7, #3]
 8007a94:	68fa      	ldr	r2, [r7, #12]
 8007a96:	4619      	mov	r1, r3
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f000 fb4d 	bl	8008138 <LPS22HB_Set_ODR_When_Disabled>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	d101      	bne.n	8007aa8 <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e000      	b.n	8007aaa <LPS22HB_P_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 8007aa8:	2300      	movs	r3, #0
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3710      	adds	r7, #16
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}

08007ab2 <LPS22HB_P_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8007ab2:	b580      	push	{r7, lr}
 8007ab4:	b084      	sub	sp, #16
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
 8007aba:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	799b      	ldrb	r3, [r3, #6]
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d10a      	bne.n	8007ae6 <LPS22HB_P_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007ad0:	68f9      	ldr	r1, [r7, #12]
 8007ad2:	ed97 0a00 	vldr	s0, [r7]
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 fb6c 	bl	80081b4 <LPS22HB_Set_ODR_Value_When_Enabled>
 8007adc:	4603      	mov	r3, r0
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d10c      	bne.n	8007afc <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	e00b      	b.n	8007afe <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007ae6:	68f9      	ldr	r1, [r7, #12]
 8007ae8:	ed97 0a00 	vldr	s0, [r7]
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f000 fbb3 	bl	8008258 <LPS22HB_Set_ODR_Value_When_Disabled>
 8007af2:	4603      	mov	r3, r0
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d101      	bne.n	8007afc <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8007af8:	2301      	movs	r3, #1
 8007afa:	e000      	b.n	8007afe <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 8007afc:	2300      	movs	r3, #0
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3710      	adds	r7, #16
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}

08007b06 <LPS22HB_P_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8007b06:	b580      	push	{r7, lr}
 8007b08:	b084      	sub	sp, #16
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	60f8      	str	r0, [r7, #12]
 8007b0e:	460b      	mov	r3, r1
 8007b10:	607a      	str	r2, [r7, #4]
 8007b12:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8007b14:	7afb      	ldrb	r3, [r7, #11]
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	4619      	mov	r1, r3
 8007b1a:	68f8      	ldr	r0, [r7, #12]
 8007b1c:	f000 fbe4 	bl	80082e8 <LPS22HB_Read_Reg>
 8007b20:	4603      	mov	r3, r0
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d101      	bne.n	8007b2a <LPS22HB_P_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	e000      	b.n	8007b2c <LPS22HB_P_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8007b2a:	2300      	movs	r3, #0
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3710      	adds	r7, #16
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <LPS22HB_P_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b082      	sub	sp, #8
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
 8007b3c:	460b      	mov	r3, r1
 8007b3e:	70fb      	strb	r3, [r7, #3]
 8007b40:	4613      	mov	r3, r2
 8007b42:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8007b44:	78ba      	ldrb	r2, [r7, #2]
 8007b46:	78fb      	ldrb	r3, [r7, #3]
 8007b48:	4619      	mov	r1, r3
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f000 fbe3 	bl	8008316 <LPS22HB_Write_Reg>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	d101      	bne.n	8007b5a <LPS22HB_P_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	e000      	b.n	8007b5c <LPS22HB_P_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8007b5a:	2300      	movs	r3, #0
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3708      	adds	r7, #8
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}

08007b64 <LPS22HB_P_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b084      	sub	sp, #16
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
 8007b6c:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 8007b6e:	f107 030c 	add.w	r3, r7, #12
 8007b72:	4619      	mov	r1, r3
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f7ff fd0a 	bl	800758e <LPS22HB_Get_DataStatus>
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d101      	bne.n	8007b84 <LPS22HB_P_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	e003      	b.n	8007b8c <LPS22HB_P_Get_DRDY_Status+0x28>
  }

  *status = status_raw.PressDataAvailable;
 8007b84:	7b7a      	ldrb	r2, [r7, #13]
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8007b8a:	2300      	movs	r3, #0
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3710      	adds	r7, #16
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}

08007b94 <LPS22HB_T_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Init( DrvContextTypeDef *handle )
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isPressInitialized == 0)
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d108      	bne.n	8007bc0 <LPS22HB_T_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 8007bae:	68f9      	ldr	r1, [r7, #12]
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f000 f951 	bl	8007e58 <LPS22HB_Initialize>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d101      	bne.n	8007bc0 <LPS22HB_T_Init+0x2c>
    {
      return COMPONENT_ERROR;
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	e006      	b.n	8007bce <LPS22HB_T_Init+0x3a>
    }
  }

  comboData->isTempInitialized = 1;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2201      	movs	r2, #1
 8007bca:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8007bcc:	2300      	movs	r3, #0
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3710      	adds	r7, #16
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <LPS22HB_T_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_DeInit( DrvContextTypeDef *handle )
{
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b084      	sub	sp, #16
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isPressInitialized == 0)
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	781b      	ldrb	r3, [r3, #0]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d107      	bne.n	8007c00 <LPS22HB_T_DeInit+0x2a>
  {
    if(LPS22HB_T_Sensor_Disable(handle) == COMPONENT_ERROR)
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f000 f838 	bl	8007c66 <LPS22HB_T_Sensor_Disable>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	d101      	bne.n	8007c00 <LPS22HB_T_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	e006      	b.n	8007c0e <LPS22HB_T_DeInit+0x38>
    }
  }

  comboData->isTempInitialized = 0;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2200      	movs	r2, #0
 8007c04:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8007c0c:	2300      	movs	r3, #0
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3710      	adds	r7, #16
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}

08007c16 <LPS22HB_T_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Enable( DrvContextTypeDef *handle )
{
 8007c16:	b580      	push	{r7, lr}
 8007c18:	b084      	sub	sp, #16
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	689b      	ldr	r3, [r3, #8]
 8007c22:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	799b      	ldrb	r3, [r3, #6]
 8007c2c:	2b01      	cmp	r3, #1
 8007c2e:	d101      	bne.n	8007c34 <LPS22HB_T_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 8007c30:	2300      	movs	r3, #0
 8007c32:	e014      	b.n	8007c5e <LPS22HB_T_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	edd3 7a01 	vldr	s15, [r3, #4]
 8007c3a:	68f9      	ldr	r1, [r7, #12]
 8007c3c:	eeb0 0a67 	vmov.f32	s0, s15
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f000 fab7 	bl	80081b4 <LPS22HB_Set_ODR_Value_When_Enabled>
 8007c46:	4603      	mov	r3, r0
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d101      	bne.n	8007c50 <LPS22HB_T_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	e006      	b.n	8007c5e <LPS22HB_T_Sensor_Enable+0x48>
  }

  comboData->isTempEnabled = 1;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2201      	movs	r2, #1
 8007c54:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 1;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2201      	movs	r2, #1
 8007c5a:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8007c5c:	2300      	movs	r3, #0
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3710      	adds	r7, #16
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}

08007c66 <LPS22HB_T_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Disable( DrvContextTypeDef *handle )
{
 8007c66:	b580      	push	{r7, lr}
 8007c68:	b084      	sub	sp, #16
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	799b      	ldrb	r3, [r3, #6]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d101      	bne.n	8007c84 <LPS22HB_T_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 8007c80:	2300      	movs	r3, #0
 8007c82:	e013      	b.n	8007cac <LPS22HB_T_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB pressure sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isPressEnabled == 0)
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	789b      	ldrb	r3, [r3, #2]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d108      	bne.n	8007c9e <LPS22HB_T_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8007c8c:	2100      	movs	r1, #0
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f7ff fa22 	bl	80070d8 <LPS22HB_Set_Odr>
 8007c94:	4603      	mov	r3, r0
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	d101      	bne.n	8007c9e <LPS22HB_T_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	e006      	b.n	8007cac <LPS22HB_T_Sensor_Disable+0x46>
    }
  }

  comboData->isTempEnabled = 0;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 0;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3710      	adds	r7, #16
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <LPS22HB_T_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b082      	sub	sp, #8
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 8007cbe:	6839      	ldr	r1, [r7, #0]
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f000 f927 	bl	8007f14 <LPS22HB_Get_WhoAmI>
 8007cc6:	4603      	mov	r3, r0
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	3708      	adds	r7, #8
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <LPS22HB_T_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b082      	sub	sp, #8
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	f000 f92e 	bl	8007f3a <LPS22HB_Check_WhoAmI>
 8007cde:	4603      	mov	r3, r0
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3708      	adds	r7, #8
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <LPS22HB_T_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b082      	sub	sp, #8
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Temp( handle, temperature );
 8007cf2:	6839      	ldr	r1, [r7, #0]
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 f963 	bl	8007fc0 <LPS22HB_Get_Temp>
 8007cfa:	4603      	mov	r3, r0
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	3708      	adds	r7, #8
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <LPS22HB_T_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b082      	sub	sp, #8
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
 8007d0c:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 8007d0e:	6839      	ldr	r1, [r7, #0]
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 f979 	bl	8008008 <LPS22HB_Get_ODR>
 8007d16:	4603      	mov	r3, r0
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3708      	adds	r7, #8
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <LPS22HB_T_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b084      	sub	sp, #16
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	460b      	mov	r3, r1
 8007d2a:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	799b      	ldrb	r3, [r3, #6]
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d10a      	bne.n	8007d54 <LPS22HB_T_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007d3e:	78fb      	ldrb	r3, [r7, #3]
 8007d40:	68fa      	ldr	r2, [r7, #12]
 8007d42:	4619      	mov	r1, r3
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f000 f9b3 	bl	80080b0 <LPS22HB_Set_ODR_When_Enabled>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d10c      	bne.n	8007d6a <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8007d50:	2301      	movs	r3, #1
 8007d52:	e00b      	b.n	8007d6c <LPS22HB_T_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007d54:	78fb      	ldrb	r3, [r7, #3]
 8007d56:	68fa      	ldr	r2, [r7, #12]
 8007d58:	4619      	mov	r1, r3
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f000 f9ec 	bl	8008138 <LPS22HB_Set_ODR_When_Disabled>
 8007d60:	4603      	mov	r3, r0
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d101      	bne.n	8007d6a <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	e000      	b.n	8007d6c <LPS22HB_T_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 8007d6a:	2300      	movs	r3, #0
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3710      	adds	r7, #16
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <LPS22HB_T_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b084      	sub	sp, #16
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	799b      	ldrb	r3, [r3, #6]
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d10a      	bne.n	8007da8 <LPS22HB_T_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007d92:	68f9      	ldr	r1, [r7, #12]
 8007d94:	ed97 0a00 	vldr	s0, [r7]
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f000 fa0b 	bl	80081b4 <LPS22HB_Set_ODR_Value_When_Enabled>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d10c      	bne.n	8007dbe <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	e00b      	b.n	8007dc0 <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007da8:	68f9      	ldr	r1, [r7, #12]
 8007daa:	ed97 0a00 	vldr	s0, [r7]
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f000 fa52 	bl	8008258 <LPS22HB_Set_ODR_Value_When_Disabled>
 8007db4:	4603      	mov	r3, r0
 8007db6:	2b01      	cmp	r3, #1
 8007db8:	d101      	bne.n	8007dbe <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e000      	b.n	8007dc0 <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 8007dbe:	2300      	movs	r3, #0
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3710      	adds	r7, #16
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}

08007dc8 <LPS22HB_T_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b084      	sub	sp, #16
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	60f8      	str	r0, [r7, #12]
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	607a      	str	r2, [r7, #4]
 8007dd4:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8007dd6:	7afb      	ldrb	r3, [r7, #11]
 8007dd8:	687a      	ldr	r2, [r7, #4]
 8007dda:	4619      	mov	r1, r3
 8007ddc:	68f8      	ldr	r0, [r7, #12]
 8007dde:	f000 fa83 	bl	80082e8 <LPS22HB_Read_Reg>
 8007de2:	4603      	mov	r3, r0
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d101      	bne.n	8007dec <LPS22HB_T_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8007de8:	2301      	movs	r3, #1
 8007dea:	e000      	b.n	8007dee <LPS22HB_T_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8007dec:	2300      	movs	r3, #0
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3710      	adds	r7, #16
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}

08007df6 <LPS22HB_T_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8007df6:	b580      	push	{r7, lr}
 8007df8:	b082      	sub	sp, #8
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	6078      	str	r0, [r7, #4]
 8007dfe:	460b      	mov	r3, r1
 8007e00:	70fb      	strb	r3, [r7, #3]
 8007e02:	4613      	mov	r3, r2
 8007e04:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8007e06:	78ba      	ldrb	r2, [r7, #2]
 8007e08:	78fb      	ldrb	r3, [r7, #3]
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 fa82 	bl	8008316 <LPS22HB_Write_Reg>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d101      	bne.n	8007e1c <LPS22HB_T_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	e000      	b.n	8007e1e <LPS22HB_T_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3708      	adds	r7, #8
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}

08007e26 <LPS22HB_T_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8007e26:	b580      	push	{r7, lr}
 8007e28:	b084      	sub	sp, #16
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	6078      	str	r0, [r7, #4]
 8007e2e:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 8007e30:	f107 030c 	add.w	r3, r7, #12
 8007e34:	4619      	mov	r1, r3
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f7ff fba9 	bl	800758e <LPS22HB_Get_DataStatus>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	d101      	bne.n	8007e46 <LPS22HB_T_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	e003      	b.n	8007e4e <LPS22HB_T_Get_DRDY_Status+0x28>
  }

  *status = status_raw.TempDataAvailable;
 8007e46:	7b3a      	ldrb	r2, [r7, #12]
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8007e4c:	2300      	movs	r3, #0
}
 8007e4e:	4618      	mov	r0, r3
 8007e50:	3710      	adds	r7, #16
 8007e52:	46bd      	mov	sp, r7
 8007e54:	bd80      	pop	{r7, pc}
	...

08007e58 <LPS22HB_Initialize>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Initialize( DrvContextTypeDef *handle, LPS22HB_Combo_Data_t *combo )
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b082      	sub	sp, #8
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]

  if ( LPS22HB_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f000 f869 	bl	8007f3a <LPS22HB_Check_WhoAmI>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d101      	bne.n	8007e72 <LPS22HB_Initialize+0x1a>
  {
    return COMPONENT_ERROR;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e04a      	b.n	8007f08 <LPS22HB_Initialize+0xb0>
  }

  combo->Last_ODR = 25.0f;
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	4a26      	ldr	r2, [pc, #152]	@ (8007f10 <LPS22HB_Initialize+0xb8>)
 8007e76:	605a      	str	r2, [r3, #4]

  /* Set Power mode */
  if ( LPS22HB_Set_PowerMode( (void *)handle, LPS22HB_LowPower) == LPS22HB_ERROR )
 8007e78:	2101      	movs	r1, #1
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f7ff f8ff 	bl	800707e <LPS22HB_Set_PowerMode>
 8007e80:	4603      	mov	r3, r0
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d101      	bne.n	8007e8a <LPS22HB_Initialize+0x32>
  {
    return COMPONENT_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e03e      	b.n	8007f08 <LPS22HB_Initialize+0xb0>
  }

  /* Power down the device */
  if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8007e8a:	2100      	movs	r1, #0
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f7ff f923 	bl	80070d8 <LPS22HB_Set_Odr>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d101      	bne.n	8007e9c <LPS22HB_Initialize+0x44>
  {
    return COMPONENT_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e035      	b.n	8007f08 <LPS22HB_Initialize+0xb0>
  }

  /* Disable low-pass filter on LPS22HB pressure data */
  if( LPS22HB_Set_LowPassFilter( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 8007e9c:	2100      	movs	r1, #0
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f7ff f963 	bl	800716a <LPS22HB_Set_LowPassFilter>
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d101      	bne.n	8007eae <LPS22HB_Initialize+0x56>
  {
    return COMPONENT_ERROR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e02c      	b.n	8007f08 <LPS22HB_Initialize+0xb0>
  }

  /* Set low-pass filter cutoff configuration*/
  if( LPS22HB_Set_LowPassFilterCutoff( (void *)handle, LPS22HB_ODR_9) == LPS22HB_ERROR )
 8007eae:	2100      	movs	r1, #0
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f7ff f98c 	bl	80071ce <LPS22HB_Set_LowPassFilterCutoff>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	d101      	bne.n	8007ec0 <LPS22HB_Initialize+0x68>
  {
    return COMPONENT_ERROR;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	e023      	b.n	8007f08 <LPS22HB_Initialize+0xb0>
  }

  /* Set block data update mode */
  if ( LPS22HB_Set_Bdu( (void *)handle, LPS22HB_BDU_NO_UPDATE ) == LPS22HB_ERROR )
 8007ec0:	2102      	movs	r1, #2
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f7ff f9b0 	bl	8007228 <LPS22HB_Set_Bdu>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	d101      	bne.n	8007ed2 <LPS22HB_Initialize+0x7a>
  {
    return COMPONENT_ERROR;
 8007ece:	2301      	movs	r3, #1
 8007ed0:	e01a      	b.n	8007f08 <LPS22HB_Initialize+0xb0>
  }

  if(handle->ifType == 0) // I2C mode
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	785b      	ldrb	r3, [r3, #1]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d108      	bne.n	8007eec <LPS22HB_Initialize+0x94>
  {
    /* Disable automatic increment for multi-byte read/write */
    if( LPS22HB_Set_AutomaticIncrementRegAddress( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 8007eda:	2100      	movs	r1, #0
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f7ff fa5a 	bl	8007396 <LPS22HB_Set_AutomaticIncrementRegAddress>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	d10e      	bne.n	8007f06 <LPS22HB_Initialize+0xae>
    {
      return COMPONENT_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e00d      	b.n	8007f08 <LPS22HB_Initialize+0xb0>
    }
  }else
  {
    if(handle->ifType == 1) // SPI mode
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	785b      	ldrb	r3, [r3, #1]
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d108      	bne.n	8007f06 <LPS22HB_Initialize+0xae>
    {
      /* Set automatic increment for multi-byte read/write */
      if( LPS22HB_Set_AutomaticIncrementRegAddress( (void *)handle, LPS22HB_ENABLE) == LPS22HB_ERROR )
 8007ef4:	2101      	movs	r1, #1
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f7ff fa4d 	bl	8007396 <LPS22HB_Set_AutomaticIncrementRegAddress>
 8007efc:	4603      	mov	r3, r0
 8007efe:	2b01      	cmp	r3, #1
 8007f00:	d101      	bne.n	8007f06 <LPS22HB_Initialize+0xae>
      {
        return COMPONENT_ERROR;
 8007f02:	2301      	movs	r3, #1
 8007f04:	e000      	b.n	8007f08 <LPS22HB_Initialize+0xb0>
      }
    }	
  }

  return COMPONENT_OK;
 8007f06:	2300      	movs	r3, #0
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3708      	adds	r7, #8
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}
 8007f10:	41c80000 	.word	0x41c80000

08007f14 <LPS22HB_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b082      	sub	sp, #8
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LPS22HB_Get_DeviceID( (void *)handle, who_am_i ) == LPS22HB_ERROR )
 8007f1e:	6839      	ldr	r1, [r7, #0]
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f7ff f897 	bl	8007054 <LPS22HB_Get_DeviceID>
 8007f26:	4603      	mov	r3, r0
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d101      	bne.n	8007f30 <LPS22HB_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e000      	b.n	8007f32 <LPS22HB_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8007f30:	2300      	movs	r3, #0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3708      	adds	r7, #8
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}

08007f3a <LPS22HB_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8007f3a:	b580      	push	{r7, lr}
 8007f3c:	b084      	sub	sp, #16
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8007f42:	2300      	movs	r3, #0
 8007f44:	73fb      	strb	r3, [r7, #15]

  if ( LPS22HB_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8007f46:	f107 030f 	add.w	r3, r7, #15
 8007f4a:	4619      	mov	r1, r3
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	f7ff ffe1 	bl	8007f14 <LPS22HB_Get_WhoAmI>
 8007f52:	4603      	mov	r3, r0
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d101      	bne.n	8007f5c <LPS22HB_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8007f58:	2301      	movs	r3, #1
 8007f5a:	e007      	b.n	8007f6c <LPS22HB_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	781a      	ldrb	r2, [r3, #0]
 8007f60:	7bfb      	ldrb	r3, [r7, #15]
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d001      	beq.n	8007f6a <LPS22HB_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	e000      	b.n	8007f6c <LPS22HB_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8007f6a:	2300      	movs	r3, #0
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3710      	adds	r7, #16
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <LPS22HB_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b084      	sub	sp, #16
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]

  int32_t int32data = 0;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	60fb      	str	r3, [r7, #12]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Pressure( (void *)handle, &int32data ) == LPS22HB_ERROR )
 8007f82:	f107 030c 	add.w	r3, r7, #12
 8007f86:	4619      	mov	r1, r3
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f7ff fb6c 	bl	8007666 <LPS22HB_Get_Pressure>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d101      	bne.n	8007f98 <LPS22HB_Get_Press+0x24>
  {
    return COMPONENT_ERROR;
 8007f94:	2301      	movs	r3, #1
 8007f96:	e00c      	b.n	8007fb2 <LPS22HB_Get_Press+0x3e>
  }

  *pressure = ( float )int32data / 100.0f;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	ee07 3a90 	vmov	s15, r3
 8007f9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007fa2:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8007fbc <LPS22HB_Get_Press+0x48>
 8007fa6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8007fb0:	2300      	movs	r3, #0
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	3710      	adds	r7, #16
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}
 8007fba:	bf00      	nop
 8007fbc:	42c80000 	.word	0x42c80000

08007fc0 <LPS22HB_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b084      	sub	sp, #16
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	6039      	str	r1, [r7, #0]

  int16_t int16data = 0;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	81fb      	strh	r3, [r7, #14]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Temperature( (void *)handle, &int16data ) == LPS22HB_ERROR )
 8007fce:	f107 030e 	add.w	r3, r7, #14
 8007fd2:	4619      	mov	r1, r3
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f7ff fb87 	bl	80076e8 <LPS22HB_Get_Temperature>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	2b01      	cmp	r3, #1
 8007fde:	d101      	bne.n	8007fe4 <LPS22HB_Get_Temp+0x24>
  {
    return COMPONENT_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e00d      	b.n	8008000 <LPS22HB_Get_Temp+0x40>
  }

  *temperature = ( float )int16data / 10.0f;
 8007fe4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007fe8:	ee07 3a90 	vmov	s15, r3
 8007fec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007ff0:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8007ff4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8007ffe:	2300      	movs	r3, #0
}
 8008000:	4618      	mov	r0, r3
 8008002:	3710      	adds	r7, #16
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <LPS22HB_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b084      	sub	sp, #16
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	6039      	str	r1, [r7, #0]

  LPS22HB_Odr_et odr_low_level;

  if ( LPS22HB_Get_Odr( (void *)handle, &odr_low_level ) == LPS22HB_ERROR )
 8008012:	f107 030f 	add.w	r3, r7, #15
 8008016:	4619      	mov	r1, r3
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f7ff f88a 	bl	8007132 <LPS22HB_Get_Odr>
 800801e:	4603      	mov	r3, r0
 8008020:	2b01      	cmp	r3, #1
 8008022:	d101      	bne.n	8008028 <LPS22HB_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8008024:	2301      	movs	r3, #1
 8008026:	e035      	b.n	8008094 <LPS22HB_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 8008028:	7bfb      	ldrb	r3, [r7, #15]
 800802a:	2b50      	cmp	r3, #80	@ 0x50
 800802c:	d028      	beq.n	8008080 <LPS22HB_Get_ODR+0x78>
 800802e:	2b50      	cmp	r3, #80	@ 0x50
 8008030:	dc2a      	bgt.n	8008088 <LPS22HB_Get_ODR+0x80>
 8008032:	2b40      	cmp	r3, #64	@ 0x40
 8008034:	d020      	beq.n	8008078 <LPS22HB_Get_ODR+0x70>
 8008036:	2b40      	cmp	r3, #64	@ 0x40
 8008038:	dc26      	bgt.n	8008088 <LPS22HB_Get_ODR+0x80>
 800803a:	2b30      	cmp	r3, #48	@ 0x30
 800803c:	d018      	beq.n	8008070 <LPS22HB_Get_ODR+0x68>
 800803e:	2b30      	cmp	r3, #48	@ 0x30
 8008040:	dc22      	bgt.n	8008088 <LPS22HB_Get_ODR+0x80>
 8008042:	2b20      	cmp	r3, #32
 8008044:	d010      	beq.n	8008068 <LPS22HB_Get_ODR+0x60>
 8008046:	2b20      	cmp	r3, #32
 8008048:	dc1e      	bgt.n	8008088 <LPS22HB_Get_ODR+0x80>
 800804a:	2b00      	cmp	r3, #0
 800804c:	d002      	beq.n	8008054 <LPS22HB_Get_ODR+0x4c>
 800804e:	2b10      	cmp	r3, #16
 8008050:	d005      	beq.n	800805e <LPS22HB_Get_ODR+0x56>
 8008052:	e019      	b.n	8008088 <LPS22HB_Get_ODR+0x80>
  {
    case LPS22HB_ODR_ONE_SHOT:
      *odr = 0.0f;
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	f04f 0200 	mov.w	r2, #0
 800805a:	601a      	str	r2, [r3, #0]
      break;
 800805c:	e019      	b.n	8008092 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_1HZ:
      *odr = 1.0f;
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8008064:	601a      	str	r2, [r3, #0]
      break;
 8008066:	e014      	b.n	8008092 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_10HZ:
      *odr = 10.0f;
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	4a0c      	ldr	r2, [pc, #48]	@ (800809c <LPS22HB_Get_ODR+0x94>)
 800806c:	601a      	str	r2, [r3, #0]
      break;
 800806e:	e010      	b.n	8008092 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_25HZ:
      *odr = 25.0f;
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	4a0b      	ldr	r2, [pc, #44]	@ (80080a0 <LPS22HB_Get_ODR+0x98>)
 8008074:	601a      	str	r2, [r3, #0]
      break;
 8008076:	e00c      	b.n	8008092 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_50HZ:
      *odr = 50.0f;
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	4a0a      	ldr	r2, [pc, #40]	@ (80080a4 <LPS22HB_Get_ODR+0x9c>)
 800807c:	601a      	str	r2, [r3, #0]
      break;
 800807e:	e008      	b.n	8008092 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_75HZ:
      *odr = 75.0f;
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	4a09      	ldr	r2, [pc, #36]	@ (80080a8 <LPS22HB_Get_ODR+0xa0>)
 8008084:	601a      	str	r2, [r3, #0]
      break;
 8008086:	e004      	b.n	8008092 <LPS22HB_Get_ODR+0x8a>
    default:
      *odr = -1.0f;
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	4a08      	ldr	r2, [pc, #32]	@ (80080ac <LPS22HB_Get_ODR+0xa4>)
 800808c:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800808e:	2301      	movs	r3, #1
 8008090:	e000      	b.n	8008094 <LPS22HB_Get_ODR+0x8c>
  }

  return COMPONENT_OK;
 8008092:	2300      	movs	r3, #0
}
 8008094:	4618      	mov	r0, r3
 8008096:	3710      	adds	r7, #16
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}
 800809c:	41200000 	.word	0x41200000
 80080a0:	41c80000 	.word	0x41c80000
 80080a4:	42480000 	.word	0x42480000
 80080a8:	42960000 	.word	0x42960000
 80080ac:	bf800000 	.word	0xbf800000

080080b0 <LPS22HB_Set_ODR_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b086      	sub	sp, #24
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	60f8      	str	r0, [r7, #12]
 80080b8:	460b      	mov	r3, r1
 80080ba:	607a      	str	r2, [r7, #4]
 80080bc:	72fb      	strb	r3, [r7, #11]

  LPS22HB_Odr_et new_odr;

  switch( odr )
 80080be:	7afb      	ldrb	r3, [r7, #11]
 80080c0:	2b04      	cmp	r3, #4
 80080c2:	d81c      	bhi.n	80080fe <LPS22HB_Set_ODR_When_Enabled+0x4e>
 80080c4:	a201      	add	r2, pc, #4	@ (adr r2, 80080cc <LPS22HB_Set_ODR_When_Enabled+0x1c>)
 80080c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ca:	bf00      	nop
 80080cc:	080080e1 	.word	0x080080e1
 80080d0:	080080e7 	.word	0x080080e7
 80080d4:	080080ed 	.word	0x080080ed
 80080d8:	080080f3 	.word	0x080080f3
 80080dc:	080080f9 	.word	0x080080f9
  {
    case ODR_LOW:
      new_odr = LPS22HB_ODR_1HZ;
 80080e0:	2310      	movs	r3, #16
 80080e2:	75fb      	strb	r3, [r7, #23]
      break;
 80080e4:	e00d      	b.n	8008102 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_LOW:
      new_odr = LPS22HB_ODR_10HZ;
 80080e6:	2320      	movs	r3, #32
 80080e8:	75fb      	strb	r3, [r7, #23]
      break;
 80080ea:	e00a      	b.n	8008102 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID:
      new_odr = LPS22HB_ODR_25HZ;
 80080ec:	2330      	movs	r3, #48	@ 0x30
 80080ee:	75fb      	strb	r3, [r7, #23]
      break;
 80080f0:	e007      	b.n	8008102 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_HIGH:
      new_odr = LPS22HB_ODR_50HZ;
 80080f2:	2340      	movs	r3, #64	@ 0x40
 80080f4:	75fb      	strb	r3, [r7, #23]
      break;
 80080f6:	e004      	b.n	8008102 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_HIGH:
      new_odr = LPS22HB_ODR_75HZ;
 80080f8:	2350      	movs	r3, #80	@ 0x50
 80080fa:	75fb      	strb	r3, [r7, #23]
      break;
 80080fc:	e001      	b.n	8008102 <LPS22HB_Set_ODR_When_Enabled+0x52>
    default:
      return COMPONENT_ERROR;
 80080fe:	2301      	movs	r3, #1
 8008100:	e015      	b.n	800812e <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 8008102:	7dfb      	ldrb	r3, [r7, #23]
 8008104:	4619      	mov	r1, r3
 8008106:	68f8      	ldr	r0, [r7, #12]
 8008108:	f7fe ffe6 	bl	80070d8 <LPS22HB_Set_Odr>
 800810c:	4603      	mov	r3, r0
 800810e:	2b01      	cmp	r3, #1
 8008110:	d101      	bne.n	8008116 <LPS22HB_Set_ODR_When_Enabled+0x66>
  {
    return COMPONENT_ERROR;
 8008112:	2301      	movs	r3, #1
 8008114:	e00b      	b.n	800812e <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	3304      	adds	r3, #4
 800811a:	4619      	mov	r1, r3
 800811c:	68f8      	ldr	r0, [r7, #12]
 800811e:	f7ff ff73 	bl	8008008 <LPS22HB_Get_ODR>
 8008122:	4603      	mov	r3, r0
 8008124:	2b01      	cmp	r3, #1
 8008126:	d101      	bne.n	800812c <LPS22HB_Set_ODR_When_Enabled+0x7c>
  {
    return COMPONENT_ERROR;
 8008128:	2301      	movs	r3, #1
 800812a:	e000      	b.n	800812e <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  return COMPONENT_OK;
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3718      	adds	r7, #24
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}
 8008136:	bf00      	nop

08008138 <LPS22HB_Set_ODR_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 8008138:	b480      	push	{r7}
 800813a:	b085      	sub	sp, #20
 800813c:	af00      	add	r7, sp, #0
 800813e:	60f8      	str	r0, [r7, #12]
 8008140:	460b      	mov	r3, r1
 8008142:	607a      	str	r2, [r7, #4]
 8008144:	72fb      	strb	r3, [r7, #11]

  switch( odr )
 8008146:	7afb      	ldrb	r3, [r7, #11]
 8008148:	2b04      	cmp	r3, #4
 800814a:	d822      	bhi.n	8008192 <LPS22HB_Set_ODR_When_Disabled+0x5a>
 800814c:	a201      	add	r2, pc, #4	@ (adr r2, 8008154 <LPS22HB_Set_ODR_When_Disabled+0x1c>)
 800814e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008152:	bf00      	nop
 8008154:	08008169 	.word	0x08008169
 8008158:	08008173 	.word	0x08008173
 800815c:	0800817b 	.word	0x0800817b
 8008160:	08008183 	.word	0x08008183
 8008164:	0800818b 	.word	0x0800818b
  {
    case ODR_LOW:
      combo->Last_ODR = 1.0f;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800816e:	605a      	str	r2, [r3, #4]
      break;
 8008170:	e011      	b.n	8008196 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_LOW:
      combo->Last_ODR = 10.0f;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	4a0b      	ldr	r2, [pc, #44]	@ (80081a4 <LPS22HB_Set_ODR_When_Disabled+0x6c>)
 8008176:	605a      	str	r2, [r3, #4]
      break;
 8008178:	e00d      	b.n	8008196 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID:
      combo->Last_ODR = 25.0f;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	4a0a      	ldr	r2, [pc, #40]	@ (80081a8 <LPS22HB_Set_ODR_When_Disabled+0x70>)
 800817e:	605a      	str	r2, [r3, #4]
      break;
 8008180:	e009      	b.n	8008196 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_HIGH:
      combo->Last_ODR = 50.0f;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	4a09      	ldr	r2, [pc, #36]	@ (80081ac <LPS22HB_Set_ODR_When_Disabled+0x74>)
 8008186:	605a      	str	r2, [r3, #4]
      break;
 8008188:	e005      	b.n	8008196 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_HIGH:
      combo->Last_ODR = 75.0f;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	4a08      	ldr	r2, [pc, #32]	@ (80081b0 <LPS22HB_Set_ODR_When_Disabled+0x78>)
 800818e:	605a      	str	r2, [r3, #4]
      break;
 8008190:	e001      	b.n	8008196 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    default:
      return COMPONENT_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	e000      	b.n	8008198 <LPS22HB_Set_ODR_When_Disabled+0x60>
  }

  return COMPONENT_OK;
 8008196:	2300      	movs	r3, #0
}
 8008198:	4618      	mov	r0, r3
 800819a:	3714      	adds	r7, #20
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr
 80081a4:	41200000 	.word	0x41200000
 80081a8:	41c80000 	.word	0x41c80000
 80081ac:	42480000 	.word	0x42480000
 80081b0:	42960000 	.word	0x42960000

080081b4 <LPS22HB_Set_ODR_Value_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b086      	sub	sp, #24
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	60f8      	str	r0, [r7, #12]
 80081bc:	ed87 0a02 	vstr	s0, [r7, #8]
 80081c0:	6079      	str	r1, [r7, #4]

  LPS22HB_Odr_et new_odr;

  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
            : ( odr <= 10.0f ) ? LPS22HB_ODR_10HZ
 80081c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80081c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80081ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081d2:	d801      	bhi.n	80081d8 <LPS22HB_Set_ODR_Value_When_Enabled+0x24>
 80081d4:	2310      	movs	r3, #16
 80081d6:	e021      	b.n	800821c <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 80081d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80081dc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80081e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081e8:	d801      	bhi.n	80081ee <LPS22HB_Set_ODR_Value_When_Enabled+0x3a>
 80081ea:	2320      	movs	r3, #32
 80081ec:	e016      	b.n	800821c <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 80081ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80081f2:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80081f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081fe:	d801      	bhi.n	8008204 <LPS22HB_Set_ODR_Value_When_Enabled+0x50>
 8008200:	2330      	movs	r3, #48	@ 0x30
 8008202:	e00b      	b.n	800821c <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8008204:	edd7 7a02 	vldr	s15, [r7, #8]
 8008208:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8008254 <LPS22HB_Set_ODR_Value_When_Enabled+0xa0>
 800820c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008214:	d801      	bhi.n	800821a <LPS22HB_Set_ODR_Value_When_Enabled+0x66>
 8008216:	2340      	movs	r3, #64	@ 0x40
 8008218:	e000      	b.n	800821c <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 800821a:	2350      	movs	r3, #80	@ 0x50
  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
 800821c:	75fb      	strb	r3, [r7, #23]
            : ( odr <= 25.0f ) ? LPS22HB_ODR_25HZ
            : ( odr <= 50.0f ) ? LPS22HB_ODR_50HZ
            :                    LPS22HB_ODR_75HZ;

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 800821e:	7dfb      	ldrb	r3, [r7, #23]
 8008220:	4619      	mov	r1, r3
 8008222:	68f8      	ldr	r0, [r7, #12]
 8008224:	f7fe ff58 	bl	80070d8 <LPS22HB_Set_Odr>
 8008228:	4603      	mov	r3, r0
 800822a:	2b01      	cmp	r3, #1
 800822c:	d101      	bne.n	8008232 <LPS22HB_Set_ODR_Value_When_Enabled+0x7e>
  {
    return COMPONENT_ERROR;
 800822e:	2301      	movs	r3, #1
 8008230:	e00b      	b.n	800824a <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	3304      	adds	r3, #4
 8008236:	4619      	mov	r1, r3
 8008238:	68f8      	ldr	r0, [r7, #12]
 800823a:	f7ff fee5 	bl	8008008 <LPS22HB_Get_ODR>
 800823e:	4603      	mov	r3, r0
 8008240:	2b01      	cmp	r3, #1
 8008242:	d101      	bne.n	8008248 <LPS22HB_Set_ODR_Value_When_Enabled+0x94>
  {
    return COMPONENT_ERROR;
 8008244:	2301      	movs	r3, #1
 8008246:	e000      	b.n	800824a <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  return COMPONENT_OK;
 8008248:	2300      	movs	r3, #0
}
 800824a:	4618      	mov	r0, r3
 800824c:	3718      	adds	r7, #24
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
 8008252:	bf00      	nop
 8008254:	42480000 	.word	0x42480000

08008258 <LPS22HB_Set_ODR_Value_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 8008258:	b480      	push	{r7}
 800825a:	b085      	sub	sp, #20
 800825c:	af00      	add	r7, sp, #0
 800825e:	60f8      	str	r0, [r7, #12]
 8008260:	ed87 0a02 	vstr	s0, [r7, #8]
 8008264:	6079      	str	r1, [r7, #4]

  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
                    : ( odr <= 10.0f ) ? 10.0f
 8008266:	edd7 7a02 	vldr	s15, [r7, #8]
 800826a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800826e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008276:	d802      	bhi.n	800827e <LPS22HB_Set_ODR_Value_When_Disabled+0x26>
 8008278:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800827c:	e021      	b.n	80082c2 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 25.0f ) ? 25.0f
 800827e:	edd7 7a02 	vldr	s15, [r7, #8]
 8008282:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8008286:	eef4 7ac7 	vcmpe.f32	s15, s14
 800828a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800828e:	d801      	bhi.n	8008294 <LPS22HB_Set_ODR_Value_When_Disabled+0x3c>
 8008290:	4b10      	ldr	r3, [pc, #64]	@ (80082d4 <LPS22HB_Set_ODR_Value_When_Disabled+0x7c>)
 8008292:	e016      	b.n	80082c2 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 50.0f ) ? 50.0f
 8008294:	edd7 7a02 	vldr	s15, [r7, #8]
 8008298:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800829c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80082a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082a4:	d801      	bhi.n	80082aa <LPS22HB_Set_ODR_Value_When_Disabled+0x52>
 80082a6:	4b0c      	ldr	r3, [pc, #48]	@ (80082d8 <LPS22HB_Set_ODR_Value_When_Disabled+0x80>)
 80082a8:	e00b      	b.n	80082c2 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    :                    75.0f;
 80082aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80082ae:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80082dc <LPS22HB_Set_ODR_Value_When_Disabled+0x84>
 80082b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80082b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082ba:	d801      	bhi.n	80082c0 <LPS22HB_Set_ODR_Value_When_Disabled+0x68>
 80082bc:	4b08      	ldr	r3, [pc, #32]	@ (80082e0 <LPS22HB_Set_ODR_Value_When_Disabled+0x88>)
 80082be:	e000      	b.n	80082c2 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
 80082c0:	4b08      	ldr	r3, [pc, #32]	@ (80082e4 <LPS22HB_Set_ODR_Value_When_Disabled+0x8c>)
  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 80082c6:	2300      	movs	r3, #0
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3714      	adds	r7, #20
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr
 80082d4:	41200000 	.word	0x41200000
 80082d8:	41c80000 	.word	0x41c80000
 80082dc:	42480000 	.word	0x42480000
 80082e0:	42480000 	.word	0x42480000
 80082e4:	42960000 	.word	0x42960000

080082e8 <LPS22HB_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b084      	sub	sp, #16
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	60f8      	str	r0, [r7, #12]
 80082f0:	460b      	mov	r3, r1
 80082f2:	607a      	str	r2, [r7, #4]
 80082f4:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_ReadReg( (void *)handle, reg, 1, data ) == LPS22HB_ERROR )
 80082f6:	7af9      	ldrb	r1, [r7, #11]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2201      	movs	r2, #1
 80082fc:	68f8      	ldr	r0, [r7, #12]
 80082fe:	f7fe fe77 	bl	8006ff0 <LPS22HB_ReadReg>
 8008302:	4603      	mov	r3, r0
 8008304:	2b01      	cmp	r3, #1
 8008306:	d101      	bne.n	800830c <LPS22HB_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8008308:	2301      	movs	r3, #1
 800830a:	e000      	b.n	800830e <LPS22HB_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800830c:	2300      	movs	r3, #0
}
 800830e:	4618      	mov	r0, r3
 8008310:	3710      	adds	r7, #16
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}

08008316 <LPS22HB_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8008316:	b580      	push	{r7, lr}
 8008318:	b082      	sub	sp, #8
 800831a:	af00      	add	r7, sp, #0
 800831c:	6078      	str	r0, [r7, #4]
 800831e:	460b      	mov	r3, r1
 8008320:	70fb      	strb	r3, [r7, #3]
 8008322:	4613      	mov	r3, r2
 8008324:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_WriteReg( (void *)handle, reg, 1, &data ) == LPS22HB_ERROR )
 8008326:	1cbb      	adds	r3, r7, #2
 8008328:	78f9      	ldrb	r1, [r7, #3]
 800832a:	2201      	movs	r2, #1
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f7fe fe78 	bl	8007022 <LPS22HB_WriteReg>
 8008332:	4603      	mov	r3, r0
 8008334:	2b01      	cmp	r3, #1
 8008336:	d101      	bne.n	800833c <LPS22HB_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8008338:	2301      	movs	r3, #1
 800833a:	e000      	b.n	800833e <LPS22HB_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800833c:	2300      	movs	r3, #0
}
 800833e:	4618      	mov	r0, r3
 8008340:	3708      	adds	r7, #8
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}

08008346 <LPS22HB_FIFO_Get_Empty_Status>:
 * @param status the pointer where the status is stored. 1 means FIFO_EMPTY
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Empty_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8008346:	b580      	push	{r7, lr}
 8008348:	b084      	sub	sp, #16
 800834a:	af00      	add	r7, sp, #0
 800834c:	6078      	str	r0, [r7, #4]
 800834e:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 8008350:	f107 0308 	add.w	r3, r7, #8
 8008354:	4619      	mov	r1, r3
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f7ff fa7c 	bl	8007854 <LPS22HB_Get_FifoStatus>
 800835c:	4603      	mov	r3, r0
 800835e:	2b01      	cmp	r3, #1
 8008360:	d101      	bne.n	8008366 <LPS22HB_FIFO_Get_Empty_Status+0x20>
  {
    return COMPONENT_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	e003      	b.n	800836e <LPS22HB_FIFO_Get_Empty_Status+0x28>
  }

  *status = status_raw.FIFO_EMPTY;
 8008366:	7a7a      	ldrb	r2, [r7, #9]
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 800836c:	2300      	movs	r3, #0
}
 800836e:	4618      	mov	r0, r3
 8008370:	3710      	adds	r7, #16
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}

08008376 <LPS22HB_FIFO_Get_Full_Status>:
 * @param status the pointer where the status is stored. 1 means FIFO_FULL
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Full_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8008376:	b580      	push	{r7, lr}
 8008378:	b084      	sub	sp, #16
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
 800837e:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 8008380:	f107 0308 	add.w	r3, r7, #8
 8008384:	4619      	mov	r1, r3
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f7ff fa64 	bl	8007854 <LPS22HB_Get_FifoStatus>
 800838c:	4603      	mov	r3, r0
 800838e:	2b01      	cmp	r3, #1
 8008390:	d101      	bne.n	8008396 <LPS22HB_FIFO_Get_Full_Status+0x20>
  {
    return COMPONENT_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e003      	b.n	800839e <LPS22HB_FIFO_Get_Full_Status+0x28>
  }

  *status = status_raw.FIFO_FULL;
 8008396:	7aba      	ldrb	r2, [r7, #10]
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 800839c:	2300      	movs	r3, #0
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3710      	adds	r7, #16
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}

080083a6 <LPS22HB_FIFO_Get_Ovr_Status>:
 * @param status the pointer where the status is stored. 1 means FIFO_OVR
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Ovr_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 80083a6:	b580      	push	{r7, lr}
 80083a8:	b084      	sub	sp, #16
 80083aa:	af00      	add	r7, sp, #0
 80083ac:	6078      	str	r0, [r7, #4]
 80083ae:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 80083b0:	f107 0308 	add.w	r3, r7, #8
 80083b4:	4619      	mov	r1, r3
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f7ff fa4c 	bl	8007854 <LPS22HB_Get_FifoStatus>
 80083bc:	4603      	mov	r3, r0
 80083be:	2b01      	cmp	r3, #1
 80083c0:	d101      	bne.n	80083c6 <LPS22HB_FIFO_Get_Ovr_Status+0x20>
  {
    return COMPONENT_ERROR;
 80083c2:	2301      	movs	r3, #1
 80083c4:	e003      	b.n	80083ce <LPS22HB_FIFO_Get_Ovr_Status+0x28>
  }

  *status = status_raw.FIFO_OVR;
 80083c6:	7afa      	ldrb	r2, [r7, #11]
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 80083cc:	2300      	movs	r3, #0
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3710      	adds	r7, #16
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}

080083d6 <LPS22HB_FIFO_Get_Fth_Status>:
 * @param status the pointer where the status is stored. 1 means FIFO_FTH
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Fth_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 80083d6:	b580      	push	{r7, lr}
 80083d8:	b084      	sub	sp, #16
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
 80083de:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 80083e0:	f107 0308 	add.w	r3, r7, #8
 80083e4:	4619      	mov	r1, r3
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f7ff fa34 	bl	8007854 <LPS22HB_Get_FifoStatus>
 80083ec:	4603      	mov	r3, r0
 80083ee:	2b01      	cmp	r3, #1
 80083f0:	d101      	bne.n	80083f6 <LPS22HB_FIFO_Get_Fth_Status+0x20>
  {
    return COMPONENT_ERROR;
 80083f2:	2301      	movs	r3, #1
 80083f4:	e003      	b.n	80083fe <LPS22HB_FIFO_Get_Fth_Status+0x28>
  }

  *status = status_raw.FIFO_FTH;
 80083f6:	7b3a      	ldrb	r2, [r7, #12]
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 80083fc:	2300      	movs	r3, #0
}
 80083fe:	4618      	mov	r0, r3
 8008400:	3710      	adds	r7, #16
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}

08008406 <LPS22HB_FIFO_Stop_On_Fth>:
 * @param status enable or disable stopping on FTH interrupt
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Stop_On_Fth( DrvContextTypeDef *handle, uint8_t status )
{
 8008406:	b580      	push	{r7, lr}
 8008408:	b082      	sub	sp, #8
 800840a:	af00      	add	r7, sp, #0
 800840c:	6078      	str	r0, [r7, #4]
 800840e:	460b      	mov	r3, r1
 8008410:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values */
  switch ( ( LPS22HB_State_et )status )
 8008412:	78fb      	ldrb	r3, [r7, #3]
 8008414:	2b01      	cmp	r3, #1
 8008416:	d901      	bls.n	800841c <LPS22HB_FIFO_Stop_On_Fth+0x16>
  {
    case LPS22HB_DISABLE:
    case LPS22HB_ENABLE:
      break;
    default:
      return COMPONENT_ERROR;
 8008418:	2301      	movs	r3, #1
 800841a:	e00b      	b.n	8008434 <LPS22HB_FIFO_Stop_On_Fth+0x2e>
      break;
 800841c:	bf00      	nop
  }

  if ( LPS22HB_Set_FifoWatermarkLevelUse( handle, ( LPS22HB_State_et )status ) == LPS22HB_ERROR )
 800841e:	78fb      	ldrb	r3, [r7, #3]
 8008420:	4619      	mov	r1, r3
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f7fe ff85 	bl	8007332 <LPS22HB_Set_FifoWatermarkLevelUse>
 8008428:	4603      	mov	r3, r0
 800842a:	2b01      	cmp	r3, #1
 800842c:	d101      	bne.n	8008432 <LPS22HB_FIFO_Stop_On_Fth+0x2c>
  {
    return COMPONENT_ERROR;
 800842e:	2301      	movs	r3, #1
 8008430:	e000      	b.n	8008434 <LPS22HB_FIFO_Stop_On_Fth+0x2e>
  }

  return COMPONENT_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	3708      	adds	r7, #8
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}

0800843c <LPS22HB_FIFO_Usage>:
 * @param status enable or disable FIFO
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Usage( DrvContextTypeDef *handle, uint8_t status )
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b082      	sub	sp, #8
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
 8008444:	460b      	mov	r3, r1
 8008446:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values */
  switch ( ( LPS22HB_State_et )status )
 8008448:	78fb      	ldrb	r3, [r7, #3]
 800844a:	2b01      	cmp	r3, #1
 800844c:	d901      	bls.n	8008452 <LPS22HB_FIFO_Usage+0x16>
  {
    case LPS22HB_DISABLE:
    case LPS22HB_ENABLE:
      break;
    default:
      return COMPONENT_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	e00b      	b.n	800846a <LPS22HB_FIFO_Usage+0x2e>
      break;
 8008452:	bf00      	nop
  }

  if ( LPS22HB_Set_FifoModeUse( handle, ( LPS22HB_State_et )status ) == LPS22HB_ERROR )
 8008454:	78fb      	ldrb	r3, [r7, #3]
 8008456:	4619      	mov	r1, r3
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f7fe ff38 	bl	80072ce <LPS22HB_Set_FifoModeUse>
 800845e:	4603      	mov	r3, r0
 8008460:	2b01      	cmp	r3, #1
 8008462:	d101      	bne.n	8008468 <LPS22HB_FIFO_Usage+0x2c>
  {
    return COMPONENT_ERROR;
 8008464:	2301      	movs	r3, #1
 8008466:	e000      	b.n	800846a <LPS22HB_FIFO_Usage+0x2e>
  }

  return COMPONENT_OK;
 8008468:	2300      	movs	r3, #0
}
 800846a:	4618      	mov	r0, r3
 800846c:	3708      	adds	r7, #8
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}

08008472 <LPS22HB_FIFO_Get_Num_Of_Samples>:
 * @param nSamples the pointer where the number of FIFO unread samples is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Num_Of_Samples( DrvContextTypeDef *handle, uint8_t *nSamples )
{
 8008472:	b580      	push	{r7, lr}
 8008474:	b084      	sub	sp, #16
 8008476:	af00      	add	r7, sp, #0
 8008478:	6078      	str	r0, [r7, #4]
 800847a:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 800847c:	f107 0308 	add.w	r3, r7, #8
 8008480:	4619      	mov	r1, r3
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f7ff f9e6 	bl	8007854 <LPS22HB_Get_FifoStatus>
 8008488:	4603      	mov	r3, r0
 800848a:	2b01      	cmp	r3, #1
 800848c:	d101      	bne.n	8008492 <LPS22HB_FIFO_Get_Num_Of_Samples+0x20>
  {
    return COMPONENT_ERROR;
 800848e:	2301      	movs	r3, #1
 8008490:	e003      	b.n	800849a <LPS22HB_FIFO_Get_Num_Of_Samples+0x28>
  }

  *nSamples = status_raw.FIFO_LEVEL;
 8008492:	7a3a      	ldrb	r2, [r7, #8]
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8008498:	2300      	movs	r3, #0
}
 800849a:	4618      	mov	r0, r3
 800849c:	3710      	adds	r7, #16
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}

080084a2 <LPS22HB_FIFO_Get_Data>:
 * @param temperature the pointer where the temperature part of FIFO sample is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Data( DrvContextTypeDef *handle, float *pressure, float *temperature )
{
 80084a2:	b580      	push	{r7, lr}
 80084a4:	b084      	sub	sp, #16
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	60f8      	str	r0, [r7, #12]
 80084aa:	60b9      	str	r1, [r7, #8]
 80084ac:	607a      	str	r2, [r7, #4]

  if ( LPS22HB_Get_Press( handle, pressure ) == COMPONENT_ERROR )
 80084ae:	68b9      	ldr	r1, [r7, #8]
 80084b0:	68f8      	ldr	r0, [r7, #12]
 80084b2:	f7ff fd5f 	bl	8007f74 <LPS22HB_Get_Press>
 80084b6:	4603      	mov	r3, r0
 80084b8:	2b01      	cmp	r3, #1
 80084ba:	d101      	bne.n	80084c0 <LPS22HB_FIFO_Get_Data+0x1e>
  {
    return COMPONENT_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	e009      	b.n	80084d4 <LPS22HB_FIFO_Get_Data+0x32>
  }

  if ( LPS22HB_Get_Temp( handle, temperature ) == COMPONENT_ERROR )
 80084c0:	6879      	ldr	r1, [r7, #4]
 80084c2:	68f8      	ldr	r0, [r7, #12]
 80084c4:	f7ff fd7c 	bl	8007fc0 <LPS22HB_Get_Temp>
 80084c8:	4603      	mov	r3, r0
 80084ca:	2b01      	cmp	r3, #1
 80084cc:	d101      	bne.n	80084d2 <LPS22HB_FIFO_Get_Data+0x30>
  {
    return COMPONENT_ERROR;
 80084ce:	2301      	movs	r3, #1
 80084d0:	e000      	b.n	80084d4 <LPS22HB_FIFO_Get_Data+0x32>
  }

  return COMPONENT_OK;
 80084d2:	2300      	movs	r3, #0
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3710      	adds	r7, #16
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <LPS22HB_FIFO_Get_Mode>:
 * @param mode the pointer where the FIFO mode is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Mode( DrvContextTypeDef *handle, uint8_t *mode )
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoMode_et mode_raw;

  if ( LPS22HB_Get_FifoMode( handle, &mode_raw ) == LPS22HB_ERROR )
 80084e6:	f107 030f 	add.w	r3, r7, #15
 80084ea:	4619      	mov	r1, r3
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f7ff f94a 	bl	8007786 <LPS22HB_Get_FifoMode>
 80084f2:	4603      	mov	r3, r0
 80084f4:	2b01      	cmp	r3, #1
 80084f6:	d101      	bne.n	80084fc <LPS22HB_FIFO_Get_Mode+0x20>
  {
    return COMPONENT_ERROR;
 80084f8:	2301      	movs	r3, #1
 80084fa:	e003      	b.n	8008504 <LPS22HB_FIFO_Get_Mode+0x28>
  }

  *mode = ( uint8_t )mode_raw;
 80084fc:	7bfa      	ldrb	r2, [r7, #15]
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8008502:	2300      	movs	r3, #0
}
 8008504:	4618      	mov	r0, r3
 8008506:	3710      	adds	r7, #16
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}

0800850c <LPS22HB_FIFO_Set_Mode>:
 * @param mode The FIFO mode to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Set_Mode( DrvContextTypeDef *handle, uint8_t mode )
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b082      	sub	sp, #8
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
 8008514:	460b      	mov	r3, r1
 8008516:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values */
  switch ( ( LPS22HB_FifoMode_et )mode )
 8008518:	78fb      	ldrb	r3, [r7, #3]
 800851a:	2be0      	cmp	r3, #224	@ 0xe0
 800851c:	d013      	beq.n	8008546 <LPS22HB_FIFO_Set_Mode+0x3a>
 800851e:	2be0      	cmp	r3, #224	@ 0xe0
 8008520:	dc0f      	bgt.n	8008542 <LPS22HB_FIFO_Set_Mode+0x36>
 8008522:	2b80      	cmp	r3, #128	@ 0x80
 8008524:	d00f      	beq.n	8008546 <LPS22HB_FIFO_Set_Mode+0x3a>
 8008526:	2b80      	cmp	r3, #128	@ 0x80
 8008528:	dc0b      	bgt.n	8008542 <LPS22HB_FIFO_Set_Mode+0x36>
 800852a:	2b60      	cmp	r3, #96	@ 0x60
 800852c:	d00b      	beq.n	8008546 <LPS22HB_FIFO_Set_Mode+0x3a>
 800852e:	2b60      	cmp	r3, #96	@ 0x60
 8008530:	dc07      	bgt.n	8008542 <LPS22HB_FIFO_Set_Mode+0x36>
 8008532:	2b40      	cmp	r3, #64	@ 0x40
 8008534:	d007      	beq.n	8008546 <LPS22HB_FIFO_Set_Mode+0x3a>
 8008536:	2b40      	cmp	r3, #64	@ 0x40
 8008538:	dc03      	bgt.n	8008542 <LPS22HB_FIFO_Set_Mode+0x36>
 800853a:	2b00      	cmp	r3, #0
 800853c:	d003      	beq.n	8008546 <LPS22HB_FIFO_Set_Mode+0x3a>
 800853e:	2b20      	cmp	r3, #32
 8008540:	d001      	beq.n	8008546 <LPS22HB_FIFO_Set_Mode+0x3a>
    case LPS22HB_FIFO_TRIGGER_STREAMTOFIFO_MODE:
    case LPS22HB_FIFO_TRIGGER_BYPASSTOSTREAM_MODE:
    case LPS22HB_FIFO_TRIGGER_BYPASSTOFIFO_MODE:
      break;
    default:
      return COMPONENT_ERROR;
 8008542:	2301      	movs	r3, #1
 8008544:	e00b      	b.n	800855e <LPS22HB_FIFO_Set_Mode+0x52>
      break;
 8008546:	bf00      	nop
  }

  if ( LPS22HB_Set_FifoMode( handle, ( LPS22HB_FifoMode_et )mode ) == LPS22HB_ERROR )
 8008548:	78fb      	ldrb	r3, [r7, #3]
 800854a:	4619      	mov	r1, r3
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f7ff f8ed 	bl	800772c <LPS22HB_Set_FifoMode>
 8008552:	4603      	mov	r3, r0
 8008554:	2b01      	cmp	r3, #1
 8008556:	d101      	bne.n	800855c <LPS22HB_FIFO_Set_Mode+0x50>
  {
    return COMPONENT_ERROR;
 8008558:	2301      	movs	r3, #1
 800855a:	e000      	b.n	800855e <LPS22HB_FIFO_Set_Mode+0x52>
  }

  return COMPONENT_OK;
 800855c:	2300      	movs	r3, #0
}
 800855e:	4618      	mov	r0, r3
 8008560:	3708      	adds	r7, #8
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}

08008566 <LPS22HB_FIFO_Get_Watermark_Level>:
 * @param watermark the pointer where the FIFO watermark level is stored; values: from 0 to 31
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Watermark_Level( DrvContextTypeDef *handle, uint8_t *watermark )
{
 8008566:	b580      	push	{r7, lr}
 8008568:	b082      	sub	sp, #8
 800856a:	af00      	add	r7, sp, #0
 800856c:	6078      	str	r0, [r7, #4]
 800856e:	6039      	str	r1, [r7, #0]

  if ( LPS22HB_Get_FifoWatermarkLevel( handle, watermark ) == LPS22HB_ERROR )
 8008570:	6839      	ldr	r1, [r7, #0]
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f7ff f952 	bl	800781c <LPS22HB_Get_FifoWatermarkLevel>
 8008578:	4603      	mov	r3, r0
 800857a:	2b01      	cmp	r3, #1
 800857c:	d101      	bne.n	8008582 <LPS22HB_FIFO_Get_Watermark_Level+0x1c>
  {
    return COMPONENT_ERROR;
 800857e:	2301      	movs	r3, #1
 8008580:	e000      	b.n	8008584 <LPS22HB_FIFO_Get_Watermark_Level+0x1e>
  }

  return COMPONENT_OK;
 8008582:	2300      	movs	r3, #0
}
 8008584:	4618      	mov	r0, r3
 8008586:	3708      	adds	r7, #8
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}

0800858c <LPS22HB_FIFO_Set_Watermark_Level>:
 * @param watermark The FIFO watermark level to be set; values: from 0 to 31
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Set_Watermark_Level( DrvContextTypeDef *handle, uint8_t watermark )
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b082      	sub	sp, #8
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	460b      	mov	r3, r1
 8008596:	70fb      	strb	r3, [r7, #3]

  if ( LPS22HB_Set_FifoWatermarkLevel( handle, watermark ) == LPS22HB_ERROR )
 8008598:	78fb      	ldrb	r3, [r7, #3]
 800859a:	4619      	mov	r1, r3
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f7ff f910 	bl	80077c2 <LPS22HB_Set_FifoWatermarkLevel>
 80085a2:	4603      	mov	r3, r0
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	d101      	bne.n	80085ac <LPS22HB_FIFO_Set_Watermark_Level+0x20>
  {
    return COMPONENT_ERROR;
 80085a8:	2301      	movs	r3, #1
 80085aa:	e000      	b.n	80085ae <LPS22HB_FIFO_Set_Watermark_Level+0x22>
  }

  return COMPONENT_OK;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3708      	adds	r7, #8
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}

080085b6 <LPS22HB_FIFO_Watermark_Usage>:
 * @param usage The FIFO watermark enable or disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Watermark_Usage( DrvContextTypeDef *handle, uint8_t usage )
{
 80085b6:	b580      	push	{r7, lr}
 80085b8:	b082      	sub	sp, #8
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	6078      	str	r0, [r7, #4]
 80085be:	460b      	mov	r3, r1
 80085c0:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values */
  switch ( ( LPS22HB_State_et )usage )
 80085c2:	78fb      	ldrb	r3, [r7, #3]
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d901      	bls.n	80085cc <LPS22HB_FIFO_Watermark_Usage+0x16>
  {
    case LPS22HB_DISABLE:
    case LPS22HB_ENABLE:
      break;
    default:
      return COMPONENT_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	e00b      	b.n	80085e4 <LPS22HB_FIFO_Watermark_Usage+0x2e>
      break;
 80085cc:	bf00      	nop
  }

  if ( LPS22HB_Set_FifoWatermarkLevelUse( handle, ( LPS22HB_State_et )usage ) == LPS22HB_ERROR )
 80085ce:	78fb      	ldrb	r3, [r7, #3]
 80085d0:	4619      	mov	r1, r3
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f7fe fead 	bl	8007332 <LPS22HB_Set_FifoWatermarkLevelUse>
 80085d8:	4603      	mov	r3, r0
 80085da:	2b01      	cmp	r3, #1
 80085dc:	d101      	bne.n	80085e2 <LPS22HB_FIFO_Watermark_Usage+0x2c>
  {
    return COMPONENT_ERROR;
 80085de:	2301      	movs	r3, #1
 80085e0:	e000      	b.n	80085e4 <LPS22HB_FIFO_Watermark_Usage+0x2e>
  }

  return COMPONENT_OK;
 80085e2:	2300      	movs	r3, #0
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3708      	adds	r7, #8
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}

080085ec <LPS22HB_FIFO_Set_Interrupt>:
 * @param interrupt The FIFO interrupt to be set; values: 0 = FTH; 1 = FULL; 2 = OVR
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Set_Interrupt( DrvContextTypeDef *handle, uint8_t interrupt )
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b082      	sub	sp, #8
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
 80085f4:	460b      	mov	r3, r1
 80085f6:	70fb      	strb	r3, [r7, #3]

  switch( interrupt )
 80085f8:	78fb      	ldrb	r3, [r7, #3]
 80085fa:	2b02      	cmp	r3, #2
 80085fc:	d018      	beq.n	8008630 <LPS22HB_FIFO_Set_Interrupt+0x44>
 80085fe:	2b02      	cmp	r3, #2
 8008600:	dc1f      	bgt.n	8008642 <LPS22HB_FIFO_Set_Interrupt+0x56>
 8008602:	2b00      	cmp	r3, #0
 8008604:	d002      	beq.n	800860c <LPS22HB_FIFO_Set_Interrupt+0x20>
 8008606:	2b01      	cmp	r3, #1
 8008608:	d009      	beq.n	800861e <LPS22HB_FIFO_Set_Interrupt+0x32>
 800860a:	e01a      	b.n	8008642 <LPS22HB_FIFO_Set_Interrupt+0x56>
  {
    case 0:
      if ( LPS22HB_Set_FIFO_FTH_Interrupt( handle, LPS22HB_ENABLE ) == LPS22HB_ERROR )
 800860c:	2101      	movs	r1, #1
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f7fe ff59 	bl	80074c6 <LPS22HB_Set_FIFO_FTH_Interrupt>
 8008614:	4603      	mov	r3, r0
 8008616:	2b01      	cmp	r3, #1
 8008618:	d115      	bne.n	8008646 <LPS22HB_FIFO_Set_Interrupt+0x5a>
      {
        return COMPONENT_ERROR;
 800861a:	2301      	movs	r3, #1
 800861c:	e019      	b.n	8008652 <LPS22HB_FIFO_Set_Interrupt+0x66>
      }
      break;
    case 1:
      if ( LPS22HB_Set_FIFO_FULL_Interrupt( handle, LPS22HB_ENABLE ) == LPS22HB_ERROR )
 800861e:	2101      	movs	r1, #1
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f7fe ff82 	bl	800752a <LPS22HB_Set_FIFO_FULL_Interrupt>
 8008626:	4603      	mov	r3, r0
 8008628:	2b01      	cmp	r3, #1
 800862a:	d10e      	bne.n	800864a <LPS22HB_FIFO_Set_Interrupt+0x5e>
      {
        return COMPONENT_ERROR;
 800862c:	2301      	movs	r3, #1
 800862e:	e010      	b.n	8008652 <LPS22HB_FIFO_Set_Interrupt+0x66>
      }
      break;
    case 2:
      if ( LPS22HB_Set_FIFO_OVR_Interrupt( handle, LPS22HB_ENABLE ) == LPS22HB_ERROR )
 8008630:	2101      	movs	r1, #1
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f7fe ff15 	bl	8007462 <LPS22HB_Set_FIFO_OVR_Interrupt>
 8008638:	4603      	mov	r3, r0
 800863a:	2b01      	cmp	r3, #1
 800863c:	d107      	bne.n	800864e <LPS22HB_FIFO_Set_Interrupt+0x62>
      {
        return COMPONENT_ERROR;
 800863e:	2301      	movs	r3, #1
 8008640:	e007      	b.n	8008652 <LPS22HB_FIFO_Set_Interrupt+0x66>
      }
      break;
    default:
      return COMPONENT_ERROR;
 8008642:	2301      	movs	r3, #1
 8008644:	e005      	b.n	8008652 <LPS22HB_FIFO_Set_Interrupt+0x66>
      break;
 8008646:	bf00      	nop
 8008648:	e002      	b.n	8008650 <LPS22HB_FIFO_Set_Interrupt+0x64>
      break;
 800864a:	bf00      	nop
 800864c:	e000      	b.n	8008650 <LPS22HB_FIFO_Set_Interrupt+0x64>
      break;
 800864e:	bf00      	nop
  }

  return COMPONENT_OK;
 8008650:	2300      	movs	r3, #0
}
 8008652:	4618      	mov	r0, r3
 8008654:	3708      	adds	r7, #8
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}

0800865a <LPS22HB_FIFO_Reset_Interrupt>:
 * @param interrupt The FIFO interrupt to be reset; values: 0 = FTH; 1 = FULL; 2 = OVR
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Reset_Interrupt( DrvContextTypeDef *handle, uint8_t interrupt )
{
 800865a:	b580      	push	{r7, lr}
 800865c:	b082      	sub	sp, #8
 800865e:	af00      	add	r7, sp, #0
 8008660:	6078      	str	r0, [r7, #4]
 8008662:	460b      	mov	r3, r1
 8008664:	70fb      	strb	r3, [r7, #3]

  switch( interrupt )
 8008666:	78fb      	ldrb	r3, [r7, #3]
 8008668:	2b02      	cmp	r3, #2
 800866a:	d018      	beq.n	800869e <LPS22HB_FIFO_Reset_Interrupt+0x44>
 800866c:	2b02      	cmp	r3, #2
 800866e:	dc1f      	bgt.n	80086b0 <LPS22HB_FIFO_Reset_Interrupt+0x56>
 8008670:	2b00      	cmp	r3, #0
 8008672:	d002      	beq.n	800867a <LPS22HB_FIFO_Reset_Interrupt+0x20>
 8008674:	2b01      	cmp	r3, #1
 8008676:	d009      	beq.n	800868c <LPS22HB_FIFO_Reset_Interrupt+0x32>
 8008678:	e01a      	b.n	80086b0 <LPS22HB_FIFO_Reset_Interrupt+0x56>
  {
    case 0:
      if ( LPS22HB_Set_FIFO_FTH_Interrupt( handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 800867a:	2100      	movs	r1, #0
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f7fe ff22 	bl	80074c6 <LPS22HB_Set_FIFO_FTH_Interrupt>
 8008682:	4603      	mov	r3, r0
 8008684:	2b01      	cmp	r3, #1
 8008686:	d115      	bne.n	80086b4 <LPS22HB_FIFO_Reset_Interrupt+0x5a>
      {
        return COMPONENT_ERROR;
 8008688:	2301      	movs	r3, #1
 800868a:	e019      	b.n	80086c0 <LPS22HB_FIFO_Reset_Interrupt+0x66>
      }
      break;
    case 1:
      if ( LPS22HB_Set_FIFO_FULL_Interrupt( handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 800868c:	2100      	movs	r1, #0
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f7fe ff4b 	bl	800752a <LPS22HB_Set_FIFO_FULL_Interrupt>
 8008694:	4603      	mov	r3, r0
 8008696:	2b01      	cmp	r3, #1
 8008698:	d10e      	bne.n	80086b8 <LPS22HB_FIFO_Reset_Interrupt+0x5e>
      {
        return COMPONENT_ERROR;
 800869a:	2301      	movs	r3, #1
 800869c:	e010      	b.n	80086c0 <LPS22HB_FIFO_Reset_Interrupt+0x66>
      }
      break;
    case 2:
      if ( LPS22HB_Set_FIFO_OVR_Interrupt( handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 800869e:	2100      	movs	r1, #0
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f7fe fede 	bl	8007462 <LPS22HB_Set_FIFO_OVR_Interrupt>
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d107      	bne.n	80086bc <LPS22HB_FIFO_Reset_Interrupt+0x62>
      {
        return COMPONENT_ERROR;
 80086ac:	2301      	movs	r3, #1
 80086ae:	e007      	b.n	80086c0 <LPS22HB_FIFO_Reset_Interrupt+0x66>
      }
      break;
    default:
      return COMPONENT_ERROR;
 80086b0:	2301      	movs	r3, #1
 80086b2:	e005      	b.n	80086c0 <LPS22HB_FIFO_Reset_Interrupt+0x66>
      break;
 80086b4:	bf00      	nop
 80086b6:	e002      	b.n	80086be <LPS22HB_FIFO_Reset_Interrupt+0x64>
      break;
 80086b8:	bf00      	nop
 80086ba:	e000      	b.n	80086be <LPS22HB_FIFO_Reset_Interrupt+0x64>
      break;
 80086bc:	bf00      	nop
  }

  return COMPONENT_OK;
 80086be:	2300      	movs	r3, #0
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3708      	adds	r7, #8
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}

080086c8 <LSM303AGR_ACC_WriteReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b084      	sub	sp, #16
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	60f8      	str	r0, [r7, #12]
 80086d0:	607a      	str	r2, [r7, #4]
 80086d2:	461a      	mov	r2, r3
 80086d4:	460b      	mov	r3, r1
 80086d6:	72fb      	strb	r3, [r7, #11]
 80086d8:	4613      	mov	r3, r2
 80086da:	813b      	strh	r3, [r7, #8]

  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 80086dc:	893b      	ldrh	r3, [r7, #8]
 80086de:	7af9      	ldrb	r1, [r7, #11]
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	68f8      	ldr	r0, [r7, #12]
 80086e4:	f006 facc 	bl	800ec80 <Sensor_IO_Write>
 80086e8:	4603      	mov	r3, r0
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d001      	beq.n	80086f2 <LSM303AGR_ACC_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 80086ee:	2300      	movs	r3, #0
 80086f0:	e000      	b.n	80086f4 <LSM303AGR_ACC_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 80086f2:	2301      	movs	r3, #1
  }
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3710      	adds	r7, #16
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}

080086fc <LSM303AGR_ACC_ReadReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b084      	sub	sp, #16
 8008700:	af00      	add	r7, sp, #0
 8008702:	60f8      	str	r0, [r7, #12]
 8008704:	607a      	str	r2, [r7, #4]
 8008706:	461a      	mov	r2, r3
 8008708:	460b      	mov	r3, r1
 800870a:	72fb      	strb	r3, [r7, #11]
 800870c:	4613      	mov	r3, r2
 800870e:	813b      	strh	r3, [r7, #8]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 8008710:	893b      	ldrh	r3, [r7, #8]
 8008712:	7af9      	ldrb	r1, [r7, #11]
 8008714:	687a      	ldr	r2, [r7, #4]
 8008716:	68f8      	ldr	r0, [r7, #12]
 8008718:	f006 fb0d 	bl	800ed36 <Sensor_IO_Read>
 800871c:	4603      	mov	r3, r0
 800871e:	2b00      	cmp	r3, #0
 8008720:	d001      	beq.n	8008726 <LSM303AGR_ACC_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 8008722:	2300      	movs	r3, #0
 8008724:	e000      	b.n	8008728 <LSM303AGR_ACC_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8008726:	2301      	movs	r3, #1
  }
}
 8008728:	4618      	mov	r0, r3
 800872a:	3710      	adds	r7, #16
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}

08008730 <LSM303AGR_ACC_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_WHO_AM_I(void *handle, u8_t *value)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b082      	sub	sp, #8
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_WHO_AM_I_REG, (u8_t *)value, 1) )
 800873a:	2301      	movs	r3, #1
 800873c:	683a      	ldr	r2, [r7, #0]
 800873e:	210f      	movs	r1, #15
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f7ff ffdb 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008746:	4603      	mov	r3, r0
 8008748:	2b00      	cmp	r3, #0
 800874a:	d101      	bne.n	8008750 <LSM303AGR_ACC_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 800874c:	2300      	movs	r3, #0
 800874e:	e008      	b.n	8008762 <LSM303AGR_ACC_R_WHO_AM_I+0x32>

  *value &= LSM303AGR_ACC_WHO_AM_I_MASK; //coerce
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	781a      	ldrb	r2, [r3, #0]
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM303AGR_ACC_WHO_AM_I_POSITION; //mask
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	781a      	ldrb	r2, [r3, #0]
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008760:	2301      	movs	r3, #1
}
 8008762:	4618      	mov	r0, r3
 8008764:	3708      	adds	r7, #8
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}

0800876a <LSM303AGR_ACC_W_BlockDataUpdate>:
* Input          : LSM303AGR_ACC_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_BlockDataUpdate(void *handle, LSM303AGR_ACC_BDU_t newValue)
{
 800876a:	b580      	push	{r7, lr}
 800876c:	b084      	sub	sp, #16
 800876e:	af00      	add	r7, sp, #0
 8008770:	6078      	str	r0, [r7, #4]
 8008772:	460b      	mov	r3, r1
 8008774:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8008776:	f107 020f 	add.w	r2, r7, #15
 800877a:	2301      	movs	r3, #1
 800877c:	2123      	movs	r1, #35	@ 0x23
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f7ff ffbc 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008784:	4603      	mov	r3, r0
 8008786:	2b00      	cmp	r3, #0
 8008788:	d101      	bne.n	800878e <LSM303AGR_ACC_W_BlockDataUpdate+0x24>
    return MEMS_ERROR;
 800878a:	2300      	movs	r3, #0
 800878c:	e016      	b.n	80087bc <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  value &= ~LSM303AGR_ACC_BDU_MASK;
 800878e:	7bfb      	ldrb	r3, [r7, #15]
 8008790:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008794:	b2db      	uxtb	r3, r3
 8008796:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008798:	7bfa      	ldrb	r2, [r7, #15]
 800879a:	78fb      	ldrb	r3, [r7, #3]
 800879c:	4313      	orrs	r3, r2
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 80087a2:	f107 020f 	add.w	r2, r7, #15
 80087a6:	2301      	movs	r3, #1
 80087a8:	2123      	movs	r1, #35	@ 0x23
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f7ff ff8c 	bl	80086c8 <LSM303AGR_ACC_WriteReg>
 80087b0:	4603      	mov	r3, r0
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d101      	bne.n	80087ba <LSM303AGR_ACC_W_BlockDataUpdate+0x50>
    return MEMS_ERROR;
 80087b6:	2300      	movs	r3, #0
 80087b8:	e000      	b.n	80087bc <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  return MEMS_SUCCESS;
 80087ba:	2301      	movs	r3, #1
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3710      	adds	r7, #16
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <LSM303AGR_ACC_W_FullScale>:
* Input          : LSM303AGR_ACC_FS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FullScale(void *handle, LSM303AGR_ACC_FS_t newValue)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b084      	sub	sp, #16
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	460b      	mov	r3, r1
 80087ce:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 80087d0:	f107 020f 	add.w	r2, r7, #15
 80087d4:	2301      	movs	r3, #1
 80087d6:	2123      	movs	r1, #35	@ 0x23
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f7ff ff8f 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 80087de:	4603      	mov	r3, r0
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d101      	bne.n	80087e8 <LSM303AGR_ACC_W_FullScale+0x24>
    return MEMS_ERROR;
 80087e4:	2300      	movs	r3, #0
 80087e6:	e016      	b.n	8008816 <LSM303AGR_ACC_W_FullScale+0x52>

  value &= ~LSM303AGR_ACC_FS_MASK;
 80087e8:	7bfb      	ldrb	r3, [r7, #15]
 80087ea:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80087ee:	b2db      	uxtb	r3, r3
 80087f0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80087f2:	7bfa      	ldrb	r2, [r7, #15]
 80087f4:	78fb      	ldrb	r3, [r7, #3]
 80087f6:	4313      	orrs	r3, r2
 80087f8:	b2db      	uxtb	r3, r3
 80087fa:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 80087fc:	f107 020f 	add.w	r2, r7, #15
 8008800:	2301      	movs	r3, #1
 8008802:	2123      	movs	r1, #35	@ 0x23
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f7ff ff5f 	bl	80086c8 <LSM303AGR_ACC_WriteReg>
 800880a:	4603      	mov	r3, r0
 800880c:	2b00      	cmp	r3, #0
 800880e:	d101      	bne.n	8008814 <LSM303AGR_ACC_W_FullScale+0x50>
    return MEMS_ERROR;
 8008810:	2300      	movs	r3, #0
 8008812:	e000      	b.n	8008816 <LSM303AGR_ACC_W_FullScale+0x52>

  return MEMS_SUCCESS;
 8008814:	2301      	movs	r3, #1
}
 8008816:	4618      	mov	r0, r3
 8008818:	3710      	adds	r7, #16
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}

0800881e <LSM303AGR_ACC_R_FullScale>:
* Input          : Pointer to LSM303AGR_ACC_FS_t
* Output         : Status of FS see LSM303AGR_ACC_FS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_FullScale(void *handle, LSM303AGR_ACC_FS_t *value)
{
 800881e:	b580      	push	{r7, lr}
 8008820:	b082      	sub	sp, #8
 8008822:	af00      	add	r7, sp, #0
 8008824:	6078      	str	r0, [r7, #4]
 8008826:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 8008828:	2301      	movs	r3, #1
 800882a:	683a      	ldr	r2, [r7, #0]
 800882c:	2123      	movs	r1, #35	@ 0x23
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f7ff ff64 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008834:	4603      	mov	r3, r0
 8008836:	2b00      	cmp	r3, #0
 8008838:	d101      	bne.n	800883e <LSM303AGR_ACC_R_FullScale+0x20>
    return MEMS_ERROR;
 800883a:	2300      	movs	r3, #0
 800883c:	e007      	b.n	800884e <LSM303AGR_ACC_R_FullScale+0x30>

  *value &= LSM303AGR_ACC_FS_MASK; //mask
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	781b      	ldrb	r3, [r3, #0]
 8008842:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008846:	b2da      	uxtb	r2, r3
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800884c:	2301      	movs	r3, #1
}
 800884e:	4618      	mov	r0, r3
 8008850:	3708      	adds	r7, #8
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}

08008856 <LSM303AGR_ACC_Get_Raw_Acceleration>:
* Input          : pointer to [u8_t]
* Output         : Acceleration buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_Get_Raw_Acceleration(void *handle, u8_t *buff)
{
 8008856:	b580      	push	{r7, lr}
 8008858:	b082      	sub	sp, #8
 800885a:	af00      	add	r7, sp, #0
 800885c:	6078      	str	r0, [r7, #4]
 800885e:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_OUT_X_L, buff, 6 ) )
 8008860:	2306      	movs	r3, #6
 8008862:	683a      	ldr	r2, [r7, #0]
 8008864:	2128      	movs	r1, #40	@ 0x28
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f7ff ff48 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 800886c:	4603      	mov	r3, r0
 800886e:	2b00      	cmp	r3, #0
 8008870:	d101      	bne.n	8008876 <LSM303AGR_ACC_Get_Raw_Acceleration+0x20>
    return MEMS_ERROR;
 8008872:	2300      	movs	r3, #0
 8008874:	e000      	b.n	8008878 <LSM303AGR_ACC_Get_Raw_Acceleration+0x22>

  return MEMS_SUCCESS;
 8008876:	2301      	movs	r3, #1
}
 8008878:	4618      	mov	r0, r3
 800887a:	3708      	adds	r7, #8
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}

08008880 <LSM303AGR_ACC_Get_Acceleration>:
    62520,  /* FS @8g */
    187580, /* FS @16g */
  },
};
status_t LSM303AGR_ACC_Get_Acceleration(void *handle, int *buff)
{
 8008880:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008884:	b092      	sub	sp, #72	@ 0x48
 8008886:	af00      	add	r7, sp, #0
 8008888:	6378      	str	r0, [r7, #52]	@ 0x34
 800888a:	6339      	str	r1, [r7, #48]	@ 0x30
  Type3Axis16bit_U raw_data_tmp;
  u8_t op_mode = 0, fs_mode = 0, shift = 0;
 800888c:	2300      	movs	r3, #0
 800888e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008892:	2300      	movs	r3, #0
 8008894:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8008898:	2300      	movs	r3, #0
 800889a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;
  LSM303AGR_ACC_FS_t fs;

  /* Determine which operational mode the acc is set */
  LSM303AGR_ACC_R_HiRes(handle, &hr);
 800889e:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 80088a2:	4619      	mov	r1, r3
 80088a4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80088a6:	f000 fa4f 	bl	8008d48 <LSM303AGR_ACC_R_HiRes>
  LSM303AGR_ACC_R_LOWPWR_EN(handle, &lp);
 80088aa:	f107 033b 	add.w	r3, r7, #59	@ 0x3b
 80088ae:	4619      	mov	r1, r3
 80088b0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80088b2:	f000 fa2d 	bl	8008d10 <LSM303AGR_ACC_R_LOWPWR_EN>

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 80088b6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80088ba:	2b08      	cmp	r3, #8
 80088bc:	d10a      	bne.n	80088d4 <LSM303AGR_ACC_Get_Acceleration+0x54>
 80088be:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d106      	bne.n	80088d4 <LSM303AGR_ACC_Get_Acceleration+0x54>
  {
    /* op mode is LP 8-bit */
    op_mode = 2;
 80088c6:	2302      	movs	r3, #2
 80088c8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    shift = 8;
 80088cc:	2308      	movs	r3, #8
 80088ce:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80088d2:	e01f      	b.n	8008914 <LSM303AGR_ACC_Get_Acceleration+0x94>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 80088d4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d10a      	bne.n	80088f2 <LSM303AGR_ACC_Get_Acceleration+0x72>
 80088dc:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d106      	bne.n	80088f2 <LSM303AGR_ACC_Get_Acceleration+0x72>
  {
    /* op mode is Normal 10-bit */
    op_mode = 1;
 80088e4:	2301      	movs	r3, #1
 80088e6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    shift = 6;
 80088ea:	2306      	movs	r3, #6
 80088ec:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80088f0:	e010      	b.n	8008914 <LSM303AGR_ACC_Get_Acceleration+0x94>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 80088f2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d10a      	bne.n	8008910 <LSM303AGR_ACC_Get_Acceleration+0x90>
 80088fa:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80088fe:	2b08      	cmp	r3, #8
 8008900:	d106      	bne.n	8008910 <LSM303AGR_ACC_Get_Acceleration+0x90>
  {
    /* op mode is HR 12-bit */
    op_mode = 0;
 8008902:	2300      	movs	r3, #0
 8008904:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    shift = 4;
 8008908:	2304      	movs	r3, #4
 800890a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 800890e:	e001      	b.n	8008914 <LSM303AGR_ACC_Get_Acceleration+0x94>
  }
  else
    return MEMS_ERROR;
 8008910:	2300      	movs	r3, #0
 8008912:	e0d2      	b.n	8008aba <LSM303AGR_ACC_Get_Acceleration+0x23a>

  /* Determine the Full Scale the acc is set */
  LSM303AGR_ACC_R_FullScale(handle, &fs);
 8008914:	f107 0339 	add.w	r3, r7, #57	@ 0x39
 8008918:	4619      	mov	r1, r3
 800891a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800891c:	f7ff ff7f 	bl	800881e <LSM303AGR_ACC_R_FullScale>
  switch (fs)
 8008920:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008924:	2b30      	cmp	r3, #48	@ 0x30
 8008926:	d016      	beq.n	8008956 <LSM303AGR_ACC_Get_Acceleration+0xd6>
 8008928:	2b30      	cmp	r3, #48	@ 0x30
 800892a:	dc18      	bgt.n	800895e <LSM303AGR_ACC_Get_Acceleration+0xde>
 800892c:	2b20      	cmp	r3, #32
 800892e:	d00e      	beq.n	800894e <LSM303AGR_ACC_Get_Acceleration+0xce>
 8008930:	2b20      	cmp	r3, #32
 8008932:	dc14      	bgt.n	800895e <LSM303AGR_ACC_Get_Acceleration+0xde>
 8008934:	2b00      	cmp	r3, #0
 8008936:	d002      	beq.n	800893e <LSM303AGR_ACC_Get_Acceleration+0xbe>
 8008938:	2b10      	cmp	r3, #16
 800893a:	d004      	beq.n	8008946 <LSM303AGR_ACC_Get_Acceleration+0xc6>
 800893c:	e00f      	b.n	800895e <LSM303AGR_ACC_Get_Acceleration+0xde>
  {
    case LSM303AGR_ACC_FS_2G:
      fs_mode = 0;
 800893e:	2300      	movs	r3, #0
 8008940:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
      break;
 8008944:	e00b      	b.n	800895e <LSM303AGR_ACC_Get_Acceleration+0xde>

    case LSM303AGR_ACC_FS_4G:
      fs_mode = 1;
 8008946:	2301      	movs	r3, #1
 8008948:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
      break;
 800894c:	e007      	b.n	800895e <LSM303AGR_ACC_Get_Acceleration+0xde>

    case LSM303AGR_ACC_FS_8G:
      fs_mode = 2;
 800894e:	2302      	movs	r3, #2
 8008950:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
      break;
 8008954:	e003      	b.n	800895e <LSM303AGR_ACC_Get_Acceleration+0xde>

    case LSM303AGR_ACC_FS_16G:
      fs_mode = 3;
 8008956:	2303      	movs	r3, #3
 8008958:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
      break;
 800895c:	bf00      	nop
  }

  /* Read out raw accelerometer samples */
  LSM303AGR_ACC_Get_Raw_Acceleration(handle, raw_data_tmp.u8bit);
 800895e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8008962:	4619      	mov	r1, r3
 8008964:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008966:	f7ff ff76 	bl	8008856 <LSM303AGR_ACC_Get_Raw_Acceleration>

  /* Apply proper shift and sensitivity */
  buff[0] = ((raw_data_tmp.i16bit[0] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 800896a:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 800896e:	461a      	mov	r2, r3
 8008970:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8008974:	fa42 f303 	asr.w	r3, r2, r3
 8008978:	17da      	asrs	r2, r3, #31
 800897a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800897c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800897e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008982:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8008986:	494f      	ldr	r1, [pc, #316]	@ (8008ac4 <LSM303AGR_ACC_Get_Acceleration+0x244>)
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	4413      	add	r3, r2
 800898c:	00db      	lsls	r3, r3, #3
 800898e:	440b      	add	r3, r1
 8008990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008994:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008996:	fb02 f001 	mul.w	r0, r2, r1
 800899a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800899c:	fb01 f103 	mul.w	r1, r1, r3
 80089a0:	4401      	add	r1, r0
 80089a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089a4:	fba0 4502 	umull	r4, r5, r0, r2
 80089a8:	194b      	adds	r3, r1, r5
 80089aa:	461d      	mov	r5, r3
 80089ac:	f514 73fa 	adds.w	r3, r4, #500	@ 0x1f4
 80089b0:	623b      	str	r3, [r7, #32]
 80089b2:	f145 0300 	adc.w	r3, r5, #0
 80089b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80089b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80089bc:	f04f 0300 	mov.w	r3, #0
 80089c0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80089c4:	f7fc f902 	bl	8004bcc <__aeabi_ldivmod>
 80089c8:	4602      	mov	r2, r0
 80089ca:	460b      	mov	r3, r1
 80089cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ce:	601a      	str	r2, [r3, #0]
  buff[1] = ((raw_data_tmp.i16bit[1] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 80089d0:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 80089d4:	461a      	mov	r2, r3
 80089d6:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80089da:	fa42 f303 	asr.w	r3, r2, r3
 80089de:	17da      	asrs	r2, r3, #31
 80089e0:	61bb      	str	r3, [r7, #24]
 80089e2:	61fa      	str	r2, [r7, #28]
 80089e4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80089e8:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80089ec:	4935      	ldr	r1, [pc, #212]	@ (8008ac4 <LSM303AGR_ACC_Get_Acceleration+0x244>)
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	4413      	add	r3, r2
 80089f2:	00db      	lsls	r3, r3, #3
 80089f4:	440b      	add	r3, r1
 80089f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fa:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80089fe:	4629      	mov	r1, r5
 8008a00:	fb02 f001 	mul.w	r0, r2, r1
 8008a04:	4621      	mov	r1, r4
 8008a06:	fb01 f103 	mul.w	r1, r1, r3
 8008a0a:	4401      	add	r1, r0
 8008a0c:	4620      	mov	r0, r4
 8008a0e:	fba0 ab02 	umull	sl, fp, r0, r2
 8008a12:	eb01 030b 	add.w	r3, r1, fp
 8008a16:	469b      	mov	fp, r3
 8008a18:	f51a 73fa 	adds.w	r3, sl, #500	@ 0x1f4
 8008a1c:	613b      	str	r3, [r7, #16]
 8008a1e:	f14b 0300 	adc.w	r3, fp, #0
 8008a22:	617b      	str	r3, [r7, #20]
 8008a24:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008a28:	f04f 0300 	mov.w	r3, #0
 8008a2c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008a30:	f7fc f8cc 	bl	8004bcc <__aeabi_ldivmod>
 8008a34:	4602      	mov	r2, r0
 8008a36:	460b      	mov	r3, r1
 8008a38:	4610      	mov	r0, r2
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a3e:	3304      	adds	r3, #4
 8008a40:	4602      	mov	r2, r0
 8008a42:	601a      	str	r2, [r3, #0]
  buff[2] = ((raw_data_tmp.i16bit[2] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 8008a44:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8008a48:	461a      	mov	r2, r3
 8008a4a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8008a4e:	fa42 f303 	asr.w	r3, r2, r3
 8008a52:	17da      	asrs	r2, r3, #31
 8008a54:	60bb      	str	r3, [r7, #8]
 8008a56:	60fa      	str	r2, [r7, #12]
 8008a58:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8008a5c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008a60:	4918      	ldr	r1, [pc, #96]	@ (8008ac4 <LSM303AGR_ACC_Get_Acceleration+0x244>)
 8008a62:	0092      	lsls	r2, r2, #2
 8008a64:	4413      	add	r3, r2
 8008a66:	00db      	lsls	r3, r3, #3
 8008a68:	440b      	add	r3, r1
 8008a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a6e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008a72:	4629      	mov	r1, r5
 8008a74:	fb02 f001 	mul.w	r0, r2, r1
 8008a78:	4621      	mov	r1, r4
 8008a7a:	fb01 f103 	mul.w	r1, r1, r3
 8008a7e:	4401      	add	r1, r0
 8008a80:	4620      	mov	r0, r4
 8008a82:	fba0 8902 	umull	r8, r9, r0, r2
 8008a86:	eb01 0309 	add.w	r3, r1, r9
 8008a8a:	4699      	mov	r9, r3
 8008a8c:	f518 73fa 	adds.w	r3, r8, #500	@ 0x1f4
 8008a90:	603b      	str	r3, [r7, #0]
 8008a92:	f149 0300 	adc.w	r3, r9, #0
 8008a96:	607b      	str	r3, [r7, #4]
 8008a98:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008a9c:	f04f 0300 	mov.w	r3, #0
 8008aa0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008aa4:	f7fc f892 	bl	8004bcc <__aeabi_ldivmod>
 8008aa8:	4602      	mov	r2, r0
 8008aaa:	460b      	mov	r3, r1
 8008aac:	4610      	mov	r0, r2
 8008aae:	4619      	mov	r1, r3
 8008ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab2:	3308      	adds	r3, #8
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	601a      	str	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008ab8:	2301      	movs	r3, #1
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	3748      	adds	r7, #72	@ 0x48
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008ac4:	0801bd98 	.word	0x0801bd98

08008ac8 <LSM303AGR_ACC_W_ODR>:
* Input          : LSM303AGR_ACC_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ODR(void *handle, LSM303AGR_ACC_ODR_t newValue)
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b084      	sub	sp, #16
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
 8008ad0:	460b      	mov	r3, r1
 8008ad2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008ad4:	f107 020f 	add.w	r2, r7, #15
 8008ad8:	2301      	movs	r3, #1
 8008ada:	2120      	movs	r1, #32
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f7ff fe0d 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d101      	bne.n	8008aec <LSM303AGR_ACC_W_ODR+0x24>
    return MEMS_ERROR;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	e016      	b.n	8008b1a <LSM303AGR_ACC_W_ODR+0x52>

  value &= ~LSM303AGR_ACC_ODR_MASK;
 8008aec:	7bfb      	ldrb	r3, [r7, #15]
 8008aee:	f003 030f 	and.w	r3, r3, #15
 8008af2:	b2db      	uxtb	r3, r3
 8008af4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008af6:	7bfa      	ldrb	r2, [r7, #15]
 8008af8:	78fb      	ldrb	r3, [r7, #3]
 8008afa:	4313      	orrs	r3, r2
 8008afc:	b2db      	uxtb	r3, r3
 8008afe:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008b00:	f107 020f 	add.w	r2, r7, #15
 8008b04:	2301      	movs	r3, #1
 8008b06:	2120      	movs	r1, #32
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f7ff fddd 	bl	80086c8 <LSM303AGR_ACC_WriteReg>
 8008b0e:	4603      	mov	r3, r0
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d101      	bne.n	8008b18 <LSM303AGR_ACC_W_ODR+0x50>
    return MEMS_ERROR;
 8008b14:	2300      	movs	r3, #0
 8008b16:	e000      	b.n	8008b1a <LSM303AGR_ACC_W_ODR+0x52>

  return MEMS_SUCCESS;
 8008b18:	2301      	movs	r3, #1
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3710      	adds	r7, #16
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}

08008b22 <LSM303AGR_ACC_R_ODR>:
* Input          : Pointer to LSM303AGR_ACC_ODR_t
* Output         : Status of ODR see LSM303AGR_ACC_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ODR(void *handle, LSM303AGR_ACC_ODR_t *value)
{
 8008b22:	b580      	push	{r7, lr}
 8008b24:	b082      	sub	sp, #8
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	6078      	str	r0, [r7, #4]
 8008b2a:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	683a      	ldr	r2, [r7, #0]
 8008b30:	2120      	movs	r1, #32
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f7ff fde2 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d101      	bne.n	8008b42 <LSM303AGR_ACC_R_ODR+0x20>
    return MEMS_ERROR;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	e007      	b.n	8008b52 <LSM303AGR_ACC_R_ODR+0x30>

  *value &= LSM303AGR_ACC_ODR_MASK; //mask
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	781b      	ldrb	r3, [r3, #0]
 8008b46:	f023 030f 	bic.w	r3, r3, #15
 8008b4a:	b2da      	uxtb	r2, r3
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008b50:	2301      	movs	r3, #1
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3708      	adds	r7, #8
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}

08008b5a <LSM303AGR_ACC_W_XEN>:
* Input          : LSM303AGR_ACC_XEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_XEN(void *handle, LSM303AGR_ACC_XEN_t newValue)
{
 8008b5a:	b580      	push	{r7, lr}
 8008b5c:	b084      	sub	sp, #16
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	6078      	str	r0, [r7, #4]
 8008b62:	460b      	mov	r3, r1
 8008b64:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008b66:	f107 020f 	add.w	r2, r7, #15
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	2120      	movs	r1, #32
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f7ff fdc4 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008b74:	4603      	mov	r3, r0
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d101      	bne.n	8008b7e <LSM303AGR_ACC_W_XEN+0x24>
    return MEMS_ERROR;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	e016      	b.n	8008bac <LSM303AGR_ACC_W_XEN+0x52>

  value &= ~LSM303AGR_ACC_XEN_MASK;
 8008b7e:	7bfb      	ldrb	r3, [r7, #15]
 8008b80:	f023 0301 	bic.w	r3, r3, #1
 8008b84:	b2db      	uxtb	r3, r3
 8008b86:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008b88:	7bfa      	ldrb	r2, [r7, #15]
 8008b8a:	78fb      	ldrb	r3, [r7, #3]
 8008b8c:	4313      	orrs	r3, r2
 8008b8e:	b2db      	uxtb	r3, r3
 8008b90:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008b92:	f107 020f 	add.w	r2, r7, #15
 8008b96:	2301      	movs	r3, #1
 8008b98:	2120      	movs	r1, #32
 8008b9a:	6878      	ldr	r0, [r7, #4]
 8008b9c:	f7ff fd94 	bl	80086c8 <LSM303AGR_ACC_WriteReg>
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d101      	bne.n	8008baa <LSM303AGR_ACC_W_XEN+0x50>
    return MEMS_ERROR;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	e000      	b.n	8008bac <LSM303AGR_ACC_W_XEN+0x52>

  return MEMS_SUCCESS;
 8008baa:	2301      	movs	r3, #1
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3710      	adds	r7, #16
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <LSM303AGR_ACC_R_XEN>:
* Input          : Pointer to LSM303AGR_ACC_XEN_t
* Output         : Status of XEN see LSM303AGR_ACC_XEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XEN(void *handle, LSM303AGR_ACC_XEN_t *value)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	683a      	ldr	r2, [r7, #0]
 8008bc2:	2120      	movs	r1, #32
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f7ff fd99 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d101      	bne.n	8008bd4 <LSM303AGR_ACC_R_XEN+0x20>
    return MEMS_ERROR;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	e007      	b.n	8008be4 <LSM303AGR_ACC_R_XEN+0x30>

  *value &= LSM303AGR_ACC_XEN_MASK; //mask
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	781b      	ldrb	r3, [r3, #0]
 8008bd8:	f003 0301 	and.w	r3, r3, #1
 8008bdc:	b2da      	uxtb	r2, r3
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008be2:	2301      	movs	r3, #1
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3708      	adds	r7, #8
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}

08008bec <LSM303AGR_ACC_W_YEN>:
* Input          : LSM303AGR_ACC_YEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_YEN(void *handle, LSM303AGR_ACC_YEN_t newValue)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b084      	sub	sp, #16
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	460b      	mov	r3, r1
 8008bf6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008bf8:	f107 020f 	add.w	r2, r7, #15
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	2120      	movs	r1, #32
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	f7ff fd7b 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008c06:	4603      	mov	r3, r0
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d101      	bne.n	8008c10 <LSM303AGR_ACC_W_YEN+0x24>
    return MEMS_ERROR;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	e016      	b.n	8008c3e <LSM303AGR_ACC_W_YEN+0x52>

  value &= ~LSM303AGR_ACC_YEN_MASK;
 8008c10:	7bfb      	ldrb	r3, [r7, #15]
 8008c12:	f023 0302 	bic.w	r3, r3, #2
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008c1a:	7bfa      	ldrb	r2, [r7, #15]
 8008c1c:	78fb      	ldrb	r3, [r7, #3]
 8008c1e:	4313      	orrs	r3, r2
 8008c20:	b2db      	uxtb	r3, r3
 8008c22:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008c24:	f107 020f 	add.w	r2, r7, #15
 8008c28:	2301      	movs	r3, #1
 8008c2a:	2120      	movs	r1, #32
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	f7ff fd4b 	bl	80086c8 <LSM303AGR_ACC_WriteReg>
 8008c32:	4603      	mov	r3, r0
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d101      	bne.n	8008c3c <LSM303AGR_ACC_W_YEN+0x50>
    return MEMS_ERROR;
 8008c38:	2300      	movs	r3, #0
 8008c3a:	e000      	b.n	8008c3e <LSM303AGR_ACC_W_YEN+0x52>

  return MEMS_SUCCESS;
 8008c3c:	2301      	movs	r3, #1
}
 8008c3e:	4618      	mov	r0, r3
 8008c40:	3710      	adds	r7, #16
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}

08008c46 <LSM303AGR_ACC_R_YEN>:
* Input          : Pointer to LSM303AGR_ACC_YEN_t
* Output         : Status of YEN see LSM303AGR_ACC_YEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_YEN(void *handle, LSM303AGR_ACC_YEN_t *value)
{
 8008c46:	b580      	push	{r7, lr}
 8008c48:	b082      	sub	sp, #8
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	6078      	str	r0, [r7, #4]
 8008c4e:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8008c50:	2301      	movs	r3, #1
 8008c52:	683a      	ldr	r2, [r7, #0]
 8008c54:	2120      	movs	r1, #32
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f7ff fd50 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d101      	bne.n	8008c66 <LSM303AGR_ACC_R_YEN+0x20>
    return MEMS_ERROR;
 8008c62:	2300      	movs	r3, #0
 8008c64:	e007      	b.n	8008c76 <LSM303AGR_ACC_R_YEN+0x30>

  *value &= LSM303AGR_ACC_YEN_MASK; //mask
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	781b      	ldrb	r3, [r3, #0]
 8008c6a:	f003 0302 	and.w	r3, r3, #2
 8008c6e:	b2da      	uxtb	r2, r3
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008c74:	2301      	movs	r3, #1
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3708      	adds	r7, #8
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}

08008c7e <LSM303AGR_ACC_W_ZEN>:
* Input          : LSM303AGR_ACC_ZEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ZEN(void *handle, LSM303AGR_ACC_ZEN_t newValue)
{
 8008c7e:	b580      	push	{r7, lr}
 8008c80:	b084      	sub	sp, #16
 8008c82:	af00      	add	r7, sp, #0
 8008c84:	6078      	str	r0, [r7, #4]
 8008c86:	460b      	mov	r3, r1
 8008c88:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008c8a:	f107 020f 	add.w	r2, r7, #15
 8008c8e:	2301      	movs	r3, #1
 8008c90:	2120      	movs	r1, #32
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f7ff fd32 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008c98:	4603      	mov	r3, r0
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d101      	bne.n	8008ca2 <LSM303AGR_ACC_W_ZEN+0x24>
    return MEMS_ERROR;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	e016      	b.n	8008cd0 <LSM303AGR_ACC_W_ZEN+0x52>

  value &= ~LSM303AGR_ACC_ZEN_MASK;
 8008ca2:	7bfb      	ldrb	r3, [r7, #15]
 8008ca4:	f023 0304 	bic.w	r3, r3, #4
 8008ca8:	b2db      	uxtb	r3, r3
 8008caa:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008cac:	7bfa      	ldrb	r2, [r7, #15]
 8008cae:	78fb      	ldrb	r3, [r7, #3]
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	b2db      	uxtb	r3, r3
 8008cb4:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008cb6:	f107 020f 	add.w	r2, r7, #15
 8008cba:	2301      	movs	r3, #1
 8008cbc:	2120      	movs	r1, #32
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f7ff fd02 	bl	80086c8 <LSM303AGR_ACC_WriteReg>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d101      	bne.n	8008cce <LSM303AGR_ACC_W_ZEN+0x50>
    return MEMS_ERROR;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	e000      	b.n	8008cd0 <LSM303AGR_ACC_W_ZEN+0x52>

  return MEMS_SUCCESS;
 8008cce:	2301      	movs	r3, #1
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3710      	adds	r7, #16
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <LSM303AGR_ACC_R_ZEN>:
* Input          : Pointer to LSM303AGR_ACC_ZEN_t
* Output         : Status of ZEN see LSM303AGR_ACC_ZEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ZEN(void *handle, LSM303AGR_ACC_ZEN_t *value)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
 8008ce0:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	683a      	ldr	r2, [r7, #0]
 8008ce6:	2120      	movs	r1, #32
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f7ff fd07 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d101      	bne.n	8008cf8 <LSM303AGR_ACC_R_ZEN+0x20>
    return MEMS_ERROR;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	e007      	b.n	8008d08 <LSM303AGR_ACC_R_ZEN+0x30>

  *value &= LSM303AGR_ACC_ZEN_MASK; //mask
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	781b      	ldrb	r3, [r3, #0]
 8008cfc:	f003 0304 	and.w	r3, r3, #4
 8008d00:	b2da      	uxtb	r2, r3
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008d06:	2301      	movs	r3, #1
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3708      	adds	r7, #8
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}

08008d10 <LSM303AGR_ACC_R_LOWPWR_EN>:
* Input          : Pointer to LSM303AGR_ACC_LPEN_t
* Output         : Status of LPEN see LSM303AGR_ACC_LPEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_LOWPWR_EN(void *handle, LSM303AGR_ACC_LPEN_t *value)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b082      	sub	sp, #8
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	683a      	ldr	r2, [r7, #0]
 8008d1e:	2120      	movs	r1, #32
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f7ff fceb 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008d26:	4603      	mov	r3, r0
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d101      	bne.n	8008d30 <LSM303AGR_ACC_R_LOWPWR_EN+0x20>
    return MEMS_ERROR;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	e007      	b.n	8008d40 <LSM303AGR_ACC_R_LOWPWR_EN+0x30>

  *value &= LSM303AGR_ACC_LPEN_MASK; //mask
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	781b      	ldrb	r3, [r3, #0]
 8008d34:	f003 0308 	and.w	r3, r3, #8
 8008d38:	b2da      	uxtb	r2, r3
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008d3e:	2301      	movs	r3, #1
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3708      	adds	r7, #8
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}

08008d48 <LSM303AGR_ACC_R_HiRes>:
* Input          : Pointer to LSM303AGR_ACC_HR_t
* Output         : Status of HR see LSM303AGR_ACC_HR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_HiRes(void *handle, LSM303AGR_ACC_HR_t *value)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b082      	sub	sp, #8
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 8008d52:	2301      	movs	r3, #1
 8008d54:	683a      	ldr	r2, [r7, #0]
 8008d56:	2123      	movs	r1, #35	@ 0x23
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f7ff fccf 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d101      	bne.n	8008d68 <LSM303AGR_ACC_R_HiRes+0x20>
    return MEMS_ERROR;
 8008d64:	2300      	movs	r3, #0
 8008d66:	e007      	b.n	8008d78 <LSM303AGR_ACC_R_HiRes+0x30>

  *value &= LSM303AGR_ACC_HR_MASK; //mask
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	781b      	ldrb	r3, [r3, #0]
 8008d6c:	f003 0308 	and.w	r3, r3, #8
 8008d70:	b2da      	uxtb	r2, r3
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008d76:	2301      	movs	r3, #1
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	3708      	adds	r7, #8
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}

08008d80 <LSM303AGR_ACC_R_XDataAvail>:
* Input          : Pointer to LSM303AGR_ACC_XDA_t
* Output         : Status of XDA see LSM303AGR_ACC_XDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XDataAvail(void *handle, LSM303AGR_ACC_XDA_t *value)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b082      	sub	sp, #8
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
 8008d88:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_STATUS_REG2, (u8_t *)value, 1) )
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	683a      	ldr	r2, [r7, #0]
 8008d8e:	2127      	movs	r1, #39	@ 0x27
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f7ff fcb3 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008d96:	4603      	mov	r3, r0
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d101      	bne.n	8008da0 <LSM303AGR_ACC_R_XDataAvail+0x20>
    return MEMS_ERROR;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	e007      	b.n	8008db0 <LSM303AGR_ACC_R_XDataAvail+0x30>

  *value &= LSM303AGR_ACC_XDA_MASK; //mask
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	781b      	ldrb	r3, [r3, #0]
 8008da4:	f003 0301 	and.w	r3, r3, #1
 8008da8:	b2da      	uxtb	r2, r3
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008dae:	2301      	movs	r3, #1
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	3708      	adds	r7, #8
 8008db4:	46bd      	mov	sp, r7
 8008db6:	bd80      	pop	{r7, pc}

08008db8 <LSM303AGR_ACC_W_FifoMode>:
* Input          : LSM303AGR_ACC_FM_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FifoMode(void *handle, LSM303AGR_ACC_FM_t newValue)
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b084      	sub	sp, #16
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
 8008dc0:	460b      	mov	r3, r1
 8008dc2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 8008dc4:	f107 020f 	add.w	r2, r7, #15
 8008dc8:	2301      	movs	r3, #1
 8008dca:	212e      	movs	r1, #46	@ 0x2e
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f7ff fc95 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d101      	bne.n	8008ddc <LSM303AGR_ACC_W_FifoMode+0x24>
    return MEMS_ERROR;
 8008dd8:	2300      	movs	r3, #0
 8008dda:	e016      	b.n	8008e0a <LSM303AGR_ACC_W_FifoMode+0x52>

  value &= ~LSM303AGR_ACC_FM_MASK;
 8008ddc:	7bfb      	ldrb	r3, [r7, #15]
 8008dde:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008de6:	7bfa      	ldrb	r2, [r7, #15]
 8008de8:	78fb      	ldrb	r3, [r7, #3]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 8008df0:	f107 020f 	add.w	r2, r7, #15
 8008df4:	2301      	movs	r3, #1
 8008df6:	212e      	movs	r1, #46	@ 0x2e
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f7ff fc65 	bl	80086c8 <LSM303AGR_ACC_WriteReg>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d101      	bne.n	8008e08 <LSM303AGR_ACC_W_FifoMode+0x50>
    return MEMS_ERROR;
 8008e04:	2300      	movs	r3, #0
 8008e06:	e000      	b.n	8008e0a <LSM303AGR_ACC_W_FifoMode+0x52>

  return MEMS_SUCCESS;
 8008e08:	2301      	movs	r3, #1
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3710      	adds	r7, #16
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}
	...

08008e14 <LSM303AGR_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Init( DrvContextTypeDef *handle )
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b086      	sub	sp, #24
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]

  uint8_t axes_status[] = { 1, 1, 1 };
 8008e1c:	4a2b      	ldr	r2, [pc, #172]	@ (8008ecc <LSM303AGR_X_Init+0xb8>)
 8008e1e:	f107 0308 	add.w	r3, r7, #8
 8008e22:	6812      	ldr	r2, [r2, #0]
 8008e24:	4611      	mov	r1, r2
 8008e26:	8019      	strh	r1, [r3, #0]
 8008e28:	3302      	adds	r3, #2
 8008e2a:	0c12      	lsrs	r2, r2, #16
 8008e2c:	701a      	strb	r2, [r3, #0]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	617b      	str	r3, [r7, #20]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	613b      	str	r3, [r7, #16]
  LSM303AGR_Combo_Data_t *comboData = pComponentData->comboData;
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	60fb      	str	r3, [r7, #12]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f000 f8d7 	bl	8008ff4 <LSM303AGR_X_Check_WhoAmI>
 8008e46:	4603      	mov	r3, r0
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d101      	bne.n	8008e50 <LSM303AGR_X_Init+0x3c>
  {
    return COMPONENT_ERROR;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e038      	b.n	8008ec2 <LSM303AGR_X_Init+0xae>
  }

  /* Enable BDU */
  if ( LSM303AGR_ACC_W_BlockDataUpdate( (void *)handle, LSM303AGR_ACC_BDU_ENABLED ) == MEMS_ERROR )
 8008e50:	2180      	movs	r1, #128	@ 0x80
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f7ff fc89 	bl	800876a <LSM303AGR_ACC_W_BlockDataUpdate>
 8008e58:	4603      	mov	r3, r0
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d101      	bne.n	8008e62 <LSM303AGR_X_Init+0x4e>
  {
    return COMPONENT_ERROR;
 8008e5e:	2301      	movs	r3, #1
 8008e60:	e02f      	b.n	8008ec2 <LSM303AGR_X_Init+0xae>
  }

  /* FIFO mode selection */
  if ( LSM303AGR_ACC_W_FifoMode( (void *)handle, LSM303AGR_ACC_FM_BYPASS ) == MEMS_ERROR )
 8008e62:	2100      	movs	r1, #0
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f7ff ffa7 	bl	8008db8 <LSM303AGR_ACC_W_FifoMode>
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d101      	bne.n	8008e74 <LSM303AGR_X_Init+0x60>
  {
    return COMPONENT_ERROR;
 8008e70:	2301      	movs	r3, #1
 8008e72:	e026      	b.n	8008ec2 <LSM303AGR_X_Init+0xae>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 100.0f;
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	4a16      	ldr	r2, [pc, #88]	@ (8008ed0 <LSM303AGR_X_Init+0xbc>)
 8008e78:	605a      	str	r2, [r3, #4]

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 8008e7a:	2100      	movs	r1, #0
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f7ff fe23 	bl	8008ac8 <LSM303AGR_ACC_W_ODR>
 8008e82:	4603      	mov	r3, r0
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d101      	bne.n	8008e8c <LSM303AGR_X_Init+0x78>
  {
    return COMPONENT_ERROR;
 8008e88:	2301      	movs	r3, #1
 8008e8a:	e01a      	b.n	8008ec2 <LSM303AGR_X_Init+0xae>
  }

  /* Full scale selection. */
  if ( LSM303AGR_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 8008e8c:	2100      	movs	r1, #0
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f000 fa3c 	bl	800930c <LSM303AGR_X_Set_FS>
 8008e94:	4603      	mov	r3, r0
 8008e96:	2b01      	cmp	r3, #1
 8008e98:	d101      	bne.n	8008e9e <LSM303AGR_X_Init+0x8a>
  {
    return COMPONENT_ERROR;
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	e011      	b.n	8008ec2 <LSM303AGR_X_Init+0xae>
  }

  /* Enable axes. */
  if ( LSM303AGR_X_Set_Axes_Status( handle, axes_status ) == COMPONENT_ERROR )
 8008e9e:	f107 0308 	add.w	r3, r7, #8
 8008ea2:	4619      	mov	r1, r3
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f000 fad9 	bl	800945c <LSM303AGR_X_Set_Axes_Status>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	d101      	bne.n	8008eb4 <LSM303AGR_X_Init+0xa0>
  {
    return COMPONENT_ERROR;
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	e006      	b.n	8008ec2 <LSM303AGR_X_Init+0xae>
  }

  comboData->isAccInitialized = 1;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2201      	movs	r2, #1
 8008ebe:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8008ec0:	2300      	movs	r3, #0
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3718      	adds	r7, #24
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}
 8008eca:	bf00      	nop
 8008ecc:	0801bdf8 	.word	0x0801bdf8
 8008ed0:	42c80000 	.word	0x42c80000

08008ed4 <LSM303AGR_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_DeInit( DrvContextTypeDef *handle )
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b086      	sub	sp, #24
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	617b      	str	r3, [r7, #20]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008ee2:	697b      	ldr	r3, [r7, #20]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	613b      	str	r3, [r7, #16]
  LSM303AGR_Combo_Data_t *comboData = pComponentData->comboData;
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	60fb      	str	r3, [r7, #12]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f000 f880 	bl	8008ff4 <LSM303AGR_X_Check_WhoAmI>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	2b01      	cmp	r3, #1
 8008ef8:	d101      	bne.n	8008efe <LSM303AGR_X_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 8008efa:	2301      	movs	r3, #1
 8008efc:	e012      	b.n	8008f24 <LSM303AGR_X_DeInit+0x50>
  }

  /* Disable the component */
  if( LSM303AGR_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f000 f839 	bl	8008f76 <LSM303AGR_X_Sensor_Disable>
 8008f04:	4603      	mov	r3, r0
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d101      	bne.n	8008f0e <LSM303AGR_X_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	e00a      	b.n	8008f24 <LSM303AGR_X_DeInit+0x50>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	f04f 0200 	mov.w	r2, #0
 8008f14:	605a      	str	r2, [r3, #4]

  comboData->isAccInitialized = 0;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8008f22:	2300      	movs	r3, #0
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	3718      	adds	r7, #24
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <LSM303AGR_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	689b      	ldr	r3, [r3, #8]
 8008f38:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	799b      	ldrb	r3, [r3, #6]
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d101      	bne.n	8008f4c <LSM303AGR_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	e010      	b.n	8008f6e <LSM303AGR_X_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM303AGR_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	edd3 7a01 	vldr	s15, [r3, #4]
 8008f52:	eeb0 0a67 	vmov.f32	s0, s15
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f000 fbec 	bl	8009734 <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	d101      	bne.n	8008f66 <LSM303AGR_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 8008f62:	2301      	movs	r3, #1
 8008f64:	e003      	b.n	8008f6e <LSM303AGR_X_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2201      	movs	r2, #1
 8008f6a:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008f6c:	2300      	movs	r3, #0
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3710      	adds	r7, #16
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}

08008f76 <LSM303AGR_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 8008f76:	b580      	push	{r7, lr}
 8008f78:	b084      	sub	sp, #16
 8008f7a:	af00      	add	r7, sp, #0
 8008f7c:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	689b      	ldr	r3, [r3, #8]
 8008f82:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	799b      	ldrb	r3, [r3, #6]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d101      	bne.n	8008f96 <LSM303AGR_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 8008f92:	2300      	movs	r3, #0
 8008f94:	e017      	b.n	8008fc6 <LSM303AGR_X_Sensor_Disable+0x50>
  }

  /* Store actual output data rate. */
  if ( LSM303AGR_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	3304      	adds	r3, #4
 8008f9a:	4619      	mov	r1, r3
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f000 f8c9 	bl	8009134 <LSM303AGR_X_Get_ODR>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	2b01      	cmp	r3, #1
 8008fa6:	d101      	bne.n	8008fac <LSM303AGR_X_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 8008fa8:	2301      	movs	r3, #1
 8008faa:	e00c      	b.n	8008fc6 <LSM303AGR_X_Sensor_Disable+0x50>
  }

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 8008fac:	2100      	movs	r1, #0
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f7ff fd8a 	bl	8008ac8 <LSM303AGR_ACC_W_ODR>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d101      	bne.n	8008fbe <LSM303AGR_X_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 8008fba:	2301      	movs	r3, #1
 8008fbc:	e003      	b.n	8008fc6 <LSM303AGR_X_Sensor_Disable+0x50>
  }

  handle->isEnabled = 0;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008fc4:	2300      	movs	r3, #0
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3710      	adds	r7, #16
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}

08008fce <LSM303AGR_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8008fce:	b580      	push	{r7, lr}
 8008fd0:	b082      	sub	sp, #8
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	6078      	str	r0, [r7, #4]
 8008fd6:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM303AGR_ACC_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 8008fd8:	6839      	ldr	r1, [r7, #0]
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f7ff fba8 	bl	8008730 <LSM303AGR_ACC_R_WHO_AM_I>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d101      	bne.n	8008fea <LSM303AGR_X_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	e000      	b.n	8008fec <LSM303AGR_X_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8008fea:	2300      	movs	r3, #0
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	3708      	adds	r7, #8
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}

08008ff4 <LSM303AGR_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b084      	sub	sp, #16
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	73fb      	strb	r3, [r7, #15]

  if ( LSM303AGR_X_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8009000:	f107 030f 	add.w	r3, r7, #15
 8009004:	4619      	mov	r1, r3
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f7ff ffe1 	bl	8008fce <LSM303AGR_X_Get_WhoAmI>
 800900c:	4603      	mov	r3, r0
 800900e:	2b01      	cmp	r3, #1
 8009010:	d101      	bne.n	8009016 <LSM303AGR_X_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8009012:	2301      	movs	r3, #1
 8009014:	e007      	b.n	8009026 <LSM303AGR_X_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	781a      	ldrb	r2, [r3, #0]
 800901a:	7bfb      	ldrb	r3, [r7, #15]
 800901c:	429a      	cmp	r2, r3
 800901e:	d001      	beq.n	8009024 <LSM303AGR_X_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8009020:	2301      	movs	r3, #1
 8009022:	e000      	b.n	8009026 <LSM303AGR_X_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8009024:	2300      	movs	r3, #0
}
 8009026:	4618      	mov	r0, r3
 8009028:	3710      	adds	r7, #16
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}

0800902e <LSM303AGR_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 800902e:	b580      	push	{r7, lr}
 8009030:	b086      	sub	sp, #24
 8009032:	af00      	add	r7, sp, #0
 8009034:	6078      	str	r0, [r7, #4]
 8009036:	6039      	str	r1, [r7, #0]

  int data[3];

  /* Read data from LSM303AGR. */
  if ( !LSM303AGR_ACC_Get_Acceleration((void *)handle, data) )
 8009038:	f107 030c 	add.w	r3, r7, #12
 800903c:	4619      	mov	r1, r3
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	f7ff fc1e 	bl	8008880 <LSM303AGR_ACC_Get_Acceleration>
 8009044:	4603      	mov	r3, r0
 8009046:	2b00      	cmp	r3, #0
 8009048:	d101      	bne.n	800904e <LSM303AGR_X_Get_Axes+0x20>
  {
    return COMPONENT_ERROR;
 800904a:	2301      	movs	r3, #1
 800904c:	e009      	b.n	8009062 <LSM303AGR_X_Get_Axes+0x34>
  }

  /* Calculate the data. */
  acceleration->AXIS_X = data[0];
 800904e:	68fa      	ldr	r2, [r7, #12]
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = data[1];
 8009054:	693a      	ldr	r2, [r7, #16]
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = data[2];
 800905a:	697a      	ldr	r2, [r7, #20]
 800905c:	683b      	ldr	r3, [r7, #0]
 800905e:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 8009060:	2300      	movs	r3, #0
}
 8009062:	4618      	mov	r0, r3
 8009064:	3718      	adds	r7, #24
 8009066:	46bd      	mov	sp, r7
 8009068:	bd80      	pop	{r7, pc}

0800906a <LSM303AGR_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800906a:	b580      	push	{r7, lr}
 800906c:	b084      	sub	sp, #16
 800906e:	af00      	add	r7, sp, #0
 8009070:	6078      	str	r0, [r7, #4]
 8009072:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM303AGR output register. */
  if ( LSM303AGR_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 8009074:	f107 0308 	add.w	r3, r7, #8
 8009078:	4619      	mov	r1, r3
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 fa7d 	bl	800957a <LSM303AGR_X_Get_Axes_Raw>
 8009080:	4603      	mov	r3, r0
 8009082:	2b01      	cmp	r3, #1
 8009084:	d101      	bne.n	800908a <LSM303AGR_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 8009086:	2301      	movs	r3, #1
 8009088:	e00c      	b.n	80090a4 <LSM303AGR_X_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800908a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 8009092:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800909a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 80090a2:	2300      	movs	r3, #0
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3710      	adds	r7, #16
 80090a8:	46bd      	mov	sp, r7
 80090aa:	bd80      	pop	{r7, pc}

080090ac <LSM303AGR_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b084      	sub	sp, #16
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
 80090b4:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_LPEN_t lp_value;
  LSM303AGR_ACC_HR_t hr_value;

  /* Read low power flag */
  if( LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp_value ) == MEMS_ERROR )
 80090b6:	f107 030f 	add.w	r3, r7, #15
 80090ba:	4619      	mov	r1, r3
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f7ff fe27 	bl	8008d10 <LSM303AGR_ACC_R_LOWPWR_EN>
 80090c2:	4603      	mov	r3, r0
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d101      	bne.n	80090cc <LSM303AGR_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 80090c8:	2301      	movs	r3, #1
 80090ca:	e02f      	b.n	800912c <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  /* Read high performance flag */
  if( LSM303AGR_ACC_R_HiRes( (void *)handle, &hr_value ) == MEMS_ERROR )
 80090cc:	f107 030e 	add.w	r3, r7, #14
 80090d0:	4619      	mov	r1, r3
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f7ff fe38 	bl	8008d48 <LSM303AGR_ACC_R_HiRes>
 80090d8:	4603      	mov	r3, r0
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d101      	bne.n	80090e2 <LSM303AGR_X_Get_Sensitivity+0x36>
  {
    return COMPONENT_ERROR;
 80090de:	2301      	movs	r3, #1
 80090e0:	e024      	b.n	800912c <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  if( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 80090e2:	7bfb      	ldrb	r3, [r7, #15]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d108      	bne.n	80090fa <LSM303AGR_X_Get_Sensitivity+0x4e>
 80090e8:	7bbb      	ldrb	r3, [r7, #14]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d105      	bne.n	80090fa <LSM303AGR_X_Get_Sensitivity+0x4e>
  {
    /* Normal Mode */
    return LSM303AGR_X_Get_Sensitivity_Normal_Mode( handle, sensitivity );
 80090ee:	6839      	ldr	r1, [r7, #0]
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f000 fbeb 	bl	80098cc <LSM303AGR_X_Get_Sensitivity_Normal_Mode>
 80090f6:	4603      	mov	r3, r0
 80090f8:	e018      	b.n	800912c <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_ENABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 80090fa:	7bfb      	ldrb	r3, [r7, #15]
 80090fc:	2b08      	cmp	r3, #8
 80090fe:	d108      	bne.n	8009112 <LSM303AGR_X_Get_Sensitivity+0x66>
 8009100:	7bbb      	ldrb	r3, [r7, #14]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d105      	bne.n	8009112 <LSM303AGR_X_Get_Sensitivity+0x66>
  {
    /* Low Power Mode */
    return LSM303AGR_X_Get_Sensitivity_LP_Mode( handle, sensitivity );
 8009106:	6839      	ldr	r1, [r7, #0]
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f000 fc21 	bl	8009950 <LSM303AGR_X_Get_Sensitivity_LP_Mode>
 800910e:	4603      	mov	r3, r0
 8009110:	e00c      	b.n	800912c <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_ENABLED )
 8009112:	7bfb      	ldrb	r3, [r7, #15]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d108      	bne.n	800912a <LSM303AGR_X_Get_Sensitivity+0x7e>
 8009118:	7bbb      	ldrb	r3, [r7, #14]
 800911a:	2b08      	cmp	r3, #8
 800911c:	d105      	bne.n	800912a <LSM303AGR_X_Get_Sensitivity+0x7e>
  {
    /* High Resolution Mode */
    return LSM303AGR_X_Get_Sensitivity_HR_Mode( handle, sensitivity );
 800911e:	6839      	ldr	r1, [r7, #0]
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f000 fc57 	bl	80099d4 <LSM303AGR_X_Get_Sensitivity_HR_Mode>
 8009126:	4603      	mov	r3, r0
 8009128:	e000      	b.n	800912c <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else
  {
    /* Not allowed */
    return COMPONENT_ERROR;
 800912a:	2301      	movs	r3, #1
  }
}
 800912c:	4618      	mov	r0, r3
 800912e:	3710      	adds	r7, #16
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}

08009134 <LSM303AGR_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b084      	sub	sp, #16
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
 800913c:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_ODR_t odr_low_level;

  if ( LSM303AGR_ACC_R_ODR( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800913e:	f107 030f 	add.w	r3, r7, #15
 8009142:	4619      	mov	r1, r3
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f7ff fcec 	bl	8008b22 <LSM303AGR_ACC_R_ODR>
 800914a:	4603      	mov	r3, r0
 800914c:	2b00      	cmp	r3, #0
 800914e:	d101      	bne.n	8009154 <LSM303AGR_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	e045      	b.n	80091e0 <LSM303AGR_X_Get_ODR+0xac>
  }

  switch( odr_low_level )
 8009154:	7bfb      	ldrb	r3, [r7, #15]
 8009156:	2b70      	cmp	r3, #112	@ 0x70
 8009158:	d038      	beq.n	80091cc <LSM303AGR_X_Get_ODR+0x98>
 800915a:	2b70      	cmp	r3, #112	@ 0x70
 800915c:	dc3a      	bgt.n	80091d4 <LSM303AGR_X_Get_ODR+0xa0>
 800915e:	2b60      	cmp	r3, #96	@ 0x60
 8009160:	d030      	beq.n	80091c4 <LSM303AGR_X_Get_ODR+0x90>
 8009162:	2b60      	cmp	r3, #96	@ 0x60
 8009164:	dc36      	bgt.n	80091d4 <LSM303AGR_X_Get_ODR+0xa0>
 8009166:	2b50      	cmp	r3, #80	@ 0x50
 8009168:	d028      	beq.n	80091bc <LSM303AGR_X_Get_ODR+0x88>
 800916a:	2b50      	cmp	r3, #80	@ 0x50
 800916c:	dc32      	bgt.n	80091d4 <LSM303AGR_X_Get_ODR+0xa0>
 800916e:	2b40      	cmp	r3, #64	@ 0x40
 8009170:	d020      	beq.n	80091b4 <LSM303AGR_X_Get_ODR+0x80>
 8009172:	2b40      	cmp	r3, #64	@ 0x40
 8009174:	dc2e      	bgt.n	80091d4 <LSM303AGR_X_Get_ODR+0xa0>
 8009176:	2b30      	cmp	r3, #48	@ 0x30
 8009178:	d018      	beq.n	80091ac <LSM303AGR_X_Get_ODR+0x78>
 800917a:	2b30      	cmp	r3, #48	@ 0x30
 800917c:	dc2a      	bgt.n	80091d4 <LSM303AGR_X_Get_ODR+0xa0>
 800917e:	2b20      	cmp	r3, #32
 8009180:	d010      	beq.n	80091a4 <LSM303AGR_X_Get_ODR+0x70>
 8009182:	2b20      	cmp	r3, #32
 8009184:	dc26      	bgt.n	80091d4 <LSM303AGR_X_Get_ODR+0xa0>
 8009186:	2b00      	cmp	r3, #0
 8009188:	d002      	beq.n	8009190 <LSM303AGR_X_Get_ODR+0x5c>
 800918a:	2b10      	cmp	r3, #16
 800918c:	d005      	beq.n	800919a <LSM303AGR_X_Get_ODR+0x66>
 800918e:	e021      	b.n	80091d4 <LSM303AGR_X_Get_ODR+0xa0>
  {
    case LSM303AGR_ACC_ODR_DO_PWR_DOWN:
      *odr =     0.0f;
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	f04f 0200 	mov.w	r2, #0
 8009196:	601a      	str	r2, [r3, #0]
      break;
 8009198:	e021      	b.n	80091de <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_1Hz:
      *odr =    1.0f;
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80091a0:	601a      	str	r2, [r3, #0]
      break;
 80091a2:	e01c      	b.n	80091de <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_10Hz:
      *odr =    10.0f;
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	4a10      	ldr	r2, [pc, #64]	@ (80091e8 <LSM303AGR_X_Get_ODR+0xb4>)
 80091a8:	601a      	str	r2, [r3, #0]
      break;
 80091aa:	e018      	b.n	80091de <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_25Hz:
      *odr =    25.0f;
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	4a0f      	ldr	r2, [pc, #60]	@ (80091ec <LSM303AGR_X_Get_ODR+0xb8>)
 80091b0:	601a      	str	r2, [r3, #0]
      break;
 80091b2:	e014      	b.n	80091de <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_50Hz:
      *odr =    50.0f;
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	4a0e      	ldr	r2, [pc, #56]	@ (80091f0 <LSM303AGR_X_Get_ODR+0xbc>)
 80091b8:	601a      	str	r2, [r3, #0]
      break;
 80091ba:	e010      	b.n	80091de <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_100Hz:
      *odr =   100.0f;
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	4a0d      	ldr	r2, [pc, #52]	@ (80091f4 <LSM303AGR_X_Get_ODR+0xc0>)
 80091c0:	601a      	str	r2, [r3, #0]
      break;
 80091c2:	e00c      	b.n	80091de <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_200Hz:
      *odr =   200.0f;
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	4a0c      	ldr	r2, [pc, #48]	@ (80091f8 <LSM303AGR_X_Get_ODR+0xc4>)
 80091c8:	601a      	str	r2, [r3, #0]
      break;
 80091ca:	e008      	b.n	80091de <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_400Hz:
      *odr =   400.0f;
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	4a0b      	ldr	r2, [pc, #44]	@ (80091fc <LSM303AGR_X_Get_ODR+0xc8>)
 80091d0:	601a      	str	r2, [r3, #0]
      break;
 80091d2:	e004      	b.n	80091de <LSM303AGR_X_Get_ODR+0xaa>
    default:
      *odr =    -1.0f;
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	4a0a      	ldr	r2, [pc, #40]	@ (8009200 <LSM303AGR_X_Get_ODR+0xcc>)
 80091d8:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80091da:	2301      	movs	r3, #1
 80091dc:	e000      	b.n	80091e0 <LSM303AGR_X_Get_ODR+0xac>
  }

  return COMPONENT_OK;
 80091de:	2300      	movs	r3, #0
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3710      	adds	r7, #16
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}
 80091e8:	41200000 	.word	0x41200000
 80091ec:	41c80000 	.word	0x41c80000
 80091f0:	42480000 	.word	0x42480000
 80091f4:	42c80000 	.word	0x42c80000
 80091f8:	43480000 	.word	0x43480000
 80091fc:	43c80000 	.word	0x43c80000
 8009200:	bf800000 	.word	0xbf800000

08009204 <LSM303AGR_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b082      	sub	sp, #8
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
 800920c:	460b      	mov	r3, r1
 800920e:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	799b      	ldrb	r3, [r3, #6]
 8009214:	2b01      	cmp	r3, #1
 8009216:	d109      	bne.n	800922c <LSM303AGR_X_Set_ODR+0x28>
  {
    if(LSM303AGR_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8009218:	78fb      	ldrb	r3, [r7, #3]
 800921a:	4619      	mov	r1, r3
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f000 fa11 	bl	8009644 <LSM303AGR_X_Set_ODR_When_Enabled>
 8009222:	4603      	mov	r3, r0
 8009224:	2b01      	cmp	r3, #1
 8009226:	d10b      	bne.n	8009240 <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8009228:	2301      	movs	r3, #1
 800922a:	e00a      	b.n	8009242 <LSM303AGR_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800922c:	78fb      	ldrb	r3, [r7, #3]
 800922e:	4619      	mov	r1, r3
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	f000 fa3d 	bl	80096b0 <LSM303AGR_X_Set_ODR_When_Disabled>
 8009236:	4603      	mov	r3, r0
 8009238:	2b01      	cmp	r3, #1
 800923a:	d101      	bne.n	8009240 <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800923c:	2301      	movs	r3, #1
 800923e:	e000      	b.n	8009242 <LSM303AGR_X_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 8009240:	2300      	movs	r3, #0
}
 8009242:	4618      	mov	r0, r3
 8009244:	3708      	adds	r7, #8
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}

0800924a <LSM303AGR_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800924a:	b580      	push	{r7, lr}
 800924c:	b082      	sub	sp, #8
 800924e:	af00      	add	r7, sp, #0
 8009250:	6078      	str	r0, [r7, #4]
 8009252:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	799b      	ldrb	r3, [r3, #6]
 800925a:	2b01      	cmp	r3, #1
 800925c:	d109      	bne.n	8009272 <LSM303AGR_X_Set_ODR_Value+0x28>
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800925e:	ed97 0a00 	vldr	s0, [r7]
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 fa66 	bl	8009734 <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 8009268:	4603      	mov	r3, r0
 800926a:	2b01      	cmp	r3, #1
 800926c:	d10b      	bne.n	8009286 <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800926e:	2301      	movs	r3, #1
 8009270:	e00a      	b.n	8009288 <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8009272:	ed97 0a00 	vldr	s0, [r7]
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f000 fabc 	bl	80097f4 <LSM303AGR_X_Set_ODR_Value_When_Disabled>
 800927c:	4603      	mov	r3, r0
 800927e:	2b01      	cmp	r3, #1
 8009280:	d101      	bne.n	8009286 <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8009282:	2301      	movs	r3, #1
 8009284:	e000      	b.n	8009288 <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 8009286:	2300      	movs	r3, #0
}
 8009288:	4618      	mov	r0, r3
 800928a:	3708      	adds	r7, #8
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}

08009290 <LSM303AGR_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b084      	sub	sp, #16
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
 8009298:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fs_low_level;

  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 800929a:	f107 030f 	add.w	r3, r7, #15
 800929e:	4619      	mov	r1, r3
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f7ff fabc 	bl	800881e <LSM303AGR_ACC_R_FullScale>
 80092a6:	4603      	mov	r3, r0
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d101      	bne.n	80092b0 <LSM303AGR_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 80092ac:	2301      	movs	r3, #1
 80092ae:	e027      	b.n	8009300 <LSM303AGR_X_Get_FS+0x70>
  }

  switch( fs_low_level )
 80092b0:	7bfb      	ldrb	r3, [r7, #15]
 80092b2:	2b30      	cmp	r3, #48	@ 0x30
 80092b4:	d019      	beq.n	80092ea <LSM303AGR_X_Get_FS+0x5a>
 80092b6:	2b30      	cmp	r3, #48	@ 0x30
 80092b8:	dc1c      	bgt.n	80092f4 <LSM303AGR_X_Get_FS+0x64>
 80092ba:	2b20      	cmp	r3, #32
 80092bc:	d010      	beq.n	80092e0 <LSM303AGR_X_Get_FS+0x50>
 80092be:	2b20      	cmp	r3, #32
 80092c0:	dc18      	bgt.n	80092f4 <LSM303AGR_X_Get_FS+0x64>
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d002      	beq.n	80092cc <LSM303AGR_X_Get_FS+0x3c>
 80092c6:	2b10      	cmp	r3, #16
 80092c8:	d005      	beq.n	80092d6 <LSM303AGR_X_Get_FS+0x46>
 80092ca:	e013      	b.n	80092f4 <LSM303AGR_X_Get_FS+0x64>
  {
    case LSM303AGR_ACC_FS_2G:
      *fullScale =  2.0f;
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80092d2:	601a      	str	r2, [r3, #0]
      break;
 80092d4:	e013      	b.n	80092fe <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_4G:
      *fullScale =  4.0f;
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 80092dc:	601a      	str	r2, [r3, #0]
      break;
 80092de:	e00e      	b.n	80092fe <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_8G:
      *fullScale =  8.0f;
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 80092e6:	601a      	str	r2, [r3, #0]
      break;
 80092e8:	e009      	b.n	80092fe <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_16G:
      *fullScale = 16.0f;
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	f04f 4283 	mov.w	r2, #1098907648	@ 0x41800000
 80092f0:	601a      	str	r2, [r3, #0]
      break;
 80092f2:	e004      	b.n	80092fe <LSM303AGR_X_Get_FS+0x6e>
    default:
      *fullScale = -1.0f;
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	4a04      	ldr	r2, [pc, #16]	@ (8009308 <LSM303AGR_X_Get_FS+0x78>)
 80092f8:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80092fa:	2301      	movs	r3, #1
 80092fc:	e000      	b.n	8009300 <LSM303AGR_X_Get_FS+0x70>
  }

  return COMPONENT_OK;
 80092fe:	2300      	movs	r3, #0
}
 8009300:	4618      	mov	r0, r3
 8009302:	3710      	adds	r7, #16
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}
 8009308:	bf800000 	.word	0xbf800000

0800930c <LSM303AGR_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b084      	sub	sp, #16
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
 8009314:	460b      	mov	r3, r1
 8009316:	70fb      	strb	r3, [r7, #3]

  LSM303AGR_ACC_FS_t new_fs;

  switch( fullScale )
 8009318:	78fb      	ldrb	r3, [r7, #3]
 800931a:	2b04      	cmp	r3, #4
 800931c:	d00c      	beq.n	8009338 <LSM303AGR_X_Set_FS+0x2c>
 800931e:	2b04      	cmp	r3, #4
 8009320:	dc0d      	bgt.n	800933e <LSM303AGR_X_Set_FS+0x32>
 8009322:	2b00      	cmp	r3, #0
 8009324:	d002      	beq.n	800932c <LSM303AGR_X_Set_FS+0x20>
 8009326:	2b02      	cmp	r3, #2
 8009328:	d003      	beq.n	8009332 <LSM303AGR_X_Set_FS+0x26>
 800932a:	e008      	b.n	800933e <LSM303AGR_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM303AGR_ACC_FS_2G;
 800932c:	2300      	movs	r3, #0
 800932e:	73fb      	strb	r3, [r7, #15]
      break;
 8009330:	e007      	b.n	8009342 <LSM303AGR_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM303AGR_ACC_FS_4G;
 8009332:	2310      	movs	r3, #16
 8009334:	73fb      	strb	r3, [r7, #15]
      break;
 8009336:	e004      	b.n	8009342 <LSM303AGR_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM303AGR_ACC_FS_8G;
 8009338:	2320      	movs	r3, #32
 800933a:	73fb      	strb	r3, [r7, #15]
      break;
 800933c:	e001      	b.n	8009342 <LSM303AGR_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	e00a      	b.n	8009358 <LSM303AGR_X_Set_FS+0x4c>
  }

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 8009342:	7bfb      	ldrb	r3, [r7, #15]
 8009344:	4619      	mov	r1, r3
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f7ff fa3c 	bl	80087c4 <LSM303AGR_ACC_W_FullScale>
 800934c:	4603      	mov	r3, r0
 800934e:	2b00      	cmp	r3, #0
 8009350:	d101      	bne.n	8009356 <LSM303AGR_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 8009352:	2301      	movs	r3, #1
 8009354:	e000      	b.n	8009358 <LSM303AGR_X_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 8009356:	2300      	movs	r3, #0
}
 8009358:	4618      	mov	r0, r3
 800935a:	3710      	adds	r7, #16
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}

08009360 <LSM303AGR_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b084      	sub	sp, #16
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
 8009368:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_FS_t new_fs;

  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
           : ( fullScale <= 4.0f ) ? LSM303AGR_ACC_FS_4G
 800936c:	edd7 7a00 	vldr	s15, [r7]
 8009370:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8009374:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800937c:	d801      	bhi.n	8009382 <LSM303AGR_X_Set_FS_Value+0x22>
 800937e:	2300      	movs	r3, #0
 8009380:	e016      	b.n	80093b0 <LSM303AGR_X_Set_FS_Value+0x50>
 8009382:	edd7 7a00 	vldr	s15, [r7]
 8009386:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800938a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800938e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009392:	d801      	bhi.n	8009398 <LSM303AGR_X_Set_FS_Value+0x38>
 8009394:	2310      	movs	r3, #16
 8009396:	e00b      	b.n	80093b0 <LSM303AGR_X_Set_FS_Value+0x50>
 8009398:	edd7 7a00 	vldr	s15, [r7]
 800939c:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80093a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80093a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093a8:	d801      	bhi.n	80093ae <LSM303AGR_X_Set_FS_Value+0x4e>
 80093aa:	2320      	movs	r3, #32
 80093ac:	e000      	b.n	80093b0 <LSM303AGR_X_Set_FS_Value+0x50>
 80093ae:	2330      	movs	r3, #48	@ 0x30
  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
 80093b0:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM303AGR_ACC_FS_8G
           :                         LSM303AGR_ACC_FS_16G;

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 80093b2:	7bfb      	ldrb	r3, [r7, #15]
 80093b4:	4619      	mov	r1, r3
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f7ff fa04 	bl	80087c4 <LSM303AGR_ACC_W_FullScale>
 80093bc:	4603      	mov	r3, r0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d101      	bne.n	80093c6 <LSM303AGR_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 80093c2:	2301      	movs	r3, #1
 80093c4:	e000      	b.n	80093c8 <LSM303AGR_X_Set_FS_Value+0x68>
  }

  return COMPONENT_OK;
 80093c6:	2300      	movs	r3, #0
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3710      	adds	r7, #16
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}

080093d0 <LSM303AGR_X_Get_Axes_Status>:
 * @param xyz_enabled the pointer to the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Status( DrvContextTypeDef *handle, uint8_t *xyz_enabled )
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b084      	sub	sp, #16
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
 80093d8:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XEN_t xStatus;
  LSM303AGR_ACC_YEN_t yStatus;
  LSM303AGR_ACC_ZEN_t zStatus;

  if ( LSM303AGR_ACC_R_XEN( (void *)handle, &xStatus ) == MEMS_ERROR )
 80093da:	f107 030f 	add.w	r3, r7, #15
 80093de:	4619      	mov	r1, r3
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f7ff fbe7 	bl	8008bb4 <LSM303AGR_ACC_R_XEN>
 80093e6:	4603      	mov	r3, r0
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d101      	bne.n	80093f0 <LSM303AGR_X_Get_Axes_Status+0x20>
  {
    return COMPONENT_ERROR;
 80093ec:	2301      	movs	r3, #1
 80093ee:	e031      	b.n	8009454 <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_YEN( (void *)handle, &yStatus ) == MEMS_ERROR )
 80093f0:	f107 030e 	add.w	r3, r7, #14
 80093f4:	4619      	mov	r1, r3
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f7ff fc25 	bl	8008c46 <LSM303AGR_ACC_R_YEN>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d101      	bne.n	8009406 <LSM303AGR_X_Get_Axes_Status+0x36>
  {
    return COMPONENT_ERROR;
 8009402:	2301      	movs	r3, #1
 8009404:	e026      	b.n	8009454 <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_ZEN( (void *)handle, &zStatus ) == MEMS_ERROR )
 8009406:	f107 030d 	add.w	r3, r7, #13
 800940a:	4619      	mov	r1, r3
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f7ff fc63 	bl	8008cd8 <LSM303AGR_ACC_R_ZEN>
 8009412:	4603      	mov	r3, r0
 8009414:	2b00      	cmp	r3, #0
 8009416:	d101      	bne.n	800941c <LSM303AGR_X_Get_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 8009418:	2301      	movs	r3, #1
 800941a:	e01b      	b.n	8009454 <LSM303AGR_X_Get_Axes_Status+0x84>
  }

  xyz_enabled[0] = ( xStatus == LSM303AGR_ACC_XEN_ENABLED ) ? 1 : 0;
 800941c:	7bfb      	ldrb	r3, [r7, #15]
 800941e:	2b01      	cmp	r3, #1
 8009420:	bf0c      	ite	eq
 8009422:	2301      	moveq	r3, #1
 8009424:	2300      	movne	r3, #0
 8009426:	b2db      	uxtb	r3, r3
 8009428:	461a      	mov	r2, r3
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	701a      	strb	r2, [r3, #0]
  xyz_enabled[1] = ( yStatus == LSM303AGR_ACC_YEN_ENABLED ) ? 1 : 0;
 800942e:	7bbb      	ldrb	r3, [r7, #14]
 8009430:	2b02      	cmp	r3, #2
 8009432:	bf0c      	ite	eq
 8009434:	2301      	moveq	r3, #1
 8009436:	2300      	movne	r3, #0
 8009438:	b2da      	uxtb	r2, r3
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	3301      	adds	r3, #1
 800943e:	701a      	strb	r2, [r3, #0]
  xyz_enabled[2] = ( zStatus == LSM303AGR_ACC_ZEN_ENABLED ) ? 1 : 0;
 8009440:	7b7b      	ldrb	r3, [r7, #13]
 8009442:	2b04      	cmp	r3, #4
 8009444:	bf0c      	ite	eq
 8009446:	2301      	moveq	r3, #1
 8009448:	2300      	movne	r3, #0
 800944a:	b2da      	uxtb	r2, r3
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	3302      	adds	r3, #2
 8009450:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8009452:	2300      	movs	r3, #0
}
 8009454:	4618      	mov	r0, r3
 8009456:	3710      	adds	r7, #16
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}

0800945c <LSM303AGR_X_Set_Axes_Status>:
 * @param enable_xyz vector of the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_Axes_Status( DrvContextTypeDef *handle, uint8_t *enable_xyz )
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b082      	sub	sp, #8
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	6039      	str	r1, [r7, #0]

  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
                            ( enable_xyz[0] == 1 ) ? LSM303AGR_ACC_XEN_ENABLED : LSM303AGR_ACC_XEN_DISABLED ) == MEMS_ERROR )
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
 800946a:	2b01      	cmp	r3, #1
 800946c:	bf0c      	ite	eq
 800946e:	2301      	moveq	r3, #1
 8009470:	2300      	movne	r3, #0
 8009472:	b2db      	uxtb	r3, r3
 8009474:	4619      	mov	r1, r3
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	f7ff fb6f 	bl	8008b5a <LSM303AGR_ACC_W_XEN>
 800947c:	4603      	mov	r3, r0
 800947e:	2b00      	cmp	r3, #0
 8009480:	d101      	bne.n	8009486 <LSM303AGR_X_Set_Axes_Status+0x2a>
  {
    return COMPONENT_ERROR;
 8009482:	2301      	movs	r3, #1
 8009484:	e022      	b.n	80094cc <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
                             ( enable_xyz[1] == 1 ) ? LSM303AGR_ACC_YEN_ENABLED : LSM303AGR_ACC_YEN_DISABLED ) == MEMS_ERROR )
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	3301      	adds	r3, #1
 800948a:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
 800948c:	2b01      	cmp	r3, #1
 800948e:	d101      	bne.n	8009494 <LSM303AGR_X_Set_Axes_Status+0x38>
 8009490:	2302      	movs	r3, #2
 8009492:	e000      	b.n	8009496 <LSM303AGR_X_Set_Axes_Status+0x3a>
 8009494:	2300      	movs	r3, #0
 8009496:	4619      	mov	r1, r3
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f7ff fba7 	bl	8008bec <LSM303AGR_ACC_W_YEN>
 800949e:	4603      	mov	r3, r0
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d101      	bne.n	80094a8 <LSM303AGR_X_Set_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 80094a4:	2301      	movs	r3, #1
 80094a6:	e011      	b.n	80094cc <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
                             ( enable_xyz[2] == 1 ) ? LSM303AGR_ACC_ZEN_ENABLED : LSM303AGR_ACC_ZEN_DISABLED ) == MEMS_ERROR )
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	3302      	adds	r3, #2
 80094ac:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d101      	bne.n	80094b6 <LSM303AGR_X_Set_Axes_Status+0x5a>
 80094b2:	2304      	movs	r3, #4
 80094b4:	e000      	b.n	80094b8 <LSM303AGR_X_Set_Axes_Status+0x5c>
 80094b6:	2300      	movs	r3, #0
 80094b8:	4619      	mov	r1, r3
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f7ff fbdf 	bl	8008c7e <LSM303AGR_ACC_W_ZEN>
 80094c0:	4603      	mov	r3, r0
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d101      	bne.n	80094ca <LSM303AGR_X_Set_Axes_Status+0x6e>
  {
    return COMPONENT_ERROR;
 80094c6:	2301      	movs	r3, #1
 80094c8:	e000      	b.n	80094cc <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  return COMPONENT_OK;
 80094ca:	2300      	movs	r3, #0
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3708      	adds	r7, #8
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}

080094d4 <LSM303AGR_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b084      	sub	sp, #16
 80094d8:	af00      	add	r7, sp, #0
 80094da:	60f8      	str	r0, [r7, #12]
 80094dc:	460b      	mov	r3, r1
 80094de:	607a      	str	r2, [r7, #4]
 80094e0:	72fb      	strb	r3, [r7, #11]

  if ( LSM303AGR_ACC_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 80094e2:	7af9      	ldrb	r1, [r7, #11]
 80094e4:	2301      	movs	r3, #1
 80094e6:	687a      	ldr	r2, [r7, #4]
 80094e8:	68f8      	ldr	r0, [r7, #12]
 80094ea:	f7ff f907 	bl	80086fc <LSM303AGR_ACC_ReadReg>
 80094ee:	4603      	mov	r3, r0
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d101      	bne.n	80094f8 <LSM303AGR_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 80094f4:	2301      	movs	r3, #1
 80094f6:	e000      	b.n	80094fa <LSM303AGR_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 80094f8:	2300      	movs	r3, #0
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	3710      	adds	r7, #16
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}

08009502 <LSM303AGR_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8009502:	b580      	push	{r7, lr}
 8009504:	b082      	sub	sp, #8
 8009506:	af00      	add	r7, sp, #0
 8009508:	6078      	str	r0, [r7, #4]
 800950a:	460b      	mov	r3, r1
 800950c:	70fb      	strb	r3, [r7, #3]
 800950e:	4613      	mov	r3, r2
 8009510:	70bb      	strb	r3, [r7, #2]

  if ( LSM303AGR_ACC_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 8009512:	1cba      	adds	r2, r7, #2
 8009514:	78f9      	ldrb	r1, [r7, #3]
 8009516:	2301      	movs	r3, #1
 8009518:	6878      	ldr	r0, [r7, #4]
 800951a:	f7ff f8d5 	bl	80086c8 <LSM303AGR_ACC_WriteReg>
 800951e:	4603      	mov	r3, r0
 8009520:	2b00      	cmp	r3, #0
 8009522:	d101      	bne.n	8009528 <LSM303AGR_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8009524:	2301      	movs	r3, #1
 8009526:	e000      	b.n	800952a <LSM303AGR_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8009528:	2300      	movs	r3, #0
}
 800952a:	4618      	mov	r0, r3
 800952c:	3708      	adds	r7, #8
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}

08009532 <LSM303AGR_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8009532:	b580      	push	{r7, lr}
 8009534:	b084      	sub	sp, #16
 8009536:	af00      	add	r7, sp, #0
 8009538:	6078      	str	r0, [r7, #4]
 800953a:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XDA_t status_raw;

  if ( LSM303AGR_ACC_R_XDataAvail( (void *)handle, &status_raw ) == MEMS_ERROR )
 800953c:	f107 030f 	add.w	r3, r7, #15
 8009540:	4619      	mov	r1, r3
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f7ff fc1c 	bl	8008d80 <LSM303AGR_ACC_R_XDataAvail>
 8009548:	4603      	mov	r3, r0
 800954a:	2b00      	cmp	r3, #0
 800954c:	d101      	bne.n	8009552 <LSM303AGR_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800954e:	2301      	movs	r3, #1
 8009550:	e00f      	b.n	8009572 <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 8009552:	7bfb      	ldrb	r3, [r7, #15]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d005      	beq.n	8009564 <LSM303AGR_X_Get_DRDY_Status+0x32>
 8009558:	2b01      	cmp	r3, #1
 800955a:	d107      	bne.n	800956c <LSM303AGR_X_Get_DRDY_Status+0x3a>
  {
    case LSM303AGR_ACC_XDA_AVAILABLE:
      *status = 1;
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	2201      	movs	r2, #1
 8009560:	701a      	strb	r2, [r3, #0]
      break;
 8009562:	e005      	b.n	8009570 <LSM303AGR_X_Get_DRDY_Status+0x3e>
    case LSM303AGR_ACC_XDA_NOT_AVAILABLE:
      *status = 0;
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	2200      	movs	r2, #0
 8009568:	701a      	strb	r2, [r3, #0]
      break;
 800956a:	e001      	b.n	8009570 <LSM303AGR_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800956c:	2301      	movs	r3, #1
 800956e:	e000      	b.n	8009572 <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 8009570:	2300      	movs	r3, #0
}
 8009572:	4618      	mov	r0, r3
 8009574:	3710      	adds	r7, #16
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}

0800957a <LSM303AGR_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 800957a:	b580      	push	{r7, lr}
 800957c:	b086      	sub	sp, #24
 800957e:	af00      	add	r7, sp, #0
 8009580:	6078      	str	r0, [r7, #4]
 8009582:	6039      	str	r1, [r7, #0]

  Type3Axis16bit_U raw_data_tmp;
  u8_t shift = 0;
 8009584:	2300      	movs	r3, #0
 8009586:	75fb      	strb	r3, [r7, #23]
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;

  /* Determine which operational mode the acc is set */
  if(!LSM303AGR_ACC_R_HiRes( (void *)handle, &hr ))
 8009588:	f107 030e 	add.w	r3, r7, #14
 800958c:	4619      	mov	r1, r3
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f7ff fbda 	bl	8008d48 <LSM303AGR_ACC_R_HiRes>
 8009594:	4603      	mov	r3, r0
 8009596:	2b00      	cmp	r3, #0
 8009598:	d101      	bne.n	800959e <LSM303AGR_X_Get_Axes_Raw+0x24>
  {
    return COMPONENT_ERROR;
 800959a:	2301      	movs	r3, #1
 800959c:	e04e      	b.n	800963c <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if(!LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp ))
 800959e:	f107 030f 	add.w	r3, r7, #15
 80095a2:	4619      	mov	r1, r3
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f7ff fbb3 	bl	8008d10 <LSM303AGR_ACC_R_LOWPWR_EN>
 80095aa:	4603      	mov	r3, r0
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d101      	bne.n	80095b4 <LSM303AGR_X_Get_Axes_Raw+0x3a>
  {
    return COMPONENT_ERROR;
 80095b0:	2301      	movs	r3, #1
 80095b2:	e043      	b.n	800963c <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 80095b4:	7bfb      	ldrb	r3, [r7, #15]
 80095b6:	2b08      	cmp	r3, #8
 80095b8:	d105      	bne.n	80095c6 <LSM303AGR_X_Get_Axes_Raw+0x4c>
 80095ba:	7bbb      	ldrb	r3, [r7, #14]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d102      	bne.n	80095c6 <LSM303AGR_X_Get_Axes_Raw+0x4c>
  {
    /* op mode is LP 8-bit */
    shift = 8;
 80095c0:	2308      	movs	r3, #8
 80095c2:	75fb      	strb	r3, [r7, #23]
 80095c4:	e013      	b.n	80095ee <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 80095c6:	7bfb      	ldrb	r3, [r7, #15]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d105      	bne.n	80095d8 <LSM303AGR_X_Get_Axes_Raw+0x5e>
 80095cc:	7bbb      	ldrb	r3, [r7, #14]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d102      	bne.n	80095d8 <LSM303AGR_X_Get_Axes_Raw+0x5e>
  {
    /* op mode is Normal 10-bit */
    shift = 6;
 80095d2:	2306      	movs	r3, #6
 80095d4:	75fb      	strb	r3, [r7, #23]
 80095d6:	e00a      	b.n	80095ee <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 80095d8:	7bfb      	ldrb	r3, [r7, #15]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d105      	bne.n	80095ea <LSM303AGR_X_Get_Axes_Raw+0x70>
 80095de:	7bbb      	ldrb	r3, [r7, #14]
 80095e0:	2b08      	cmp	r3, #8
 80095e2:	d102      	bne.n	80095ea <LSM303AGR_X_Get_Axes_Raw+0x70>
  {
    /* op mode is HR 12-bit */
    shift = 4;
 80095e4:	2304      	movs	r3, #4
 80095e6:	75fb      	strb	r3, [r7, #23]
 80095e8:	e001      	b.n	80095ee <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else
  {
    return COMPONENT_ERROR;
 80095ea:	2301      	movs	r3, #1
 80095ec:	e026      	b.n	800963c <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Read output registers from LSM303AGR_ACC_GYRO_OUTX_L_XL to LSM303AGR_ACC_GYRO_OUTZ_H_XL. */
  if (!LSM303AGR_ACC_Get_Raw_Acceleration( (void *)handle, raw_data_tmp.u8bit ))
 80095ee:	f107 0310 	add.w	r3, r7, #16
 80095f2:	4619      	mov	r1, r3
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	f7ff f92e 	bl	8008856 <LSM303AGR_ACC_Get_Raw_Acceleration>
 80095fa:	4603      	mov	r3, r0
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d101      	bne.n	8009604 <LSM303AGR_X_Get_Axes_Raw+0x8a>
  {
    return COMPONENT_ERROR;
 8009600:	2301      	movs	r3, #1
 8009602:	e01b      	b.n	800963c <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Format the data. */
  pData[0] = ( raw_data_tmp.i16bit[0] >> shift );
 8009604:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009608:	461a      	mov	r2, r3
 800960a:	7dfb      	ldrb	r3, [r7, #23]
 800960c:	fa42 f303 	asr.w	r3, r2, r3
 8009610:	b21a      	sxth	r2, r3
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	801a      	strh	r2, [r3, #0]
  pData[1] = ( raw_data_tmp.i16bit[1] >> shift );
 8009616:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800961a:	461a      	mov	r2, r3
 800961c:	7dfb      	ldrb	r3, [r7, #23]
 800961e:	411a      	asrs	r2, r3
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	3302      	adds	r3, #2
 8009624:	b212      	sxth	r2, r2
 8009626:	801a      	strh	r2, [r3, #0]
  pData[2] = ( raw_data_tmp.i16bit[2] >> shift );
 8009628:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800962c:	461a      	mov	r2, r3
 800962e:	7dfb      	ldrb	r3, [r7, #23]
 8009630:	411a      	asrs	r2, r3
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	3304      	adds	r3, #4
 8009636:	b212      	sxth	r2, r2
 8009638:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 800963a:	2300      	movs	r3, #0
}
 800963c:	4618      	mov	r0, r3
 800963e:	3718      	adds	r7, #24
 8009640:	46bd      	mov	sp, r7
 8009642:	bd80      	pop	{r7, pc}

08009644 <LSM303AGR_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b084      	sub	sp, #16
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
 800964c:	460b      	mov	r3, r1
 800964e:	70fb      	strb	r3, [r7, #3]
  LSM303AGR_ACC_ODR_t new_odr;

  switch( odr )
 8009650:	78fb      	ldrb	r3, [r7, #3]
 8009652:	2b04      	cmp	r3, #4
 8009654:	d81b      	bhi.n	800968e <LSM303AGR_X_Set_ODR_When_Enabled+0x4a>
 8009656:	a201      	add	r2, pc, #4	@ (adr r2, 800965c <LSM303AGR_X_Set_ODR_When_Enabled+0x18>)
 8009658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800965c:	08009671 	.word	0x08009671
 8009660:	08009677 	.word	0x08009677
 8009664:	0800967d 	.word	0x0800967d
 8009668:	08009683 	.word	0x08009683
 800966c:	08009689 	.word	0x08009689
  {
    case ODR_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_1Hz;
 8009670:	2310      	movs	r3, #16
 8009672:	73fb      	strb	r3, [r7, #15]
      break;
 8009674:	e00d      	b.n	8009692 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_10Hz;
 8009676:	2320      	movs	r3, #32
 8009678:	73fb      	strb	r3, [r7, #15]
      break;
 800967a:	e00a      	b.n	8009692 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM303AGR_ACC_ODR_DO_25Hz;
 800967c:	2330      	movs	r3, #48	@ 0x30
 800967e:	73fb      	strb	r3, [r7, #15]
      break;
 8009680:	e007      	b.n	8009692 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_50Hz;
 8009682:	2340      	movs	r3, #64	@ 0x40
 8009684:	73fb      	strb	r3, [r7, #15]
      break;
 8009686:	e004      	b.n	8009692 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_100Hz;
 8009688:	2350      	movs	r3, #80	@ 0x50
 800968a:	73fb      	strb	r3, [r7, #15]
      break;
 800968c:	e001      	b.n	8009692 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 800968e:	2301      	movs	r3, #1
 8009690:	e00a      	b.n	80096a8 <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 8009692:	7bfb      	ldrb	r3, [r7, #15]
 8009694:	4619      	mov	r1, r3
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f7ff fa16 	bl	8008ac8 <LSM303AGR_ACC_W_ODR>
 800969c:	4603      	mov	r3, r0
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d101      	bne.n	80096a6 <LSM303AGR_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 80096a2:	2301      	movs	r3, #1
 80096a4:	e000      	b.n	80096a8 <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 80096a6:	2300      	movs	r3, #0
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3710      	adds	r7, #16
 80096ac:	46bd      	mov	sp, r7
 80096ae:	bd80      	pop	{r7, pc}

080096b0 <LSM303AGR_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 80096b0:	b480      	push	{r7}
 80096b2:	b085      	sub	sp, #20
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	460b      	mov	r3, r1
 80096ba:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	689b      	ldr	r3, [r3, #8]
 80096c0:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	60bb      	str	r3, [r7, #8]

  switch( odr )
 80096c8:	78fb      	ldrb	r3, [r7, #3]
 80096ca:	2b04      	cmp	r3, #4
 80096cc:	d821      	bhi.n	8009712 <LSM303AGR_X_Set_ODR_When_Disabled+0x62>
 80096ce:	a201      	add	r2, pc, #4	@ (adr r2, 80096d4 <LSM303AGR_X_Set_ODR_When_Disabled+0x24>)
 80096d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096d4:	080096e9 	.word	0x080096e9
 80096d8:	080096f3 	.word	0x080096f3
 80096dc:	080096fb 	.word	0x080096fb
 80096e0:	08009703 	.word	0x08009703
 80096e4:	0800970b 	.word	0x0800970b
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 1.0f;
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80096ee:	605a      	str	r2, [r3, #4]
      break;
 80096f0:	e011      	b.n	8009716 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 10.0f;
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	4a0b      	ldr	r2, [pc, #44]	@ (8009724 <LSM303AGR_X_Set_ODR_When_Disabled+0x74>)
 80096f6:	605a      	str	r2, [r3, #4]
      break;
 80096f8:	e00d      	b.n	8009716 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID:
      pComponentData->Previous_ODR = 25.0f;
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	4a0a      	ldr	r2, [pc, #40]	@ (8009728 <LSM303AGR_X_Set_ODR_When_Disabled+0x78>)
 80096fe:	605a      	str	r2, [r3, #4]
      break;
 8009700:	e009      	b.n	8009716 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 50.0f;
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	4a09      	ldr	r2, [pc, #36]	@ (800972c <LSM303AGR_X_Set_ODR_When_Disabled+0x7c>)
 8009706:	605a      	str	r2, [r3, #4]
      break;
 8009708:	e005      	b.n	8009716 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 100.0f;
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	4a08      	ldr	r2, [pc, #32]	@ (8009730 <LSM303AGR_X_Set_ODR_When_Disabled+0x80>)
 800970e:	605a      	str	r2, [r3, #4]
      break;
 8009710:	e001      	b.n	8009716 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    default:
      return COMPONENT_ERROR;
 8009712:	2301      	movs	r3, #1
 8009714:	e000      	b.n	8009718 <LSM303AGR_X_Set_ODR_When_Disabled+0x68>
  }

  return COMPONENT_OK;
 8009716:	2300      	movs	r3, #0
}
 8009718:	4618      	mov	r0, r3
 800971a:	3714      	adds	r7, #20
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr
 8009724:	41200000 	.word	0x41200000
 8009728:	41c80000 	.word	0x41c80000
 800972c:	42480000 	.word	0x42480000
 8009730:	42c80000 	.word	0x42c80000

08009734 <LSM303AGR_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b084      	sub	sp, #16
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
 800973c:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_ODR_t new_odr;

  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
            : ( odr <=   10.0f ) ? LSM303AGR_ACC_ODR_DO_10Hz
 8009740:	edd7 7a00 	vldr	s15, [r7]
 8009744:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009748:	eef4 7ac7 	vcmpe.f32	s15, s14
 800974c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009750:	d801      	bhi.n	8009756 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x22>
 8009752:	2310      	movs	r3, #16
 8009754:	e037      	b.n	80097c6 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8009756:	edd7 7a00 	vldr	s15, [r7]
 800975a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800975e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009766:	d801      	bhi.n	800976c <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x38>
 8009768:	2320      	movs	r3, #32
 800976a:	e02c      	b.n	80097c6 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 800976c:	edd7 7a00 	vldr	s15, [r7]
 8009770:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8009774:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800977c:	d801      	bhi.n	8009782 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x4e>
 800977e:	2330      	movs	r3, #48	@ 0x30
 8009780:	e021      	b.n	80097c6 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8009782:	edd7 7a00 	vldr	s15, [r7]
 8009786:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80097e8 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb4>
 800978a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800978e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009792:	d801      	bhi.n	8009798 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x64>
 8009794:	2340      	movs	r3, #64	@ 0x40
 8009796:	e016      	b.n	80097c6 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8009798:	edd7 7a00 	vldr	s15, [r7]
 800979c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80097ec <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb8>
 80097a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80097a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097a8:	d801      	bhi.n	80097ae <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x7a>
 80097aa:	2350      	movs	r3, #80	@ 0x50
 80097ac:	e00b      	b.n	80097c6 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 80097ae:	edd7 7a00 	vldr	s15, [r7]
 80097b2:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80097f0 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xbc>
 80097b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80097ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097be:	d801      	bhi.n	80097c4 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x90>
 80097c0:	2360      	movs	r3, #96	@ 0x60
 80097c2:	e000      	b.n	80097c6 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 80097c4:	2370      	movs	r3, #112	@ 0x70
  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
 80097c6:	73fb      	strb	r3, [r7, #15]
            : ( odr <=   50.0f ) ? LSM303AGR_ACC_ODR_DO_50Hz
            : ( odr <=  100.0f ) ? LSM303AGR_ACC_ODR_DO_100Hz
            : ( odr <=  200.0f ) ? LSM303AGR_ACC_ODR_DO_200Hz
            :                      LSM303AGR_ACC_ODR_DO_400Hz;

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 80097c8:	7bfb      	ldrb	r3, [r7, #15]
 80097ca:	4619      	mov	r1, r3
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f7ff f97b 	bl	8008ac8 <LSM303AGR_ACC_W_ODR>
 80097d2:	4603      	mov	r3, r0
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d101      	bne.n	80097dc <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xa8>
  {
    return COMPONENT_ERROR;
 80097d8:	2301      	movs	r3, #1
 80097da:	e000      	b.n	80097de <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xaa>
  }

  return COMPONENT_OK;
 80097dc:	2300      	movs	r3, #0
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3710      	adds	r7, #16
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
 80097e6:	bf00      	nop
 80097e8:	42480000 	.word	0x42480000
 80097ec:	42c80000 	.word	0x42c80000
 80097f0:	43480000 	.word	0x43480000

080097f4 <LSM303AGR_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 80097f4:	b480      	push	{r7}
 80097f6:	b085      	sub	sp, #20
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	689b      	ldr	r3, [r3, #8]
 8009804:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
                                 : ( odr <=   10.0f ) ? 10.0f
 800980c:	edd7 7a00 	vldr	s15, [r7]
 8009810:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009814:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800981c:	d802      	bhi.n	8009824 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x30>
 800981e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8009822:	e037      	b.n	8009894 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   25.0f ) ? 25.0f
 8009824:	edd7 7a00 	vldr	s15, [r7]
 8009828:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800982c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009834:	d801      	bhi.n	800983a <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x46>
 8009836:	4b1c      	ldr	r3, [pc, #112]	@ (80098a8 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb4>)
 8009838:	e02c      	b.n	8009894 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   50.0f ) ? 50.0f
 800983a:	edd7 7a00 	vldr	s15, [r7]
 800983e:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8009842:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800984a:	d801      	bhi.n	8009850 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x5c>
 800984c:	4b17      	ldr	r3, [pc, #92]	@ (80098ac <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb8>)
 800984e:	e021      	b.n	8009894 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  100.0f ) ? 100.0f
 8009850:	edd7 7a00 	vldr	s15, [r7]
 8009854:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80098b0 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xbc>
 8009858:	eef4 7ac7 	vcmpe.f32	s15, s14
 800985c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009860:	d801      	bhi.n	8009866 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x72>
 8009862:	4b14      	ldr	r3, [pc, #80]	@ (80098b4 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc0>)
 8009864:	e016      	b.n	8009894 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  200.0f ) ? 200.0f
 8009866:	edd7 7a00 	vldr	s15, [r7]
 800986a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80098b8 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc4>
 800986e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009876:	d801      	bhi.n	800987c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x88>
 8009878:	4b10      	ldr	r3, [pc, #64]	@ (80098bc <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc8>)
 800987a:	e00b      	b.n	8009894 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 :                      400.0f;
 800987c:	edd7 7a00 	vldr	s15, [r7]
 8009880:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80098c0 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xcc>
 8009884:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800988c:	d801      	bhi.n	8009892 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x9e>
 800988e:	4b0d      	ldr	r3, [pc, #52]	@ (80098c4 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd0>)
 8009890:	e000      	b.n	8009894 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
 8009892:	4b0d      	ldr	r3, [pc, #52]	@ (80098c8 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd4>)
  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
 8009894:	68ba      	ldr	r2, [r7, #8]
 8009896:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 8009898:	2300      	movs	r3, #0
}
 800989a:	4618      	mov	r0, r3
 800989c:	3714      	adds	r7, #20
 800989e:	46bd      	mov	sp, r7
 80098a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a4:	4770      	bx	lr
 80098a6:	bf00      	nop
 80098a8:	41200000 	.word	0x41200000
 80098ac:	41c80000 	.word	0x41c80000
 80098b0:	42480000 	.word	0x42480000
 80098b4:	42480000 	.word	0x42480000
 80098b8:	42c80000 	.word	0x42c80000
 80098bc:	42c80000 	.word	0x42c80000
 80098c0:	43480000 	.word	0x43480000
 80098c4:	43480000 	.word	0x43480000
 80098c8:	43c80000 	.word	0x43c80000

080098cc <LSM303AGR_X_Get_Sensitivity_Normal_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_Normal_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b084      	sub	sp, #16
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
 80098d4:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 80098d6:	f107 030f 	add.w	r3, r7, #15
 80098da:	4619      	mov	r1, r3
 80098dc:	6878      	ldr	r0, [r7, #4]
 80098de:	f7fe ff9e 	bl	800881e <LSM303AGR_ACC_R_FullScale>
 80098e2:	4603      	mov	r3, r0
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d101      	bne.n	80098ec <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x20>
  {
    return COMPONENT_ERROR;
 80098e8:	2301      	movs	r3, #1
 80098ea:	e023      	b.n	8009934 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 80098ec:	7bfb      	ldrb	r3, [r7, #15]
 80098ee:	2b30      	cmp	r3, #48	@ 0x30
 80098f0:	d016      	beq.n	8009920 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x54>
 80098f2:	2b30      	cmp	r3, #48	@ 0x30
 80098f4:	dc18      	bgt.n	8009928 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 80098f6:	2b20      	cmp	r3, #32
 80098f8:	d00e      	beq.n	8009918 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x4c>
 80098fa:	2b20      	cmp	r3, #32
 80098fc:	dc14      	bgt.n	8009928 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d002      	beq.n	8009908 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x3c>
 8009902:	2b10      	cmp	r3, #16
 8009904:	d004      	beq.n	8009910 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x44>
 8009906:	e00f      	b.n	8009928 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_NORMAL_MODE;
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	4a0c      	ldr	r2, [pc, #48]	@ (800993c <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x70>)
 800990c:	601a      	str	r2, [r3, #0]
      break;
 800990e:	e010      	b.n	8009932 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_NORMAL_MODE;
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	4a0b      	ldr	r2, [pc, #44]	@ (8009940 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x74>)
 8009914:	601a      	str	r2, [r3, #0]
      break;
 8009916:	e00c      	b.n	8009932 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_NORMAL_MODE;
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	4a0a      	ldr	r2, [pc, #40]	@ (8009944 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x78>)
 800991c:	601a      	str	r2, [r3, #0]
      break;
 800991e:	e008      	b.n	8009932 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_NORMAL_MODE;
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	4a09      	ldr	r2, [pc, #36]	@ (8009948 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x7c>)
 8009924:	601a      	str	r2, [r3, #0]
      break;
 8009926:	e004      	b.n	8009932 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	4a08      	ldr	r2, [pc, #32]	@ (800994c <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x80>)
 800992c:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800992e:	2301      	movs	r3, #1
 8009930:	e000      	b.n	8009934 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  return COMPONENT_OK;
 8009932:	2300      	movs	r3, #0
}
 8009934:	4618      	mov	r0, r3
 8009936:	3710      	adds	r7, #16
 8009938:	46bd      	mov	sp, r7
 800993a:	bd80      	pop	{r7, pc}
 800993c:	4079999a 	.word	0x4079999a
 8009940:	40fa3d71 	.word	0x40fa3d71
 8009944:	417a147b 	.word	0x417a147b
 8009948:	423b999a 	.word	0x423b999a
 800994c:	bf800000 	.word	0xbf800000

08009950 <LSM303AGR_X_Get_Sensitivity_LP_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_LP_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b084      	sub	sp, #16
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
 8009958:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 800995a:	f107 030f 	add.w	r3, r7, #15
 800995e:	4619      	mov	r1, r3
 8009960:	6878      	ldr	r0, [r7, #4]
 8009962:	f7fe ff5c 	bl	800881e <LSM303AGR_ACC_R_FullScale>
 8009966:	4603      	mov	r3, r0
 8009968:	2b00      	cmp	r3, #0
 800996a:	d101      	bne.n	8009970 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x20>
  {
    return COMPONENT_ERROR;
 800996c:	2301      	movs	r3, #1
 800996e:	e023      	b.n	80099b8 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8009970:	7bfb      	ldrb	r3, [r7, #15]
 8009972:	2b30      	cmp	r3, #48	@ 0x30
 8009974:	d016      	beq.n	80099a4 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x54>
 8009976:	2b30      	cmp	r3, #48	@ 0x30
 8009978:	dc18      	bgt.n	80099ac <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 800997a:	2b20      	cmp	r3, #32
 800997c:	d00e      	beq.n	800999c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x4c>
 800997e:	2b20      	cmp	r3, #32
 8009980:	dc14      	bgt.n	80099ac <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 8009982:	2b00      	cmp	r3, #0
 8009984:	d002      	beq.n	800998c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x3c>
 8009986:	2b10      	cmp	r3, #16
 8009988:	d004      	beq.n	8009994 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x44>
 800998a:	e00f      	b.n	80099ac <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_LOW_POWER_MODE;
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	4a0c      	ldr	r2, [pc, #48]	@ (80099c0 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x70>)
 8009990:	601a      	str	r2, [r3, #0]
      break;
 8009992:	e010      	b.n	80099b6 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_LOW_POWER_MODE;
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	4a0b      	ldr	r2, [pc, #44]	@ (80099c4 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x74>)
 8009998:	601a      	str	r2, [r3, #0]
      break;
 800999a:	e00c      	b.n	80099b6 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_LOW_POWER_MODE;
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	4a0a      	ldr	r2, [pc, #40]	@ (80099c8 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x78>)
 80099a0:	601a      	str	r2, [r3, #0]
      break;
 80099a2:	e008      	b.n	80099b6 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_LOW_POWER_MODE;
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	4a09      	ldr	r2, [pc, #36]	@ (80099cc <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x7c>)
 80099a8:	601a      	str	r2, [r3, #0]
      break;
 80099aa:	e004      	b.n	80099b6 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	4a08      	ldr	r2, [pc, #32]	@ (80099d0 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x80>)
 80099b0:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80099b2:	2301      	movs	r3, #1
 80099b4:	e000      	b.n	80099b8 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  return COMPONENT_OK;
 80099b6:	2300      	movs	r3, #0
}
 80099b8:	4618      	mov	r0, r3
 80099ba:	3710      	adds	r7, #16
 80099bc:	46bd      	mov	sp, r7
 80099be:	bd80      	pop	{r7, pc}
 80099c0:	417a147b 	.word	0x417a147b
 80099c4:	41fa147b 	.word	0x41fa147b
 80099c8:	427a147b 	.word	0x427a147b
 80099cc:	433b947b 	.word	0x433b947b
 80099d0:	bf800000 	.word	0xbf800000

080099d4 <LSM303AGR_X_Get_Sensitivity_HR_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_HR_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b084      	sub	sp, #16
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
 80099dc:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 80099de:	f107 030f 	add.w	r3, r7, #15
 80099e2:	4619      	mov	r1, r3
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f7fe ff1a 	bl	800881e <LSM303AGR_ACC_R_FullScale>
 80099ea:	4603      	mov	r3, r0
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d101      	bne.n	80099f4 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x20>
  {
    return COMPONENT_ERROR;
 80099f0:	2301      	movs	r3, #1
 80099f2:	e023      	b.n	8009a3c <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 80099f4:	7bfb      	ldrb	r3, [r7, #15]
 80099f6:	2b30      	cmp	r3, #48	@ 0x30
 80099f8:	d016      	beq.n	8009a28 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x54>
 80099fa:	2b30      	cmp	r3, #48	@ 0x30
 80099fc:	dc18      	bgt.n	8009a30 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 80099fe:	2b20      	cmp	r3, #32
 8009a00:	d00e      	beq.n	8009a20 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x4c>
 8009a02:	2b20      	cmp	r3, #32
 8009a04:	dc14      	bgt.n	8009a30 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d002      	beq.n	8009a10 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x3c>
 8009a0a:	2b10      	cmp	r3, #16
 8009a0c:	d004      	beq.n	8009a18 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x44>
 8009a0e:	e00f      	b.n	8009a30 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_HIGH_RESOLUTION_MODE;
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	4a0c      	ldr	r2, [pc, #48]	@ (8009a44 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x70>)
 8009a14:	601a      	str	r2, [r3, #0]
      break;
 8009a16:	e010      	b.n	8009a3a <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_HIGH_RESOLUTION_MODE;
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	4a0b      	ldr	r2, [pc, #44]	@ (8009a48 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x74>)
 8009a1c:	601a      	str	r2, [r3, #0]
      break;
 8009a1e:	e00c      	b.n	8009a3a <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_HIGH_RESOLUTION_MODE;
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	4a0a      	ldr	r2, [pc, #40]	@ (8009a4c <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x78>)
 8009a24:	601a      	str	r2, [r3, #0]
      break;
 8009a26:	e008      	b.n	8009a3a <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_HIGH_RESOLUTION_MODE;
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	4a09      	ldr	r2, [pc, #36]	@ (8009a50 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x7c>)
 8009a2c:	601a      	str	r2, [r3, #0]
      break;
 8009a2e:	e004      	b.n	8009a3a <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	4a08      	ldr	r2, [pc, #32]	@ (8009a54 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x80>)
 8009a34:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8009a36:	2301      	movs	r3, #1
 8009a38:	e000      	b.n	8009a3c <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  return COMPONENT_OK;
 8009a3a:	2300      	movs	r3, #0
}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	3710      	adds	r7, #16
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bd80      	pop	{r7, pc}
 8009a44:	3f7ae148 	.word	0x3f7ae148
 8009a48:	3ff9999a 	.word	0x3ff9999a
 8009a4c:	4079999a 	.word	0x4079999a
 8009a50:	413b851f 	.word	0x413b851f
 8009a54:	bf800000 	.word	0xbf800000

08009a58 <LSM303AGR_MAG_WriteReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_MAG_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	607a      	str	r2, [r7, #4]
 8009a62:	461a      	mov	r2, r3
 8009a64:	460b      	mov	r3, r1
 8009a66:	72fb      	strb	r3, [r7, #11]
 8009a68:	4613      	mov	r3, r2
 8009a6a:	813b      	strh	r3, [r7, #8]

  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 8009a6c:	893b      	ldrh	r3, [r7, #8]
 8009a6e:	7af9      	ldrb	r1, [r7, #11]
 8009a70:	687a      	ldr	r2, [r7, #4]
 8009a72:	68f8      	ldr	r0, [r7, #12]
 8009a74:	f005 f904 	bl	800ec80 <Sensor_IO_Write>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d001      	beq.n	8009a82 <LSM303AGR_MAG_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	e000      	b.n	8009a84 <LSM303AGR_MAG_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8009a82:	2301      	movs	r3, #1
  }
}
 8009a84:	4618      	mov	r0, r3
 8009a86:	3710      	adds	r7, #16
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd80      	pop	{r7, pc}

08009a8c <LSM303AGR_MAG_ReadReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_MAG_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b084      	sub	sp, #16
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	60f8      	str	r0, [r7, #12]
 8009a94:	607a      	str	r2, [r7, #4]
 8009a96:	461a      	mov	r2, r3
 8009a98:	460b      	mov	r3, r1
 8009a9a:	72fb      	strb	r3, [r7, #11]
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	813b      	strh	r3, [r7, #8]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 8009aa0:	893b      	ldrh	r3, [r7, #8]
 8009aa2:	7af9      	ldrb	r1, [r7, #11]
 8009aa4:	687a      	ldr	r2, [r7, #4]
 8009aa6:	68f8      	ldr	r0, [r7, #12]
 8009aa8:	f005 f945 	bl	800ed36 <Sensor_IO_Read>
 8009aac:	4603      	mov	r3, r0
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d001      	beq.n	8009ab6 <LSM303AGR_MAG_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	e000      	b.n	8009ab8 <LSM303AGR_MAG_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8009ab6:	2301      	movs	r3, #1
  }
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3710      	adds	r7, #16
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <LSM303AGR_MAG_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_MAG_R_WHO_AM_I(void *handle, u8_t *value)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b082      	sub	sp, #8
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
 8009ac8:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_WHO_AM_I_REG, (u8_t *)value, 1) )
 8009aca:	2301      	movs	r3, #1
 8009acc:	683a      	ldr	r2, [r7, #0]
 8009ace:	214f      	movs	r1, #79	@ 0x4f
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	f7ff ffdb 	bl	8009a8c <LSM303AGR_MAG_ReadReg>
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d101      	bne.n	8009ae0 <LSM303AGR_MAG_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 8009adc:	2300      	movs	r3, #0
 8009ade:	e008      	b.n	8009af2 <LSM303AGR_MAG_R_WHO_AM_I+0x32>

  *value &= LSM303AGR_MAG_WHO_AM_I_MASK; //coerce
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	781a      	ldrb	r2, [r3, #0]
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM303AGR_MAG_WHO_AM_I_POSITION; //mask
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	781a      	ldrb	r2, [r3, #0]
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009af0:	2301      	movs	r3, #1
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3708      	adds	r7, #8
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}

08009afa <LSM303AGR_MAG_W_BDU>:
* Input          : LSM303AGR_MAG_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_MAG_W_BDU(void *handle, LSM303AGR_MAG_BDU_t newValue)
{
 8009afa:	b580      	push	{r7, lr}
 8009afc:	b084      	sub	sp, #16
 8009afe:	af00      	add	r7, sp, #0
 8009b00:	6078      	str	r0, [r7, #4]
 8009b02:	460b      	mov	r3, r1
 8009b04:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_CFG_REG_C, &value, 1) )
 8009b06:	f107 020f 	add.w	r2, r7, #15
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	2162      	movs	r1, #98	@ 0x62
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f7ff ffbc 	bl	8009a8c <LSM303AGR_MAG_ReadReg>
 8009b14:	4603      	mov	r3, r0
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d101      	bne.n	8009b1e <LSM303AGR_MAG_W_BDU+0x24>
    return MEMS_ERROR;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	e016      	b.n	8009b4c <LSM303AGR_MAG_W_BDU+0x52>

  value &= ~LSM303AGR_MAG_BDU_MASK;
 8009b1e:	7bfb      	ldrb	r3, [r7, #15]
 8009b20:	f023 0310 	bic.w	r3, r3, #16
 8009b24:	b2db      	uxtb	r3, r3
 8009b26:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009b28:	7bfa      	ldrb	r2, [r7, #15]
 8009b2a:	78fb      	ldrb	r3, [r7, #3]
 8009b2c:	4313      	orrs	r3, r2
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_MAG_WriteReg( handle, LSM303AGR_MAG_CFG_REG_C, &value, 1) )
 8009b32:	f107 020f 	add.w	r2, r7, #15
 8009b36:	2301      	movs	r3, #1
 8009b38:	2162      	movs	r1, #98	@ 0x62
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	f7ff ff8c 	bl	8009a58 <LSM303AGR_MAG_WriteReg>
 8009b40:	4603      	mov	r3, r0
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d101      	bne.n	8009b4a <LSM303AGR_MAG_W_BDU+0x50>
    return MEMS_ERROR;
 8009b46:	2300      	movs	r3, #0
 8009b48:	e000      	b.n	8009b4c <LSM303AGR_MAG_W_BDU+0x52>

  return MEMS_SUCCESS;
 8009b4a:	2301      	movs	r3, #1
}
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	3710      	adds	r7, #16
 8009b50:	46bd      	mov	sp, r7
 8009b52:	bd80      	pop	{r7, pc}

08009b54 <LSM303AGR_MAG_W_MD>:
* Input          : LSM303AGR_MAG_MD_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_MAG_W_MD(void *handle, LSM303AGR_MAG_MD_t newValue)
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b084      	sub	sp, #16
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
 8009b5c:	460b      	mov	r3, r1
 8009b5e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_CFG_REG_A, &value, 1) )
 8009b60:	f107 020f 	add.w	r2, r7, #15
 8009b64:	2301      	movs	r3, #1
 8009b66:	2160      	movs	r1, #96	@ 0x60
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f7ff ff8f 	bl	8009a8c <LSM303AGR_MAG_ReadReg>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d101      	bne.n	8009b78 <LSM303AGR_MAG_W_MD+0x24>
    return MEMS_ERROR;
 8009b74:	2300      	movs	r3, #0
 8009b76:	e016      	b.n	8009ba6 <LSM303AGR_MAG_W_MD+0x52>

  value &= ~LSM303AGR_MAG_MD_MASK;
 8009b78:	7bfb      	ldrb	r3, [r7, #15]
 8009b7a:	f023 0303 	bic.w	r3, r3, #3
 8009b7e:	b2db      	uxtb	r3, r3
 8009b80:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009b82:	7bfa      	ldrb	r2, [r7, #15]
 8009b84:	78fb      	ldrb	r3, [r7, #3]
 8009b86:	4313      	orrs	r3, r2
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_MAG_WriteReg( handle, LSM303AGR_MAG_CFG_REG_A, &value, 1) )
 8009b8c:	f107 020f 	add.w	r2, r7, #15
 8009b90:	2301      	movs	r3, #1
 8009b92:	2160      	movs	r1, #96	@ 0x60
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f7ff ff5f 	bl	8009a58 <LSM303AGR_MAG_WriteReg>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d101      	bne.n	8009ba4 <LSM303AGR_MAG_W_MD+0x50>
    return MEMS_ERROR;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	e000      	b.n	8009ba6 <LSM303AGR_MAG_W_MD+0x52>

  return MEMS_SUCCESS;
 8009ba4:	2301      	movs	r3, #1
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3710      	adds	r7, #16
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}

08009bae <LSM303AGR_MAG_Get_Raw_Magnetic>:
* Input          : pointer to [u8_t]
* Output         : Magnetic buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_MAG_Get_Raw_Magnetic(void *handle, u8_t *buff)
{
 8009bae:	b580      	push	{r7, lr}
 8009bb0:	b082      	sub	sp, #8
 8009bb2:	af00      	add	r7, sp, #0
 8009bb4:	6078      	str	r0, [r7, #4]
 8009bb6:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_MAG_ReadReg( handle, LSM303AGR_MAG_OUTX_L_REG, buff, 6 ) )
 8009bb8:	2306      	movs	r3, #6
 8009bba:	683a      	ldr	r2, [r7, #0]
 8009bbc:	2168      	movs	r1, #104	@ 0x68
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f7ff ff64 	bl	8009a8c <LSM303AGR_MAG_ReadReg>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d101      	bne.n	8009bce <LSM303AGR_MAG_Get_Raw_Magnetic+0x20>
    return MEMS_ERROR;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	e000      	b.n	8009bd0 <LSM303AGR_MAG_Get_Raw_Magnetic+0x22>

  return MEMS_SUCCESS;
 8009bce:	2301      	movs	r3, #1
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	3708      	adds	r7, #8
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}

08009bd8 <LSM303AGR_MAG_W_ODR>:
* Input          : LSM303AGR_MAG_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_MAG_W_ODR(void *handle, LSM303AGR_MAG_ODR_t newValue)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b084      	sub	sp, #16
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	460b      	mov	r3, r1
 8009be2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_CFG_REG_A, &value, 1) )
 8009be4:	f107 020f 	add.w	r2, r7, #15
 8009be8:	2301      	movs	r3, #1
 8009bea:	2160      	movs	r1, #96	@ 0x60
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f7ff ff4d 	bl	8009a8c <LSM303AGR_MAG_ReadReg>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d101      	bne.n	8009bfc <LSM303AGR_MAG_W_ODR+0x24>
    return MEMS_ERROR;
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	e016      	b.n	8009c2a <LSM303AGR_MAG_W_ODR+0x52>

  value &= ~LSM303AGR_MAG_ODR_MASK;
 8009bfc:	7bfb      	ldrb	r3, [r7, #15]
 8009bfe:	f023 030c 	bic.w	r3, r3, #12
 8009c02:	b2db      	uxtb	r3, r3
 8009c04:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009c06:	7bfa      	ldrb	r2, [r7, #15]
 8009c08:	78fb      	ldrb	r3, [r7, #3]
 8009c0a:	4313      	orrs	r3, r2
 8009c0c:	b2db      	uxtb	r3, r3
 8009c0e:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_MAG_WriteReg( handle, LSM303AGR_MAG_CFG_REG_A, &value, 1) )
 8009c10:	f107 020f 	add.w	r2, r7, #15
 8009c14:	2301      	movs	r3, #1
 8009c16:	2160      	movs	r1, #96	@ 0x60
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	f7ff ff1d 	bl	8009a58 <LSM303AGR_MAG_WriteReg>
 8009c1e:	4603      	mov	r3, r0
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d101      	bne.n	8009c28 <LSM303AGR_MAG_W_ODR+0x50>
    return MEMS_ERROR;
 8009c24:	2300      	movs	r3, #0
 8009c26:	e000      	b.n	8009c2a <LSM303AGR_MAG_W_ODR+0x52>

  return MEMS_SUCCESS;
 8009c28:	2301      	movs	r3, #1
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	3710      	adds	r7, #16
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	bd80      	pop	{r7, pc}

08009c32 <LSM303AGR_MAG_R_ODR>:
* Input          : Pointer to LSM303AGR_MAG_ODR_t
* Output         : Status of ODR see LSM303AGR_MAG_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_MAG_R_ODR(void *handle, LSM303AGR_MAG_ODR_t *value)
{
 8009c32:	b580      	push	{r7, lr}
 8009c34:	b082      	sub	sp, #8
 8009c36:	af00      	add	r7, sp, #0
 8009c38:	6078      	str	r0, [r7, #4]
 8009c3a:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_CFG_REG_A, (u8_t *)value, 1) )
 8009c3c:	2301      	movs	r3, #1
 8009c3e:	683a      	ldr	r2, [r7, #0]
 8009c40:	2160      	movs	r1, #96	@ 0x60
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f7ff ff22 	bl	8009a8c <LSM303AGR_MAG_ReadReg>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d101      	bne.n	8009c52 <LSM303AGR_MAG_R_ODR+0x20>
    return MEMS_ERROR;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	e007      	b.n	8009c62 <LSM303AGR_MAG_R_ODR+0x30>

  *value &= LSM303AGR_MAG_ODR_MASK; //mask
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	781b      	ldrb	r3, [r3, #0]
 8009c56:	f003 030c 	and.w	r3, r3, #12
 8009c5a:	b2da      	uxtb	r2, r3
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009c60:	2301      	movs	r3, #1
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3708      	adds	r7, #8
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}

08009c6a <LSM303AGR_MAG_W_ST>:
* Input          : LSM303AGR_MAG_ST_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_MAG_W_ST(void *handle, LSM303AGR_MAG_ST_t newValue)
{
 8009c6a:	b580      	push	{r7, lr}
 8009c6c:	b084      	sub	sp, #16
 8009c6e:	af00      	add	r7, sp, #0
 8009c70:	6078      	str	r0, [r7, #4]
 8009c72:	460b      	mov	r3, r1
 8009c74:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_CFG_REG_C, &value, 1) )
 8009c76:	f107 020f 	add.w	r2, r7, #15
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	2162      	movs	r1, #98	@ 0x62
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f7ff ff04 	bl	8009a8c <LSM303AGR_MAG_ReadReg>
 8009c84:	4603      	mov	r3, r0
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d101      	bne.n	8009c8e <LSM303AGR_MAG_W_ST+0x24>
    return MEMS_ERROR;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	e016      	b.n	8009cbc <LSM303AGR_MAG_W_ST+0x52>

  value &= ~LSM303AGR_MAG_ST_MASK;
 8009c8e:	7bfb      	ldrb	r3, [r7, #15]
 8009c90:	f023 0302 	bic.w	r3, r3, #2
 8009c94:	b2db      	uxtb	r3, r3
 8009c96:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009c98:	7bfa      	ldrb	r2, [r7, #15]
 8009c9a:	78fb      	ldrb	r3, [r7, #3]
 8009c9c:	4313      	orrs	r3, r2
 8009c9e:	b2db      	uxtb	r3, r3
 8009ca0:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_MAG_WriteReg( handle, LSM303AGR_MAG_CFG_REG_C, &value, 1) )
 8009ca2:	f107 020f 	add.w	r2, r7, #15
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	2162      	movs	r1, #98	@ 0x62
 8009caa:	6878      	ldr	r0, [r7, #4]
 8009cac:	f7ff fed4 	bl	8009a58 <LSM303AGR_MAG_WriteReg>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d101      	bne.n	8009cba <LSM303AGR_MAG_W_ST+0x50>
    return MEMS_ERROR;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	e000      	b.n	8009cbc <LSM303AGR_MAG_W_ST+0x52>

  return MEMS_SUCCESS;
 8009cba:	2301      	movs	r3, #1
}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3710      	adds	r7, #16
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}

08009cc4 <LSM303AGR_MAG_W_I2C_DIS>:
* Input          : LSM303AGR_MAG_I2C_DIS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_MAG_W_I2C_DIS(void *handle, LSM303AGR_MAG_I2C_DIS_t newValue)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	460b      	mov	r3, r1
 8009cce:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_CFG_REG_C, &value, 1) )
 8009cd0:	f107 020f 	add.w	r2, r7, #15
 8009cd4:	2301      	movs	r3, #1
 8009cd6:	2162      	movs	r1, #98	@ 0x62
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f7ff fed7 	bl	8009a8c <LSM303AGR_MAG_ReadReg>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d101      	bne.n	8009ce8 <LSM303AGR_MAG_W_I2C_DIS+0x24>
    return MEMS_ERROR;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	e016      	b.n	8009d16 <LSM303AGR_MAG_W_I2C_DIS+0x52>

  value &= ~LSM303AGR_MAG_I2C_DIS_MASK;
 8009ce8:	7bfb      	ldrb	r3, [r7, #15]
 8009cea:	f023 0320 	bic.w	r3, r3, #32
 8009cee:	b2db      	uxtb	r3, r3
 8009cf0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009cf2:	7bfa      	ldrb	r2, [r7, #15]
 8009cf4:	78fb      	ldrb	r3, [r7, #3]
 8009cf6:	4313      	orrs	r3, r2
 8009cf8:	b2db      	uxtb	r3, r3
 8009cfa:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_MAG_WriteReg( handle, LSM303AGR_MAG_CFG_REG_C, &value, 1) )
 8009cfc:	f107 020f 	add.w	r2, r7, #15
 8009d00:	2301      	movs	r3, #1
 8009d02:	2162      	movs	r1, #98	@ 0x62
 8009d04:	6878      	ldr	r0, [r7, #4]
 8009d06:	f7ff fea7 	bl	8009a58 <LSM303AGR_MAG_WriteReg>
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d101      	bne.n	8009d14 <LSM303AGR_MAG_W_I2C_DIS+0x50>
    return MEMS_ERROR;
 8009d10:	2300      	movs	r3, #0
 8009d12:	e000      	b.n	8009d16 <LSM303AGR_MAG_W_I2C_DIS+0x52>

  return MEMS_SUCCESS;
 8009d14:	2301      	movs	r3, #1
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	3710      	adds	r7, #16
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	bd80      	pop	{r7, pc}

08009d1e <LSM303AGR_MAG_R_ZYXDA>:
* Input          : Pointer to LSM303AGR_MAG_ZYXDA_t
* Output         : Status of ZYXDA see LSM303AGR_MAG_ZYXDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_MAG_R_ZYXDA(void *handle, LSM303AGR_MAG_ZYXDA_t *value)
{
 8009d1e:	b580      	push	{r7, lr}
 8009d20:	b082      	sub	sp, #8
 8009d22:	af00      	add	r7, sp, #0
 8009d24:	6078      	str	r0, [r7, #4]
 8009d26:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_STATUS_REG, (u8_t *)value, 1) )
 8009d28:	2301      	movs	r3, #1
 8009d2a:	683a      	ldr	r2, [r7, #0]
 8009d2c:	2167      	movs	r1, #103	@ 0x67
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f7ff feac 	bl	8009a8c <LSM303AGR_MAG_ReadReg>
 8009d34:	4603      	mov	r3, r0
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d101      	bne.n	8009d3e <LSM303AGR_MAG_R_ZYXDA+0x20>
    return MEMS_ERROR;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	e007      	b.n	8009d4e <LSM303AGR_MAG_R_ZYXDA+0x30>

  *value &= LSM303AGR_MAG_ZYXDA_MASK; //mask
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	781b      	ldrb	r3, [r3, #0]
 8009d42:	f003 0308 	and.w	r3, r3, #8
 8009d46:	b2da      	uxtb	r2, r3
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009d4c:	2301      	movs	r3, #1
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3708      	adds	r7, #8
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}

08009d56 <LSM303AGR_M_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Init( DrvContextTypeDef *handle )
{
 8009d56:	b580      	push	{r7, lr}
 8009d58:	b086      	sub	sp, #24
 8009d5a:	af00      	add	r7, sp, #0
 8009d5c:	6078      	str	r0, [r7, #4]
  MAGNETO_Data_t *pData = ( MAGNETO_Data_t * )handle->pData;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	689b      	ldr	r3, [r3, #8]
 8009d62:	617b      	str	r3, [r7, #20]
  LSM303AGR_M_Data_t *pComponentData = ( LSM303AGR_M_Data_t * )pData->pComponentData;
 8009d64:	697b      	ldr	r3, [r7, #20]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	613b      	str	r3, [r7, #16]
  LSM303AGR_Combo_Data_t *comboData = pComponentData->comboData;
 8009d6a:	693b      	ldr	r3, [r7, #16]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	60fb      	str	r3, [r7, #12]

  if ( LSM303AGR_M_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f000 f8ae 	bl	8009ed2 <LSM303AGR_M_Check_WhoAmI>
 8009d76:	4603      	mov	r3, r0
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	d101      	bne.n	8009d80 <LSM303AGR_M_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	e033      	b.n	8009de8 <LSM303AGR_M_Init+0x92>
  }

  /* Operating mode selection - power down */
  if ( LSM303AGR_MAG_W_MD( (void *)handle, LSM303AGR_MAG_MD_IDLE1_MODE ) == MEMS_ERROR )
 8009d80:	2102      	movs	r1, #2
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f7ff fee6 	bl	8009b54 <LSM303AGR_MAG_W_MD>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d101      	bne.n	8009d92 <LSM303AGR_M_Init+0x3c>
  {
    return COMPONENT_ERROR;
 8009d8e:	2301      	movs	r3, #1
 8009d90:	e02a      	b.n	8009de8 <LSM303AGR_M_Init+0x92>
  }

  /* Enable BDU */
  if ( LSM303AGR_MAG_W_BDU( (void *)handle, LSM303AGR_MAG_BDU_ENABLED ) == MEMS_ERROR )
 8009d92:	2110      	movs	r1, #16
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f7ff feb0 	bl	8009afa <LSM303AGR_MAG_W_BDU>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d101      	bne.n	8009da4 <LSM303AGR_M_Init+0x4e>
  {
    return COMPONENT_ERROR;
 8009da0:	2301      	movs	r3, #1
 8009da2:	e021      	b.n	8009de8 <LSM303AGR_M_Init+0x92>
  }

  if ( LSM303AGR_M_Set_ODR( handle, ODR_HIGH ) == COMPONENT_ERROR )
 8009da4:	2104      	movs	r1, #4
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f000 f988 	bl	800a0bc <LSM303AGR_M_Set_ODR>
 8009dac:	4603      	mov	r3, r0
 8009dae:	2b01      	cmp	r3, #1
 8009db0:	d101      	bne.n	8009db6 <LSM303AGR_M_Init+0x60>
  {
    return COMPONENT_ERROR;
 8009db2:	2301      	movs	r3, #1
 8009db4:	e018      	b.n	8009de8 <LSM303AGR_M_Init+0x92>
  }

  if ( LSM303AGR_M_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 8009db6:	2100      	movs	r1, #0
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f000 fa01 	bl	800a1c0 <LSM303AGR_M_Set_FS>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	2b01      	cmp	r3, #1
 8009dc2:	d101      	bne.n	8009dc8 <LSM303AGR_M_Init+0x72>
  {
    return COMPONENT_ERROR;
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	e00f      	b.n	8009de8 <LSM303AGR_M_Init+0x92>
  }

  if ( LSM303AGR_MAG_W_ST( (void *)handle, LSM303AGR_MAG_ST_DISABLED ) == MEMS_ERROR )
 8009dc8:	2100      	movs	r1, #0
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f7ff ff4d 	bl	8009c6a <LSM303AGR_MAG_W_ST>
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d101      	bne.n	8009dda <LSM303AGR_M_Init+0x84>
  {
    return COMPONENT_ERROR;
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	e006      	b.n	8009de8 <LSM303AGR_M_Init+0x92>
  }

  comboData->isMagInitialized = 1;
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	2201      	movs	r2, #1
 8009dde:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2201      	movs	r2, #1
 8009de4:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8009de6:	2300      	movs	r3, #0
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3718      	adds	r7, #24
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}

08009df0 <LSM303AGR_M_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_DeInit( DrvContextTypeDef *handle )
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b086      	sub	sp, #24
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  MAGNETO_Data_t *pData = ( MAGNETO_Data_t * )handle->pData;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	689b      	ldr	r3, [r3, #8]
 8009dfc:	617b      	str	r3, [r7, #20]
  LSM303AGR_M_Data_t *pComponentData = ( LSM303AGR_M_Data_t * )pData->pComponentData;
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	613b      	str	r3, [r7, #16]
  LSM303AGR_Combo_Data_t *comboData = pComponentData->comboData;
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	60fb      	str	r3, [r7, #12]

  if ( LSM303AGR_M_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f000 f861 	bl	8009ed2 <LSM303AGR_M_Check_WhoAmI>
 8009e10:	4603      	mov	r3, r0
 8009e12:	2b01      	cmp	r3, #1
 8009e14:	d101      	bne.n	8009e1a <LSM303AGR_M_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 8009e16:	2301      	movs	r3, #1
 8009e18:	e00e      	b.n	8009e38 <LSM303AGR_M_DeInit+0x48>
  }

  /* Disable the component */
  if ( LSM303AGR_M_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	f000 f82b 	bl	8009e76 <LSM303AGR_M_Sensor_Disable>
 8009e20:	4603      	mov	r3, r0
 8009e22:	2b01      	cmp	r3, #1
 8009e24:	d101      	bne.n	8009e2a <LSM303AGR_M_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 8009e26:	2301      	movs	r3, #1
 8009e28:	e006      	b.n	8009e38 <LSM303AGR_M_DeInit+0x48>
  }

  comboData->isMagInitialized = 0;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2200      	movs	r2, #0
 8009e34:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8009e36:	2300      	movs	r3, #0
}
 8009e38:	4618      	mov	r0, r3
 8009e3a:	3718      	adds	r7, #24
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}

08009e40 <LSM303AGR_M_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Sensor_Enable( DrvContextTypeDef *handle )
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b082      	sub	sp, #8
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	799b      	ldrb	r3, [r3, #6]
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d101      	bne.n	8009e54 <LSM303AGR_M_Sensor_Enable+0x14>
  {
    return COMPONENT_OK;
 8009e50:	2300      	movs	r3, #0
 8009e52:	e00c      	b.n	8009e6e <LSM303AGR_M_Sensor_Enable+0x2e>
  }

  /* Operating mode selection */
  if ( LSM303AGR_MAG_W_MD( (void *)handle, LSM303AGR_MAG_MD_CONTINUOS_MODE ) == MEMS_ERROR )
 8009e54:	2100      	movs	r1, #0
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f7ff fe7c 	bl	8009b54 <LSM303AGR_MAG_W_MD>
 8009e5c:	4603      	mov	r3, r0
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d101      	bne.n	8009e66 <LSM303AGR_M_Sensor_Enable+0x26>
  {
    return COMPONENT_ERROR;
 8009e62:	2301      	movs	r3, #1
 8009e64:	e003      	b.n	8009e6e <LSM303AGR_M_Sensor_Enable+0x2e>
  }

  handle->isEnabled = 1;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2201      	movs	r2, #1
 8009e6a:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8009e6c:	2300      	movs	r3, #0
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3708      	adds	r7, #8
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}

08009e76 <LSM303AGR_M_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Sensor_Disable( DrvContextTypeDef *handle )
{
 8009e76:	b580      	push	{r7, lr}
 8009e78:	b082      	sub	sp, #8
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	6078      	str	r0, [r7, #4]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	799b      	ldrb	r3, [r3, #6]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d101      	bne.n	8009e8a <LSM303AGR_M_Sensor_Disable+0x14>
  {
    return COMPONENT_OK;
 8009e86:	2300      	movs	r3, #0
 8009e88:	e00c      	b.n	8009ea4 <LSM303AGR_M_Sensor_Disable+0x2e>
  }

  /* Operating mode selection - power down */
  if ( LSM303AGR_MAG_W_MD( (void *)handle, LSM303AGR_MAG_MD_IDLE1_MODE ) == MEMS_ERROR )
 8009e8a:	2102      	movs	r1, #2
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f7ff fe61 	bl	8009b54 <LSM303AGR_MAG_W_MD>
 8009e92:	4603      	mov	r3, r0
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d101      	bne.n	8009e9c <LSM303AGR_M_Sensor_Disable+0x26>
  {
    return COMPONENT_ERROR;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e003      	b.n	8009ea4 <LSM303AGR_M_Sensor_Disable+0x2e>
  }

  handle->isEnabled = 0;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8009ea2:	2300      	movs	r3, #0
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3708      	adds	r7, #8
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <LSM303AGR_M_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b082      	sub	sp, #8
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
 8009eb4:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM303AGR_MAG_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 8009eb6:	6839      	ldr	r1, [r7, #0]
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f7ff fe01 	bl	8009ac0 <LSM303AGR_MAG_R_WHO_AM_I>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d101      	bne.n	8009ec8 <LSM303AGR_M_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	e000      	b.n	8009eca <LSM303AGR_M_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8009ec8:	2300      	movs	r3, #0
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3708      	adds	r7, #8
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}

08009ed2 <LSM303AGR_M_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8009ed2:	b580      	push	{r7, lr}
 8009ed4:	b084      	sub	sp, #16
 8009ed6:	af00      	add	r7, sp, #0
 8009ed8:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8009eda:	2300      	movs	r3, #0
 8009edc:	73fb      	strb	r3, [r7, #15]

  if ( LSM303AGR_M_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8009ede:	f107 030f 	add.w	r3, r7, #15
 8009ee2:	4619      	mov	r1, r3
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	f7ff ffe1 	bl	8009eac <LSM303AGR_M_Get_WhoAmI>
 8009eea:	4603      	mov	r3, r0
 8009eec:	2b01      	cmp	r3, #1
 8009eee:	d101      	bne.n	8009ef4 <LSM303AGR_M_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	e007      	b.n	8009f04 <LSM303AGR_M_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	781a      	ldrb	r2, [r3, #0]
 8009ef8:	7bfb      	ldrb	r3, [r7, #15]
 8009efa:	429a      	cmp	r2, r3
 8009efc:	d001      	beq.n	8009f02 <LSM303AGR_M_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8009efe:	2301      	movs	r3, #1
 8009f00:	e000      	b.n	8009f04 <LSM303AGR_M_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8009f02:	2300      	movs	r3, #0
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3710      	adds	r7, #16
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <LSM303AGR_M_Get_Axes>:
 * @param magnetic_field pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *magnetic_field )
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b086      	sub	sp, #24
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
 8009f14:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];
  float sensitivity = 0;
 8009f16:	f04f 0300 	mov.w	r3, #0
 8009f1a:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LSM303AGR output register. */
  if ( LSM303AGR_M_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 8009f1c:	f107 0310 	add.w	r3, r7, #16
 8009f20:	4619      	mov	r1, r3
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f000 f9b9 	bl	800a29a <LSM303AGR_M_Get_Axes_Raw>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	2b01      	cmp	r3, #1
 8009f2c:	d101      	bne.n	8009f32 <LSM303AGR_M_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 8009f2e:	2301      	movs	r3, #1
 8009f30:	e03b      	b.n	8009faa <LSM303AGR_M_Get_Axes+0x9e>
  }

  /* Get LSM303AGR actual sensitivity. */
  if ( LSM303AGR_M_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 8009f32:	f107 030c 	add.w	r3, r7, #12
 8009f36:	4619      	mov	r1, r3
 8009f38:	6878      	ldr	r0, [r7, #4]
 8009f3a:	f000 f85b 	bl	8009ff4 <LSM303AGR_M_Get_Sensitivity>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	2b01      	cmp	r3, #1
 8009f42:	d101      	bne.n	8009f48 <LSM303AGR_M_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 8009f44:	2301      	movs	r3, #1
 8009f46:	e030      	b.n	8009faa <LSM303AGR_M_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  magnetic_field->AXIS_X = ( int32_t )( pDataRaw[0] * sensitivity );
 8009f48:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009f4c:	ee07 3a90 	vmov	s15, r3
 8009f50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009f54:	edd7 7a03 	vldr	s15, [r7, #12]
 8009f58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009f60:	ee17 2a90 	vmov	r2, s15
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	601a      	str	r2, [r3, #0]
  magnetic_field->AXIS_Y = ( int32_t )( pDataRaw[1] * sensitivity );
 8009f68:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009f6c:	ee07 3a90 	vmov	s15, r3
 8009f70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009f74:	edd7 7a03 	vldr	s15, [r7, #12]
 8009f78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009f80:	ee17 2a90 	vmov	r2, s15
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	605a      	str	r2, [r3, #4]
  magnetic_field->AXIS_Z = ( int32_t )( pDataRaw[2] * sensitivity );
 8009f88:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009f8c:	ee07 3a90 	vmov	s15, r3
 8009f90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009f94:	edd7 7a03 	vldr	s15, [r7, #12]
 8009f98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009fa0:	ee17 2a90 	vmov	r2, s15
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 8009fa8:	2300      	movs	r3, #0
}
 8009faa:	4618      	mov	r0, r3
 8009fac:	3718      	adds	r7, #24
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}

08009fb2 <LSM303AGR_M_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 8009fb2:	b580      	push	{r7, lr}
 8009fb4:	b084      	sub	sp, #16
 8009fb6:	af00      	add	r7, sp, #0
 8009fb8:	6078      	str	r0, [r7, #4]
 8009fba:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];

  /* Read raw data from LSM303AGR output register. */
  if ( LSM303AGR_M_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 8009fbc:	f107 0308 	add.w	r3, r7, #8
 8009fc0:	4619      	mov	r1, r3
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f000 f969 	bl	800a29a <LSM303AGR_M_Get_Axes_Raw>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	2b01      	cmp	r3, #1
 8009fcc:	d101      	bne.n	8009fd2 <LSM303AGR_M_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 8009fce:	2301      	movs	r3, #1
 8009fd0:	e00c      	b.n	8009fec <LSM303AGR_M_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = pDataRaw[0];
 8009fd2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = pDataRaw[1];
 8009fda:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = pDataRaw[2];
 8009fe2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8009fe6:	683b      	ldr	r3, [r7, #0]
 8009fe8:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 8009fea:	2300      	movs	r3, #0
}
 8009fec:	4618      	mov	r0, r3
 8009fee:	3710      	adds	r7, #16
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}

08009ff4 <LSM303AGR_M_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written [LSB/gauss]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b083      	sub	sp, #12
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
 8009ffc:	6039      	str	r1, [r7, #0]
  *sensitivity = 1.5f;
 8009ffe:	683b      	ldr	r3, [r7, #0]
 800a000:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 800a004:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 800a006:	2300      	movs	r3, #0
}
 800a008:	4618      	mov	r0, r3
 800a00a:	370c      	adds	r7, #12
 800a00c:	46bd      	mov	sp, r7
 800a00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a012:	4770      	bx	lr

0800a014 <LSM303AGR_M_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b084      	sub	sp, #16
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	6039      	str	r1, [r7, #0]
  LSM303AGR_MAG_ODR_t odr_low_level;

  if ( LSM303AGR_MAG_R_ODR( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800a01e:	f107 030f 	add.w	r3, r7, #15
 800a022:	4619      	mov	r1, r3
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f7ff fe04 	bl	8009c32 <LSM303AGR_MAG_R_ODR>
 800a02a:	4603      	mov	r3, r0
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d101      	bne.n	800a034 <LSM303AGR_M_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800a030:	2301      	movs	r3, #1
 800a032:	e035      	b.n	800a0a0 <LSM303AGR_M_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 800a034:	7bfb      	ldrb	r3, [r7, #15]
 800a036:	2b0c      	cmp	r3, #12
 800a038:	d82c      	bhi.n	800a094 <LSM303AGR_M_Get_ODR+0x80>
 800a03a:	a201      	add	r2, pc, #4	@ (adr r2, 800a040 <LSM303AGR_M_Get_ODR+0x2c>)
 800a03c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a040:	0800a075 	.word	0x0800a075
 800a044:	0800a095 	.word	0x0800a095
 800a048:	0800a095 	.word	0x0800a095
 800a04c:	0800a095 	.word	0x0800a095
 800a050:	0800a07d 	.word	0x0800a07d
 800a054:	0800a095 	.word	0x0800a095
 800a058:	0800a095 	.word	0x0800a095
 800a05c:	0800a095 	.word	0x0800a095
 800a060:	0800a085 	.word	0x0800a085
 800a064:	0800a095 	.word	0x0800a095
 800a068:	0800a095 	.word	0x0800a095
 800a06c:	0800a095 	.word	0x0800a095
 800a070:	0800a08d 	.word	0x0800a08d
  {
    case LSM303AGR_MAG_ODR_10Hz:
      *odr = 10.000f;
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	4a0c      	ldr	r2, [pc, #48]	@ (800a0a8 <LSM303AGR_M_Get_ODR+0x94>)
 800a078:	601a      	str	r2, [r3, #0]
      break;
 800a07a:	e010      	b.n	800a09e <LSM303AGR_M_Get_ODR+0x8a>
    case LSM303AGR_MAG_ODR_20Hz:
      *odr = 20.000f;
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	4a0b      	ldr	r2, [pc, #44]	@ (800a0ac <LSM303AGR_M_Get_ODR+0x98>)
 800a080:	601a      	str	r2, [r3, #0]
      break;
 800a082:	e00c      	b.n	800a09e <LSM303AGR_M_Get_ODR+0x8a>
    case LSM303AGR_MAG_ODR_50Hz:
      *odr = 50.000f;
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	4a0a      	ldr	r2, [pc, #40]	@ (800a0b0 <LSM303AGR_M_Get_ODR+0x9c>)
 800a088:	601a      	str	r2, [r3, #0]
      break;
 800a08a:	e008      	b.n	800a09e <LSM303AGR_M_Get_ODR+0x8a>
    case LSM303AGR_MAG_ODR_100Hz:
      *odr = 100.000f;
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	4a09      	ldr	r2, [pc, #36]	@ (800a0b4 <LSM303AGR_M_Get_ODR+0xa0>)
 800a090:	601a      	str	r2, [r3, #0]
      break;
 800a092:	e004      	b.n	800a09e <LSM303AGR_M_Get_ODR+0x8a>
    default:
      *odr = -1.000f;
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	4a08      	ldr	r2, [pc, #32]	@ (800a0b8 <LSM303AGR_M_Get_ODR+0xa4>)
 800a098:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800a09a:	2301      	movs	r3, #1
 800a09c:	e000      	b.n	800a0a0 <LSM303AGR_M_Get_ODR+0x8c>
  }
  return COMPONENT_OK;
 800a09e:	2300      	movs	r3, #0
}
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	3710      	adds	r7, #16
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd80      	pop	{r7, pc}
 800a0a8:	41200000 	.word	0x41200000
 800a0ac:	41a00000 	.word	0x41a00000
 800a0b0:	42480000 	.word	0x42480000
 800a0b4:	42c80000 	.word	0x42c80000
 800a0b8:	bf800000 	.word	0xbf800000

0800a0bc <LSM303AGR_M_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b084      	sub	sp, #16
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	70fb      	strb	r3, [r7, #3]
  LSM303AGR_MAG_ODR_t new_odr;

  switch( odr )
 800a0c8:	78fb      	ldrb	r3, [r7, #3]
 800a0ca:	2b04      	cmp	r3, #4
 800a0cc:	d81b      	bhi.n	800a106 <LSM303AGR_M_Set_ODR+0x4a>
 800a0ce:	a201      	add	r2, pc, #4	@ (adr r2, 800a0d4 <LSM303AGR_M_Set_ODR+0x18>)
 800a0d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0d4:	0800a0e9 	.word	0x0800a0e9
 800a0d8:	0800a0ef 	.word	0x0800a0ef
 800a0dc:	0800a0f5 	.word	0x0800a0f5
 800a0e0:	0800a0fb 	.word	0x0800a0fb
 800a0e4:	0800a101 	.word	0x0800a101
  {
    case ODR_LOW:
      new_odr = LSM303AGR_MAG_ODR_10Hz;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	73fb      	strb	r3, [r7, #15]
      break;
 800a0ec:	e00d      	b.n	800a10a <LSM303AGR_M_Set_ODR+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM303AGR_MAG_ODR_20Hz;
 800a0ee:	2304      	movs	r3, #4
 800a0f0:	73fb      	strb	r3, [r7, #15]
      break;
 800a0f2:	e00a      	b.n	800a10a <LSM303AGR_M_Set_ODR+0x4e>
    case ODR_MID:
      new_odr = LSM303AGR_MAG_ODR_50Hz;
 800a0f4:	2308      	movs	r3, #8
 800a0f6:	73fb      	strb	r3, [r7, #15]
      break;
 800a0f8:	e007      	b.n	800a10a <LSM303AGR_M_Set_ODR+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM303AGR_MAG_ODR_100Hz;
 800a0fa:	230c      	movs	r3, #12
 800a0fc:	73fb      	strb	r3, [r7, #15]
      break;
 800a0fe:	e004      	b.n	800a10a <LSM303AGR_M_Set_ODR+0x4e>
    case ODR_HIGH:
      new_odr = LSM303AGR_MAG_ODR_100Hz;
 800a100:	230c      	movs	r3, #12
 800a102:	73fb      	strb	r3, [r7, #15]
      break;
 800a104:	e001      	b.n	800a10a <LSM303AGR_M_Set_ODR+0x4e>
    default:
      return COMPONENT_ERROR;
 800a106:	2301      	movs	r3, #1
 800a108:	e00a      	b.n	800a120 <LSM303AGR_M_Set_ODR+0x64>
  }

  if ( LSM303AGR_MAG_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 800a10a:	7bfb      	ldrb	r3, [r7, #15]
 800a10c:	4619      	mov	r1, r3
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f7ff fd62 	bl	8009bd8 <LSM303AGR_MAG_W_ODR>
 800a114:	4603      	mov	r3, r0
 800a116:	2b00      	cmp	r3, #0
 800a118:	d101      	bne.n	800a11e <LSM303AGR_M_Set_ODR+0x62>
  {
    return COMPONENT_ERROR;
 800a11a:	2301      	movs	r3, #1
 800a11c:	e000      	b.n	800a120 <LSM303AGR_M_Set_ODR+0x64>
  }

  return COMPONENT_OK;
 800a11e:	2300      	movs	r3, #0
}
 800a120:	4618      	mov	r0, r3
 800a122:	3710      	adds	r7, #16
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}

0800a128 <LSM303AGR_M_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b084      	sub	sp, #16
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
 800a130:	ed87 0a00 	vstr	s0, [r7]
  LSM303AGR_MAG_ODR_t new_odr;

  new_odr = ( ( odr <= 10.000f ) ? LSM303AGR_MAG_ODR_10Hz
              : ( odr <= 20.000f ) ? LSM303AGR_MAG_ODR_20Hz
 800a134:	edd7 7a00 	vldr	s15, [r7]
 800a138:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800a13c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a144:	d801      	bhi.n	800a14a <LSM303AGR_M_Set_ODR_Value+0x22>
 800a146:	2300      	movs	r3, #0
 800a148:	e016      	b.n	800a178 <LSM303AGR_M_Set_ODR_Value+0x50>
 800a14a:	edd7 7a00 	vldr	s15, [r7]
 800a14e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800a152:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a15a:	d801      	bhi.n	800a160 <LSM303AGR_M_Set_ODR_Value+0x38>
 800a15c:	2304      	movs	r3, #4
 800a15e:	e00b      	b.n	800a178 <LSM303AGR_M_Set_ODR_Value+0x50>
 800a160:	edd7 7a00 	vldr	s15, [r7]
 800a164:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800a198 <LSM303AGR_M_Set_ODR_Value+0x70>
 800a168:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a16c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a170:	d801      	bhi.n	800a176 <LSM303AGR_M_Set_ODR_Value+0x4e>
 800a172:	2308      	movs	r3, #8
 800a174:	e000      	b.n	800a178 <LSM303AGR_M_Set_ODR_Value+0x50>
 800a176:	230c      	movs	r3, #12
  new_odr = ( ( odr <= 10.000f ) ? LSM303AGR_MAG_ODR_10Hz
 800a178:	73fb      	strb	r3, [r7, #15]
              : ( odr <= 50.000f ) ? LSM303AGR_MAG_ODR_50Hz
              :                     LSM303AGR_MAG_ODR_100Hz );

  if ( LSM303AGR_MAG_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 800a17a:	7bfb      	ldrb	r3, [r7, #15]
 800a17c:	4619      	mov	r1, r3
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f7ff fd2a 	bl	8009bd8 <LSM303AGR_MAG_W_ODR>
 800a184:	4603      	mov	r3, r0
 800a186:	2b00      	cmp	r3, #0
 800a188:	d101      	bne.n	800a18e <LSM303AGR_M_Set_ODR_Value+0x66>
  {
    return COMPONENT_ERROR;
 800a18a:	2301      	movs	r3, #1
 800a18c:	e000      	b.n	800a190 <LSM303AGR_M_Set_ODR_Value+0x68>
  }

  return COMPONENT_OK;
 800a18e:	2300      	movs	r3, #0
}
 800a190:	4618      	mov	r0, r3
 800a192:	3710      	adds	r7, #16
 800a194:	46bd      	mov	sp, r7
 800a196:	bd80      	pop	{r7, pc}
 800a198:	42480000 	.word	0x42480000

0800a19c <LSM303AGR_M_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 800a19c:	b480      	push	{r7}
 800a19e:	b083      	sub	sp, #12
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
 800a1a4:	6039      	str	r1, [r7, #0]
  *fullScale = 50.0f;
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	4a04      	ldr	r2, [pc, #16]	@ (800a1bc <LSM303AGR_M_Get_FS+0x20>)
 800a1aa:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 800a1ac:	2300      	movs	r3, #0
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	370c      	adds	r7, #12
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b8:	4770      	bx	lr
 800a1ba:	bf00      	nop
 800a1bc:	42480000 	.word	0x42480000

0800a1c0 <LSM303AGR_M_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b083      	sub	sp, #12
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
 800a1c8:	460b      	mov	r3, r1
 800a1ca:	70fb      	strb	r3, [r7, #3]
  return COMPONENT_OK;
 800a1cc:	2300      	movs	r3, #0
}
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	370c      	adds	r7, #12
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d8:	4770      	bx	lr

0800a1da <LSM303AGR_M_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800a1da:	b480      	push	{r7}
 800a1dc:	b083      	sub	sp, #12
 800a1de:	af00      	add	r7, sp, #0
 800a1e0:	6078      	str	r0, [r7, #4]
 800a1e2:	ed87 0a00 	vstr	s0, [r7]
  return COMPONENT_OK;
 800a1e6:	2300      	movs	r3, #0
}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	370c      	adds	r7, #12
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f2:	4770      	bx	lr

0800a1f4 <LSM303AGR_M_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b084      	sub	sp, #16
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	60f8      	str	r0, [r7, #12]
 800a1fc:	460b      	mov	r3, r1
 800a1fe:	607a      	str	r2, [r7, #4]
 800a200:	72fb      	strb	r3, [r7, #11]

  if ( LSM303AGR_MAG_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 800a202:	7af9      	ldrb	r1, [r7, #11]
 800a204:	2301      	movs	r3, #1
 800a206:	687a      	ldr	r2, [r7, #4]
 800a208:	68f8      	ldr	r0, [r7, #12]
 800a20a:	f7ff fc3f 	bl	8009a8c <LSM303AGR_MAG_ReadReg>
 800a20e:	4603      	mov	r3, r0
 800a210:	2b00      	cmp	r3, #0
 800a212:	d101      	bne.n	800a218 <LSM303AGR_M_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800a214:	2301      	movs	r3, #1
 800a216:	e000      	b.n	800a21a <LSM303AGR_M_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800a218:	2300      	movs	r3, #0
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3710      	adds	r7, #16
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}

0800a222 <LSM303AGR_M_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800a222:	b580      	push	{r7, lr}
 800a224:	b082      	sub	sp, #8
 800a226:	af00      	add	r7, sp, #0
 800a228:	6078      	str	r0, [r7, #4]
 800a22a:	460b      	mov	r3, r1
 800a22c:	70fb      	strb	r3, [r7, #3]
 800a22e:	4613      	mov	r3, r2
 800a230:	70bb      	strb	r3, [r7, #2]

  if ( LSM303AGR_MAG_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 800a232:	1cba      	adds	r2, r7, #2
 800a234:	78f9      	ldrb	r1, [r7, #3]
 800a236:	2301      	movs	r3, #1
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f7ff fc0d 	bl	8009a58 <LSM303AGR_MAG_WriteReg>
 800a23e:	4603      	mov	r3, r0
 800a240:	2b00      	cmp	r3, #0
 800a242:	d101      	bne.n	800a248 <LSM303AGR_M_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800a244:	2301      	movs	r3, #1
 800a246:	e000      	b.n	800a24a <LSM303AGR_M_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800a248:	2300      	movs	r3, #0
}
 800a24a:	4618      	mov	r0, r3
 800a24c:	3708      	adds	r7, #8
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}

0800a252 <LSM303AGR_M_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a252:	b580      	push	{r7, lr}
 800a254:	b084      	sub	sp, #16
 800a256:	af00      	add	r7, sp, #0
 800a258:	6078      	str	r0, [r7, #4]
 800a25a:	6039      	str	r1, [r7, #0]

  LSM303AGR_MAG_ZYXDA_t status_raw;

  if ( LSM303AGR_MAG_R_ZYXDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 800a25c:	f107 030f 	add.w	r3, r7, #15
 800a260:	4619      	mov	r1, r3
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f7ff fd5b 	bl	8009d1e <LSM303AGR_MAG_R_ZYXDA>
 800a268:	4603      	mov	r3, r0
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d101      	bne.n	800a272 <LSM303AGR_M_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a26e:	2301      	movs	r3, #1
 800a270:	e00f      	b.n	800a292 <LSM303AGR_M_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800a272:	7bfb      	ldrb	r3, [r7, #15]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d005      	beq.n	800a284 <LSM303AGR_M_Get_DRDY_Status+0x32>
 800a278:	2b08      	cmp	r3, #8
 800a27a:	d107      	bne.n	800a28c <LSM303AGR_M_Get_DRDY_Status+0x3a>
  {
    case LSM303AGR_MAG_ZYXDA_EV_ON:
      *status = 1;
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	2201      	movs	r2, #1
 800a280:	701a      	strb	r2, [r3, #0]
      break;
 800a282:	e005      	b.n	800a290 <LSM303AGR_M_Get_DRDY_Status+0x3e>
    case LSM303AGR_MAG_ZYXDA_EV_OFF:
      *status = 0;
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	2200      	movs	r2, #0
 800a288:	701a      	strb	r2, [r3, #0]
      break;
 800a28a:	e001      	b.n	800a290 <LSM303AGR_M_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800a28c:	2301      	movs	r3, #1
 800a28e:	e000      	b.n	800a292 <LSM303AGR_M_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 800a290:	2300      	movs	r3, #0
}
 800a292:	4618      	mov	r0, r3
 800a294:	3710      	adds	r7, #16
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}

0800a29a <LSM303AGR_M_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_Axes_Raw( DrvContextTypeDef *handle, int16_t* pData )
{
 800a29a:	b580      	push	{r7, lr}
 800a29c:	b086      	sub	sp, #24
 800a29e:	af00      	add	r7, sp, #0
 800a2a0:	6078      	str	r0, [r7, #4]
 800a2a2:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 800a2a4:	f107 030c 	add.w	r3, r7, #12
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	601a      	str	r2, [r3, #0]
 800a2ac:	809a      	strh	r2, [r3, #4]
  int16_t *regValueInt16;

  /* Read output registers from LSM303AGR_MAG_OUTX_L to LSM303AGR_MAG_OUTZ_H. */
  if ( LSM303AGR_MAG_Get_Raw_Magnetic( (void *)handle, regValue ) == MEMS_ERROR )
 800a2ae:	f107 030c 	add.w	r3, r7, #12
 800a2b2:	4619      	mov	r1, r3
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f7ff fc7a 	bl	8009bae <LSM303AGR_MAG_Get_Raw_Magnetic>
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d101      	bne.n	800a2c4 <LSM303AGR_M_Get_Axes_Raw+0x2a>
  {
    return COMPONENT_ERROR;
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	e014      	b.n	800a2ee <LSM303AGR_M_Get_Axes_Raw+0x54>
  }

  regValueInt16 = (int16_t *)regValue;
 800a2c4:	f107 030c 	add.w	r3, r7, #12
 800a2c8:	617b      	str	r3, [r7, #20]

  /* Format the data. */
  pData[0] = regValueInt16[0];
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a2d0:	683b      	ldr	r3, [r7, #0]
 800a2d2:	801a      	strh	r2, [r3, #0]
  pData[1] = regValueInt16[1];
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	3302      	adds	r3, #2
 800a2d8:	697a      	ldr	r2, [r7, #20]
 800a2da:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 800a2de:	801a      	strh	r2, [r3, #0]
  pData[2] = regValueInt16[2];
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	3304      	adds	r3, #4
 800a2e4:	697a      	ldr	r2, [r7, #20]
 800a2e6:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800a2ea:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 800a2ec:	2300      	movs	r3, #0
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	3718      	adds	r7, #24
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}

0800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>:
* Input				: Register Address
* Output			: Data REad
* Return			: None
*******************************************************************************/
status_t LSM6DSM_ACC_GYRO_ReadReg(void *handle, u8_t Reg, u8_t* Data) 
{
 800a2f6:	b580      	push	{r7, lr}
 800a2f8:	b084      	sub	sp, #16
 800a2fa:	af00      	add	r7, sp, #0
 800a2fc:	60f8      	str	r0, [r7, #12]
 800a2fe:	460b      	mov	r3, r1
 800a300:	607a      	str	r2, [r7, #4]
 800a302:	72fb      	strb	r3, [r7, #11]
  
  if (Sensor_IO_Read(handle, Reg, Data, 1))
 800a304:	7af9      	ldrb	r1, [r7, #11]
 800a306:	2301      	movs	r3, #1
 800a308:	687a      	ldr	r2, [r7, #4]
 800a30a:	68f8      	ldr	r0, [r7, #12]
 800a30c:	f004 fd13 	bl	800ed36 <Sensor_IO_Read>
 800a310:	4603      	mov	r3, r0
 800a312:	2b00      	cmp	r3, #0
 800a314:	d001      	beq.n	800a31a <LSM6DSM_ACC_GYRO_ReadReg+0x24>
  {
    return MEMS_ERROR;
 800a316:	2300      	movs	r3, #0
 800a318:	e000      	b.n	800a31c <LSM6DSM_ACC_GYRO_ReadReg+0x26>
  }
  else
  {
    return MEMS_SUCCESS;
 800a31a:	2301      	movs	r3, #1
  }
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	3710      	adds	r7, #16
 800a320:	46bd      	mov	sp, r7
 800a322:	bd80      	pop	{r7, pc}

0800a324 <LSM6DSM_ACC_GYRO_WriteReg>:
* Input				: Register Address, Data to be written
* Output			: None
* Return			: None
*******************************************************************************/
status_t LSM6DSM_ACC_GYRO_WriteReg(void *handle, u8_t Reg, u8_t Data)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b082      	sub	sp, #8
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
 800a32c:	460b      	mov	r3, r1
 800a32e:	70fb      	strb	r3, [r7, #3]
 800a330:	4613      	mov	r3, r2
 800a332:	70bb      	strb	r3, [r7, #2]
  if (Sensor_IO_Write(handle, Reg, &Data, 1))
 800a334:	1cba      	adds	r2, r7, #2
 800a336:	78f9      	ldrb	r1, [r7, #3]
 800a338:	2301      	movs	r3, #1
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f004 fca0 	bl	800ec80 <Sensor_IO_Write>
 800a340:	4603      	mov	r3, r0
 800a342:	2b00      	cmp	r3, #0
 800a344:	d001      	beq.n	800a34a <LSM6DSM_ACC_GYRO_WriteReg+0x26>
  {
    return MEMS_ERROR;
 800a346:	2300      	movs	r3, #0
 800a348:	e000      	b.n	800a34c <LSM6DSM_ACC_GYRO_WriteReg+0x28>
  }
  else
  {
    return MEMS_SUCCESS;
 800a34a:	2301      	movs	r3, #1
  }
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3708      	adds	r7, #8
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}

0800a354 <LSM6DSM_ACC_GYRO_W_EmbeddedAccess>:
* Input          : LSM6DSM_ACC_GYRO_EMB_ACC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_EmbeddedAccess(void *handle, LSM6DSM_ACC_GYRO_EMB_ACC_t newValue)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b084      	sub	sp, #16
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
 800a35c:	460b      	mov	r3, r1
 800a35e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_FUNC_CFG_ACCESS, &value) )
 800a360:	f107 030f 	add.w	r3, r7, #15
 800a364:	461a      	mov	r2, r3
 800a366:	2101      	movs	r1, #1
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	f7ff ffc4 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a36e:	4603      	mov	r3, r0
 800a370:	2b00      	cmp	r3, #0
 800a372:	d101      	bne.n	800a378 <LSM6DSM_ACC_GYRO_W_EmbeddedAccess+0x24>
    return MEMS_ERROR;
 800a374:	2300      	movs	r3, #0
 800a376:	e015      	b.n	800a3a4 <LSM6DSM_ACC_GYRO_W_EmbeddedAccess+0x50>

  value &= ~LSM6DSM_ACC_GYRO_EMB_ACC_MASK; 
 800a378:	7bfb      	ldrb	r3, [r7, #15]
 800a37a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a37e:	b2db      	uxtb	r3, r3
 800a380:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a382:	7bfa      	ldrb	r2, [r7, #15]
 800a384:	78fb      	ldrb	r3, [r7, #3]
 800a386:	4313      	orrs	r3, r2
 800a388:	b2db      	uxtb	r3, r3
 800a38a:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_FUNC_CFG_ACCESS, value) )
 800a38c:	7bfb      	ldrb	r3, [r7, #15]
 800a38e:	461a      	mov	r2, r3
 800a390:	2101      	movs	r1, #1
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f7ff ffc6 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a398:	4603      	mov	r3, r0
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d101      	bne.n	800a3a2 <LSM6DSM_ACC_GYRO_W_EmbeddedAccess+0x4e>
    return MEMS_ERROR;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	e000      	b.n	800a3a4 <LSM6DSM_ACC_GYRO_W_EmbeddedAccess+0x50>

  return MEMS_SUCCESS;
 800a3a2:	2301      	movs	r3, #1
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3710      	adds	r7, #16
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bd80      	pop	{r7, pc}

0800a3ac <LSM6DSM_ACC_GYRO_W_FIFO_MODE>:
* Input          : LSM6DSM_ACC_GYRO_FIFO_MODE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FIFO_MODE(void *handle, LSM6DSM_ACC_GYRO_FIFO_MODE_t newValue)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b084      	sub	sp, #16
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
 800a3b4:	460b      	mov	r3, r1
 800a3b6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_FIFO_CTRL5, &value) )
 800a3b8:	f107 030f 	add.w	r3, r7, #15
 800a3bc:	461a      	mov	r2, r3
 800a3be:	210a      	movs	r1, #10
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f7ff ff98 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d101      	bne.n	800a3d0 <LSM6DSM_ACC_GYRO_W_FIFO_MODE+0x24>
    return MEMS_ERROR;
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	e015      	b.n	800a3fc <LSM6DSM_ACC_GYRO_W_FIFO_MODE+0x50>

  value &= ~LSM6DSM_ACC_GYRO_FIFO_MODE_MASK; 
 800a3d0:	7bfb      	ldrb	r3, [r7, #15]
 800a3d2:	f023 0307 	bic.w	r3, r3, #7
 800a3d6:	b2db      	uxtb	r3, r3
 800a3d8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a3da:	7bfa      	ldrb	r2, [r7, #15]
 800a3dc:	78fb      	ldrb	r3, [r7, #3]
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	b2db      	uxtb	r3, r3
 800a3e2:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_FIFO_CTRL5, value) )
 800a3e4:	7bfb      	ldrb	r3, [r7, #15]
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	210a      	movs	r1, #10
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f7ff ff9a 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d101      	bne.n	800a3fa <LSM6DSM_ACC_GYRO_W_FIFO_MODE+0x4e>
    return MEMS_ERROR;
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	e000      	b.n	800a3fc <LSM6DSM_ACC_GYRO_W_FIFO_MODE+0x50>

  return MEMS_SUCCESS;
 800a3fa:	2301      	movs	r3, #1
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3710      	adds	r7, #16
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}

0800a404 <LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2>:
* Input          : LSM6DSM_ACC_GYRO_INT2_STEP_DELTA_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2(void *handle, LSM6DSM_ACC_GYRO_INT2_STEP_DELTA_t newValue)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b084      	sub	sp, #16
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
 800a40c:	460b      	mov	r3, r1
 800a40e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_INT2_CTRL, &value) )
 800a410:	f107 030f 	add.w	r3, r7, #15
 800a414:	461a      	mov	r2, r3
 800a416:	210e      	movs	r1, #14
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f7ff ff6c 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a41e:	4603      	mov	r3, r0
 800a420:	2b00      	cmp	r3, #0
 800a422:	d101      	bne.n	800a428 <LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2+0x24>
    return MEMS_ERROR;
 800a424:	2300      	movs	r3, #0
 800a426:	e015      	b.n	800a454 <LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT2_STEP_DELTA_MASK; 
 800a428:	7bfb      	ldrb	r3, [r7, #15]
 800a42a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a42e:	b2db      	uxtb	r3, r3
 800a430:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a432:	7bfa      	ldrb	r2, [r7, #15]
 800a434:	78fb      	ldrb	r3, [r7, #3]
 800a436:	4313      	orrs	r3, r2
 800a438:	b2db      	uxtb	r3, r3
 800a43a:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_INT2_CTRL, value) )
 800a43c:	7bfb      	ldrb	r3, [r7, #15]
 800a43e:	461a      	mov	r2, r3
 800a440:	210e      	movs	r1, #14
 800a442:	6878      	ldr	r0, [r7, #4]
 800a444:	f7ff ff6e 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a448:	4603      	mov	r3, r0
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d101      	bne.n	800a452 <LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2+0x4e>
    return MEMS_ERROR;
 800a44e:	2300      	movs	r3, #0
 800a450:	e000      	b.n	800a454 <LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2+0x50>

  return MEMS_SUCCESS;
 800a452:	2301      	movs	r3, #1
}
 800a454:	4618      	mov	r0, r3
 800a456:	3710      	adds	r7, #16
 800a458:	46bd      	mov	sp, r7
 800a45a:	bd80      	pop	{r7, pc}

0800a45c <LSM6DSM_ACC_GYRO_R_WHO_AM_I>:
* Output         : Status of WHO_AM_I_BIT 
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_WHO_AM_I(void *handle, u8_t *value)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b082      	sub	sp, #8
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
 800a464:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WHO_AM_I_REG, (u8_t *)value) )
 800a466:	683a      	ldr	r2, [r7, #0]
 800a468:	210f      	movs	r1, #15
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f7ff ff43 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a470:	4603      	mov	r3, r0
 800a472:	2b00      	cmp	r3, #0
 800a474:	d101      	bne.n	800a47a <LSM6DSM_ACC_GYRO_R_WHO_AM_I+0x1e>
    return MEMS_ERROR;
 800a476:	2300      	movs	r3, #0
 800a478:	e008      	b.n	800a48c <LSM6DSM_ACC_GYRO_R_WHO_AM_I+0x30>

  *value &= LSM6DSM_ACC_GYRO_WHO_AM_I_BIT_MASK; //coerce	
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	781a      	ldrb	r2, [r3, #0]
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM6DSM_ACC_GYRO_WHO_AM_I_BIT_POSITION; //mask	
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	781a      	ldrb	r2, [r3, #0]
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a48a:	2301      	movs	r3, #1
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3708      	adds	r7, #8
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}

0800a494 <LSM6DSM_ACC_GYRO_W_FS_XL>:
* Input          : LSM6DSM_ACC_GYRO_FS_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FS_XL(void *handle, LSM6DSM_ACC_GYRO_FS_XL_t newValue)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b084      	sub	sp, #16
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
 800a49c:	460b      	mov	r3, r1
 800a49e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL1_XL, &value) )
 800a4a0:	f107 030f 	add.w	r3, r7, #15
 800a4a4:	461a      	mov	r2, r3
 800a4a6:	2110      	movs	r1, #16
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f7ff ff24 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d101      	bne.n	800a4b8 <LSM6DSM_ACC_GYRO_W_FS_XL+0x24>
    return MEMS_ERROR;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	e015      	b.n	800a4e4 <LSM6DSM_ACC_GYRO_W_FS_XL+0x50>

  value &= ~LSM6DSM_ACC_GYRO_FS_XL_MASK; 
 800a4b8:	7bfb      	ldrb	r3, [r7, #15]
 800a4ba:	f023 030c 	bic.w	r3, r3, #12
 800a4be:	b2db      	uxtb	r3, r3
 800a4c0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a4c2:	7bfa      	ldrb	r2, [r7, #15]
 800a4c4:	78fb      	ldrb	r3, [r7, #3]
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	b2db      	uxtb	r3, r3
 800a4ca:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL1_XL, value) )
 800a4cc:	7bfb      	ldrb	r3, [r7, #15]
 800a4ce:	461a      	mov	r2, r3
 800a4d0:	2110      	movs	r1, #16
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f7ff ff26 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d101      	bne.n	800a4e2 <LSM6DSM_ACC_GYRO_W_FS_XL+0x4e>
    return MEMS_ERROR;
 800a4de:	2300      	movs	r3, #0
 800a4e0:	e000      	b.n	800a4e4 <LSM6DSM_ACC_GYRO_W_FS_XL+0x50>

  return MEMS_SUCCESS;
 800a4e2:	2301      	movs	r3, #1
}
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	3710      	adds	r7, #16
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}

0800a4ec <LSM6DSM_ACC_GYRO_R_FS_XL>:
* Output         : Status of FS_XL see LSM6DSM_ACC_GYRO_FS_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_FS_XL(void *handle, LSM6DSM_ACC_GYRO_FS_XL_t *value)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b082      	sub	sp, #8
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
 800a4f4:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL1_XL, (u8_t *)value) )
 800a4f6:	683a      	ldr	r2, [r7, #0]
 800a4f8:	2110      	movs	r1, #16
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f7ff fefb 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a500:	4603      	mov	r3, r0
 800a502:	2b00      	cmp	r3, #0
 800a504:	d101      	bne.n	800a50a <LSM6DSM_ACC_GYRO_R_FS_XL+0x1e>
    return MEMS_ERROR;
 800a506:	2300      	movs	r3, #0
 800a508:	e007      	b.n	800a51a <LSM6DSM_ACC_GYRO_R_FS_XL+0x2e>

  *value &= LSM6DSM_ACC_GYRO_FS_XL_MASK; //mask
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	781b      	ldrb	r3, [r3, #0]
 800a50e:	f003 030c 	and.w	r3, r3, #12
 800a512:	b2da      	uxtb	r2, r3
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a518:	2301      	movs	r3, #1
}
 800a51a:	4618      	mov	r0, r3
 800a51c:	3708      	adds	r7, #8
 800a51e:	46bd      	mov	sp, r7
 800a520:	bd80      	pop	{r7, pc}

0800a522 <LSM6DSM_ACC_GYRO_W_ODR_XL>:
* Input          : LSM6DSM_ACC_GYRO_ODR_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_ODR_XL(void *handle, LSM6DSM_ACC_GYRO_ODR_XL_t newValue)
{
 800a522:	b580      	push	{r7, lr}
 800a524:	b084      	sub	sp, #16
 800a526:	af00      	add	r7, sp, #0
 800a528:	6078      	str	r0, [r7, #4]
 800a52a:	460b      	mov	r3, r1
 800a52c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL1_XL, &value) )
 800a52e:	f107 030f 	add.w	r3, r7, #15
 800a532:	461a      	mov	r2, r3
 800a534:	2110      	movs	r1, #16
 800a536:	6878      	ldr	r0, [r7, #4]
 800a538:	f7ff fedd 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a53c:	4603      	mov	r3, r0
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d101      	bne.n	800a546 <LSM6DSM_ACC_GYRO_W_ODR_XL+0x24>
    return MEMS_ERROR;
 800a542:	2300      	movs	r3, #0
 800a544:	e015      	b.n	800a572 <LSM6DSM_ACC_GYRO_W_ODR_XL+0x50>

  value &= ~LSM6DSM_ACC_GYRO_ODR_XL_MASK; 
 800a546:	7bfb      	ldrb	r3, [r7, #15]
 800a548:	f003 030f 	and.w	r3, r3, #15
 800a54c:	b2db      	uxtb	r3, r3
 800a54e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a550:	7bfa      	ldrb	r2, [r7, #15]
 800a552:	78fb      	ldrb	r3, [r7, #3]
 800a554:	4313      	orrs	r3, r2
 800a556:	b2db      	uxtb	r3, r3
 800a558:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL1_XL, value) )
 800a55a:	7bfb      	ldrb	r3, [r7, #15]
 800a55c:	461a      	mov	r2, r3
 800a55e:	2110      	movs	r1, #16
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f7ff fedf 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a566:	4603      	mov	r3, r0
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d101      	bne.n	800a570 <LSM6DSM_ACC_GYRO_W_ODR_XL+0x4e>
    return MEMS_ERROR;
 800a56c:	2300      	movs	r3, #0
 800a56e:	e000      	b.n	800a572 <LSM6DSM_ACC_GYRO_W_ODR_XL+0x50>

  return MEMS_SUCCESS;
 800a570:	2301      	movs	r3, #1
}
 800a572:	4618      	mov	r0, r3
 800a574:	3710      	adds	r7, #16
 800a576:	46bd      	mov	sp, r7
 800a578:	bd80      	pop	{r7, pc}

0800a57a <LSM6DSM_ACC_GYRO_R_ODR_XL>:
* Output         : Status of ODR_XL see LSM6DSM_ACC_GYRO_ODR_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_ODR_XL(void *handle, LSM6DSM_ACC_GYRO_ODR_XL_t *value)
{
 800a57a:	b580      	push	{r7, lr}
 800a57c:	b082      	sub	sp, #8
 800a57e:	af00      	add	r7, sp, #0
 800a580:	6078      	str	r0, [r7, #4]
 800a582:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL1_XL, (u8_t *)value) )
 800a584:	683a      	ldr	r2, [r7, #0]
 800a586:	2110      	movs	r1, #16
 800a588:	6878      	ldr	r0, [r7, #4]
 800a58a:	f7ff feb4 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a58e:	4603      	mov	r3, r0
 800a590:	2b00      	cmp	r3, #0
 800a592:	d101      	bne.n	800a598 <LSM6DSM_ACC_GYRO_R_ODR_XL+0x1e>
    return MEMS_ERROR;
 800a594:	2300      	movs	r3, #0
 800a596:	e007      	b.n	800a5a8 <LSM6DSM_ACC_GYRO_R_ODR_XL+0x2e>

  *value &= LSM6DSM_ACC_GYRO_ODR_XL_MASK; //mask
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	781b      	ldrb	r3, [r3, #0]
 800a59c:	f023 030f 	bic.w	r3, r3, #15
 800a5a0:	b2da      	uxtb	r2, r3
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a5a6:	2301      	movs	r3, #1
}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	3708      	adds	r7, #8
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}

0800a5b0 <LSM6DSM_ACC_GYRO_W_FS_125>:
* Input          : LSM6DSM_ACC_GYRO_FS_125_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FS_125(void *handle, LSM6DSM_ACC_GYRO_FS_125_t newValue)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b084      	sub	sp, #16
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
 800a5b8:	460b      	mov	r3, r1
 800a5ba:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, &value) )
 800a5bc:	f107 030f 	add.w	r3, r7, #15
 800a5c0:	461a      	mov	r2, r3
 800a5c2:	2111      	movs	r1, #17
 800a5c4:	6878      	ldr	r0, [r7, #4]
 800a5c6:	f7ff fe96 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d101      	bne.n	800a5d4 <LSM6DSM_ACC_GYRO_W_FS_125+0x24>
    return MEMS_ERROR;
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	e015      	b.n	800a600 <LSM6DSM_ACC_GYRO_W_FS_125+0x50>

  value &= ~LSM6DSM_ACC_GYRO_FS_125_MASK; 
 800a5d4:	7bfb      	ldrb	r3, [r7, #15]
 800a5d6:	f023 0302 	bic.w	r3, r3, #2
 800a5da:	b2db      	uxtb	r3, r3
 800a5dc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a5de:	7bfa      	ldrb	r2, [r7, #15]
 800a5e0:	78fb      	ldrb	r3, [r7, #3]
 800a5e2:	4313      	orrs	r3, r2
 800a5e4:	b2db      	uxtb	r3, r3
 800a5e6:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, value) )
 800a5e8:	7bfb      	ldrb	r3, [r7, #15]
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	2111      	movs	r1, #17
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f7ff fe98 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d101      	bne.n	800a5fe <LSM6DSM_ACC_GYRO_W_FS_125+0x4e>
    return MEMS_ERROR;
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	e000      	b.n	800a600 <LSM6DSM_ACC_GYRO_W_FS_125+0x50>

  return MEMS_SUCCESS;
 800a5fe:	2301      	movs	r3, #1
}
 800a600:	4618      	mov	r0, r3
 800a602:	3710      	adds	r7, #16
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}

0800a608 <LSM6DSM_ACC_GYRO_R_FS_125>:
* Output         : Status of FS_125 see LSM6DSM_ACC_GYRO_FS_125_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_FS_125(void *handle, LSM6DSM_ACC_GYRO_FS_125_t *value)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b082      	sub	sp, #8
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
 800a610:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, (u8_t *)value) )
 800a612:	683a      	ldr	r2, [r7, #0]
 800a614:	2111      	movs	r1, #17
 800a616:	6878      	ldr	r0, [r7, #4]
 800a618:	f7ff fe6d 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a61c:	4603      	mov	r3, r0
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d101      	bne.n	800a626 <LSM6DSM_ACC_GYRO_R_FS_125+0x1e>
    return MEMS_ERROR;
 800a622:	2300      	movs	r3, #0
 800a624:	e007      	b.n	800a636 <LSM6DSM_ACC_GYRO_R_FS_125+0x2e>

  *value &= LSM6DSM_ACC_GYRO_FS_125_MASK; //mask
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	781b      	ldrb	r3, [r3, #0]
 800a62a:	f003 0302 	and.w	r3, r3, #2
 800a62e:	b2da      	uxtb	r2, r3
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a634:	2301      	movs	r3, #1
}
 800a636:	4618      	mov	r0, r3
 800a638:	3708      	adds	r7, #8
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}

0800a63e <LSM6DSM_ACC_GYRO_W_FS_G>:
* Input          : LSM6DSM_ACC_GYRO_FS_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FS_G(void *handle, LSM6DSM_ACC_GYRO_FS_G_t newValue)
{
 800a63e:	b580      	push	{r7, lr}
 800a640:	b084      	sub	sp, #16
 800a642:	af00      	add	r7, sp, #0
 800a644:	6078      	str	r0, [r7, #4]
 800a646:	460b      	mov	r3, r1
 800a648:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, &value) )
 800a64a:	f107 030f 	add.w	r3, r7, #15
 800a64e:	461a      	mov	r2, r3
 800a650:	2111      	movs	r1, #17
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f7ff fe4f 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a658:	4603      	mov	r3, r0
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d101      	bne.n	800a662 <LSM6DSM_ACC_GYRO_W_FS_G+0x24>
    return MEMS_ERROR;
 800a65e:	2300      	movs	r3, #0
 800a660:	e015      	b.n	800a68e <LSM6DSM_ACC_GYRO_W_FS_G+0x50>

  value &= ~LSM6DSM_ACC_GYRO_FS_G_MASK; 
 800a662:	7bfb      	ldrb	r3, [r7, #15]
 800a664:	f023 030c 	bic.w	r3, r3, #12
 800a668:	b2db      	uxtb	r3, r3
 800a66a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a66c:	7bfa      	ldrb	r2, [r7, #15]
 800a66e:	78fb      	ldrb	r3, [r7, #3]
 800a670:	4313      	orrs	r3, r2
 800a672:	b2db      	uxtb	r3, r3
 800a674:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, value) )
 800a676:	7bfb      	ldrb	r3, [r7, #15]
 800a678:	461a      	mov	r2, r3
 800a67a:	2111      	movs	r1, #17
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f7ff fe51 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a682:	4603      	mov	r3, r0
 800a684:	2b00      	cmp	r3, #0
 800a686:	d101      	bne.n	800a68c <LSM6DSM_ACC_GYRO_W_FS_G+0x4e>
    return MEMS_ERROR;
 800a688:	2300      	movs	r3, #0
 800a68a:	e000      	b.n	800a68e <LSM6DSM_ACC_GYRO_W_FS_G+0x50>

  return MEMS_SUCCESS;
 800a68c:	2301      	movs	r3, #1
}
 800a68e:	4618      	mov	r0, r3
 800a690:	3710      	adds	r7, #16
 800a692:	46bd      	mov	sp, r7
 800a694:	bd80      	pop	{r7, pc}

0800a696 <LSM6DSM_ACC_GYRO_R_FS_G>:
* Output         : Status of FS_G see LSM6DSM_ACC_GYRO_FS_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_FS_G(void *handle, LSM6DSM_ACC_GYRO_FS_G_t *value)
{
 800a696:	b580      	push	{r7, lr}
 800a698:	b082      	sub	sp, #8
 800a69a:	af00      	add	r7, sp, #0
 800a69c:	6078      	str	r0, [r7, #4]
 800a69e:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, (u8_t *)value) )
 800a6a0:	683a      	ldr	r2, [r7, #0]
 800a6a2:	2111      	movs	r1, #17
 800a6a4:	6878      	ldr	r0, [r7, #4]
 800a6a6:	f7ff fe26 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a6aa:	4603      	mov	r3, r0
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d101      	bne.n	800a6b4 <LSM6DSM_ACC_GYRO_R_FS_G+0x1e>
    return MEMS_ERROR;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	e007      	b.n	800a6c4 <LSM6DSM_ACC_GYRO_R_FS_G+0x2e>

  *value &= LSM6DSM_ACC_GYRO_FS_G_MASK; //mask
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	781b      	ldrb	r3, [r3, #0]
 800a6b8:	f003 030c 	and.w	r3, r3, #12
 800a6bc:	b2da      	uxtb	r2, r3
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a6c2:	2301      	movs	r3, #1
}
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	3708      	adds	r7, #8
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bd80      	pop	{r7, pc}

0800a6cc <LSM6DSM_ACC_GYRO_W_ODR_G>:
* Input          : LSM6DSM_ACC_GYRO_ODR_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_ODR_G(void *handle, LSM6DSM_ACC_GYRO_ODR_G_t newValue)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b084      	sub	sp, #16
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
 800a6d4:	460b      	mov	r3, r1
 800a6d6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, &value) )
 800a6d8:	f107 030f 	add.w	r3, r7, #15
 800a6dc:	461a      	mov	r2, r3
 800a6de:	2111      	movs	r1, #17
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f7ff fe08 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d101      	bne.n	800a6f0 <LSM6DSM_ACC_GYRO_W_ODR_G+0x24>
    return MEMS_ERROR;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	e015      	b.n	800a71c <LSM6DSM_ACC_GYRO_W_ODR_G+0x50>

  value &= ~LSM6DSM_ACC_GYRO_ODR_G_MASK; 
 800a6f0:	7bfb      	ldrb	r3, [r7, #15]
 800a6f2:	f003 030f 	and.w	r3, r3, #15
 800a6f6:	b2db      	uxtb	r3, r3
 800a6f8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a6fa:	7bfa      	ldrb	r2, [r7, #15]
 800a6fc:	78fb      	ldrb	r3, [r7, #3]
 800a6fe:	4313      	orrs	r3, r2
 800a700:	b2db      	uxtb	r3, r3
 800a702:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, value) )
 800a704:	7bfb      	ldrb	r3, [r7, #15]
 800a706:	461a      	mov	r2, r3
 800a708:	2111      	movs	r1, #17
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	f7ff fe0a 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a710:	4603      	mov	r3, r0
 800a712:	2b00      	cmp	r3, #0
 800a714:	d101      	bne.n	800a71a <LSM6DSM_ACC_GYRO_W_ODR_G+0x4e>
    return MEMS_ERROR;
 800a716:	2300      	movs	r3, #0
 800a718:	e000      	b.n	800a71c <LSM6DSM_ACC_GYRO_W_ODR_G+0x50>

  return MEMS_SUCCESS;
 800a71a:	2301      	movs	r3, #1
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	3710      	adds	r7, #16
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}

0800a724 <LSM6DSM_ACC_GYRO_R_ODR_G>:
* Output         : Status of ODR_G see LSM6DSM_ACC_GYRO_ODR_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_ODR_G(void *handle, LSM6DSM_ACC_GYRO_ODR_G_t *value)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b082      	sub	sp, #8
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
 800a72c:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, (u8_t *)value) )
 800a72e:	683a      	ldr	r2, [r7, #0]
 800a730:	2111      	movs	r1, #17
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f7ff fddf 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a738:	4603      	mov	r3, r0
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d101      	bne.n	800a742 <LSM6DSM_ACC_GYRO_R_ODR_G+0x1e>
    return MEMS_ERROR;
 800a73e:	2300      	movs	r3, #0
 800a740:	e007      	b.n	800a752 <LSM6DSM_ACC_GYRO_R_ODR_G+0x2e>

  *value &= LSM6DSM_ACC_GYRO_ODR_G_MASK; //mask
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	781b      	ldrb	r3, [r3, #0]
 800a746:	f023 030f 	bic.w	r3, r3, #15
 800a74a:	b2da      	uxtb	r2, r3
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a750:	2301      	movs	r3, #1
}
 800a752:	4618      	mov	r0, r3
 800a754:	3708      	adds	r7, #8
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}

0800a75a <LSM6DSM_ACC_GYRO_W_IF_Addr_Incr>:
* Input          : LSM6DSM_ACC_GYRO_IF_INC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_IF_Addr_Incr(void *handle, LSM6DSM_ACC_GYRO_IF_INC_t newValue)
{
 800a75a:	b580      	push	{r7, lr}
 800a75c:	b084      	sub	sp, #16
 800a75e:	af00      	add	r7, sp, #0
 800a760:	6078      	str	r0, [r7, #4]
 800a762:	460b      	mov	r3, r1
 800a764:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL3_C, &value) )
 800a766:	f107 030f 	add.w	r3, r7, #15
 800a76a:	461a      	mov	r2, r3
 800a76c:	2112      	movs	r1, #18
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f7ff fdc1 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a774:	4603      	mov	r3, r0
 800a776:	2b00      	cmp	r3, #0
 800a778:	d101      	bne.n	800a77e <LSM6DSM_ACC_GYRO_W_IF_Addr_Incr+0x24>
    return MEMS_ERROR;
 800a77a:	2300      	movs	r3, #0
 800a77c:	e015      	b.n	800a7aa <LSM6DSM_ACC_GYRO_W_IF_Addr_Incr+0x50>

  value &= ~LSM6DSM_ACC_GYRO_IF_INC_MASK; 
 800a77e:	7bfb      	ldrb	r3, [r7, #15]
 800a780:	f023 0304 	bic.w	r3, r3, #4
 800a784:	b2db      	uxtb	r3, r3
 800a786:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a788:	7bfa      	ldrb	r2, [r7, #15]
 800a78a:	78fb      	ldrb	r3, [r7, #3]
 800a78c:	4313      	orrs	r3, r2
 800a78e:	b2db      	uxtb	r3, r3
 800a790:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL3_C, value) )
 800a792:	7bfb      	ldrb	r3, [r7, #15]
 800a794:	461a      	mov	r2, r3
 800a796:	2112      	movs	r1, #18
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	f7ff fdc3 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a79e:	4603      	mov	r3, r0
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d101      	bne.n	800a7a8 <LSM6DSM_ACC_GYRO_W_IF_Addr_Incr+0x4e>
    return MEMS_ERROR;
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	e000      	b.n	800a7aa <LSM6DSM_ACC_GYRO_W_IF_Addr_Incr+0x50>

  return MEMS_SUCCESS;
 800a7a8:	2301      	movs	r3, #1
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	3710      	adds	r7, #16
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bd80      	pop	{r7, pc}

0800a7b2 <LSM6DSM_ACC_GYRO_W_BDU>:
* Input          : LSM6DSM_ACC_GYRO_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_BDU(void *handle, LSM6DSM_ACC_GYRO_BDU_t newValue)
{
 800a7b2:	b580      	push	{r7, lr}
 800a7b4:	b084      	sub	sp, #16
 800a7b6:	af00      	add	r7, sp, #0
 800a7b8:	6078      	str	r0, [r7, #4]
 800a7ba:	460b      	mov	r3, r1
 800a7bc:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL3_C, &value) )
 800a7be:	f107 030f 	add.w	r3, r7, #15
 800a7c2:	461a      	mov	r2, r3
 800a7c4:	2112      	movs	r1, #18
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f7ff fd95 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d101      	bne.n	800a7d6 <LSM6DSM_ACC_GYRO_W_BDU+0x24>
    return MEMS_ERROR;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	e015      	b.n	800a802 <LSM6DSM_ACC_GYRO_W_BDU+0x50>

  value &= ~LSM6DSM_ACC_GYRO_BDU_MASK; 
 800a7d6:	7bfb      	ldrb	r3, [r7, #15]
 800a7d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a7dc:	b2db      	uxtb	r3, r3
 800a7de:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a7e0:	7bfa      	ldrb	r2, [r7, #15]
 800a7e2:	78fb      	ldrb	r3, [r7, #3]
 800a7e4:	4313      	orrs	r3, r2
 800a7e6:	b2db      	uxtb	r3, r3
 800a7e8:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL3_C, value) )
 800a7ea:	7bfb      	ldrb	r3, [r7, #15]
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	2112      	movs	r1, #18
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f7ff fd97 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d101      	bne.n	800a800 <LSM6DSM_ACC_GYRO_W_BDU+0x4e>
    return MEMS_ERROR;
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	e000      	b.n	800a802 <LSM6DSM_ACC_GYRO_W_BDU+0x50>

  return MEMS_SUCCESS;
 800a800:	2301      	movs	r3, #1
}
 800a802:	4618      	mov	r0, r3
 800a804:	3710      	adds	r7, #16
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}

0800a80a <LSM6DSM_ACC_GYRO_W_I2C_DISABLE>:
* Input          : LSM6DSM_ACC_GYRO_I2C_DISABLE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_I2C_DISABLE(void *handle, LSM6DSM_ACC_GYRO_I2C_DISABLE_t newValue)
{
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b084      	sub	sp, #16
 800a80e:	af00      	add	r7, sp, #0
 800a810:	6078      	str	r0, [r7, #4]
 800a812:	460b      	mov	r3, r1
 800a814:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL4_C, &value) )
 800a816:	f107 030f 	add.w	r3, r7, #15
 800a81a:	461a      	mov	r2, r3
 800a81c:	2113      	movs	r1, #19
 800a81e:	6878      	ldr	r0, [r7, #4]
 800a820:	f7ff fd69 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a824:	4603      	mov	r3, r0
 800a826:	2b00      	cmp	r3, #0
 800a828:	d101      	bne.n	800a82e <LSM6DSM_ACC_GYRO_W_I2C_DISABLE+0x24>
    return MEMS_ERROR;
 800a82a:	2300      	movs	r3, #0
 800a82c:	e015      	b.n	800a85a <LSM6DSM_ACC_GYRO_W_I2C_DISABLE+0x50>

  value &= ~LSM6DSM_ACC_GYRO_I2C_DISABLE_MASK; 
 800a82e:	7bfb      	ldrb	r3, [r7, #15]
 800a830:	f023 0304 	bic.w	r3, r3, #4
 800a834:	b2db      	uxtb	r3, r3
 800a836:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a838:	7bfa      	ldrb	r2, [r7, #15]
 800a83a:	78fb      	ldrb	r3, [r7, #3]
 800a83c:	4313      	orrs	r3, r2
 800a83e:	b2db      	uxtb	r3, r3
 800a840:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL4_C, value) )
 800a842:	7bfb      	ldrb	r3, [r7, #15]
 800a844:	461a      	mov	r2, r3
 800a846:	2113      	movs	r1, #19
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f7ff fd6b 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a84e:	4603      	mov	r3, r0
 800a850:	2b00      	cmp	r3, #0
 800a852:	d101      	bne.n	800a858 <LSM6DSM_ACC_GYRO_W_I2C_DISABLE+0x4e>
    return MEMS_ERROR;
 800a854:	2300      	movs	r3, #0
 800a856:	e000      	b.n	800a85a <LSM6DSM_ACC_GYRO_W_I2C_DISABLE+0x50>

  return MEMS_SUCCESS;
 800a858:	2301      	movs	r3, #1
}
 800a85a:	4618      	mov	r0, r3
 800a85c:	3710      	adds	r7, #16
 800a85e:	46bd      	mov	sp, r7
 800a860:	bd80      	pop	{r7, pc}

0800a862 <LSM6DSM_ACC_GYRO_W_PedoStepReset>:
* Input          : LSM6DSM_ACC_GYRO_PEDO_RST_STEP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_PedoStepReset(void *handle, LSM6DSM_ACC_GYRO_PEDO_RST_STEP_t newValue)
{
 800a862:	b580      	push	{r7, lr}
 800a864:	b084      	sub	sp, #16
 800a866:	af00      	add	r7, sp, #0
 800a868:	6078      	str	r0, [r7, #4]
 800a86a:	460b      	mov	r3, r1
 800a86c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, &value) )
 800a86e:	f107 030f 	add.w	r3, r7, #15
 800a872:	461a      	mov	r2, r3
 800a874:	2119      	movs	r1, #25
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f7ff fd3d 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a87c:	4603      	mov	r3, r0
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d101      	bne.n	800a886 <LSM6DSM_ACC_GYRO_W_PedoStepReset+0x24>
    return MEMS_ERROR;
 800a882:	2300      	movs	r3, #0
 800a884:	e015      	b.n	800a8b2 <LSM6DSM_ACC_GYRO_W_PedoStepReset+0x50>

  value &= ~LSM6DSM_ACC_GYRO_PEDO_RST_STEP_MASK; 
 800a886:	7bfb      	ldrb	r3, [r7, #15]
 800a888:	f023 0302 	bic.w	r3, r3, #2
 800a88c:	b2db      	uxtb	r3, r3
 800a88e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a890:	7bfa      	ldrb	r2, [r7, #15]
 800a892:	78fb      	ldrb	r3, [r7, #3]
 800a894:	4313      	orrs	r3, r2
 800a896:	b2db      	uxtb	r3, r3
 800a898:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, value) )
 800a89a:	7bfb      	ldrb	r3, [r7, #15]
 800a89c:	461a      	mov	r2, r3
 800a89e:	2119      	movs	r1, #25
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f7ff fd3f 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d101      	bne.n	800a8b0 <LSM6DSM_ACC_GYRO_W_PedoStepReset+0x4e>
    return MEMS_ERROR;
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	e000      	b.n	800a8b2 <LSM6DSM_ACC_GYRO_W_PedoStepReset+0x50>

  return MEMS_SUCCESS;
 800a8b0:	2301      	movs	r3, #1
}
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	3710      	adds	r7, #16
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	bd80      	pop	{r7, pc}

0800a8ba <LSM6DSM_ACC_GYRO_W_TILT>:
* Input          : LSM6DSM_ACC_GYRO_TILT_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TILT(void *handle, LSM6DSM_ACC_GYRO_TILT_G_t newValue)
{
 800a8ba:	b580      	push	{r7, lr}
 800a8bc:	b084      	sub	sp, #16
 800a8be:	af00      	add	r7, sp, #0
 800a8c0:	6078      	str	r0, [r7, #4]
 800a8c2:	460b      	mov	r3, r1
 800a8c4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, &value) )
 800a8c6:	f107 030f 	add.w	r3, r7, #15
 800a8ca:	461a      	mov	r2, r3
 800a8cc:	2119      	movs	r1, #25
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	f7ff fd11 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a8d4:	4603      	mov	r3, r0
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d101      	bne.n	800a8de <LSM6DSM_ACC_GYRO_W_TILT+0x24>
    return MEMS_ERROR;
 800a8da:	2300      	movs	r3, #0
 800a8dc:	e015      	b.n	800a90a <LSM6DSM_ACC_GYRO_W_TILT+0x50>

  value &= ~LSM6DSM_ACC_GYRO_TILT_MASK; 
 800a8de:	7bfb      	ldrb	r3, [r7, #15]
 800a8e0:	f023 0308 	bic.w	r3, r3, #8
 800a8e4:	b2db      	uxtb	r3, r3
 800a8e6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a8e8:	7bfa      	ldrb	r2, [r7, #15]
 800a8ea:	78fb      	ldrb	r3, [r7, #3]
 800a8ec:	4313      	orrs	r3, r2
 800a8ee:	b2db      	uxtb	r3, r3
 800a8f0:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, value) )
 800a8f2:	7bfb      	ldrb	r3, [r7, #15]
 800a8f4:	461a      	mov	r2, r3
 800a8f6:	2119      	movs	r1, #25
 800a8f8:	6878      	ldr	r0, [r7, #4]
 800a8fa:	f7ff fd13 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a8fe:	4603      	mov	r3, r0
 800a900:	2b00      	cmp	r3, #0
 800a902:	d101      	bne.n	800a908 <LSM6DSM_ACC_GYRO_W_TILT+0x4e>
    return MEMS_ERROR;
 800a904:	2300      	movs	r3, #0
 800a906:	e000      	b.n	800a90a <LSM6DSM_ACC_GYRO_W_TILT+0x50>

  return MEMS_SUCCESS;
 800a908:	2301      	movs	r3, #1
}
 800a90a:	4618      	mov	r0, r3
 800a90c:	3710      	adds	r7, #16
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}

0800a912 <LSM6DSM_ACC_GYRO_W_PEDO>:
* Input          : LSM6DSM_ACC_GYRO_PEDO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_PEDO(void *handle, LSM6DSM_ACC_GYRO_PEDO_t newValue)
{
 800a912:	b580      	push	{r7, lr}
 800a914:	b084      	sub	sp, #16
 800a916:	af00      	add	r7, sp, #0
 800a918:	6078      	str	r0, [r7, #4]
 800a91a:	460b      	mov	r3, r1
 800a91c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, &value) )
 800a91e:	f107 030f 	add.w	r3, r7, #15
 800a922:	461a      	mov	r2, r3
 800a924:	2119      	movs	r1, #25
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f7ff fce5 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a92c:	4603      	mov	r3, r0
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d101      	bne.n	800a936 <LSM6DSM_ACC_GYRO_W_PEDO+0x24>
    return MEMS_ERROR;
 800a932:	2300      	movs	r3, #0
 800a934:	e015      	b.n	800a962 <LSM6DSM_ACC_GYRO_W_PEDO+0x50>

  value &= ~LSM6DSM_ACC_GYRO_PEDO_MASK; 
 800a936:	7bfb      	ldrb	r3, [r7, #15]
 800a938:	f023 0310 	bic.w	r3, r3, #16
 800a93c:	b2db      	uxtb	r3, r3
 800a93e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a940:	7bfa      	ldrb	r2, [r7, #15]
 800a942:	78fb      	ldrb	r3, [r7, #3]
 800a944:	4313      	orrs	r3, r2
 800a946:	b2db      	uxtb	r3, r3
 800a948:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, value) )
 800a94a:	7bfb      	ldrb	r3, [r7, #15]
 800a94c:	461a      	mov	r2, r3
 800a94e:	2119      	movs	r1, #25
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f7ff fce7 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a956:	4603      	mov	r3, r0
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d101      	bne.n	800a960 <LSM6DSM_ACC_GYRO_W_PEDO+0x4e>
    return MEMS_ERROR;
 800a95c:	2300      	movs	r3, #0
 800a95e:	e000      	b.n	800a962 <LSM6DSM_ACC_GYRO_W_PEDO+0x50>

  return MEMS_SUCCESS;
 800a960:	2301      	movs	r3, #1
}
 800a962:	4618      	mov	r0, r3
 800a964:	3710      	adds	r7, #16
 800a966:	46bd      	mov	sp, r7
 800a968:	bd80      	pop	{r7, pc}

0800a96a <LSM6DSM_ACC_GYRO_W_FUNC_EN>:
* Input          : LSM6DSM_ACC_GYRO_FUNC_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FUNC_EN(void *handle, LSM6DSM_ACC_GYRO_FUNC_EN_t newValue)
{
 800a96a:	b580      	push	{r7, lr}
 800a96c:	b084      	sub	sp, #16
 800a96e:	af00      	add	r7, sp, #0
 800a970:	6078      	str	r0, [r7, #4]
 800a972:	460b      	mov	r3, r1
 800a974:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, &value) )
 800a976:	f107 030f 	add.w	r3, r7, #15
 800a97a:	461a      	mov	r2, r3
 800a97c:	2119      	movs	r1, #25
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f7ff fcb9 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a984:	4603      	mov	r3, r0
 800a986:	2b00      	cmp	r3, #0
 800a988:	d101      	bne.n	800a98e <LSM6DSM_ACC_GYRO_W_FUNC_EN+0x24>
    return MEMS_ERROR;
 800a98a:	2300      	movs	r3, #0
 800a98c:	e015      	b.n	800a9ba <LSM6DSM_ACC_GYRO_W_FUNC_EN+0x50>

  value &= ~LSM6DSM_ACC_GYRO_FUNC_EN_MASK; 
 800a98e:	7bfb      	ldrb	r3, [r7, #15]
 800a990:	f023 0304 	bic.w	r3, r3, #4
 800a994:	b2db      	uxtb	r3, r3
 800a996:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a998:	7bfa      	ldrb	r2, [r7, #15]
 800a99a:	78fb      	ldrb	r3, [r7, #3]
 800a99c:	4313      	orrs	r3, r2
 800a99e:	b2db      	uxtb	r3, r3
 800a9a0:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, value) )
 800a9a2:	7bfb      	ldrb	r3, [r7, #15]
 800a9a4:	461a      	mov	r2, r3
 800a9a6:	2119      	movs	r1, #25
 800a9a8:	6878      	ldr	r0, [r7, #4]
 800a9aa:	f7ff fcbb 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800a9ae:	4603      	mov	r3, r0
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d101      	bne.n	800a9b8 <LSM6DSM_ACC_GYRO_W_FUNC_EN+0x4e>
    return MEMS_ERROR;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	e000      	b.n	800a9ba <LSM6DSM_ACC_GYRO_W_FUNC_EN+0x50>

  return MEMS_SUCCESS;
 800a9b8:	2301      	movs	r3, #1
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	3710      	adds	r7, #16
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bd80      	pop	{r7, pc}

0800a9c2 <LSM6DSM_ACC_GYRO_R_WU_EV_STATUS>:
* Output         : Status of WU_EV_STATUS see LSM6DSM_ACC_GYRO_WU_EV_status_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_WU_EV_STATUS(void *handle, LSM6DSM_ACC_GYRO_WU_EV_STATUS_t *value)
{
 800a9c2:	b580      	push	{r7, lr}
 800a9c4:	b082      	sub	sp, #8
 800a9c6:	af00      	add	r7, sp, #0
 800a9c8:	6078      	str	r0, [r7, #4]
 800a9ca:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value) )
 800a9cc:	683a      	ldr	r2, [r7, #0]
 800a9ce:	211b      	movs	r1, #27
 800a9d0:	6878      	ldr	r0, [r7, #4]
 800a9d2:	f7ff fc90 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d101      	bne.n	800a9e0 <LSM6DSM_ACC_GYRO_R_WU_EV_STATUS+0x1e>
    return MEMS_ERROR;
 800a9dc:	2300      	movs	r3, #0
 800a9de:	e007      	b.n	800a9f0 <LSM6DSM_ACC_GYRO_R_WU_EV_STATUS+0x2e>

  *value &= LSM6DSM_ACC_GYRO_WU_EV_STATUS_MASK; //mask
 800a9e0:	683b      	ldr	r3, [r7, #0]
 800a9e2:	781b      	ldrb	r3, [r3, #0]
 800a9e4:	f003 0308 	and.w	r3, r3, #8
 800a9e8:	b2da      	uxtb	r2, r3
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a9ee:	2301      	movs	r3, #1
}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	3708      	adds	r7, #8
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}

0800a9f8 <LSM6DSM_ACC_GYRO_R_FF_EV_STATUS>:
* Output         : Status of FF_EV_STATUS see LSM6DSM_ACC_GYRO_FF_EV_status_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_FF_EV_STATUS(void *handle, LSM6DSM_ACC_GYRO_FF_EV_STATUS_t *value)
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b082      	sub	sp, #8
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
 800aa00:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value) )
 800aa02:	683a      	ldr	r2, [r7, #0]
 800aa04:	211b      	movs	r1, #27
 800aa06:	6878      	ldr	r0, [r7, #4]
 800aa08:	f7ff fc75 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d101      	bne.n	800aa16 <LSM6DSM_ACC_GYRO_R_FF_EV_STATUS+0x1e>
    return MEMS_ERROR;
 800aa12:	2300      	movs	r3, #0
 800aa14:	e007      	b.n	800aa26 <LSM6DSM_ACC_GYRO_R_FF_EV_STATUS+0x2e>

  *value &= LSM6DSM_ACC_GYRO_FF_EV_STATUS_MASK; //mask
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	781b      	ldrb	r3, [r3, #0]
 800aa1a:	f003 0320 	and.w	r3, r3, #32
 800aa1e:	b2da      	uxtb	r2, r3
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800aa24:	2301      	movs	r3, #1
}
 800aa26:	4618      	mov	r0, r3
 800aa28:	3708      	adds	r7, #8
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}

0800aa2e <LSM6DSM_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>:
* Output         : Status of DOUBLE_TAP_EV_STATUS see LSM6DSM_ACC_GYRO_DOUBLE_TAP_EV_status_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS(void *handle, LSM6DSM_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t *value)
{
 800aa2e:	b580      	push	{r7, lr}
 800aa30:	b082      	sub	sp, #8
 800aa32:	af00      	add	r7, sp, #0
 800aa34:	6078      	str	r0, [r7, #4]
 800aa36:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_SRC, (u8_t *)value) )
 800aa38:	683a      	ldr	r2, [r7, #0]
 800aa3a:	211c      	movs	r1, #28
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f7ff fc5a 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800aa42:	4603      	mov	r3, r0
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d101      	bne.n	800aa4c <LSM6DSM_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x1e>
    return MEMS_ERROR;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	e007      	b.n	800aa5c <LSM6DSM_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x2e>

  *value &= LSM6DSM_ACC_GYRO_DOUBLE_TAP_EV_STATUS_MASK; //mask
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	781b      	ldrb	r3, [r3, #0]
 800aa50:	f003 0310 	and.w	r3, r3, #16
 800aa54:	b2da      	uxtb	r2, r3
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800aa5a:	2301      	movs	r3, #1
}
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	3708      	adds	r7, #8
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bd80      	pop	{r7, pc}

0800aa64 <LSM6DSM_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>:
* Output         : Status of SINGLE_TAP_EV_STATUS see LSM6DSM_ACC_GYRO_SINGLE_TAP_EV_status_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_SINGLE_TAP_EV_STATUS(void *handle, LSM6DSM_ACC_GYRO_SINGLE_TAP_EV_STATUS_t *value)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b082      	sub	sp, #8
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
 800aa6c:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_SRC, (u8_t *)value) )
 800aa6e:	683a      	ldr	r2, [r7, #0]
 800aa70:	211c      	movs	r1, #28
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f7ff fc3f 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d101      	bne.n	800aa82 <LSM6DSM_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x1e>
    return MEMS_ERROR;
 800aa7e:	2300      	movs	r3, #0
 800aa80:	e007      	b.n	800aa92 <LSM6DSM_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x2e>

  *value &= LSM6DSM_ACC_GYRO_SINGLE_TAP_EV_STATUS_MASK; //mask
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	781b      	ldrb	r3, [r3, #0]
 800aa86:	f003 0320 	and.w	r3, r3, #32
 800aa8a:	b2da      	uxtb	r2, r3
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800aa90:	2301      	movs	r3, #1
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3708      	adds	r7, #8
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}

0800aa9a <LSM6DSM_ACC_GYRO_R_DSD_XL>:
* Output         : Status of DSD_XL see LSM6DSM_ACC_GYRO_DSD_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_DSD_XL(void *handle, LSM6DSM_ACC_GYRO_DSD_XL_t *value)
{
 800aa9a:	b580      	push	{r7, lr}
 800aa9c:	b082      	sub	sp, #8
 800aa9e:	af00      	add	r7, sp, #0
 800aaa0:	6078      	str	r0, [r7, #4]
 800aaa2:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_D6D_SRC, (u8_t *)value) )
 800aaa4:	683a      	ldr	r2, [r7, #0]
 800aaa6:	211d      	movs	r1, #29
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f7ff fc24 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800aaae:	4603      	mov	r3, r0
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d101      	bne.n	800aab8 <LSM6DSM_ACC_GYRO_R_DSD_XL+0x1e>
    return MEMS_ERROR;
 800aab4:	2300      	movs	r3, #0
 800aab6:	e007      	b.n	800aac8 <LSM6DSM_ACC_GYRO_R_DSD_XL+0x2e>

  *value &= LSM6DSM_ACC_GYRO_DSD_XL_MASK; //mask
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	781b      	ldrb	r3, [r3, #0]
 800aabc:	f003 0301 	and.w	r3, r3, #1
 800aac0:	b2da      	uxtb	r2, r3
 800aac2:	683b      	ldr	r3, [r7, #0]
 800aac4:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800aac6:	2301      	movs	r3, #1
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3708      	adds	r7, #8
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}

0800aad0 <LSM6DSM_ACC_GYRO_R_DSD_XH>:
* Output         : Status of DSD_XH see LSM6DSM_ACC_GYRO_DSD_XH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_DSD_XH(void *handle, LSM6DSM_ACC_GYRO_DSD_XH_t *value)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b082      	sub	sp, #8
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
 800aad8:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_D6D_SRC, (u8_t *)value) )
 800aada:	683a      	ldr	r2, [r7, #0]
 800aadc:	211d      	movs	r1, #29
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f7ff fc09 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800aae4:	4603      	mov	r3, r0
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d101      	bne.n	800aaee <LSM6DSM_ACC_GYRO_R_DSD_XH+0x1e>
    return MEMS_ERROR;
 800aaea:	2300      	movs	r3, #0
 800aaec:	e007      	b.n	800aafe <LSM6DSM_ACC_GYRO_R_DSD_XH+0x2e>

  *value &= LSM6DSM_ACC_GYRO_DSD_XH_MASK; //mask
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	781b      	ldrb	r3, [r3, #0]
 800aaf2:	f003 0302 	and.w	r3, r3, #2
 800aaf6:	b2da      	uxtb	r2, r3
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800aafc:	2301      	movs	r3, #1
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	3708      	adds	r7, #8
 800ab02:	46bd      	mov	sp, r7
 800ab04:	bd80      	pop	{r7, pc}

0800ab06 <LSM6DSM_ACC_GYRO_R_DSD_YL>:
* Output         : Status of DSD_YL see LSM6DSM_ACC_GYRO_DSD_YL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_DSD_YL(void *handle, LSM6DSM_ACC_GYRO_DSD_YL_t *value)
{
 800ab06:	b580      	push	{r7, lr}
 800ab08:	b082      	sub	sp, #8
 800ab0a:	af00      	add	r7, sp, #0
 800ab0c:	6078      	str	r0, [r7, #4]
 800ab0e:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_D6D_SRC, (u8_t *)value) )
 800ab10:	683a      	ldr	r2, [r7, #0]
 800ab12:	211d      	movs	r1, #29
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	f7ff fbee 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d101      	bne.n	800ab24 <LSM6DSM_ACC_GYRO_R_DSD_YL+0x1e>
    return MEMS_ERROR;
 800ab20:	2300      	movs	r3, #0
 800ab22:	e007      	b.n	800ab34 <LSM6DSM_ACC_GYRO_R_DSD_YL+0x2e>

  *value &= LSM6DSM_ACC_GYRO_DSD_YL_MASK; //mask
 800ab24:	683b      	ldr	r3, [r7, #0]
 800ab26:	781b      	ldrb	r3, [r3, #0]
 800ab28:	f003 0304 	and.w	r3, r3, #4
 800ab2c:	b2da      	uxtb	r2, r3
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ab32:	2301      	movs	r3, #1
}
 800ab34:	4618      	mov	r0, r3
 800ab36:	3708      	adds	r7, #8
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	bd80      	pop	{r7, pc}

0800ab3c <LSM6DSM_ACC_GYRO_R_DSD_YH>:
* Output         : Status of DSD_YH see LSM6DSM_ACC_GYRO_DSD_YH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_DSD_YH(void *handle, LSM6DSM_ACC_GYRO_DSD_YH_t *value)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_D6D_SRC, (u8_t *)value) )
 800ab46:	683a      	ldr	r2, [r7, #0]
 800ab48:	211d      	movs	r1, #29
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f7ff fbd3 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ab50:	4603      	mov	r3, r0
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d101      	bne.n	800ab5a <LSM6DSM_ACC_GYRO_R_DSD_YH+0x1e>
    return MEMS_ERROR;
 800ab56:	2300      	movs	r3, #0
 800ab58:	e007      	b.n	800ab6a <LSM6DSM_ACC_GYRO_R_DSD_YH+0x2e>

  *value &= LSM6DSM_ACC_GYRO_DSD_YH_MASK; //mask
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	781b      	ldrb	r3, [r3, #0]
 800ab5e:	f003 0308 	and.w	r3, r3, #8
 800ab62:	b2da      	uxtb	r2, r3
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ab68:	2301      	movs	r3, #1
}
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	3708      	adds	r7, #8
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}

0800ab72 <LSM6DSM_ACC_GYRO_R_DSD_ZL>:
* Output         : Status of DSD_ZL see LSM6DSM_ACC_GYRO_DSD_ZL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_DSD_ZL(void *handle, LSM6DSM_ACC_GYRO_DSD_ZL_t *value)
{
 800ab72:	b580      	push	{r7, lr}
 800ab74:	b082      	sub	sp, #8
 800ab76:	af00      	add	r7, sp, #0
 800ab78:	6078      	str	r0, [r7, #4]
 800ab7a:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_D6D_SRC, (u8_t *)value) )
 800ab7c:	683a      	ldr	r2, [r7, #0]
 800ab7e:	211d      	movs	r1, #29
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	f7ff fbb8 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ab86:	4603      	mov	r3, r0
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d101      	bne.n	800ab90 <LSM6DSM_ACC_GYRO_R_DSD_ZL+0x1e>
    return MEMS_ERROR;
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	e007      	b.n	800aba0 <LSM6DSM_ACC_GYRO_R_DSD_ZL+0x2e>

  *value &= LSM6DSM_ACC_GYRO_DSD_ZL_MASK; //mask
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	781b      	ldrb	r3, [r3, #0]
 800ab94:	f003 0310 	and.w	r3, r3, #16
 800ab98:	b2da      	uxtb	r2, r3
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ab9e:	2301      	movs	r3, #1
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3708      	adds	r7, #8
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}

0800aba8 <LSM6DSM_ACC_GYRO_R_DSD_ZH>:
* Output         : Status of DSD_ZH see LSM6DSM_ACC_GYRO_DSD_ZH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_DSD_ZH(void *handle, LSM6DSM_ACC_GYRO_DSD_ZH_t *value)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b082      	sub	sp, #8
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
 800abb0:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_D6D_SRC, (u8_t *)value) )
 800abb2:	683a      	ldr	r2, [r7, #0]
 800abb4:	211d      	movs	r1, #29
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f7ff fb9d 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800abbc:	4603      	mov	r3, r0
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d101      	bne.n	800abc6 <LSM6DSM_ACC_GYRO_R_DSD_ZH+0x1e>
    return MEMS_ERROR;
 800abc2:	2300      	movs	r3, #0
 800abc4:	e007      	b.n	800abd6 <LSM6DSM_ACC_GYRO_R_DSD_ZH+0x2e>

  *value &= LSM6DSM_ACC_GYRO_DSD_ZH_MASK; //mask
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	781b      	ldrb	r3, [r3, #0]
 800abca:	f003 0320 	and.w	r3, r3, #32
 800abce:	b2da      	uxtb	r2, r3
 800abd0:	683b      	ldr	r3, [r7, #0]
 800abd2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800abd4:	2301      	movs	r3, #1
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3708      	adds	r7, #8
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}

0800abde <LSM6DSM_ACC_GYRO_R_D6D_EV_STATUS>:
* Output         : Status of D6D_EV_STATUS see LSM6DSM_ACC_GYRO_D6D_EV_status_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_D6D_EV_STATUS(void *handle, LSM6DSM_ACC_GYRO_D6D_EV_STATUS_t *value)
{
 800abde:	b580      	push	{r7, lr}
 800abe0:	b082      	sub	sp, #8
 800abe2:	af00      	add	r7, sp, #0
 800abe4:	6078      	str	r0, [r7, #4]
 800abe6:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_D6D_SRC, (u8_t *)value) )
 800abe8:	683a      	ldr	r2, [r7, #0]
 800abea:	211d      	movs	r1, #29
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f7ff fb82 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800abf2:	4603      	mov	r3, r0
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d101      	bne.n	800abfc <LSM6DSM_ACC_GYRO_R_D6D_EV_STATUS+0x1e>
    return MEMS_ERROR;
 800abf8:	2300      	movs	r3, #0
 800abfa:	e007      	b.n	800ac0c <LSM6DSM_ACC_GYRO_R_D6D_EV_STATUS+0x2e>

  *value &= LSM6DSM_ACC_GYRO_D6D_EV_STATUS_MASK; //mask
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	781b      	ldrb	r3, [r3, #0]
 800ac00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac04:	b2da      	uxtb	r2, r3
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ac0a:	2301      	movs	r3, #1
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3708      	adds	r7, #8
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}

0800ac14 <LSM6DSM_ACC_GYRO_R_XLDA>:
* Output         : Status of XLDA see LSM6DSM_ACC_GYRO_XLDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_XLDA(void *handle, LSM6DSM_ACC_GYRO_XLDA_t *value)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b082      	sub	sp, #8
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_STATUS_REG, (u8_t *)value) )
 800ac1e:	683a      	ldr	r2, [r7, #0]
 800ac20:	211e      	movs	r1, #30
 800ac22:	6878      	ldr	r0, [r7, #4]
 800ac24:	f7ff fb67 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d101      	bne.n	800ac32 <LSM6DSM_ACC_GYRO_R_XLDA+0x1e>
    return MEMS_ERROR;
 800ac2e:	2300      	movs	r3, #0
 800ac30:	e007      	b.n	800ac42 <LSM6DSM_ACC_GYRO_R_XLDA+0x2e>

  *value &= LSM6DSM_ACC_GYRO_XLDA_MASK; //mask
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	781b      	ldrb	r3, [r3, #0]
 800ac36:	f003 0301 	and.w	r3, r3, #1
 800ac3a:	b2da      	uxtb	r2, r3
 800ac3c:	683b      	ldr	r3, [r7, #0]
 800ac3e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ac40:	2301      	movs	r3, #1
}
 800ac42:	4618      	mov	r0, r3
 800ac44:	3708      	adds	r7, #8
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd80      	pop	{r7, pc}

0800ac4a <LSM6DSM_ACC_GYRO_R_GDA>:
* Output         : Status of GDA see LSM6DSM_ACC_GYRO_GDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_GDA(void *handle, LSM6DSM_ACC_GYRO_GDA_t *value)
{
 800ac4a:	b580      	push	{r7, lr}
 800ac4c:	b082      	sub	sp, #8
 800ac4e:	af00      	add	r7, sp, #0
 800ac50:	6078      	str	r0, [r7, #4]
 800ac52:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_STATUS_REG, (u8_t *)value) )
 800ac54:	683a      	ldr	r2, [r7, #0]
 800ac56:	211e      	movs	r1, #30
 800ac58:	6878      	ldr	r0, [r7, #4]
 800ac5a:	f7ff fb4c 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d101      	bne.n	800ac68 <LSM6DSM_ACC_GYRO_R_GDA+0x1e>
    return MEMS_ERROR;
 800ac64:	2300      	movs	r3, #0
 800ac66:	e007      	b.n	800ac78 <LSM6DSM_ACC_GYRO_R_GDA+0x2e>

  *value &= LSM6DSM_ACC_GYRO_GDA_MASK; //mask
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	781b      	ldrb	r3, [r3, #0]
 800ac6c:	f003 0302 	and.w	r3, r3, #2
 800ac70:	b2da      	uxtb	r2, r3
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ac76:	2301      	movs	r3, #1
}
 800ac78:	4618      	mov	r0, r3
 800ac7a:	3708      	adds	r7, #8
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}

0800ac80 <LSM6DSM_ACC_GYRO_R_PEDO_EV_STATUS>:
* Output         : Status of PEDO_EV_STATUS see LSM6DSM_ACC_GYRO_PEDO_EV_status_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_PEDO_EV_STATUS(void *handle, LSM6DSM_ACC_GYRO_PEDO_EV_STATUS_t *value)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b082      	sub	sp, #8
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
 800ac88:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_FUNC_SRC, (u8_t *)value) )
 800ac8a:	683a      	ldr	r2, [r7, #0]
 800ac8c:	2153      	movs	r1, #83	@ 0x53
 800ac8e:	6878      	ldr	r0, [r7, #4]
 800ac90:	f7ff fb31 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ac94:	4603      	mov	r3, r0
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d101      	bne.n	800ac9e <LSM6DSM_ACC_GYRO_R_PEDO_EV_STATUS+0x1e>
    return MEMS_ERROR;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	e007      	b.n	800acae <LSM6DSM_ACC_GYRO_R_PEDO_EV_STATUS+0x2e>

  *value &= LSM6DSM_ACC_GYRO_PEDO_EV_STATUS_MASK; //mask
 800ac9e:	683b      	ldr	r3, [r7, #0]
 800aca0:	781b      	ldrb	r3, [r3, #0]
 800aca2:	f003 0310 	and.w	r3, r3, #16
 800aca6:	b2da      	uxtb	r2, r3
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800acac:	2301      	movs	r3, #1
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3708      	adds	r7, #8
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}

0800acb6 <LSM6DSM_ACC_GYRO_R_TILT_EV_STATUS>:
* Output         : Status of TILT_EV_STATUS see LSM6DSM_ACC_GYRO_TILT_EV_status_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_TILT_EV_STATUS(void *handle, LSM6DSM_ACC_GYRO_TILT_EV_STATUS_t *value)
{
 800acb6:	b580      	push	{r7, lr}
 800acb8:	b082      	sub	sp, #8
 800acba:	af00      	add	r7, sp, #0
 800acbc:	6078      	str	r0, [r7, #4]
 800acbe:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_FUNC_SRC, (u8_t *)value) )
 800acc0:	683a      	ldr	r2, [r7, #0]
 800acc2:	2153      	movs	r1, #83	@ 0x53
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f7ff fb16 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800acca:	4603      	mov	r3, r0
 800accc:	2b00      	cmp	r3, #0
 800acce:	d101      	bne.n	800acd4 <LSM6DSM_ACC_GYRO_R_TILT_EV_STATUS+0x1e>
    return MEMS_ERROR;
 800acd0:	2300      	movs	r3, #0
 800acd2:	e007      	b.n	800ace4 <LSM6DSM_ACC_GYRO_R_TILT_EV_STATUS+0x2e>

  *value &= LSM6DSM_ACC_GYRO_TILT_EV_STATUS_MASK; //mask
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	f003 0320 	and.w	r3, r3, #32
 800acdc:	b2da      	uxtb	r2, r3
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ace2:	2301      	movs	r3, #1
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	3708      	adds	r7, #8
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}

0800acec <LSM6DSM_ACC_GYRO_W_TAP_Z_EN>:
* Input          : LSM6DSM_ACC_GYRO_TAP_Z_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TAP_Z_EN(void *handle, LSM6DSM_ACC_GYRO_TAP_Z_EN_t newValue)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b084      	sub	sp, #16
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	460b      	mov	r3, r1
 800acf6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, &value) )
 800acf8:	f107 030f 	add.w	r3, r7, #15
 800acfc:	461a      	mov	r2, r3
 800acfe:	2158      	movs	r1, #88	@ 0x58
 800ad00:	6878      	ldr	r0, [r7, #4]
 800ad02:	f7ff faf8 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ad06:	4603      	mov	r3, r0
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d101      	bne.n	800ad10 <LSM6DSM_ACC_GYRO_W_TAP_Z_EN+0x24>
    return MEMS_ERROR;
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	e015      	b.n	800ad3c <LSM6DSM_ACC_GYRO_W_TAP_Z_EN+0x50>

  value &= ~LSM6DSM_ACC_GYRO_TAP_Z_EN_MASK; 
 800ad10:	7bfb      	ldrb	r3, [r7, #15]
 800ad12:	f023 0302 	bic.w	r3, r3, #2
 800ad16:	b2db      	uxtb	r3, r3
 800ad18:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800ad1a:	7bfa      	ldrb	r2, [r7, #15]
 800ad1c:	78fb      	ldrb	r3, [r7, #3]
 800ad1e:	4313      	orrs	r3, r2
 800ad20:	b2db      	uxtb	r3, r3
 800ad22:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, value) )
 800ad24:	7bfb      	ldrb	r3, [r7, #15]
 800ad26:	461a      	mov	r2, r3
 800ad28:	2158      	movs	r1, #88	@ 0x58
 800ad2a:	6878      	ldr	r0, [r7, #4]
 800ad2c:	f7ff fafa 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800ad30:	4603      	mov	r3, r0
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d101      	bne.n	800ad3a <LSM6DSM_ACC_GYRO_W_TAP_Z_EN+0x4e>
    return MEMS_ERROR;
 800ad36:	2300      	movs	r3, #0
 800ad38:	e000      	b.n	800ad3c <LSM6DSM_ACC_GYRO_W_TAP_Z_EN+0x50>

  return MEMS_SUCCESS;
 800ad3a:	2301      	movs	r3, #1
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	3710      	adds	r7, #16
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}

0800ad44 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN>:
* Input          : LSM6DSM_ACC_GYRO_TAP_Y_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TAP_Y_EN(void *handle, LSM6DSM_ACC_GYRO_TAP_Y_EN_t newValue)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b084      	sub	sp, #16
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
 800ad4c:	460b      	mov	r3, r1
 800ad4e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, &value) )
 800ad50:	f107 030f 	add.w	r3, r7, #15
 800ad54:	461a      	mov	r2, r3
 800ad56:	2158      	movs	r1, #88	@ 0x58
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f7ff facc 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ad5e:	4603      	mov	r3, r0
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d101      	bne.n	800ad68 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN+0x24>
    return MEMS_ERROR;
 800ad64:	2300      	movs	r3, #0
 800ad66:	e015      	b.n	800ad94 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN+0x50>

  value &= ~LSM6DSM_ACC_GYRO_TAP_Y_EN_MASK; 
 800ad68:	7bfb      	ldrb	r3, [r7, #15]
 800ad6a:	f023 0304 	bic.w	r3, r3, #4
 800ad6e:	b2db      	uxtb	r3, r3
 800ad70:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800ad72:	7bfa      	ldrb	r2, [r7, #15]
 800ad74:	78fb      	ldrb	r3, [r7, #3]
 800ad76:	4313      	orrs	r3, r2
 800ad78:	b2db      	uxtb	r3, r3
 800ad7a:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, value) )
 800ad7c:	7bfb      	ldrb	r3, [r7, #15]
 800ad7e:	461a      	mov	r2, r3
 800ad80:	2158      	movs	r1, #88	@ 0x58
 800ad82:	6878      	ldr	r0, [r7, #4]
 800ad84:	f7ff face 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d101      	bne.n	800ad92 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN+0x4e>
    return MEMS_ERROR;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	e000      	b.n	800ad94 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN+0x50>

  return MEMS_SUCCESS;
 800ad92:	2301      	movs	r3, #1
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3710      	adds	r7, #16
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <LSM6DSM_ACC_GYRO_W_TAP_X_EN>:
* Input          : LSM6DSM_ACC_GYRO_TAP_X_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TAP_X_EN(void *handle, LSM6DSM_ACC_GYRO_TAP_X_EN_t newValue)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b084      	sub	sp, #16
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
 800ada4:	460b      	mov	r3, r1
 800ada6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, &value) )
 800ada8:	f107 030f 	add.w	r3, r7, #15
 800adac:	461a      	mov	r2, r3
 800adae:	2158      	movs	r1, #88	@ 0x58
 800adb0:	6878      	ldr	r0, [r7, #4]
 800adb2:	f7ff faa0 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800adb6:	4603      	mov	r3, r0
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d101      	bne.n	800adc0 <LSM6DSM_ACC_GYRO_W_TAP_X_EN+0x24>
    return MEMS_ERROR;
 800adbc:	2300      	movs	r3, #0
 800adbe:	e015      	b.n	800adec <LSM6DSM_ACC_GYRO_W_TAP_X_EN+0x50>

  value &= ~LSM6DSM_ACC_GYRO_TAP_X_EN_MASK; 
 800adc0:	7bfb      	ldrb	r3, [r7, #15]
 800adc2:	f023 0308 	bic.w	r3, r3, #8
 800adc6:	b2db      	uxtb	r3, r3
 800adc8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800adca:	7bfa      	ldrb	r2, [r7, #15]
 800adcc:	78fb      	ldrb	r3, [r7, #3]
 800adce:	4313      	orrs	r3, r2
 800add0:	b2db      	uxtb	r3, r3
 800add2:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, value) )
 800add4:	7bfb      	ldrb	r3, [r7, #15]
 800add6:	461a      	mov	r2, r3
 800add8:	2158      	movs	r1, #88	@ 0x58
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f7ff faa2 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800ade0:	4603      	mov	r3, r0
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d101      	bne.n	800adea <LSM6DSM_ACC_GYRO_W_TAP_X_EN+0x4e>
    return MEMS_ERROR;
 800ade6:	2300      	movs	r3, #0
 800ade8:	e000      	b.n	800adec <LSM6DSM_ACC_GYRO_W_TAP_X_EN+0x50>

  return MEMS_SUCCESS;
 800adea:	2301      	movs	r3, #1
}
 800adec:	4618      	mov	r0, r3
 800adee:	3710      	adds	r7, #16
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}

0800adf4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>:
* Input          : LSM6DSM_ACC_GYRO_INT_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_BASIC_INT(void *handle, LSM6DSM_ACC_GYRO_INT_EN_t newValue)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b084      	sub	sp, #16
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	460b      	mov	r3, r1
 800adfe:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, &value) )
 800ae00:	f107 030f 	add.w	r3, r7, #15
 800ae04:	461a      	mov	r2, r3
 800ae06:	2158      	movs	r1, #88	@ 0x58
 800ae08:	6878      	ldr	r0, [r7, #4]
 800ae0a:	f7ff fa74 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ae0e:	4603      	mov	r3, r0
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d101      	bne.n	800ae18 <LSM6DSM_ACC_GYRO_W_BASIC_INT+0x24>
    return MEMS_ERROR;
 800ae14:	2300      	movs	r3, #0
 800ae16:	e015      	b.n	800ae44 <LSM6DSM_ACC_GYRO_W_BASIC_INT+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT_EN_MASK; 
 800ae18:	7bfb      	ldrb	r3, [r7, #15]
 800ae1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae1e:	b2db      	uxtb	r3, r3
 800ae20:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800ae22:	7bfa      	ldrb	r2, [r7, #15]
 800ae24:	78fb      	ldrb	r3, [r7, #3]
 800ae26:	4313      	orrs	r3, r2
 800ae28:	b2db      	uxtb	r3, r3
 800ae2a:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, value) )
 800ae2c:	7bfb      	ldrb	r3, [r7, #15]
 800ae2e:	461a      	mov	r2, r3
 800ae30:	2158      	movs	r1, #88	@ 0x58
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f7ff fa76 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d101      	bne.n	800ae42 <LSM6DSM_ACC_GYRO_W_BASIC_INT+0x4e>
    return MEMS_ERROR;
 800ae3e:	2300      	movs	r3, #0
 800ae40:	e000      	b.n	800ae44 <LSM6DSM_ACC_GYRO_W_BASIC_INT+0x50>

  return MEMS_SUCCESS;
 800ae42:	2301      	movs	r3, #1
}
 800ae44:	4618      	mov	r0, r3
 800ae46:	3710      	adds	r7, #16
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}

0800ae4c <LSM6DSM_ACC_GYRO_W_TAP_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TAP_THS(void *handle, u8_t newValue)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b084      	sub	sp, #16
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
 800ae54:	460b      	mov	r3, r1
 800ae56:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSM_ACC_GYRO_TAP_THS_POSITION; //mask	
  newValue &= LSM6DSM_ACC_GYRO_TAP_THS_MASK; //coerce
 800ae58:	78fb      	ldrb	r3, [r7, #3]
 800ae5a:	f003 031f 	and.w	r3, r3, #31
 800ae5e:	70fb      	strb	r3, [r7, #3]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_THS_6D, &value) )
 800ae60:	f107 030f 	add.w	r3, r7, #15
 800ae64:	461a      	mov	r2, r3
 800ae66:	2159      	movs	r1, #89	@ 0x59
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	f7ff fa44 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d101      	bne.n	800ae78 <LSM6DSM_ACC_GYRO_W_TAP_THS+0x2c>
    return MEMS_ERROR;
 800ae74:	2300      	movs	r3, #0
 800ae76:	e015      	b.n	800aea4 <LSM6DSM_ACC_GYRO_W_TAP_THS+0x58>

  value &= ~LSM6DSM_ACC_GYRO_TAP_THS_MASK; 
 800ae78:	7bfb      	ldrb	r3, [r7, #15]
 800ae7a:	f023 031f 	bic.w	r3, r3, #31
 800ae7e:	b2db      	uxtb	r3, r3
 800ae80:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800ae82:	7bfa      	ldrb	r2, [r7, #15]
 800ae84:	78fb      	ldrb	r3, [r7, #3]
 800ae86:	4313      	orrs	r3, r2
 800ae88:	b2db      	uxtb	r3, r3
 800ae8a:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_TAP_THS_6D, value) )
 800ae8c:	7bfb      	ldrb	r3, [r7, #15]
 800ae8e:	461a      	mov	r2, r3
 800ae90:	2159      	movs	r1, #89	@ 0x59
 800ae92:	6878      	ldr	r0, [r7, #4]
 800ae94:	f7ff fa46 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d101      	bne.n	800aea2 <LSM6DSM_ACC_GYRO_W_TAP_THS+0x56>
    return MEMS_ERROR;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	e000      	b.n	800aea4 <LSM6DSM_ACC_GYRO_W_TAP_THS+0x58>

  return MEMS_SUCCESS;
 800aea2:	2301      	movs	r3, #1
}
 800aea4:	4618      	mov	r0, r3
 800aea6:	3710      	adds	r7, #16
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	bd80      	pop	{r7, pc}

0800aeac <LSM6DSM_ACC_GYRO_W_SIXD_THS>:
* Input          : LSM6DSM_ACC_GYRO_SIXD_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_SIXD_THS(void *handle, LSM6DSM_ACC_GYRO_SIXD_THS_t newValue)
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b084      	sub	sp, #16
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
 800aeb4:	460b      	mov	r3, r1
 800aeb6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_THS_6D, &value) )
 800aeb8:	f107 030f 	add.w	r3, r7, #15
 800aebc:	461a      	mov	r2, r3
 800aebe:	2159      	movs	r1, #89	@ 0x59
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f7ff fa18 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800aec6:	4603      	mov	r3, r0
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d101      	bne.n	800aed0 <LSM6DSM_ACC_GYRO_W_SIXD_THS+0x24>
    return MEMS_ERROR;
 800aecc:	2300      	movs	r3, #0
 800aece:	e015      	b.n	800aefc <LSM6DSM_ACC_GYRO_W_SIXD_THS+0x50>

  value &= ~LSM6DSM_ACC_GYRO_SIXD_THS_MASK; 
 800aed0:	7bfb      	ldrb	r3, [r7, #15]
 800aed2:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 800aed6:	b2db      	uxtb	r3, r3
 800aed8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800aeda:	7bfa      	ldrb	r2, [r7, #15]
 800aedc:	78fb      	ldrb	r3, [r7, #3]
 800aede:	4313      	orrs	r3, r2
 800aee0:	b2db      	uxtb	r3, r3
 800aee2:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_TAP_THS_6D, value) )
 800aee4:	7bfb      	ldrb	r3, [r7, #15]
 800aee6:	461a      	mov	r2, r3
 800aee8:	2159      	movs	r1, #89	@ 0x59
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f7ff fa1a 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800aef0:	4603      	mov	r3, r0
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d101      	bne.n	800aefa <LSM6DSM_ACC_GYRO_W_SIXD_THS+0x4e>
    return MEMS_ERROR;
 800aef6:	2300      	movs	r3, #0
 800aef8:	e000      	b.n	800aefc <LSM6DSM_ACC_GYRO_W_SIXD_THS+0x50>

  return MEMS_SUCCESS;
 800aefa:	2301      	movs	r3, #1
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	3710      	adds	r7, #16
 800af00:	46bd      	mov	sp, r7
 800af02:	bd80      	pop	{r7, pc}

0800af04 <LSM6DSM_ACC_GYRO_W_SHOCK_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_SHOCK_Duration(void *handle, u8_t newValue)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b084      	sub	sp, #16
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
 800af0c:	460b      	mov	r3, r1
 800af0e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSM_ACC_GYRO_SHOCK_POSITION; //mask	
  newValue &= LSM6DSM_ACC_GYRO_SHOCK_MASK; //coerce
 800af10:	78fb      	ldrb	r3, [r7, #3]
 800af12:	f003 0303 	and.w	r3, r3, #3
 800af16:	70fb      	strb	r3, [r7, #3]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_INT_DUR2, &value) )
 800af18:	f107 030f 	add.w	r3, r7, #15
 800af1c:	461a      	mov	r2, r3
 800af1e:	215a      	movs	r1, #90	@ 0x5a
 800af20:	6878      	ldr	r0, [r7, #4]
 800af22:	f7ff f9e8 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800af26:	4603      	mov	r3, r0
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d101      	bne.n	800af30 <LSM6DSM_ACC_GYRO_W_SHOCK_Duration+0x2c>
    return MEMS_ERROR;
 800af2c:	2300      	movs	r3, #0
 800af2e:	e015      	b.n	800af5c <LSM6DSM_ACC_GYRO_W_SHOCK_Duration+0x58>

  value &= ~LSM6DSM_ACC_GYRO_SHOCK_MASK; 
 800af30:	7bfb      	ldrb	r3, [r7, #15]
 800af32:	f023 0303 	bic.w	r3, r3, #3
 800af36:	b2db      	uxtb	r3, r3
 800af38:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800af3a:	7bfa      	ldrb	r2, [r7, #15]
 800af3c:	78fb      	ldrb	r3, [r7, #3]
 800af3e:	4313      	orrs	r3, r2
 800af40:	b2db      	uxtb	r3, r3
 800af42:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_INT_DUR2, value) )
 800af44:	7bfb      	ldrb	r3, [r7, #15]
 800af46:	461a      	mov	r2, r3
 800af48:	215a      	movs	r1, #90	@ 0x5a
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	f7ff f9ea 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800af50:	4603      	mov	r3, r0
 800af52:	2b00      	cmp	r3, #0
 800af54:	d101      	bne.n	800af5a <LSM6DSM_ACC_GYRO_W_SHOCK_Duration+0x56>
    return MEMS_ERROR;
 800af56:	2300      	movs	r3, #0
 800af58:	e000      	b.n	800af5c <LSM6DSM_ACC_GYRO_W_SHOCK_Duration+0x58>

  return MEMS_SUCCESS;
 800af5a:	2301      	movs	r3, #1
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	3710      	adds	r7, #16
 800af60:	46bd      	mov	sp, r7
 800af62:	bd80      	pop	{r7, pc}

0800af64 <LSM6DSM_ACC_GYRO_W_QUIET_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_QUIET_Duration(void *handle, u8_t newValue)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b084      	sub	sp, #16
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
 800af6c:	460b      	mov	r3, r1
 800af6e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSM_ACC_GYRO_QUIET_POSITION; //mask	
 800af70:	78fb      	ldrb	r3, [r7, #3]
 800af72:	009b      	lsls	r3, r3, #2
 800af74:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSM_ACC_GYRO_QUIET_MASK; //coerce
 800af76:	78fb      	ldrb	r3, [r7, #3]
 800af78:	f003 030c 	and.w	r3, r3, #12
 800af7c:	70fb      	strb	r3, [r7, #3]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_INT_DUR2, &value) )
 800af7e:	f107 030f 	add.w	r3, r7, #15
 800af82:	461a      	mov	r2, r3
 800af84:	215a      	movs	r1, #90	@ 0x5a
 800af86:	6878      	ldr	r0, [r7, #4]
 800af88:	f7ff f9b5 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800af8c:	4603      	mov	r3, r0
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d101      	bne.n	800af96 <LSM6DSM_ACC_GYRO_W_QUIET_Duration+0x32>
    return MEMS_ERROR;
 800af92:	2300      	movs	r3, #0
 800af94:	e015      	b.n	800afc2 <LSM6DSM_ACC_GYRO_W_QUIET_Duration+0x5e>

  value &= ~LSM6DSM_ACC_GYRO_QUIET_MASK; 
 800af96:	7bfb      	ldrb	r3, [r7, #15]
 800af98:	f023 030c 	bic.w	r3, r3, #12
 800af9c:	b2db      	uxtb	r3, r3
 800af9e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800afa0:	7bfa      	ldrb	r2, [r7, #15]
 800afa2:	78fb      	ldrb	r3, [r7, #3]
 800afa4:	4313      	orrs	r3, r2
 800afa6:	b2db      	uxtb	r3, r3
 800afa8:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_INT_DUR2, value) )
 800afaa:	7bfb      	ldrb	r3, [r7, #15]
 800afac:	461a      	mov	r2, r3
 800afae:	215a      	movs	r1, #90	@ 0x5a
 800afb0:	6878      	ldr	r0, [r7, #4]
 800afb2:	f7ff f9b7 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800afb6:	4603      	mov	r3, r0
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d101      	bne.n	800afc0 <LSM6DSM_ACC_GYRO_W_QUIET_Duration+0x5c>
    return MEMS_ERROR;
 800afbc:	2300      	movs	r3, #0
 800afbe:	e000      	b.n	800afc2 <LSM6DSM_ACC_GYRO_W_QUIET_Duration+0x5e>

  return MEMS_SUCCESS;
 800afc0:	2301      	movs	r3, #1
}
 800afc2:	4618      	mov	r0, r3
 800afc4:	3710      	adds	r7, #16
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}

0800afca <LSM6DSM_ACC_GYRO_W_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_DUR(void *handle, u8_t newValue)
{
 800afca:	b580      	push	{r7, lr}
 800afcc:	b084      	sub	sp, #16
 800afce:	af00      	add	r7, sp, #0
 800afd0:	6078      	str	r0, [r7, #4]
 800afd2:	460b      	mov	r3, r1
 800afd4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSM_ACC_GYRO_DUR_POSITION; //mask	
 800afd6:	78fb      	ldrb	r3, [r7, #3]
 800afd8:	011b      	lsls	r3, r3, #4
 800afda:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSM_ACC_GYRO_DUR_MASK; //coerce
 800afdc:	78fb      	ldrb	r3, [r7, #3]
 800afde:	f023 030f 	bic.w	r3, r3, #15
 800afe2:	70fb      	strb	r3, [r7, #3]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_INT_DUR2, &value) )
 800afe4:	f107 030f 	add.w	r3, r7, #15
 800afe8:	461a      	mov	r2, r3
 800afea:	215a      	movs	r1, #90	@ 0x5a
 800afec:	6878      	ldr	r0, [r7, #4]
 800afee:	f7ff f982 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800aff2:	4603      	mov	r3, r0
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d101      	bne.n	800affc <LSM6DSM_ACC_GYRO_W_DUR+0x32>
    return MEMS_ERROR;
 800aff8:	2300      	movs	r3, #0
 800affa:	e015      	b.n	800b028 <LSM6DSM_ACC_GYRO_W_DUR+0x5e>

  value &= ~LSM6DSM_ACC_GYRO_DUR_MASK; 
 800affc:	7bfb      	ldrb	r3, [r7, #15]
 800affe:	f003 030f 	and.w	r3, r3, #15
 800b002:	b2db      	uxtb	r3, r3
 800b004:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b006:	7bfa      	ldrb	r2, [r7, #15]
 800b008:	78fb      	ldrb	r3, [r7, #3]
 800b00a:	4313      	orrs	r3, r2
 800b00c:	b2db      	uxtb	r3, r3
 800b00e:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_INT_DUR2, value) )
 800b010:	7bfb      	ldrb	r3, [r7, #15]
 800b012:	461a      	mov	r2, r3
 800b014:	215a      	movs	r1, #90	@ 0x5a
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f7ff f984 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b01c:	4603      	mov	r3, r0
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d101      	bne.n	800b026 <LSM6DSM_ACC_GYRO_W_DUR+0x5c>
    return MEMS_ERROR;
 800b022:	2300      	movs	r3, #0
 800b024:	e000      	b.n	800b028 <LSM6DSM_ACC_GYRO_W_DUR+0x5e>

  return MEMS_SUCCESS;
 800b026:	2301      	movs	r3, #1
}
 800b028:	4618      	mov	r0, r3
 800b02a:	3710      	adds	r7, #16
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bd80      	pop	{r7, pc}

0800b030 <LSM6DSM_ACC_GYRO_W_WK_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_WK_THS(void *handle, u8_t newValue)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b084      	sub	sp, #16
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
 800b038:	460b      	mov	r3, r1
 800b03a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSM_ACC_GYRO_WK_THS_POSITION; //mask	
  newValue &= LSM6DSM_ACC_GYRO_WK_THS_MASK; //coerce
 800b03c:	78fb      	ldrb	r3, [r7, #3]
 800b03e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b042:	70fb      	strb	r3, [r7, #3]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_THS, &value) )
 800b044:	f107 030f 	add.w	r3, r7, #15
 800b048:	461a      	mov	r2, r3
 800b04a:	215b      	movs	r1, #91	@ 0x5b
 800b04c:	6878      	ldr	r0, [r7, #4]
 800b04e:	f7ff f952 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b052:	4603      	mov	r3, r0
 800b054:	2b00      	cmp	r3, #0
 800b056:	d101      	bne.n	800b05c <LSM6DSM_ACC_GYRO_W_WK_THS+0x2c>
    return MEMS_ERROR;
 800b058:	2300      	movs	r3, #0
 800b05a:	e015      	b.n	800b088 <LSM6DSM_ACC_GYRO_W_WK_THS+0x58>

  value &= ~LSM6DSM_ACC_GYRO_WK_THS_MASK; 
 800b05c:	7bfb      	ldrb	r3, [r7, #15]
 800b05e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b062:	b2db      	uxtb	r3, r3
 800b064:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b066:	7bfa      	ldrb	r2, [r7, #15]
 800b068:	78fb      	ldrb	r3, [r7, #3]
 800b06a:	4313      	orrs	r3, r2
 800b06c:	b2db      	uxtb	r3, r3
 800b06e:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_THS, value) )
 800b070:	7bfb      	ldrb	r3, [r7, #15]
 800b072:	461a      	mov	r2, r3
 800b074:	215b      	movs	r1, #91	@ 0x5b
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	f7ff f954 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b07c:	4603      	mov	r3, r0
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d101      	bne.n	800b086 <LSM6DSM_ACC_GYRO_W_WK_THS+0x56>
    return MEMS_ERROR;
 800b082:	2300      	movs	r3, #0
 800b084:	e000      	b.n	800b088 <LSM6DSM_ACC_GYRO_W_WK_THS+0x58>

  return MEMS_SUCCESS;
 800b086:	2301      	movs	r3, #1
}
 800b088:	4618      	mov	r0, r3
 800b08a:	3710      	adds	r7, #16
 800b08c:	46bd      	mov	sp, r7
 800b08e:	bd80      	pop	{r7, pc}

0800b090 <LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>:
* Input          : LSM6DSM_ACC_GYRO_SINGLE_DOUBLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV(void *handle, LSM6DSM_ACC_GYRO_SINGLE_DOUBLE_TAP_t newValue)
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b084      	sub	sp, #16
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
 800b098:	460b      	mov	r3, r1
 800b09a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_THS, &value) )
 800b09c:	f107 030f 	add.w	r3, r7, #15
 800b0a0:	461a      	mov	r2, r3
 800b0a2:	215b      	movs	r1, #91	@ 0x5b
 800b0a4:	6878      	ldr	r0, [r7, #4]
 800b0a6:	f7ff f926 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d101      	bne.n	800b0b4 <LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x24>
    return MEMS_ERROR;
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	e015      	b.n	800b0e0 <LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x50>

  value &= ~LSM6DSM_ACC_GYRO_SINGLE_DOUBLE_TAP_MASK; 
 800b0b4:	7bfb      	ldrb	r3, [r7, #15]
 800b0b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0ba:	b2db      	uxtb	r3, r3
 800b0bc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b0be:	7bfa      	ldrb	r2, [r7, #15]
 800b0c0:	78fb      	ldrb	r3, [r7, #3]
 800b0c2:	4313      	orrs	r3, r2
 800b0c4:	b2db      	uxtb	r3, r3
 800b0c6:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_THS, value) )
 800b0c8:	7bfb      	ldrb	r3, [r7, #15]
 800b0ca:	461a      	mov	r2, r3
 800b0cc:	215b      	movs	r1, #91	@ 0x5b
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	f7ff f928 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b0d4:	4603      	mov	r3, r0
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d101      	bne.n	800b0de <LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x4e>
    return MEMS_ERROR;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	e000      	b.n	800b0e0 <LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x50>

  return MEMS_SUCCESS;
 800b0de:	2301      	movs	r3, #1
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	3710      	adds	r7, #16
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bd80      	pop	{r7, pc}

0800b0e8 <LSM6DSM_ACC_GYRO_W_SLEEP_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_SLEEP_DUR(void *handle, u8_t newValue)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b084      	sub	sp, #16
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
 800b0f0:	460b      	mov	r3, r1
 800b0f2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSM_ACC_GYRO_SLEEP_DUR_POSITION; //mask	
  newValue &= LSM6DSM_ACC_GYRO_SLEEP_DUR_MASK; //coerce
 800b0f4:	78fb      	ldrb	r3, [r7, #3]
 800b0f6:	f003 030f 	and.w	r3, r3, #15
 800b0fa:	70fb      	strb	r3, [r7, #3]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, &value) )
 800b0fc:	f107 030f 	add.w	r3, r7, #15
 800b100:	461a      	mov	r2, r3
 800b102:	215c      	movs	r1, #92	@ 0x5c
 800b104:	6878      	ldr	r0, [r7, #4]
 800b106:	f7ff f8f6 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b10a:	4603      	mov	r3, r0
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d101      	bne.n	800b114 <LSM6DSM_ACC_GYRO_W_SLEEP_DUR+0x2c>
    return MEMS_ERROR;
 800b110:	2300      	movs	r3, #0
 800b112:	e015      	b.n	800b140 <LSM6DSM_ACC_GYRO_W_SLEEP_DUR+0x58>

  value &= ~LSM6DSM_ACC_GYRO_SLEEP_DUR_MASK; 
 800b114:	7bfb      	ldrb	r3, [r7, #15]
 800b116:	f023 030f 	bic.w	r3, r3, #15
 800b11a:	b2db      	uxtb	r3, r3
 800b11c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b11e:	7bfa      	ldrb	r2, [r7, #15]
 800b120:	78fb      	ldrb	r3, [r7, #3]
 800b122:	4313      	orrs	r3, r2
 800b124:	b2db      	uxtb	r3, r3
 800b126:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, value) )
 800b128:	7bfb      	ldrb	r3, [r7, #15]
 800b12a:	461a      	mov	r2, r3
 800b12c:	215c      	movs	r1, #92	@ 0x5c
 800b12e:	6878      	ldr	r0, [r7, #4]
 800b130:	f7ff f8f8 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b134:	4603      	mov	r3, r0
 800b136:	2b00      	cmp	r3, #0
 800b138:	d101      	bne.n	800b13e <LSM6DSM_ACC_GYRO_W_SLEEP_DUR+0x56>
    return MEMS_ERROR;
 800b13a:	2300      	movs	r3, #0
 800b13c:	e000      	b.n	800b140 <LSM6DSM_ACC_GYRO_W_SLEEP_DUR+0x58>

  return MEMS_SUCCESS;
 800b13e:	2301      	movs	r3, #1
}
 800b140:	4618      	mov	r0, r3
 800b142:	3710      	adds	r7, #16
 800b144:	46bd      	mov	sp, r7
 800b146:	bd80      	pop	{r7, pc}

0800b148 <LSM6DSM_ACC_GYRO_W_TIMER_HR>:
* Input          : LSM6DSM_ACC_GYRO_TIMER_HR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TIMER_HR(void *handle, LSM6DSM_ACC_GYRO_TIMER_HR_t newValue)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b084      	sub	sp, #16
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
 800b150:	460b      	mov	r3, r1
 800b152:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, &value) )
 800b154:	f107 030f 	add.w	r3, r7, #15
 800b158:	461a      	mov	r2, r3
 800b15a:	215c      	movs	r1, #92	@ 0x5c
 800b15c:	6878      	ldr	r0, [r7, #4]
 800b15e:	f7ff f8ca 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b162:	4603      	mov	r3, r0
 800b164:	2b00      	cmp	r3, #0
 800b166:	d101      	bne.n	800b16c <LSM6DSM_ACC_GYRO_W_TIMER_HR+0x24>
    return MEMS_ERROR;
 800b168:	2300      	movs	r3, #0
 800b16a:	e015      	b.n	800b198 <LSM6DSM_ACC_GYRO_W_TIMER_HR+0x50>

  value &= ~LSM6DSM_ACC_GYRO_TIMER_HR_MASK; 
 800b16c:	7bfb      	ldrb	r3, [r7, #15]
 800b16e:	f023 0310 	bic.w	r3, r3, #16
 800b172:	b2db      	uxtb	r3, r3
 800b174:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b176:	7bfa      	ldrb	r2, [r7, #15]
 800b178:	78fb      	ldrb	r3, [r7, #3]
 800b17a:	4313      	orrs	r3, r2
 800b17c:	b2db      	uxtb	r3, r3
 800b17e:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, value) )
 800b180:	7bfb      	ldrb	r3, [r7, #15]
 800b182:	461a      	mov	r2, r3
 800b184:	215c      	movs	r1, #92	@ 0x5c
 800b186:	6878      	ldr	r0, [r7, #4]
 800b188:	f7ff f8cc 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b18c:	4603      	mov	r3, r0
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d101      	bne.n	800b196 <LSM6DSM_ACC_GYRO_W_TIMER_HR+0x4e>
    return MEMS_ERROR;
 800b192:	2300      	movs	r3, #0
 800b194:	e000      	b.n	800b198 <LSM6DSM_ACC_GYRO_W_TIMER_HR+0x50>

  return MEMS_SUCCESS;
 800b196:	2301      	movs	r3, #1
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3710      	adds	r7, #16
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}

0800b1a0 <LSM6DSM_ACC_GYRO_W_WAKE_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_WAKE_DUR(void *handle, u8_t newValue)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b084      	sub	sp, #16
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
 800b1a8:	460b      	mov	r3, r1
 800b1aa:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSM_ACC_GYRO_WAKE_DUR_POSITION; //mask	
 800b1ac:	78fb      	ldrb	r3, [r7, #3]
 800b1ae:	015b      	lsls	r3, r3, #5
 800b1b0:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSM_ACC_GYRO_WAKE_DUR_MASK; //coerce
 800b1b2:	78fb      	ldrb	r3, [r7, #3]
 800b1b4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b1b8:	70fb      	strb	r3, [r7, #3]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, &value) )
 800b1ba:	f107 030f 	add.w	r3, r7, #15
 800b1be:	461a      	mov	r2, r3
 800b1c0:	215c      	movs	r1, #92	@ 0x5c
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f7ff f897 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d101      	bne.n	800b1d2 <LSM6DSM_ACC_GYRO_W_WAKE_DUR+0x32>
    return MEMS_ERROR;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	e015      	b.n	800b1fe <LSM6DSM_ACC_GYRO_W_WAKE_DUR+0x5e>

  value &= ~LSM6DSM_ACC_GYRO_WAKE_DUR_MASK; 
 800b1d2:	7bfb      	ldrb	r3, [r7, #15]
 800b1d4:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 800b1d8:	b2db      	uxtb	r3, r3
 800b1da:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b1dc:	7bfa      	ldrb	r2, [r7, #15]
 800b1de:	78fb      	ldrb	r3, [r7, #3]
 800b1e0:	4313      	orrs	r3, r2
 800b1e2:	b2db      	uxtb	r3, r3
 800b1e4:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, value) )
 800b1e6:	7bfb      	ldrb	r3, [r7, #15]
 800b1e8:	461a      	mov	r2, r3
 800b1ea:	215c      	movs	r1, #92	@ 0x5c
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f7ff f899 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d101      	bne.n	800b1fc <LSM6DSM_ACC_GYRO_W_WAKE_DUR+0x5c>
    return MEMS_ERROR;
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	e000      	b.n	800b1fe <LSM6DSM_ACC_GYRO_W_WAKE_DUR+0x5e>

  return MEMS_SUCCESS;
 800b1fc:	2301      	movs	r3, #1
}
 800b1fe:	4618      	mov	r0, r3
 800b200:	3710      	adds	r7, #16
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}

0800b206 <LSM6DSM_ACC_GYRO_W_FF_THS>:
* Input          : LSM6DSM_ACC_GYRO_FF_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FF_THS(void *handle, LSM6DSM_ACC_GYRO_FF_THS_t newValue)
{
 800b206:	b580      	push	{r7, lr}
 800b208:	b084      	sub	sp, #16
 800b20a:	af00      	add	r7, sp, #0
 800b20c:	6078      	str	r0, [r7, #4]
 800b20e:	460b      	mov	r3, r1
 800b210:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_FREE_FALL, &value) )
 800b212:	f107 030f 	add.w	r3, r7, #15
 800b216:	461a      	mov	r2, r3
 800b218:	215d      	movs	r1, #93	@ 0x5d
 800b21a:	6878      	ldr	r0, [r7, #4]
 800b21c:	f7ff f86b 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b220:	4603      	mov	r3, r0
 800b222:	2b00      	cmp	r3, #0
 800b224:	d101      	bne.n	800b22a <LSM6DSM_ACC_GYRO_W_FF_THS+0x24>
    return MEMS_ERROR;
 800b226:	2300      	movs	r3, #0
 800b228:	e015      	b.n	800b256 <LSM6DSM_ACC_GYRO_W_FF_THS+0x50>

  value &= ~LSM6DSM_ACC_GYRO_FF_THS_MASK; 
 800b22a:	7bfb      	ldrb	r3, [r7, #15]
 800b22c:	f023 0307 	bic.w	r3, r3, #7
 800b230:	b2db      	uxtb	r3, r3
 800b232:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b234:	7bfa      	ldrb	r2, [r7, #15]
 800b236:	78fb      	ldrb	r3, [r7, #3]
 800b238:	4313      	orrs	r3, r2
 800b23a:	b2db      	uxtb	r3, r3
 800b23c:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_FREE_FALL, value) )
 800b23e:	7bfb      	ldrb	r3, [r7, #15]
 800b240:	461a      	mov	r2, r3
 800b242:	215d      	movs	r1, #93	@ 0x5d
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	f7ff f86d 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b24a:	4603      	mov	r3, r0
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d101      	bne.n	800b254 <LSM6DSM_ACC_GYRO_W_FF_THS+0x4e>
    return MEMS_ERROR;
 800b250:	2300      	movs	r3, #0
 800b252:	e000      	b.n	800b256 <LSM6DSM_ACC_GYRO_W_FF_THS+0x50>

  return MEMS_SUCCESS;
 800b254:	2301      	movs	r3, #1
}
 800b256:	4618      	mov	r0, r3
 800b258:	3710      	adds	r7, #16
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bd80      	pop	{r7, pc}

0800b25e <LSM6DSM_ACC_GYRO_W_FF_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FF_Duration(void *handle, u8_t newValue)
{
 800b25e:	b580      	push	{r7, lr}
 800b260:	b084      	sub	sp, #16
 800b262:	af00      	add	r7, sp, #0
 800b264:	6078      	str	r0, [r7, #4]
 800b266:	460b      	mov	r3, r1
 800b268:	70fb      	strb	r3, [r7, #3]
  u8_t valueH, valueL;
  u8_t value;

  valueL = newValue & 0x1F;
 800b26a:	78fb      	ldrb	r3, [r7, #3]
 800b26c:	f003 031f 	and.w	r3, r3, #31
 800b270:	73fb      	strb	r3, [r7, #15]
  valueH = (newValue >> 5) & 0x1;
 800b272:	78fb      	ldrb	r3, [r7, #3]
 800b274:	095b      	lsrs	r3, r3, #5
 800b276:	b2db      	uxtb	r3, r3
 800b278:	f003 0301 	and.w	r3, r3, #1
 800b27c:	73bb      	strb	r3, [r7, #14]

  /* Low part in FREE_FALL reg */
  valueL = valueL << LSM6DSM_ACC_GYRO_FF_FREE_FALL_DUR_POSITION; //mask	
 800b27e:	7bfb      	ldrb	r3, [r7, #15]
 800b280:	00db      	lsls	r3, r3, #3
 800b282:	73fb      	strb	r3, [r7, #15]
  valueL &= LSM6DSM_ACC_GYRO_FF_FREE_FALL_DUR_MASK; //coerce
 800b284:	7bfb      	ldrb	r3, [r7, #15]
 800b286:	f023 0307 	bic.w	r3, r3, #7
 800b28a:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_FREE_FALL, &value) )
 800b28c:	f107 030d 	add.w	r3, r7, #13
 800b290:	461a      	mov	r2, r3
 800b292:	215d      	movs	r1, #93	@ 0x5d
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f7ff f82e 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b29a:	4603      	mov	r3, r0
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d101      	bne.n	800b2a4 <LSM6DSM_ACC_GYRO_W_FF_Duration+0x46>
    return MEMS_ERROR;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	e03d      	b.n	800b320 <LSM6DSM_ACC_GYRO_W_FF_Duration+0xc2>

  value &= ~LSM6DSM_ACC_GYRO_FF_FREE_FALL_DUR_MASK; 
 800b2a4:	7b7b      	ldrb	r3, [r7, #13]
 800b2a6:	f003 0307 	and.w	r3, r3, #7
 800b2aa:	b2db      	uxtb	r3, r3
 800b2ac:	737b      	strb	r3, [r7, #13]
  value |= valueL;
 800b2ae:	7b7a      	ldrb	r2, [r7, #13]
 800b2b0:	7bfb      	ldrb	r3, [r7, #15]
 800b2b2:	4313      	orrs	r3, r2
 800b2b4:	b2db      	uxtb	r3, r3
 800b2b6:	737b      	strb	r3, [r7, #13]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_FREE_FALL, value) )
 800b2b8:	7b7b      	ldrb	r3, [r7, #13]
 800b2ba:	461a      	mov	r2, r3
 800b2bc:	215d      	movs	r1, #93	@ 0x5d
 800b2be:	6878      	ldr	r0, [r7, #4]
 800b2c0:	f7ff f830 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d101      	bne.n	800b2ce <LSM6DSM_ACC_GYRO_W_FF_Duration+0x70>
    return MEMS_ERROR;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	e028      	b.n	800b320 <LSM6DSM_ACC_GYRO_W_FF_Duration+0xc2>

  /* High part in WAKE_UP_DUR reg */
  valueH = valueH << LSM6DSM_ACC_GYRO_FF_WAKE_UP_DUR_POSITION; //mask	
 800b2ce:	7bbb      	ldrb	r3, [r7, #14]
 800b2d0:	01db      	lsls	r3, r3, #7
 800b2d2:	73bb      	strb	r3, [r7, #14]
  valueH &= LSM6DSM_ACC_GYRO_FF_WAKE_UP_DUR_MASK; //coerce
 800b2d4:	7bbb      	ldrb	r3, [r7, #14]
 800b2d6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b2da:	73bb      	strb	r3, [r7, #14]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, &value) )
 800b2dc:	f107 030d 	add.w	r3, r7, #13
 800b2e0:	461a      	mov	r2, r3
 800b2e2:	215c      	movs	r1, #92	@ 0x5c
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f7ff f806 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d101      	bne.n	800b2f4 <LSM6DSM_ACC_GYRO_W_FF_Duration+0x96>
    return MEMS_ERROR;
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	e015      	b.n	800b320 <LSM6DSM_ACC_GYRO_W_FF_Duration+0xc2>

  value &= ~LSM6DSM_ACC_GYRO_FF_WAKE_UP_DUR_MASK; 
 800b2f4:	7b7b      	ldrb	r3, [r7, #13]
 800b2f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2fa:	b2db      	uxtb	r3, r3
 800b2fc:	737b      	strb	r3, [r7, #13]
  value |= valueH;
 800b2fe:	7b7a      	ldrb	r2, [r7, #13]
 800b300:	7bbb      	ldrb	r3, [r7, #14]
 800b302:	4313      	orrs	r3, r2
 800b304:	b2db      	uxtb	r3, r3
 800b306:	737b      	strb	r3, [r7, #13]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, value) )
 800b308:	7b7b      	ldrb	r3, [r7, #13]
 800b30a:	461a      	mov	r2, r3
 800b30c:	215c      	movs	r1, #92	@ 0x5c
 800b30e:	6878      	ldr	r0, [r7, #4]
 800b310:	f7ff f808 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b314:	4603      	mov	r3, r0
 800b316:	2b00      	cmp	r3, #0
 800b318:	d101      	bne.n	800b31e <LSM6DSM_ACC_GYRO_W_FF_Duration+0xc0>
    return MEMS_ERROR;
 800b31a:	2300      	movs	r3, #0
 800b31c:	e000      	b.n	800b320 <LSM6DSM_ACC_GYRO_W_FF_Duration+0xc2>

  return MEMS_SUCCESS;
 800b31e:	2301      	movs	r3, #1
}
 800b320:	4618      	mov	r0, r3
 800b322:	3710      	adds	r7, #16
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}

0800b328 <LSM6DSM_ACC_GYRO_W_TiltEvOnInt2>:
* Input          : LSM6DSM_ACC_GYRO_INT2_TILT_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TiltEvOnInt2(void *handle, LSM6DSM_ACC_GYRO_INT2_TILT_t newValue)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b084      	sub	sp, #16
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
 800b330:	460b      	mov	r3, r1
 800b332:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, &value) )
 800b334:	f107 030f 	add.w	r3, r7, #15
 800b338:	461a      	mov	r2, r3
 800b33a:	215f      	movs	r1, #95	@ 0x5f
 800b33c:	6878      	ldr	r0, [r7, #4]
 800b33e:	f7fe ffda 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b342:	4603      	mov	r3, r0
 800b344:	2b00      	cmp	r3, #0
 800b346:	d101      	bne.n	800b34c <LSM6DSM_ACC_GYRO_W_TiltEvOnInt2+0x24>
    return MEMS_ERROR;
 800b348:	2300      	movs	r3, #0
 800b34a:	e015      	b.n	800b378 <LSM6DSM_ACC_GYRO_W_TiltEvOnInt2+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT2_TILT_MASK; 
 800b34c:	7bfb      	ldrb	r3, [r7, #15]
 800b34e:	f023 0302 	bic.w	r3, r3, #2
 800b352:	b2db      	uxtb	r3, r3
 800b354:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b356:	7bfa      	ldrb	r2, [r7, #15]
 800b358:	78fb      	ldrb	r3, [r7, #3]
 800b35a:	4313      	orrs	r3, r2
 800b35c:	b2db      	uxtb	r3, r3
 800b35e:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, value) )
 800b360:	7bfb      	ldrb	r3, [r7, #15]
 800b362:	461a      	mov	r2, r3
 800b364:	215f      	movs	r1, #95	@ 0x5f
 800b366:	6878      	ldr	r0, [r7, #4]
 800b368:	f7fe ffdc 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b36c:	4603      	mov	r3, r0
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d101      	bne.n	800b376 <LSM6DSM_ACC_GYRO_W_TiltEvOnInt2+0x4e>
    return MEMS_ERROR;
 800b372:	2300      	movs	r3, #0
 800b374:	e000      	b.n	800b378 <LSM6DSM_ACC_GYRO_W_TiltEvOnInt2+0x50>

  return MEMS_SUCCESS;
 800b376:	2301      	movs	r3, #1
}
 800b378:	4618      	mov	r0, r3
 800b37a:	3710      	adds	r7, #16
 800b37c:	46bd      	mov	sp, r7
 800b37e:	bd80      	pop	{r7, pc}

0800b380 <LSM6DSM_ACC_GYRO_W_6DEvOnInt2>:
* Input          : LSM6DSM_ACC_GYRO_INT2_6D_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_6DEvOnInt2(void *handle, LSM6DSM_ACC_GYRO_INT2_6D_t newValue)
{
 800b380:	b580      	push	{r7, lr}
 800b382:	b084      	sub	sp, #16
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
 800b388:	460b      	mov	r3, r1
 800b38a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, &value) )
 800b38c:	f107 030f 	add.w	r3, r7, #15
 800b390:	461a      	mov	r2, r3
 800b392:	215f      	movs	r1, #95	@ 0x5f
 800b394:	6878      	ldr	r0, [r7, #4]
 800b396:	f7fe ffae 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b39a:	4603      	mov	r3, r0
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d101      	bne.n	800b3a4 <LSM6DSM_ACC_GYRO_W_6DEvOnInt2+0x24>
    return MEMS_ERROR;
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	e015      	b.n	800b3d0 <LSM6DSM_ACC_GYRO_W_6DEvOnInt2+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT2_6D_MASK; 
 800b3a4:	7bfb      	ldrb	r3, [r7, #15]
 800b3a6:	f023 0304 	bic.w	r3, r3, #4
 800b3aa:	b2db      	uxtb	r3, r3
 800b3ac:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b3ae:	7bfa      	ldrb	r2, [r7, #15]
 800b3b0:	78fb      	ldrb	r3, [r7, #3]
 800b3b2:	4313      	orrs	r3, r2
 800b3b4:	b2db      	uxtb	r3, r3
 800b3b6:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, value) )
 800b3b8:	7bfb      	ldrb	r3, [r7, #15]
 800b3ba:	461a      	mov	r2, r3
 800b3bc:	215f      	movs	r1, #95	@ 0x5f
 800b3be:	6878      	ldr	r0, [r7, #4]
 800b3c0:	f7fe ffb0 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b3c4:	4603      	mov	r3, r0
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d101      	bne.n	800b3ce <LSM6DSM_ACC_GYRO_W_6DEvOnInt2+0x4e>
    return MEMS_ERROR;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	e000      	b.n	800b3d0 <LSM6DSM_ACC_GYRO_W_6DEvOnInt2+0x50>

  return MEMS_SUCCESS;
 800b3ce:	2301      	movs	r3, #1
}
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	3710      	adds	r7, #16
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	bd80      	pop	{r7, pc}

0800b3d8 <LSM6DSM_ACC_GYRO_W_TapEvOnInt2>:
* Input          : LSM6DSM_ACC_GYRO_INT2_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TapEvOnInt2(void *handle, LSM6DSM_ACC_GYRO_INT2_TAP_t newValue)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b084      	sub	sp, #16
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
 800b3e0:	460b      	mov	r3, r1
 800b3e2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, &value) )
 800b3e4:	f107 030f 	add.w	r3, r7, #15
 800b3e8:	461a      	mov	r2, r3
 800b3ea:	215f      	movs	r1, #95	@ 0x5f
 800b3ec:	6878      	ldr	r0, [r7, #4]
 800b3ee:	f7fe ff82 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d101      	bne.n	800b3fc <LSM6DSM_ACC_GYRO_W_TapEvOnInt2+0x24>
    return MEMS_ERROR;
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	e015      	b.n	800b428 <LSM6DSM_ACC_GYRO_W_TapEvOnInt2+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT2_TAP_MASK; 
 800b3fc:	7bfb      	ldrb	r3, [r7, #15]
 800b3fe:	f023 0308 	bic.w	r3, r3, #8
 800b402:	b2db      	uxtb	r3, r3
 800b404:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b406:	7bfa      	ldrb	r2, [r7, #15]
 800b408:	78fb      	ldrb	r3, [r7, #3]
 800b40a:	4313      	orrs	r3, r2
 800b40c:	b2db      	uxtb	r3, r3
 800b40e:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, value) )
 800b410:	7bfb      	ldrb	r3, [r7, #15]
 800b412:	461a      	mov	r2, r3
 800b414:	215f      	movs	r1, #95	@ 0x5f
 800b416:	6878      	ldr	r0, [r7, #4]
 800b418:	f7fe ff84 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b41c:	4603      	mov	r3, r0
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d101      	bne.n	800b426 <LSM6DSM_ACC_GYRO_W_TapEvOnInt2+0x4e>
    return MEMS_ERROR;
 800b422:	2300      	movs	r3, #0
 800b424:	e000      	b.n	800b428 <LSM6DSM_ACC_GYRO_W_TapEvOnInt2+0x50>

  return MEMS_SUCCESS;
 800b426:	2301      	movs	r3, #1
}
 800b428:	4618      	mov	r0, r3
 800b42a:	3710      	adds	r7, #16
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <LSM6DSM_ACC_GYRO_W_FFEvOnInt2>:
* Input          : LSM6DSM_ACC_GYRO_INT2_FF_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FFEvOnInt2(void *handle, LSM6DSM_ACC_GYRO_INT2_FF_t newValue)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b084      	sub	sp, #16
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
 800b438:	460b      	mov	r3, r1
 800b43a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, &value) )
 800b43c:	f107 030f 	add.w	r3, r7, #15
 800b440:	461a      	mov	r2, r3
 800b442:	215f      	movs	r1, #95	@ 0x5f
 800b444:	6878      	ldr	r0, [r7, #4]
 800b446:	f7fe ff56 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b44a:	4603      	mov	r3, r0
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d101      	bne.n	800b454 <LSM6DSM_ACC_GYRO_W_FFEvOnInt2+0x24>
    return MEMS_ERROR;
 800b450:	2300      	movs	r3, #0
 800b452:	e015      	b.n	800b480 <LSM6DSM_ACC_GYRO_W_FFEvOnInt2+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT2_FF_MASK; 
 800b454:	7bfb      	ldrb	r3, [r7, #15]
 800b456:	f023 0310 	bic.w	r3, r3, #16
 800b45a:	b2db      	uxtb	r3, r3
 800b45c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b45e:	7bfa      	ldrb	r2, [r7, #15]
 800b460:	78fb      	ldrb	r3, [r7, #3]
 800b462:	4313      	orrs	r3, r2
 800b464:	b2db      	uxtb	r3, r3
 800b466:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, value) )
 800b468:	7bfb      	ldrb	r3, [r7, #15]
 800b46a:	461a      	mov	r2, r3
 800b46c:	215f      	movs	r1, #95	@ 0x5f
 800b46e:	6878      	ldr	r0, [r7, #4]
 800b470:	f7fe ff58 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b474:	4603      	mov	r3, r0
 800b476:	2b00      	cmp	r3, #0
 800b478:	d101      	bne.n	800b47e <LSM6DSM_ACC_GYRO_W_FFEvOnInt2+0x4e>
    return MEMS_ERROR;
 800b47a:	2300      	movs	r3, #0
 800b47c:	e000      	b.n	800b480 <LSM6DSM_ACC_GYRO_W_FFEvOnInt2+0x50>

  return MEMS_SUCCESS;
 800b47e:	2301      	movs	r3, #1
}
 800b480:	4618      	mov	r0, r3
 800b482:	3710      	adds	r7, #16
 800b484:	46bd      	mov	sp, r7
 800b486:	bd80      	pop	{r7, pc}

0800b488 <LSM6DSM_ACC_GYRO_W_WUEvOnInt2>:
* Input          : LSM6DSM_ACC_GYRO_INT2_WU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_WUEvOnInt2(void *handle, LSM6DSM_ACC_GYRO_INT2_WU_t newValue)
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b084      	sub	sp, #16
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	6078      	str	r0, [r7, #4]
 800b490:	460b      	mov	r3, r1
 800b492:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, &value) )
 800b494:	f107 030f 	add.w	r3, r7, #15
 800b498:	461a      	mov	r2, r3
 800b49a:	215f      	movs	r1, #95	@ 0x5f
 800b49c:	6878      	ldr	r0, [r7, #4]
 800b49e:	f7fe ff2a 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d101      	bne.n	800b4ac <LSM6DSM_ACC_GYRO_W_WUEvOnInt2+0x24>
    return MEMS_ERROR;
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	e015      	b.n	800b4d8 <LSM6DSM_ACC_GYRO_W_WUEvOnInt2+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT2_WU_MASK; 
 800b4ac:	7bfb      	ldrb	r3, [r7, #15]
 800b4ae:	f023 0320 	bic.w	r3, r3, #32
 800b4b2:	b2db      	uxtb	r3, r3
 800b4b4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b4b6:	7bfa      	ldrb	r2, [r7, #15]
 800b4b8:	78fb      	ldrb	r3, [r7, #3]
 800b4ba:	4313      	orrs	r3, r2
 800b4bc:	b2db      	uxtb	r3, r3
 800b4be:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, value) )
 800b4c0:	7bfb      	ldrb	r3, [r7, #15]
 800b4c2:	461a      	mov	r2, r3
 800b4c4:	215f      	movs	r1, #95	@ 0x5f
 800b4c6:	6878      	ldr	r0, [r7, #4]
 800b4c8:	f7fe ff2c 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d101      	bne.n	800b4d6 <LSM6DSM_ACC_GYRO_W_WUEvOnInt2+0x4e>
    return MEMS_ERROR;
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	e000      	b.n	800b4d8 <LSM6DSM_ACC_GYRO_W_WUEvOnInt2+0x50>

  return MEMS_SUCCESS;
 800b4d6:	2301      	movs	r3, #1
}
 800b4d8:	4618      	mov	r0, r3
 800b4da:	3710      	adds	r7, #16
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bd80      	pop	{r7, pc}

0800b4e0 <LSM6DSM_ACC_GYRO_W_SingleTapOnInt2>:
* Input          : LSM6DSM_ACC_GYRO_INT2_SINGLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_SingleTapOnInt2(void *handle, LSM6DSM_ACC_GYRO_INT2_SINGLE_TAP_t newValue)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b084      	sub	sp, #16
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
 800b4e8:	460b      	mov	r3, r1
 800b4ea:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, &value) )
 800b4ec:	f107 030f 	add.w	r3, r7, #15
 800b4f0:	461a      	mov	r2, r3
 800b4f2:	215f      	movs	r1, #95	@ 0x5f
 800b4f4:	6878      	ldr	r0, [r7, #4]
 800b4f6:	f7fe fefe 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b4fa:	4603      	mov	r3, r0
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d101      	bne.n	800b504 <LSM6DSM_ACC_GYRO_W_SingleTapOnInt2+0x24>
    return MEMS_ERROR;
 800b500:	2300      	movs	r3, #0
 800b502:	e015      	b.n	800b530 <LSM6DSM_ACC_GYRO_W_SingleTapOnInt2+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT2_SINGLE_TAP_MASK; 
 800b504:	7bfb      	ldrb	r3, [r7, #15]
 800b506:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b50a:	b2db      	uxtb	r3, r3
 800b50c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b50e:	7bfa      	ldrb	r2, [r7, #15]
 800b510:	78fb      	ldrb	r3, [r7, #3]
 800b512:	4313      	orrs	r3, r2
 800b514:	b2db      	uxtb	r3, r3
 800b516:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, value) )
 800b518:	7bfb      	ldrb	r3, [r7, #15]
 800b51a:	461a      	mov	r2, r3
 800b51c:	215f      	movs	r1, #95	@ 0x5f
 800b51e:	6878      	ldr	r0, [r7, #4]
 800b520:	f7fe ff00 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b524:	4603      	mov	r3, r0
 800b526:	2b00      	cmp	r3, #0
 800b528:	d101      	bne.n	800b52e <LSM6DSM_ACC_GYRO_W_SingleTapOnInt2+0x4e>
    return MEMS_ERROR;
 800b52a:	2300      	movs	r3, #0
 800b52c:	e000      	b.n	800b530 <LSM6DSM_ACC_GYRO_W_SingleTapOnInt2+0x50>

  return MEMS_SUCCESS;
 800b52e:	2301      	movs	r3, #1
}
 800b530:	4618      	mov	r0, r3
 800b532:	3710      	adds	r7, #16
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}

0800b538 <LSM6DSM_ACC_GYRO_GetRawGyroData>:
* Input          : pointer to [u8_t]
* Output         : GetGyroData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSM_ACC_GYRO_GetRawGyroData(void *handle, u8_t *buff) 
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b084      	sub	sp, #16
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
 800b540:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;
  
  numberOfByteForDimension=6/3;
 800b542:	2302      	movs	r3, #2
 800b544:	733b      	strb	r3, [r7, #12]

  k=0;
 800b546:	2300      	movs	r3, #0
 800b548:	737b      	strb	r3, [r7, #13]
  for (i=0; i<3;i++ ) 
 800b54a:	2300      	movs	r3, #0
 800b54c:	73fb      	strb	r3, [r7, #15]
 800b54e:	e01e      	b.n	800b58e <LSM6DSM_ACC_GYRO_GetRawGyroData+0x56>
  {
	for (j=0; j<numberOfByteForDimension;j++ )
 800b550:	2300      	movs	r3, #0
 800b552:	73bb      	strb	r3, [r7, #14]
 800b554:	e014      	b.n	800b580 <LSM6DSM_ACC_GYRO_GetRawGyroData+0x48>
	{	
		if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_OUTX_L_G+k, &buff[k]))
 800b556:	7b7b      	ldrb	r3, [r7, #13]
 800b558:	3322      	adds	r3, #34	@ 0x22
 800b55a:	b2d9      	uxtb	r1, r3
 800b55c:	7b7b      	ldrb	r3, [r7, #13]
 800b55e:	683a      	ldr	r2, [r7, #0]
 800b560:	4413      	add	r3, r2
 800b562:	461a      	mov	r2, r3
 800b564:	6878      	ldr	r0, [r7, #4]
 800b566:	f7fe fec6 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b56a:	4603      	mov	r3, r0
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d101      	bne.n	800b574 <LSM6DSM_ACC_GYRO_GetRawGyroData+0x3c>
		  return MEMS_ERROR;
 800b570:	2300      	movs	r3, #0
 800b572:	e010      	b.n	800b596 <LSM6DSM_ACC_GYRO_GetRawGyroData+0x5e>
		k++;	
 800b574:	7b7b      	ldrb	r3, [r7, #13]
 800b576:	3301      	adds	r3, #1
 800b578:	737b      	strb	r3, [r7, #13]
	for (j=0; j<numberOfByteForDimension;j++ )
 800b57a:	7bbb      	ldrb	r3, [r7, #14]
 800b57c:	3301      	adds	r3, #1
 800b57e:	73bb      	strb	r3, [r7, #14]
 800b580:	7bba      	ldrb	r2, [r7, #14]
 800b582:	7b3b      	ldrb	r3, [r7, #12]
 800b584:	429a      	cmp	r2, r3
 800b586:	d3e6      	bcc.n	800b556 <LSM6DSM_ACC_GYRO_GetRawGyroData+0x1e>
  for (i=0; i<3;i++ ) 
 800b588:	7bfb      	ldrb	r3, [r7, #15]
 800b58a:	3301      	adds	r3, #1
 800b58c:	73fb      	strb	r3, [r7, #15]
 800b58e:	7bfb      	ldrb	r3, [r7, #15]
 800b590:	2b02      	cmp	r3, #2
 800b592:	d9dd      	bls.n	800b550 <LSM6DSM_ACC_GYRO_GetRawGyroData+0x18>
	}
  }

  return MEMS_SUCCESS; 
 800b594:	2301      	movs	r3, #1
}
 800b596:	4618      	mov	r0, r3
 800b598:	3710      	adds	r7, #16
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}

0800b59e <LSM6DSM_ACC_GYRO_GetRawAccData>:
* Input          : pointer to [u8_t]
* Output         : GetAccData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSM_ACC_GYRO_GetRawAccData(void *handle, u8_t *buff) 
{
 800b59e:	b580      	push	{r7, lr}
 800b5a0:	b084      	sub	sp, #16
 800b5a2:	af00      	add	r7, sp, #0
 800b5a4:	6078      	str	r0, [r7, #4]
 800b5a6:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;
  
  numberOfByteForDimension=6/3;
 800b5a8:	2302      	movs	r3, #2
 800b5aa:	733b      	strb	r3, [r7, #12]

  k=0;
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	737b      	strb	r3, [r7, #13]
  for (i=0; i<3;i++ ) {
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	73fb      	strb	r3, [r7, #15]
 800b5b4:	e01e      	b.n	800b5f4 <LSM6DSM_ACC_GYRO_GetRawAccData+0x56>
	for (j=0; j<numberOfByteForDimension;j++ ) {	
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	73bb      	strb	r3, [r7, #14]
 800b5ba:	e014      	b.n	800b5e6 <LSM6DSM_ACC_GYRO_GetRawAccData+0x48>
		if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_OUTX_L_XL+k, &buff[k]))
 800b5bc:	7b7b      	ldrb	r3, [r7, #13]
 800b5be:	3328      	adds	r3, #40	@ 0x28
 800b5c0:	b2d9      	uxtb	r1, r3
 800b5c2:	7b7b      	ldrb	r3, [r7, #13]
 800b5c4:	683a      	ldr	r2, [r7, #0]
 800b5c6:	4413      	add	r3, r2
 800b5c8:	461a      	mov	r2, r3
 800b5ca:	6878      	ldr	r0, [r7, #4]
 800b5cc:	f7fe fe93 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b5d0:	4603      	mov	r3, r0
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d101      	bne.n	800b5da <LSM6DSM_ACC_GYRO_GetRawAccData+0x3c>
		  return MEMS_ERROR;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	e010      	b.n	800b5fc <LSM6DSM_ACC_GYRO_GetRawAccData+0x5e>
		k++;	
 800b5da:	7b7b      	ldrb	r3, [r7, #13]
 800b5dc:	3301      	adds	r3, #1
 800b5de:	737b      	strb	r3, [r7, #13]
	for (j=0; j<numberOfByteForDimension;j++ ) {	
 800b5e0:	7bbb      	ldrb	r3, [r7, #14]
 800b5e2:	3301      	adds	r3, #1
 800b5e4:	73bb      	strb	r3, [r7, #14]
 800b5e6:	7bba      	ldrb	r2, [r7, #14]
 800b5e8:	7b3b      	ldrb	r3, [r7, #12]
 800b5ea:	429a      	cmp	r2, r3
 800b5ec:	d3e6      	bcc.n	800b5bc <LSM6DSM_ACC_GYRO_GetRawAccData+0x1e>
  for (i=0; i<3;i++ ) {
 800b5ee:	7bfb      	ldrb	r3, [r7, #15]
 800b5f0:	3301      	adds	r3, #1
 800b5f2:	73fb      	strb	r3, [r7, #15]
 800b5f4:	7bfb      	ldrb	r3, [r7, #15]
 800b5f6:	2b02      	cmp	r3, #2
 800b5f8:	d9dd      	bls.n	800b5b6 <LSM6DSM_ACC_GYRO_GetRawAccData+0x18>
	}
  }

  return MEMS_SUCCESS; 
 800b5fa:	2301      	movs	r3, #1
}
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	3710      	adds	r7, #16
 800b600:	46bd      	mov	sp, r7
 800b602:	bd80      	pop	{r7, pc}

0800b604 <LSM6DSM_ACC_GYRO_Get_GetStepCounter>:
* Input          : pointer to [u8_t]
* Output         : GetStepCounter buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSM_ACC_GYRO_Get_GetStepCounter(void *handle, u8_t *buff) 
{
 800b604:	b580      	push	{r7, lr}
 800b606:	b084      	sub	sp, #16
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
 800b60c:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;
  
  numberOfByteForDimension=2/1;
 800b60e:	2302      	movs	r3, #2
 800b610:	733b      	strb	r3, [r7, #12]

  k=0;
 800b612:	2300      	movs	r3, #0
 800b614:	737b      	strb	r3, [r7, #13]
  for (i=0; i<1;i++ ) 
 800b616:	2300      	movs	r3, #0
 800b618:	73fb      	strb	r3, [r7, #15]
 800b61a:	e01e      	b.n	800b65a <LSM6DSM_ACC_GYRO_Get_GetStepCounter+0x56>
  {
	for (j=0; j<numberOfByteForDimension;j++ )
 800b61c:	2300      	movs	r3, #0
 800b61e:	73bb      	strb	r3, [r7, #14]
 800b620:	e014      	b.n	800b64c <LSM6DSM_ACC_GYRO_Get_GetStepCounter+0x48>
	{	
		if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_STEP_COUNTER_L+k, &buff[k]))
 800b622:	7b7b      	ldrb	r3, [r7, #13]
 800b624:	334b      	adds	r3, #75	@ 0x4b
 800b626:	b2d9      	uxtb	r1, r3
 800b628:	7b7b      	ldrb	r3, [r7, #13]
 800b62a:	683a      	ldr	r2, [r7, #0]
 800b62c:	4413      	add	r3, r2
 800b62e:	461a      	mov	r2, r3
 800b630:	6878      	ldr	r0, [r7, #4]
 800b632:	f7fe fe60 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b636:	4603      	mov	r3, r0
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d101      	bne.n	800b640 <LSM6DSM_ACC_GYRO_Get_GetStepCounter+0x3c>
		  return MEMS_ERROR;
 800b63c:	2300      	movs	r3, #0
 800b63e:	e010      	b.n	800b662 <LSM6DSM_ACC_GYRO_Get_GetStepCounter+0x5e>
		k++;	
 800b640:	7b7b      	ldrb	r3, [r7, #13]
 800b642:	3301      	adds	r3, #1
 800b644:	737b      	strb	r3, [r7, #13]
	for (j=0; j<numberOfByteForDimension;j++ )
 800b646:	7bbb      	ldrb	r3, [r7, #14]
 800b648:	3301      	adds	r3, #1
 800b64a:	73bb      	strb	r3, [r7, #14]
 800b64c:	7bba      	ldrb	r2, [r7, #14]
 800b64e:	7b3b      	ldrb	r3, [r7, #12]
 800b650:	429a      	cmp	r2, r3
 800b652:	d3e6      	bcc.n	800b622 <LSM6DSM_ACC_GYRO_Get_GetStepCounter+0x1e>
  for (i=0; i<1;i++ ) 
 800b654:	7bfb      	ldrb	r3, [r7, #15]
 800b656:	3301      	adds	r3, #1
 800b658:	73fb      	strb	r3, [r7, #15]
 800b65a:	7bfb      	ldrb	r3, [r7, #15]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d0dd      	beq.n	800b61c <LSM6DSM_ACC_GYRO_Get_GetStepCounter+0x18>
	}
  }

  return MEMS_SUCCESS; 
 800b660:	2301      	movs	r3, #1
}
 800b662:	4618      	mov	r0, r3
 800b664:	3710      	adds	r7, #16
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}

0800b66a <LSM6DSM_ACC_GYRO_W_PedoThreshold>:

/************** Program Pedometer Threshold  *******************/
status_t  LSM6DSM_ACC_GYRO_W_PedoThreshold(void *handle, u8_t newValue)
{
 800b66a:	b580      	push	{r7, lr}
 800b66c:	b084      	sub	sp, #16
 800b66e:	af00      	add	r7, sp, #0
 800b670:	6078      	str	r0, [r7, #4]
 800b672:	460b      	mov	r3, r1
 800b674:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  /* Open Embedded Function Register page*/
  if( !LSM6DSM_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSM_ACC_GYRO_EMBEDDED_ACCESS_ENABLED))
 800b676:	2180      	movs	r1, #128	@ 0x80
 800b678:	6878      	ldr	r0, [r7, #4]
 800b67a:	f7fe fe6b 	bl	800a354 <LSM6DSM_ACC_GYRO_W_EmbeddedAccess>
 800b67e:	4603      	mov	r3, r0
 800b680:	2b00      	cmp	r3, #0
 800b682:	d101      	bne.n	800b688 <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x1e>
    return MEMS_ERROR;
 800b684:	2300      	movs	r3, #0
 800b686:	e030      	b.n	800b6ea <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x80>

  /* read current value */
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CONFIG_PEDO_THS_MIN, &value))
 800b688:	f107 030f 	add.w	r3, r7, #15
 800b68c:	461a      	mov	r2, r3
 800b68e:	210f      	movs	r1, #15
 800b690:	6878      	ldr	r0, [r7, #4]
 800b692:	f7fe fe30 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b696:	4603      	mov	r3, r0
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d101      	bne.n	800b6a0 <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x36>
    return MEMS_ERROR;
 800b69c:	2300      	movs	r3, #0
 800b69e:	e024      	b.n	800b6ea <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x80>

  value &= ~0x1F; 
 800b6a0:	7bfb      	ldrb	r3, [r7, #15]
 800b6a2:	f023 031f 	bic.w	r3, r3, #31
 800b6a6:	b2db      	uxtb	r3, r3
 800b6a8:	73fb      	strb	r3, [r7, #15]
  value |= (newValue & 0x1F);
 800b6aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b6ae:	f003 031f 	and.w	r3, r3, #31
 800b6b2:	b25a      	sxtb	r2, r3
 800b6b4:	7bfb      	ldrb	r3, [r7, #15]
 800b6b6:	b25b      	sxtb	r3, r3
 800b6b8:	4313      	orrs	r3, r2
 800b6ba:	b25b      	sxtb	r3, r3
 800b6bc:	b2db      	uxtb	r3, r3
 800b6be:	73fb      	strb	r3, [r7, #15]
  
  /* write new value */
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CONFIG_PEDO_THS_MIN, value))
 800b6c0:	7bfb      	ldrb	r3, [r7, #15]
 800b6c2:	461a      	mov	r2, r3
 800b6c4:	210f      	movs	r1, #15
 800b6c6:	6878      	ldr	r0, [r7, #4]
 800b6c8:	f7fe fe2c 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800b6cc:	4603      	mov	r3, r0
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d101      	bne.n	800b6d6 <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x6c>
    return MEMS_ERROR;
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	e009      	b.n	800b6ea <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x80>

  /* Close Embedded Function Register page*/
  if( !LSM6DSM_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSM_ACC_GYRO_EMBEDDED_ACCESS_DISABLED))
 800b6d6:	2100      	movs	r1, #0
 800b6d8:	6878      	ldr	r0, [r7, #4]
 800b6da:	f7fe fe3b 	bl	800a354 <LSM6DSM_ACC_GYRO_W_EmbeddedAccess>
 800b6de:	4603      	mov	r3, r0
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d101      	bne.n	800b6e8 <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x7e>
    return MEMS_ERROR;
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	e000      	b.n	800b6ea <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x80>

  return MEMS_SUCCESS;
 800b6e8:	2301      	movs	r3, #1
}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	3710      	adds	r7, #16
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bd80      	pop	{r7, pc}
	...

0800b6f4 <LSM6DSM_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Init( DrvContextTypeDef *handle )
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b086      	sub	sp, #24
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	689b      	ldr	r3, [r3, #8]
 800b700:	617b      	str	r3, [r7, #20]
  LSM6DSM_X_Data_t *pComponentData = ( LSM6DSM_X_Data_t * )pData->pComponentData;
 800b702:	697b      	ldr	r3, [r7, #20]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	613b      	str	r3, [r7, #16]
  LSM6DSM_Combo_Data_t *comboData = pComponentData->comboData;
 800b708:	693b      	ldr	r3, [r7, #16]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	60fb      	str	r3, [r7, #12]
  
  if ( LSM6DSM_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800b70e:	6878      	ldr	r0, [r7, #4]
 800b710:	f000 feef 	bl	800c4f2 <LSM6DSM_Check_WhoAmI>
 800b714:	4603      	mov	r3, r0
 800b716:	2b01      	cmp	r3, #1
 800b718:	d101      	bne.n	800b71e <LSM6DSM_X_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800b71a:	2301      	movs	r3, #1
 800b71c:	e036      	b.n	800b78c <LSM6DSM_X_Init+0x98>
  }
  
  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSM_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSM_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 800b71e:	2104      	movs	r1, #4
 800b720:	6878      	ldr	r0, [r7, #4]
 800b722:	f7ff f81a 	bl	800a75a <LSM6DSM_ACC_GYRO_W_IF_Addr_Incr>
 800b726:	4603      	mov	r3, r0
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d101      	bne.n	800b730 <LSM6DSM_X_Init+0x3c>
  {
    return COMPONENT_ERROR;
 800b72c:	2301      	movs	r3, #1
 800b72e:	e02d      	b.n	800b78c <LSM6DSM_X_Init+0x98>
  }
  
  /* Enable BDU */
  if ( LSM6DSM_ACC_GYRO_W_BDU( (void *)handle, LSM6DSM_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 800b730:	2140      	movs	r1, #64	@ 0x40
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f7ff f83d 	bl	800a7b2 <LSM6DSM_ACC_GYRO_W_BDU>
 800b738:	4603      	mov	r3, r0
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d101      	bne.n	800b742 <LSM6DSM_X_Init+0x4e>
  {
    return COMPONENT_ERROR;
 800b73e:	2301      	movs	r3, #1
 800b740:	e024      	b.n	800b78c <LSM6DSM_X_Init+0x98>
  }
  
  /* FIFO mode selection */
  if ( LSM6DSM_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSM_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 800b742:	2100      	movs	r1, #0
 800b744:	6878      	ldr	r0, [r7, #4]
 800b746:	f7fe fe31 	bl	800a3ac <LSM6DSM_ACC_GYRO_W_FIFO_MODE>
 800b74a:	4603      	mov	r3, r0
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d101      	bne.n	800b754 <LSM6DSM_X_Init+0x60>
  {
    return COMPONENT_ERROR;
 800b750:	2301      	movs	r3, #1
 800b752:	e01b      	b.n	800b78c <LSM6DSM_X_Init+0x98>
  }
  
  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 800b754:	693b      	ldr	r3, [r7, #16]
 800b756:	4a0f      	ldr	r2, [pc, #60]	@ (800b794 <LSM6DSM_X_Init+0xa0>)
 800b758:	605a      	str	r2, [r3, #4]
  
  /* Output data rate selection - power down. */
  if ( LSM6DSM_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSM_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 800b75a:	2100      	movs	r1, #0
 800b75c:	6878      	ldr	r0, [r7, #4]
 800b75e:	f7fe fee0 	bl	800a522 <LSM6DSM_ACC_GYRO_W_ODR_XL>
 800b762:	4603      	mov	r3, r0
 800b764:	2b00      	cmp	r3, #0
 800b766:	d101      	bne.n	800b76c <LSM6DSM_X_Init+0x78>
  {
    return COMPONENT_ERROR;
 800b768:	2301      	movs	r3, #1
 800b76a:	e00f      	b.n	800b78c <LSM6DSM_X_Init+0x98>
  }
  
  /* Full scale selection. */
  if ( LSM6DSM_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 800b76c:	2100      	movs	r1, #0
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f000 fac8 	bl	800bd04 <LSM6DSM_X_Set_FS>
 800b774:	4603      	mov	r3, r0
 800b776:	2b01      	cmp	r3, #1
 800b778:	d101      	bne.n	800b77e <LSM6DSM_X_Init+0x8a>
  {
    return COMPONENT_ERROR;
 800b77a:	2301      	movs	r3, #1
 800b77c:	e006      	b.n	800b78c <LSM6DSM_X_Init+0x98>
  }

  comboData->isAccInitialized = 1;
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	2201      	movs	r2, #1
 800b782:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	2201      	movs	r2, #1
 800b788:	715a      	strb	r2, [r3, #5]
  
  return COMPONENT_OK;
 800b78a:	2300      	movs	r3, #0
}
 800b78c:	4618      	mov	r0, r3
 800b78e:	3718      	adds	r7, #24
 800b790:	46bd      	mov	sp, r7
 800b792:	bd80      	pop	{r7, pc}
 800b794:	42d00000 	.word	0x42d00000

0800b798 <LSM6DSM_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_DeInit( DrvContextTypeDef *handle )
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b086      	sub	sp, #24
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	689b      	ldr	r3, [r3, #8]
 800b7a4:	617b      	str	r3, [r7, #20]
  LSM6DSM_X_Data_t *pComponentData = ( LSM6DSM_X_Data_t * )pData->pComponentData;
 800b7a6:	697b      	ldr	r3, [r7, #20]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	613b      	str	r3, [r7, #16]
  LSM6DSM_Combo_Data_t *comboData = pComponentData->comboData;
 800b7ac:	693b      	ldr	r3, [r7, #16]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	60fb      	str	r3, [r7, #12]
  
  if ( LSM6DSM_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800b7b2:	6878      	ldr	r0, [r7, #4]
 800b7b4:	f000 fe9d 	bl	800c4f2 <LSM6DSM_Check_WhoAmI>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	2b01      	cmp	r3, #1
 800b7bc:	d101      	bne.n	800b7c2 <LSM6DSM_X_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 800b7be:	2301      	movs	r3, #1
 800b7c0:	e04a      	b.n	800b858 <LSM6DSM_X_DeInit+0xc0>
  }

  /* Try to disable free fall detection */  
  if( LSM6DSM_X_Disable_Free_Fall_Detection( handle ) == COMPONENT_ERROR )
 800b7c2:	6878      	ldr	r0, [r7, #4]
 800b7c4:	f001 fab8 	bl	800cd38 <LSM6DSM_X_Disable_Free_Fall_Detection>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	2b01      	cmp	r3, #1
 800b7cc:	d101      	bne.n	800b7d2 <LSM6DSM_X_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	e042      	b.n	800b858 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Try to disable 6D orientation */  
  if( LSM6DSM_X_Disable_6D_Orientation( handle ) == COMPONENT_ERROR )
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	f001 ff84 	bl	800d6e0 <LSM6DSM_X_Disable_6D_Orientation>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	2b01      	cmp	r3, #1
 800b7dc:	d101      	bne.n	800b7e2 <LSM6DSM_X_DeInit+0x4a>
  {
    return COMPONENT_ERROR;
 800b7de:	2301      	movs	r3, #1
 800b7e0:	e03a      	b.n	800b858 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Try to disable pedometer */  
  if( LSM6DSM_X_Disable_Pedometer( handle ) == COMPONENT_ERROR )
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f001 fb4e 	bl	800ce84 <LSM6DSM_X_Disable_Pedometer>
 800b7e8:	4603      	mov	r3, r0
 800b7ea:	2b01      	cmp	r3, #1
 800b7ec:	d101      	bne.n	800b7f2 <LSM6DSM_X_DeInit+0x5a>
  {
    return COMPONENT_ERROR;
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	e032      	b.n	800b858 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Try to disable single tap detection */  
  if( LSM6DSM_X_Disable_Single_Tap_Detection( handle ) == COMPONENT_ERROR )
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	f001 fd70 	bl	800d2d8 <LSM6DSM_X_Disable_Single_Tap_Detection>
 800b7f8:	4603      	mov	r3, r0
 800b7fa:	2b01      	cmp	r3, #1
 800b7fc:	d101      	bne.n	800b802 <LSM6DSM_X_DeInit+0x6a>
  {
    return COMPONENT_ERROR;
 800b7fe:	2301      	movs	r3, #1
 800b800:	e02a      	b.n	800b858 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Try to disable double tap detection */  
  if( LSM6DSM_X_Disable_Double_Tap_Detection( handle ) == COMPONENT_ERROR )
 800b802:	6878      	ldr	r0, [r7, #4]
 800b804:	f001 fe56 	bl	800d4b4 <LSM6DSM_X_Disable_Double_Tap_Detection>
 800b808:	4603      	mov	r3, r0
 800b80a:	2b01      	cmp	r3, #1
 800b80c:	d101      	bne.n	800b812 <LSM6DSM_X_DeInit+0x7a>
  {
    return COMPONENT_ERROR;
 800b80e:	2301      	movs	r3, #1
 800b810:	e022      	b.n	800b858 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Try to disable tilt detection */  
  if( LSM6DSM_X_Disable_Tilt_Detection( handle ) == COMPONENT_ERROR )
 800b812:	6878      	ldr	r0, [r7, #4]
 800b814:	f001 fc0a 	bl	800d02c <LSM6DSM_X_Disable_Tilt_Detection>
 800b818:	4603      	mov	r3, r0
 800b81a:	2b01      	cmp	r3, #1
 800b81c:	d101      	bne.n	800b822 <LSM6DSM_X_DeInit+0x8a>
  {
    return COMPONENT_ERROR;
 800b81e:	2301      	movs	r3, #1
 800b820:	e01a      	b.n	800b858 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Try to disable wake up detection */  
  if( LSM6DSM_X_Disable_Wake_Up_Detection( handle ) == COMPONENT_ERROR )
 800b822:	6878      	ldr	r0, [r7, #4]
 800b824:	f001 fc8c 	bl	800d140 <LSM6DSM_X_Disable_Wake_Up_Detection>
 800b828:	4603      	mov	r3, r0
 800b82a:	2b01      	cmp	r3, #1
 800b82c:	d101      	bne.n	800b832 <LSM6DSM_X_DeInit+0x9a>
  {
    return COMPONENT_ERROR;
 800b82e:	2301      	movs	r3, #1
 800b830:	e012      	b.n	800b858 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Disable the component */
  if( LSM6DSM_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	f000 f839 	bl	800b8aa <LSM6DSM_X_Sensor_Disable>
 800b838:	4603      	mov	r3, r0
 800b83a:	2b01      	cmp	r3, #1
 800b83c:	d101      	bne.n	800b842 <LSM6DSM_X_DeInit+0xaa>
  {
    return COMPONENT_ERROR;
 800b83e:	2301      	movs	r3, #1
 800b840:	e00a      	b.n	800b858 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 800b842:	693b      	ldr	r3, [r7, #16]
 800b844:	f04f 0200 	mov.w	r2, #0
 800b848:	605a      	str	r2, [r3, #4]

  comboData->isAccInitialized = 0;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	2200      	movs	r2, #0
 800b84e:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	2200      	movs	r2, #0
 800b854:	715a      	strb	r2, [r3, #5]
  
  return COMPONENT_OK;
 800b856:	2300      	movs	r3, #0
}
 800b858:	4618      	mov	r0, r3
 800b85a:	3718      	adds	r7, #24
 800b85c:	46bd      	mov	sp, r7
 800b85e:	bd80      	pop	{r7, pc}

0800b860 <LSM6DSM_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b084      	sub	sp, #16
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	689b      	ldr	r3, [r3, #8]
 800b86c:	60fb      	str	r3, [r7, #12]
  LSM6DSM_X_Data_t *pComponentData = ( LSM6DSM_X_Data_t * )pData->pComponentData;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	60bb      	str	r3, [r7, #8]
  
  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	799b      	ldrb	r3, [r3, #6]
 800b878:	2b01      	cmp	r3, #1
 800b87a:	d101      	bne.n	800b880 <LSM6DSM_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 800b87c:	2300      	movs	r3, #0
 800b87e:	e010      	b.n	800b8a2 <LSM6DSM_X_Sensor_Enable+0x42>
  }
  
  /* Output data rate selection. */
  if ( LSM6DSM_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	edd3 7a01 	vldr	s15, [r3, #4]
 800b886:	eeb0 0a67 	vmov.f32	s0, s15
 800b88a:	6878      	ldr	r0, [r7, #4]
 800b88c:	f000 fefe 	bl	800c68c <LSM6DSM_X_Set_ODR_Value_When_Enabled>
 800b890:	4603      	mov	r3, r0
 800b892:	2b01      	cmp	r3, #1
 800b894:	d101      	bne.n	800b89a <LSM6DSM_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800b896:	2301      	movs	r3, #1
 800b898:	e003      	b.n	800b8a2 <LSM6DSM_X_Sensor_Enable+0x42>
  }
  
  handle->isEnabled = 1;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2201      	movs	r2, #1
 800b89e:	719a      	strb	r2, [r3, #6]
  
  return COMPONENT_OK;
 800b8a0:	2300      	movs	r3, #0
}
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	3710      	adds	r7, #16
 800b8a6:	46bd      	mov	sp, r7
 800b8a8:	bd80      	pop	{r7, pc}

0800b8aa <LSM6DSM_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 800b8aa:	b580      	push	{r7, lr}
 800b8ac:	b084      	sub	sp, #16
 800b8ae:	af00      	add	r7, sp, #0
 800b8b0:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	689b      	ldr	r3, [r3, #8]
 800b8b6:	60fb      	str	r3, [r7, #12]
  LSM6DSM_X_Data_t *pComponentData = ( LSM6DSM_X_Data_t * )pData->pComponentData;
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	60bb      	str	r3, [r7, #8]
  
  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	799b      	ldrb	r3, [r3, #6]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d101      	bne.n	800b8ca <LSM6DSM_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	e017      	b.n	800b8fa <LSM6DSM_X_Sensor_Disable+0x50>
  }
  
  /* Store actual output data rate. */
  if ( LSM6DSM_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	3304      	adds	r3, #4
 800b8ce:	4619      	mov	r1, r3
 800b8d0:	6878      	ldr	r0, [r7, #4]
 800b8d2:	f000 f8f9 	bl	800bac8 <LSM6DSM_X_Get_ODR>
 800b8d6:	4603      	mov	r3, r0
 800b8d8:	2b01      	cmp	r3, #1
 800b8da:	d101      	bne.n	800b8e0 <LSM6DSM_X_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 800b8dc:	2301      	movs	r3, #1
 800b8de:	e00c      	b.n	800b8fa <LSM6DSM_X_Sensor_Disable+0x50>
  }
  
  /* Output data rate selection - power down. */
  if ( LSM6DSM_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSM_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 800b8e0:	2100      	movs	r1, #0
 800b8e2:	6878      	ldr	r0, [r7, #4]
 800b8e4:	f7fe fe1d 	bl	800a522 <LSM6DSM_ACC_GYRO_W_ODR_XL>
 800b8e8:	4603      	mov	r3, r0
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d101      	bne.n	800b8f2 <LSM6DSM_X_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 800b8ee:	2301      	movs	r3, #1
 800b8f0:	e003      	b.n	800b8fa <LSM6DSM_X_Sensor_Disable+0x50>
  }
  
  handle->isEnabled = 0;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	719a      	strb	r2, [r3, #6]
  
  return COMPONENT_OK;
 800b8f8:	2300      	movs	r3, #0
}
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	3710      	adds	r7, #16
 800b8fe:	46bd      	mov	sp, r7
 800b900:	bd80      	pop	{r7, pc}

0800b902 <LSM6DSM_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800b902:	b580      	push	{r7, lr}
 800b904:	b082      	sub	sp, #8
 800b906:	af00      	add	r7, sp, #0
 800b908:	6078      	str	r0, [r7, #4]
 800b90a:	6039      	str	r1, [r7, #0]

  return LSM6DSM_Get_WhoAmI(handle, who_am_i);
 800b90c:	6839      	ldr	r1, [r7, #0]
 800b90e:	6878      	ldr	r0, [r7, #4]
 800b910:	f000 fddc 	bl	800c4cc <LSM6DSM_Get_WhoAmI>
 800b914:	4603      	mov	r3, r0
}
 800b916:	4618      	mov	r0, r3
 800b918:	3708      	adds	r7, #8
 800b91a:	46bd      	mov	sp, r7
 800b91c:	bd80      	pop	{r7, pc}

0800b91e <LSM6DSM_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800b91e:	b580      	push	{r7, lr}
 800b920:	b082      	sub	sp, #8
 800b922:	af00      	add	r7, sp, #0
 800b924:	6078      	str	r0, [r7, #4]

  return LSM6DSM_Check_WhoAmI(handle);
 800b926:	6878      	ldr	r0, [r7, #4]
 800b928:	f000 fde3 	bl	800c4f2 <LSM6DSM_Check_WhoAmI>
 800b92c:	4603      	mov	r3, r0
}
 800b92e:	4618      	mov	r0, r3
 800b930:	3708      	adds	r7, #8
 800b932:	46bd      	mov	sp, r7
 800b934:	bd80      	pop	{r7, pc}

0800b936 <LSM6DSM_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 800b936:	b580      	push	{r7, lr}
 800b938:	b086      	sub	sp, #24
 800b93a:	af00      	add	r7, sp, #0
 800b93c:	6078      	str	r0, [r7, #4]
 800b93e:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float sensitivity = 0;
 800b940:	f04f 0300 	mov.w	r3, #0
 800b944:	60fb      	str	r3, [r7, #12]
  
  /* Read raw data from LSM6DSM output register. */
  if ( LSM6DSM_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800b946:	f107 0310 	add.w	r3, r7, #16
 800b94a:	4619      	mov	r1, r3
 800b94c:	6878      	ldr	r0, [r7, #4]
 800b94e:	f000 fded 	bl	800c52c <LSM6DSM_X_Get_Axes_Raw>
 800b952:	4603      	mov	r3, r0
 800b954:	2b01      	cmp	r3, #1
 800b956:	d101      	bne.n	800b95c <LSM6DSM_X_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 800b958:	2301      	movs	r3, #1
 800b95a:	e03b      	b.n	800b9d4 <LSM6DSM_X_Get_Axes+0x9e>
  }
  
  /* Get LSM6DSM actual sensitivity. */
  if ( LSM6DSM_X_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800b95c:	f107 030c 	add.w	r3, r7, #12
 800b960:	4619      	mov	r1, r3
 800b962:	6878      	ldr	r0, [r7, #4]
 800b964:	f000 f85c 	bl	800ba20 <LSM6DSM_X_Get_Sensitivity>
 800b968:	4603      	mov	r3, r0
 800b96a:	2b01      	cmp	r3, #1
 800b96c:	d101      	bne.n	800b972 <LSM6DSM_X_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 800b96e:	2301      	movs	r3, #1
 800b970:	e030      	b.n	800b9d4 <LSM6DSM_X_Get_Axes+0x9e>
  }
  
  /* Calculate the data. */
  acceleration->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 800b972:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b976:	ee07 3a90 	vmov	s15, r3
 800b97a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b97e:	edd7 7a03 	vldr	s15, [r7, #12]
 800b982:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b986:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b98a:	ee17 2a90 	vmov	r2, s15
 800b98e:	683b      	ldr	r3, [r7, #0]
 800b990:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 800b992:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b996:	ee07 3a90 	vmov	s15, r3
 800b99a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b99e:	edd7 7a03 	vldr	s15, [r7, #12]
 800b9a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b9a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b9aa:	ee17 2a90 	vmov	r2, s15
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 800b9b2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800b9b6:	ee07 3a90 	vmov	s15, r3
 800b9ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b9be:	edd7 7a03 	vldr	s15, [r7, #12]
 800b9c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b9c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b9ca:	ee17 2a90 	vmov	r2, s15
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	609a      	str	r2, [r3, #8]
  
  return COMPONENT_OK;
 800b9d2:	2300      	movs	r3, #0
}
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	3718      	adds	r7, #24
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	bd80      	pop	{r7, pc}

0800b9dc <LSM6DSM_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b084      	sub	sp, #16
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
 800b9e4:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  
  /* Read raw data from LSM6DSM output register. */
  if ( LSM6DSM_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800b9e6:	f107 0308 	add.w	r3, r7, #8
 800b9ea:	4619      	mov	r1, r3
 800b9ec:	6878      	ldr	r0, [r7, #4]
 800b9ee:	f000 fd9d 	bl	800c52c <LSM6DSM_X_Get_Axes_Raw>
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	2b01      	cmp	r3, #1
 800b9f6:	d101      	bne.n	800b9fc <LSM6DSM_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	e00c      	b.n	800ba16 <LSM6DSM_X_Get_AxesRaw+0x3a>
  }
  
  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800b9fc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 800ba04:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800ba08:	683b      	ldr	r3, [r7, #0]
 800ba0a:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800ba0c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800ba10:	683b      	ldr	r3, [r7, #0]
 800ba12:	809a      	strh	r2, [r3, #4]
  
  return COMPONENT_OK;
 800ba14:	2300      	movs	r3, #0
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	3710      	adds	r7, #16
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}
	...

0800ba20 <LSM6DSM_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b084      	sub	sp, #16
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
 800ba28:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_FS_XL_t fullScale;
  
  /* Read actual full scale selection from sensor. */
  if ( LSM6DSM_ACC_GYRO_R_FS_XL( (void *)handle, &fullScale ) == MEMS_ERROR )
 800ba2a:	f107 030f 	add.w	r3, r7, #15
 800ba2e:	4619      	mov	r1, r3
 800ba30:	6878      	ldr	r0, [r7, #4]
 800ba32:	f7fe fd5b 	bl	800a4ec <LSM6DSM_ACC_GYRO_R_FS_XL>
 800ba36:	4603      	mov	r3, r0
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d101      	bne.n	800ba40 <LSM6DSM_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 800ba3c:	2301      	movs	r3, #1
 800ba3e:	e035      	b.n	800baac <LSM6DSM_X_Get_Sensitivity+0x8c>
  }
  
  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 800ba40:	7bfb      	ldrb	r3, [r7, #15]
 800ba42:	2b0c      	cmp	r3, #12
 800ba44:	d82c      	bhi.n	800baa0 <LSM6DSM_X_Get_Sensitivity+0x80>
 800ba46:	a201      	add	r2, pc, #4	@ (adr r2, 800ba4c <LSM6DSM_X_Get_Sensitivity+0x2c>)
 800ba48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba4c:	0800ba81 	.word	0x0800ba81
 800ba50:	0800baa1 	.word	0x0800baa1
 800ba54:	0800baa1 	.word	0x0800baa1
 800ba58:	0800baa1 	.word	0x0800baa1
 800ba5c:	0800ba99 	.word	0x0800ba99
 800ba60:	0800baa1 	.word	0x0800baa1
 800ba64:	0800baa1 	.word	0x0800baa1
 800ba68:	0800baa1 	.word	0x0800baa1
 800ba6c:	0800ba89 	.word	0x0800ba89
 800ba70:	0800baa1 	.word	0x0800baa1
 800ba74:	0800baa1 	.word	0x0800baa1
 800ba78:	0800baa1 	.word	0x0800baa1
 800ba7c:	0800ba91 	.word	0x0800ba91
  {
    case LSM6DSM_ACC_GYRO_FS_XL_2g:
      *sensitivity = ( float )LSM6DSM_ACC_SENSITIVITY_FOR_FS_2G;
 800ba80:	683b      	ldr	r3, [r7, #0]
 800ba82:	4a0c      	ldr	r2, [pc, #48]	@ (800bab4 <LSM6DSM_X_Get_Sensitivity+0x94>)
 800ba84:	601a      	str	r2, [r3, #0]
      break;
 800ba86:	e010      	b.n	800baaa <LSM6DSM_X_Get_Sensitivity+0x8a>
    case LSM6DSM_ACC_GYRO_FS_XL_4g:
      *sensitivity = ( float )LSM6DSM_ACC_SENSITIVITY_FOR_FS_4G;
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	4a0b      	ldr	r2, [pc, #44]	@ (800bab8 <LSM6DSM_X_Get_Sensitivity+0x98>)
 800ba8c:	601a      	str	r2, [r3, #0]
      break;
 800ba8e:	e00c      	b.n	800baaa <LSM6DSM_X_Get_Sensitivity+0x8a>
    case LSM6DSM_ACC_GYRO_FS_XL_8g:
      *sensitivity = ( float )LSM6DSM_ACC_SENSITIVITY_FOR_FS_8G;
 800ba90:	683b      	ldr	r3, [r7, #0]
 800ba92:	4a0a      	ldr	r2, [pc, #40]	@ (800babc <LSM6DSM_X_Get_Sensitivity+0x9c>)
 800ba94:	601a      	str	r2, [r3, #0]
      break;
 800ba96:	e008      	b.n	800baaa <LSM6DSM_X_Get_Sensitivity+0x8a>
    case LSM6DSM_ACC_GYRO_FS_XL_16g:
      *sensitivity = ( float )LSM6DSM_ACC_SENSITIVITY_FOR_FS_16G;
 800ba98:	683b      	ldr	r3, [r7, #0]
 800ba9a:	4a09      	ldr	r2, [pc, #36]	@ (800bac0 <LSM6DSM_X_Get_Sensitivity+0xa0>)
 800ba9c:	601a      	str	r2, [r3, #0]
      break;
 800ba9e:	e004      	b.n	800baaa <LSM6DSM_X_Get_Sensitivity+0x8a>
    default:
      *sensitivity = -1.0f;
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	4a08      	ldr	r2, [pc, #32]	@ (800bac4 <LSM6DSM_X_Get_Sensitivity+0xa4>)
 800baa4:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800baa6:	2301      	movs	r3, #1
 800baa8:	e000      	b.n	800baac <LSM6DSM_X_Get_Sensitivity+0x8c>
  }
  
  return COMPONENT_OK;
 800baaa:	2300      	movs	r3, #0
}
 800baac:	4618      	mov	r0, r3
 800baae:	3710      	adds	r7, #16
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}
 800bab4:	3d79db23 	.word	0x3d79db23
 800bab8:	3df9db23 	.word	0x3df9db23
 800babc:	3e79db23 	.word	0x3e79db23
 800bac0:	3ef9db23 	.word	0x3ef9db23
 800bac4:	bf800000 	.word	0xbf800000

0800bac8 <LSM6DSM_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b084      	sub	sp, #16
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
 800bad0:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_ODR_XL_t odr_low_level;
  
  if ( LSM6DSM_ACC_GYRO_R_ODR_XL( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800bad2:	f107 030f 	add.w	r3, r7, #15
 800bad6:	4619      	mov	r1, r3
 800bad8:	6878      	ldr	r0, [r7, #4]
 800bada:	f7fe fd4e 	bl	800a57a <LSM6DSM_ACC_GYRO_R_ODR_XL>
 800bade:	4603      	mov	r3, r0
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d101      	bne.n	800bae8 <LSM6DSM_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800bae4:	2301      	movs	r3, #1
 800bae6:	e05c      	b.n	800bba2 <LSM6DSM_X_Get_ODR+0xda>
  }
  
  switch( odr_low_level )
 800bae8:	7bfb      	ldrb	r3, [r7, #15]
 800baea:	2ba0      	cmp	r3, #160	@ 0xa0
 800baec:	d04f      	beq.n	800bb8e <LSM6DSM_X_Get_ODR+0xc6>
 800baee:	2ba0      	cmp	r3, #160	@ 0xa0
 800baf0:	dc51      	bgt.n	800bb96 <LSM6DSM_X_Get_ODR+0xce>
 800baf2:	2b90      	cmp	r3, #144	@ 0x90
 800baf4:	d047      	beq.n	800bb86 <LSM6DSM_X_Get_ODR+0xbe>
 800baf6:	2b90      	cmp	r3, #144	@ 0x90
 800baf8:	dc4d      	bgt.n	800bb96 <LSM6DSM_X_Get_ODR+0xce>
 800bafa:	2b80      	cmp	r3, #128	@ 0x80
 800bafc:	d03f      	beq.n	800bb7e <LSM6DSM_X_Get_ODR+0xb6>
 800bafe:	2b80      	cmp	r3, #128	@ 0x80
 800bb00:	dc49      	bgt.n	800bb96 <LSM6DSM_X_Get_ODR+0xce>
 800bb02:	2b70      	cmp	r3, #112	@ 0x70
 800bb04:	d037      	beq.n	800bb76 <LSM6DSM_X_Get_ODR+0xae>
 800bb06:	2b70      	cmp	r3, #112	@ 0x70
 800bb08:	dc45      	bgt.n	800bb96 <LSM6DSM_X_Get_ODR+0xce>
 800bb0a:	2b60      	cmp	r3, #96	@ 0x60
 800bb0c:	d02f      	beq.n	800bb6e <LSM6DSM_X_Get_ODR+0xa6>
 800bb0e:	2b60      	cmp	r3, #96	@ 0x60
 800bb10:	dc41      	bgt.n	800bb96 <LSM6DSM_X_Get_ODR+0xce>
 800bb12:	2b50      	cmp	r3, #80	@ 0x50
 800bb14:	d027      	beq.n	800bb66 <LSM6DSM_X_Get_ODR+0x9e>
 800bb16:	2b50      	cmp	r3, #80	@ 0x50
 800bb18:	dc3d      	bgt.n	800bb96 <LSM6DSM_X_Get_ODR+0xce>
 800bb1a:	2b40      	cmp	r3, #64	@ 0x40
 800bb1c:	d01f      	beq.n	800bb5e <LSM6DSM_X_Get_ODR+0x96>
 800bb1e:	2b40      	cmp	r3, #64	@ 0x40
 800bb20:	dc39      	bgt.n	800bb96 <LSM6DSM_X_Get_ODR+0xce>
 800bb22:	2b30      	cmp	r3, #48	@ 0x30
 800bb24:	d017      	beq.n	800bb56 <LSM6DSM_X_Get_ODR+0x8e>
 800bb26:	2b30      	cmp	r3, #48	@ 0x30
 800bb28:	dc35      	bgt.n	800bb96 <LSM6DSM_X_Get_ODR+0xce>
 800bb2a:	2b20      	cmp	r3, #32
 800bb2c:	d00f      	beq.n	800bb4e <LSM6DSM_X_Get_ODR+0x86>
 800bb2e:	2b20      	cmp	r3, #32
 800bb30:	dc31      	bgt.n	800bb96 <LSM6DSM_X_Get_ODR+0xce>
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d002      	beq.n	800bb3c <LSM6DSM_X_Get_ODR+0x74>
 800bb36:	2b10      	cmp	r3, #16
 800bb38:	d005      	beq.n	800bb46 <LSM6DSM_X_Get_ODR+0x7e>
 800bb3a:	e02c      	b.n	800bb96 <LSM6DSM_X_Get_ODR+0xce>
  {
    case LSM6DSM_ACC_GYRO_ODR_XL_POWER_DOWN:
      *odr =     0.0f;
 800bb3c:	683b      	ldr	r3, [r7, #0]
 800bb3e:	f04f 0200 	mov.w	r2, #0
 800bb42:	601a      	str	r2, [r3, #0]
      break;
 800bb44:	e02c      	b.n	800bba0 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_13Hz:
      *odr =    13.0f;
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	4a18      	ldr	r2, [pc, #96]	@ (800bbac <LSM6DSM_X_Get_ODR+0xe4>)
 800bb4a:	601a      	str	r2, [r3, #0]
      break;
 800bb4c:	e028      	b.n	800bba0 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_26Hz:
      *odr =    26.0f;
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	4a17      	ldr	r2, [pc, #92]	@ (800bbb0 <LSM6DSM_X_Get_ODR+0xe8>)
 800bb52:	601a      	str	r2, [r3, #0]
      break;
 800bb54:	e024      	b.n	800bba0 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_52Hz:
      *odr =    52.0f;
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	4a16      	ldr	r2, [pc, #88]	@ (800bbb4 <LSM6DSM_X_Get_ODR+0xec>)
 800bb5a:	601a      	str	r2, [r3, #0]
      break;
 800bb5c:	e020      	b.n	800bba0 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_104Hz:
      *odr =   104.0f;
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	4a15      	ldr	r2, [pc, #84]	@ (800bbb8 <LSM6DSM_X_Get_ODR+0xf0>)
 800bb62:	601a      	str	r2, [r3, #0]
      break;
 800bb64:	e01c      	b.n	800bba0 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_208Hz:
      *odr =   208.0f;
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	4a14      	ldr	r2, [pc, #80]	@ (800bbbc <LSM6DSM_X_Get_ODR+0xf4>)
 800bb6a:	601a      	str	r2, [r3, #0]
      break;
 800bb6c:	e018      	b.n	800bba0 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_416Hz:
      *odr =   416.0f;
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	4a13      	ldr	r2, [pc, #76]	@ (800bbc0 <LSM6DSM_X_Get_ODR+0xf8>)
 800bb72:	601a      	str	r2, [r3, #0]
      break;
 800bb74:	e014      	b.n	800bba0 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_833Hz:
      *odr =   833.0f;
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	4a12      	ldr	r2, [pc, #72]	@ (800bbc4 <LSM6DSM_X_Get_ODR+0xfc>)
 800bb7a:	601a      	str	r2, [r3, #0]
      break;
 800bb7c:	e010      	b.n	800bba0 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_1660Hz:
      *odr =  1660.0f;
 800bb7e:	683b      	ldr	r3, [r7, #0]
 800bb80:	4a11      	ldr	r2, [pc, #68]	@ (800bbc8 <LSM6DSM_X_Get_ODR+0x100>)
 800bb82:	601a      	str	r2, [r3, #0]
      break;
 800bb84:	e00c      	b.n	800bba0 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_3330Hz:
      *odr =  3330.0f;
 800bb86:	683b      	ldr	r3, [r7, #0]
 800bb88:	4a10      	ldr	r2, [pc, #64]	@ (800bbcc <LSM6DSM_X_Get_ODR+0x104>)
 800bb8a:	601a      	str	r2, [r3, #0]
      break;
 800bb8c:	e008      	b.n	800bba0 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_6660Hz:
      *odr =  6660.0f;
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	4a0f      	ldr	r2, [pc, #60]	@ (800bbd0 <LSM6DSM_X_Get_ODR+0x108>)
 800bb92:	601a      	str	r2, [r3, #0]
      break;
 800bb94:	e004      	b.n	800bba0 <LSM6DSM_X_Get_ODR+0xd8>
    default:
      *odr =    -1.0f;
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	4a0e      	ldr	r2, [pc, #56]	@ (800bbd4 <LSM6DSM_X_Get_ODR+0x10c>)
 800bb9a:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800bb9c:	2301      	movs	r3, #1
 800bb9e:	e000      	b.n	800bba2 <LSM6DSM_X_Get_ODR+0xda>
  }
  
  return COMPONENT_OK;
 800bba0:	2300      	movs	r3, #0
}
 800bba2:	4618      	mov	r0, r3
 800bba4:	3710      	adds	r7, #16
 800bba6:	46bd      	mov	sp, r7
 800bba8:	bd80      	pop	{r7, pc}
 800bbaa:	bf00      	nop
 800bbac:	41500000 	.word	0x41500000
 800bbb0:	41d00000 	.word	0x41d00000
 800bbb4:	42500000 	.word	0x42500000
 800bbb8:	42d00000 	.word	0x42d00000
 800bbbc:	43500000 	.word	0x43500000
 800bbc0:	43d00000 	.word	0x43d00000
 800bbc4:	44504000 	.word	0x44504000
 800bbc8:	44cf8000 	.word	0x44cf8000
 800bbcc:	45502000 	.word	0x45502000
 800bbd0:	45d02000 	.word	0x45d02000
 800bbd4:	bf800000 	.word	0xbf800000

0800bbd8 <LSM6DSM_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b082      	sub	sp, #8
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
 800bbe0:	460b      	mov	r3, r1
 800bbe2:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	799b      	ldrb	r3, [r3, #6]
 800bbe8:	2b01      	cmp	r3, #1
 800bbea:	d109      	bne.n	800bc00 <LSM6DSM_X_Set_ODR+0x28>
  {
    if(LSM6DSM_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800bbec:	78fb      	ldrb	r3, [r7, #3]
 800bbee:	4619      	mov	r1, r3
 800bbf0:	6878      	ldr	r0, [r7, #4]
 800bbf2:	f000 fcd3 	bl	800c59c <LSM6DSM_X_Set_ODR_When_Enabled>
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	2b01      	cmp	r3, #1
 800bbfa:	d10b      	bne.n	800bc14 <LSM6DSM_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800bbfc:	2301      	movs	r3, #1
 800bbfe:	e00a      	b.n	800bc16 <LSM6DSM_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSM_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800bc00:	78fb      	ldrb	r3, [r7, #3]
 800bc02:	4619      	mov	r1, r3
 800bc04:	6878      	ldr	r0, [r7, #4]
 800bc06:	f000 fcff 	bl	800c608 <LSM6DSM_X_Set_ODR_When_Disabled>
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	2b01      	cmp	r3, #1
 800bc0e:	d101      	bne.n	800bc14 <LSM6DSM_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800bc10:	2301      	movs	r3, #1
 800bc12:	e000      	b.n	800bc16 <LSM6DSM_X_Set_ODR+0x3e>
    }
  }
  
  return COMPONENT_OK;
 800bc14:	2300      	movs	r3, #0
}
 800bc16:	4618      	mov	r0, r3
 800bc18:	3708      	adds	r7, #8
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	bd80      	pop	{r7, pc}

0800bc1e <LSM6DSM_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800bc1e:	b580      	push	{r7, lr}
 800bc20:	b082      	sub	sp, #8
 800bc22:	af00      	add	r7, sp, #0
 800bc24:	6078      	str	r0, [r7, #4]
 800bc26:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	799b      	ldrb	r3, [r3, #6]
 800bc2e:	2b01      	cmp	r3, #1
 800bc30:	d109      	bne.n	800bc46 <LSM6DSM_X_Set_ODR_Value+0x28>
  {
    if(LSM6DSM_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800bc32:	ed97 0a00 	vldr	s0, [r7]
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	f000 fd28 	bl	800c68c <LSM6DSM_X_Set_ODR_Value_When_Enabled>
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	2b01      	cmp	r3, #1
 800bc40:	d10b      	bne.n	800bc5a <LSM6DSM_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800bc42:	2301      	movs	r3, #1
 800bc44:	e00a      	b.n	800bc5c <LSM6DSM_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSM_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800bc46:	ed97 0a00 	vldr	s0, [r7]
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	f000 fda6 	bl	800c79c <LSM6DSM_X_Set_ODR_Value_When_Disabled>
 800bc50:	4603      	mov	r3, r0
 800bc52:	2b01      	cmp	r3, #1
 800bc54:	d101      	bne.n	800bc5a <LSM6DSM_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800bc56:	2301      	movs	r3, #1
 800bc58:	e000      	b.n	800bc5c <LSM6DSM_X_Set_ODR_Value+0x3e>
    }
  }
  
  return COMPONENT_OK;
 800bc5a:	2300      	movs	r3, #0
}
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	3708      	adds	r7, #8
 800bc60:	46bd      	mov	sp, r7
 800bc62:	bd80      	pop	{r7, pc}

0800bc64 <LSM6DSM_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b084      	sub	sp, #16
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
 800bc6c:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_FS_XL_t fs_low_level;
  
  if ( LSM6DSM_ACC_GYRO_R_FS_XL( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 800bc6e:	f107 030f 	add.w	r3, r7, #15
 800bc72:	4619      	mov	r1, r3
 800bc74:	6878      	ldr	r0, [r7, #4]
 800bc76:	f7fe fc39 	bl	800a4ec <LSM6DSM_ACC_GYRO_R_FS_XL>
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d101      	bne.n	800bc84 <LSM6DSM_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 800bc80:	2301      	movs	r3, #1
 800bc82:	e039      	b.n	800bcf8 <LSM6DSM_X_Get_FS+0x94>
  }
  
  switch( fs_low_level )
 800bc84:	7bfb      	ldrb	r3, [r7, #15]
 800bc86:	2b0c      	cmp	r3, #12
 800bc88:	d830      	bhi.n	800bcec <LSM6DSM_X_Get_FS+0x88>
 800bc8a:	a201      	add	r2, pc, #4	@ (adr r2, 800bc90 <LSM6DSM_X_Get_FS+0x2c>)
 800bc8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc90:	0800bcc5 	.word	0x0800bcc5
 800bc94:	0800bced 	.word	0x0800bced
 800bc98:	0800bced 	.word	0x0800bced
 800bc9c:	0800bced 	.word	0x0800bced
 800bca0:	0800bce3 	.word	0x0800bce3
 800bca4:	0800bced 	.word	0x0800bced
 800bca8:	0800bced 	.word	0x0800bced
 800bcac:	0800bced 	.word	0x0800bced
 800bcb0:	0800bccf 	.word	0x0800bccf
 800bcb4:	0800bced 	.word	0x0800bced
 800bcb8:	0800bced 	.word	0x0800bced
 800bcbc:	0800bced 	.word	0x0800bced
 800bcc0:	0800bcd9 	.word	0x0800bcd9
  {
    case LSM6DSM_ACC_GYRO_FS_XL_2g:
      *fullScale =  2.0f;
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800bcca:	601a      	str	r2, [r3, #0]
      break;
 800bccc:	e013      	b.n	800bcf6 <LSM6DSM_X_Get_FS+0x92>
    case LSM6DSM_ACC_GYRO_FS_XL_4g:
      *fullScale =  4.0f;
 800bcce:	683b      	ldr	r3, [r7, #0]
 800bcd0:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 800bcd4:	601a      	str	r2, [r3, #0]
      break;
 800bcd6:	e00e      	b.n	800bcf6 <LSM6DSM_X_Get_FS+0x92>
    case LSM6DSM_ACC_GYRO_FS_XL_8g:
      *fullScale =  8.0f;
 800bcd8:	683b      	ldr	r3, [r7, #0]
 800bcda:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 800bcde:	601a      	str	r2, [r3, #0]
      break;
 800bce0:	e009      	b.n	800bcf6 <LSM6DSM_X_Get_FS+0x92>
    case LSM6DSM_ACC_GYRO_FS_XL_16g:
      *fullScale = 16.0f;
 800bce2:	683b      	ldr	r3, [r7, #0]
 800bce4:	f04f 4283 	mov.w	r2, #1098907648	@ 0x41800000
 800bce8:	601a      	str	r2, [r3, #0]
      break;
 800bcea:	e004      	b.n	800bcf6 <LSM6DSM_X_Get_FS+0x92>
    default:
      *fullScale = -1.0f;
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	4a04      	ldr	r2, [pc, #16]	@ (800bd00 <LSM6DSM_X_Get_FS+0x9c>)
 800bcf0:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800bcf2:	2301      	movs	r3, #1
 800bcf4:	e000      	b.n	800bcf8 <LSM6DSM_X_Get_FS+0x94>
  }
  
  return COMPONENT_OK;
 800bcf6:	2300      	movs	r3, #0
}
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	3710      	adds	r7, #16
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	bd80      	pop	{r7, pc}
 800bd00:	bf800000 	.word	0xbf800000

0800bd04 <LSM6DSM_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b084      	sub	sp, #16
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	460b      	mov	r3, r1
 800bd0e:	70fb      	strb	r3, [r7, #3]

  LSM6DSM_ACC_GYRO_FS_XL_t new_fs;
  
  switch( fullScale )
 800bd10:	78fb      	ldrb	r3, [r7, #3]
 800bd12:	2b04      	cmp	r3, #4
 800bd14:	d00c      	beq.n	800bd30 <LSM6DSM_X_Set_FS+0x2c>
 800bd16:	2b04      	cmp	r3, #4
 800bd18:	dc0d      	bgt.n	800bd36 <LSM6DSM_X_Set_FS+0x32>
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d002      	beq.n	800bd24 <LSM6DSM_X_Set_FS+0x20>
 800bd1e:	2b02      	cmp	r3, #2
 800bd20:	d003      	beq.n	800bd2a <LSM6DSM_X_Set_FS+0x26>
 800bd22:	e008      	b.n	800bd36 <LSM6DSM_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSM_ACC_GYRO_FS_XL_2g;
 800bd24:	2300      	movs	r3, #0
 800bd26:	73fb      	strb	r3, [r7, #15]
      break;
 800bd28:	e007      	b.n	800bd3a <LSM6DSM_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSM_ACC_GYRO_FS_XL_4g;
 800bd2a:	2308      	movs	r3, #8
 800bd2c:	73fb      	strb	r3, [r7, #15]
      break;
 800bd2e:	e004      	b.n	800bd3a <LSM6DSM_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSM_ACC_GYRO_FS_XL_8g;
 800bd30:	230c      	movs	r3, #12
 800bd32:	73fb      	strb	r3, [r7, #15]
      break;
 800bd34:	e001      	b.n	800bd3a <LSM6DSM_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800bd36:	2301      	movs	r3, #1
 800bd38:	e00a      	b.n	800bd50 <LSM6DSM_X_Set_FS+0x4c>
  }
  
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 800bd3a:	7bfb      	ldrb	r3, [r7, #15]
 800bd3c:	4619      	mov	r1, r3
 800bd3e:	6878      	ldr	r0, [r7, #4]
 800bd40:	f7fe fba8 	bl	800a494 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800bd44:	4603      	mov	r3, r0
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d101      	bne.n	800bd4e <LSM6DSM_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 800bd4a:	2301      	movs	r3, #1
 800bd4c:	e000      	b.n	800bd50 <LSM6DSM_X_Set_FS+0x4c>
  }
  
  return COMPONENT_OK;
 800bd4e:	2300      	movs	r3, #0
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	3710      	adds	r7, #16
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}

0800bd58 <LSM6DSM_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b084      	sub	sp, #16
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
 800bd60:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSM_ACC_GYRO_FS_XL_t new_fs;
  
  new_fs = ( fullScale <= 2.0f ) ? LSM6DSM_ACC_GYRO_FS_XL_2g
           : ( fullScale <= 4.0f ) ? LSM6DSM_ACC_GYRO_FS_XL_4g
 800bd64:	edd7 7a00 	vldr	s15, [r7]
 800bd68:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800bd6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd74:	d801      	bhi.n	800bd7a <LSM6DSM_X_Set_FS_Value+0x22>
 800bd76:	2300      	movs	r3, #0
 800bd78:	e016      	b.n	800bda8 <LSM6DSM_X_Set_FS_Value+0x50>
 800bd7a:	edd7 7a00 	vldr	s15, [r7]
 800bd7e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800bd82:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd8a:	d801      	bhi.n	800bd90 <LSM6DSM_X_Set_FS_Value+0x38>
 800bd8c:	2308      	movs	r3, #8
 800bd8e:	e00b      	b.n	800bda8 <LSM6DSM_X_Set_FS_Value+0x50>
 800bd90:	edd7 7a00 	vldr	s15, [r7]
 800bd94:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800bd98:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bda0:	d801      	bhi.n	800bda6 <LSM6DSM_X_Set_FS_Value+0x4e>
 800bda2:	230c      	movs	r3, #12
 800bda4:	e000      	b.n	800bda8 <LSM6DSM_X_Set_FS_Value+0x50>
 800bda6:	2304      	movs	r3, #4
  new_fs = ( fullScale <= 2.0f ) ? LSM6DSM_ACC_GYRO_FS_XL_2g
 800bda8:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM6DSM_ACC_GYRO_FS_XL_8g
           :                         LSM6DSM_ACC_GYRO_FS_XL_16g;
           
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 800bdaa:	7bfb      	ldrb	r3, [r7, #15]
 800bdac:	4619      	mov	r1, r3
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f7fe fb70 	bl	800a494 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d101      	bne.n	800bdbe <LSM6DSM_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 800bdba:	2301      	movs	r3, #1
 800bdbc:	e000      	b.n	800bdc0 <LSM6DSM_X_Set_FS_Value+0x68>
  }
  
  return COMPONENT_OK;
 800bdbe:	2300      	movs	r3, #0
}
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	3710      	adds	r7, #16
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	bd80      	pop	{r7, pc}

0800bdc8 <LSM6DSM_G_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Init( DrvContextTypeDef *handle )
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b086      	sub	sp, #24
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	689b      	ldr	r3, [r3, #8]
 800bdd4:	617b      	str	r3, [r7, #20]
  LSM6DSM_G_Data_t *pComponentData = ( LSM6DSM_G_Data_t * )pData->pComponentData;
 800bdd6:	697b      	ldr	r3, [r7, #20]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	613b      	str	r3, [r7, #16]
  LSM6DSM_Combo_Data_t *comboData = pComponentData->comboData;
 800bddc:	693b      	ldr	r3, [r7, #16]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	60fb      	str	r3, [r7, #12]
  
  if ( LSM6DSM_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800bde2:	6878      	ldr	r0, [r7, #4]
 800bde4:	f000 fb85 	bl	800c4f2 <LSM6DSM_Check_WhoAmI>
 800bde8:	4603      	mov	r3, r0
 800bdea:	2b01      	cmp	r3, #1
 800bdec:	d101      	bne.n	800bdf2 <LSM6DSM_G_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800bdee:	2301      	movs	r3, #1
 800bdf0:	e036      	b.n	800be60 <LSM6DSM_G_Init+0x98>
  }
  
  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSM_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSM_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 800bdf2:	2104      	movs	r1, #4
 800bdf4:	6878      	ldr	r0, [r7, #4]
 800bdf6:	f7fe fcb0 	bl	800a75a <LSM6DSM_ACC_GYRO_W_IF_Addr_Incr>
 800bdfa:	4603      	mov	r3, r0
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d101      	bne.n	800be04 <LSM6DSM_G_Init+0x3c>
  {
    return COMPONENT_ERROR;
 800be00:	2301      	movs	r3, #1
 800be02:	e02d      	b.n	800be60 <LSM6DSM_G_Init+0x98>
  }
  
  /* Enable BDU */
  if ( LSM6DSM_ACC_GYRO_W_BDU( (void *)handle, LSM6DSM_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 800be04:	2140      	movs	r1, #64	@ 0x40
 800be06:	6878      	ldr	r0, [r7, #4]
 800be08:	f7fe fcd3 	bl	800a7b2 <LSM6DSM_ACC_GYRO_W_BDU>
 800be0c:	4603      	mov	r3, r0
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d101      	bne.n	800be16 <LSM6DSM_G_Init+0x4e>
  {
    return COMPONENT_ERROR;
 800be12:	2301      	movs	r3, #1
 800be14:	e024      	b.n	800be60 <LSM6DSM_G_Init+0x98>
  }
  
  /* FIFO mode selection */
  if ( LSM6DSM_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSM_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 800be16:	2100      	movs	r1, #0
 800be18:	6878      	ldr	r0, [r7, #4]
 800be1a:	f7fe fac7 	bl	800a3ac <LSM6DSM_ACC_GYRO_W_FIFO_MODE>
 800be1e:	4603      	mov	r3, r0
 800be20:	2b00      	cmp	r3, #0
 800be22:	d101      	bne.n	800be28 <LSM6DSM_G_Init+0x60>
  {
    return COMPONENT_ERROR;
 800be24:	2301      	movs	r3, #1
 800be26:	e01b      	b.n	800be60 <LSM6DSM_G_Init+0x98>
  }
  
  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 800be28:	693b      	ldr	r3, [r7, #16]
 800be2a:	4a0f      	ldr	r2, [pc, #60]	@ (800be68 <LSM6DSM_G_Init+0xa0>)
 800be2c:	605a      	str	r2, [r3, #4]
  
  /* Output data rate selection - power down */
  if ( LSM6DSM_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSM_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 800be2e:	2100      	movs	r1, #0
 800be30:	6878      	ldr	r0, [r7, #4]
 800be32:	f7fe fc4b 	bl	800a6cc <LSM6DSM_ACC_GYRO_W_ODR_G>
 800be36:	4603      	mov	r3, r0
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d101      	bne.n	800be40 <LSM6DSM_G_Init+0x78>
  {
    return COMPONENT_ERROR;
 800be3c:	2301      	movs	r3, #1
 800be3e:	e00f      	b.n	800be60 <LSM6DSM_G_Init+0x98>
  }
  
  /* Full scale selection. */
  if ( LSM6DSM_G_Set_FS( handle, FS_HIGH ) == COMPONENT_ERROR )
 800be40:	2104      	movs	r1, #4
 800be42:	6878      	ldr	r0, [r7, #4]
 800be44:	f000 fabc 	bl	800c3c0 <LSM6DSM_G_Set_FS>
 800be48:	4603      	mov	r3, r0
 800be4a:	2b01      	cmp	r3, #1
 800be4c:	d101      	bne.n	800be52 <LSM6DSM_G_Init+0x8a>
  {
    return COMPONENT_ERROR;
 800be4e:	2301      	movs	r3, #1
 800be50:	e006      	b.n	800be60 <LSM6DSM_G_Init+0x98>
  }

  comboData->isGyroInitialized = 1;
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	2201      	movs	r2, #1
 800be56:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2201      	movs	r2, #1
 800be5c:	715a      	strb	r2, [r3, #5]
  
  return COMPONENT_OK;
 800be5e:	2300      	movs	r3, #0
}
 800be60:	4618      	mov	r0, r3
 800be62:	3718      	adds	r7, #24
 800be64:	46bd      	mov	sp, r7
 800be66:	bd80      	pop	{r7, pc}
 800be68:	42d00000 	.word	0x42d00000

0800be6c <LSM6DSM_G_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_DeInit( DrvContextTypeDef *handle )
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b086      	sub	sp, #24
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	689b      	ldr	r3, [r3, #8]
 800be78:	617b      	str	r3, [r7, #20]
  LSM6DSM_G_Data_t *pComponentData = ( LSM6DSM_G_Data_t * )pData->pComponentData;
 800be7a:	697b      	ldr	r3, [r7, #20]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	613b      	str	r3, [r7, #16]
  LSM6DSM_Combo_Data_t *comboData = pComponentData->comboData;
 800be80:	693b      	ldr	r3, [r7, #16]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	60fb      	str	r3, [r7, #12]
  
  if ( LSM6DSM_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800be86:	6878      	ldr	r0, [r7, #4]
 800be88:	f000 fb33 	bl	800c4f2 <LSM6DSM_Check_WhoAmI>
 800be8c:	4603      	mov	r3, r0
 800be8e:	2b01      	cmp	r3, #1
 800be90:	d101      	bne.n	800be96 <LSM6DSM_G_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 800be92:	2301      	movs	r3, #1
 800be94:	e012      	b.n	800bebc <LSM6DSM_G_DeInit+0x50>
  }
  
  /* Disable the component */
  if ( LSM6DSM_G_Sensor_Disable( handle ) == COMPONENT_ERROR )
 800be96:	6878      	ldr	r0, [r7, #4]
 800be98:	f000 f839 	bl	800bf0e <LSM6DSM_G_Sensor_Disable>
 800be9c:	4603      	mov	r3, r0
 800be9e:	2b01      	cmp	r3, #1
 800bea0:	d101      	bne.n	800bea6 <LSM6DSM_G_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 800bea2:	2301      	movs	r3, #1
 800bea4:	e00a      	b.n	800bebc <LSM6DSM_G_DeInit+0x50>
  }
  
  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 800bea6:	693b      	ldr	r3, [r7, #16]
 800bea8:	f04f 0200 	mov.w	r2, #0
 800beac:	605a      	str	r2, [r3, #4]

  comboData->isGyroInitialized = 0;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	2200      	movs	r2, #0
 800beb2:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2200      	movs	r2, #0
 800beb8:	715a      	strb	r2, [r3, #5]
  
  return COMPONENT_OK;
 800beba:	2300      	movs	r3, #0
}
 800bebc:	4618      	mov	r0, r3
 800bebe:	3718      	adds	r7, #24
 800bec0:	46bd      	mov	sp, r7
 800bec2:	bd80      	pop	{r7, pc}

0800bec4 <LSM6DSM_G_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Sensor_Enable( DrvContextTypeDef *handle )
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b084      	sub	sp, #16
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	689b      	ldr	r3, [r3, #8]
 800bed0:	60fb      	str	r3, [r7, #12]
  LSM6DSM_G_Data_t *pComponentData = ( LSM6DSM_G_Data_t * )pData->pComponentData;
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	60bb      	str	r3, [r7, #8]
  
  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	799b      	ldrb	r3, [r3, #6]
 800bedc:	2b01      	cmp	r3, #1
 800bede:	d101      	bne.n	800bee4 <LSM6DSM_G_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 800bee0:	2300      	movs	r3, #0
 800bee2:	e010      	b.n	800bf06 <LSM6DSM_G_Sensor_Enable+0x42>
  }
  
  /* Output data rate selection. */
  if ( LSM6DSM_G_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 800bee4:	68bb      	ldr	r3, [r7, #8]
 800bee6:	edd3 7a01 	vldr	s15, [r3, #4]
 800beea:	eeb0 0a67 	vmov.f32	s0, s15
 800beee:	6878      	ldr	r0, [r7, #4]
 800bef0:	f000 fda0 	bl	800ca34 <LSM6DSM_G_Set_ODR_Value_When_Enabled>
 800bef4:	4603      	mov	r3, r0
 800bef6:	2b01      	cmp	r3, #1
 800bef8:	d101      	bne.n	800befe <LSM6DSM_G_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800befa:	2301      	movs	r3, #1
 800befc:	e003      	b.n	800bf06 <LSM6DSM_G_Sensor_Enable+0x42>
  }
  
  handle->isEnabled = 1;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	2201      	movs	r2, #1
 800bf02:	719a      	strb	r2, [r3, #6]
  
  return COMPONENT_OK;
 800bf04:	2300      	movs	r3, #0
}
 800bf06:	4618      	mov	r0, r3
 800bf08:	3710      	adds	r7, #16
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	bd80      	pop	{r7, pc}

0800bf0e <LSM6DSM_G_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Sensor_Disable( DrvContextTypeDef *handle )
{
 800bf0e:	b580      	push	{r7, lr}
 800bf10:	b084      	sub	sp, #16
 800bf12:	af00      	add	r7, sp, #0
 800bf14:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	689b      	ldr	r3, [r3, #8]
 800bf1a:	60fb      	str	r3, [r7, #12]
  LSM6DSM_G_Data_t *pComponentData = ( LSM6DSM_G_Data_t * )pData->pComponentData;
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	60bb      	str	r3, [r7, #8]
  
  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	799b      	ldrb	r3, [r3, #6]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d101      	bne.n	800bf2e <LSM6DSM_G_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	e017      	b.n	800bf5e <LSM6DSM_G_Sensor_Disable+0x50>
  }
  
  /* Store actual output data rate. */
  if ( LSM6DSM_G_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 800bf2e:	68bb      	ldr	r3, [r7, #8]
 800bf30:	3304      	adds	r3, #4
 800bf32:	4619      	mov	r1, r3
 800bf34:	6878      	ldr	r0, [r7, #4]
 800bf36:	f000 f90d 	bl	800c154 <LSM6DSM_G_Get_ODR>
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	2b01      	cmp	r3, #1
 800bf3e:	d101      	bne.n	800bf44 <LSM6DSM_G_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 800bf40:	2301      	movs	r3, #1
 800bf42:	e00c      	b.n	800bf5e <LSM6DSM_G_Sensor_Disable+0x50>
  }
  
  /* Output data rate selection - power down */
  if ( LSM6DSM_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSM_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 800bf44:	2100      	movs	r1, #0
 800bf46:	6878      	ldr	r0, [r7, #4]
 800bf48:	f7fe fbc0 	bl	800a6cc <LSM6DSM_ACC_GYRO_W_ODR_G>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d101      	bne.n	800bf56 <LSM6DSM_G_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 800bf52:	2301      	movs	r3, #1
 800bf54:	e003      	b.n	800bf5e <LSM6DSM_G_Sensor_Disable+0x50>
  }
  
  handle->isEnabled = 0;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2200      	movs	r2, #0
 800bf5a:	719a      	strb	r2, [r3, #6]
  
  return COMPONENT_OK;
 800bf5c:	2300      	movs	r3, #0
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3710      	adds	r7, #16
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}

0800bf66 <LSM6DSM_G_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800bf66:	b580      	push	{r7, lr}
 800bf68:	b082      	sub	sp, #8
 800bf6a:	af00      	add	r7, sp, #0
 800bf6c:	6078      	str	r0, [r7, #4]
 800bf6e:	6039      	str	r1, [r7, #0]

  return LSM6DSM_Get_WhoAmI(handle, who_am_i);
 800bf70:	6839      	ldr	r1, [r7, #0]
 800bf72:	6878      	ldr	r0, [r7, #4]
 800bf74:	f000 faaa 	bl	800c4cc <LSM6DSM_Get_WhoAmI>
 800bf78:	4603      	mov	r3, r0
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3708      	adds	r7, #8
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}

0800bf82 <LSM6DSM_G_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800bf82:	b580      	push	{r7, lr}
 800bf84:	b082      	sub	sp, #8
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6078      	str	r0, [r7, #4]

  return LSM6DSM_Check_WhoAmI(handle);
 800bf8a:	6878      	ldr	r0, [r7, #4]
 800bf8c:	f000 fab1 	bl	800c4f2 <LSM6DSM_Check_WhoAmI>
 800bf90:	4603      	mov	r3, r0
}
 800bf92:	4618      	mov	r0, r3
 800bf94:	3708      	adds	r7, #8
 800bf96:	46bd      	mov	sp, r7
 800bf98:	bd80      	pop	{r7, pc}

0800bf9a <LSM6DSM_G_Get_Axes>:
 * @param angular_velocity pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *angular_velocity )
{
 800bf9a:	b580      	push	{r7, lr}
 800bf9c:	b086      	sub	sp, #24
 800bf9e:	af00      	add	r7, sp, #0
 800bfa0:	6078      	str	r0, [r7, #4]
 800bfa2:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float   sensitivity = 0;
 800bfa4:	f04f 0300 	mov.w	r3, #0
 800bfa8:	60fb      	str	r3, [r7, #12]
  
  /* Read raw data from LSM6DSM output register. */
  if ( LSM6DSM_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800bfaa:	f107 0310 	add.w	r3, r7, #16
 800bfae:	4619      	mov	r1, r3
 800bfb0:	6878      	ldr	r0, [r7, #4]
 800bfb2:	f000 fc8f 	bl	800c8d4 <LSM6DSM_G_Get_Axes_Raw>
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	2b01      	cmp	r3, #1
 800bfba:	d101      	bne.n	800bfc0 <LSM6DSM_G_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 800bfbc:	2301      	movs	r3, #1
 800bfbe:	e03b      	b.n	800c038 <LSM6DSM_G_Get_Axes+0x9e>
  }
  
  /* Get LSM6DSM actual sensitivity. */
  if ( LSM6DSM_G_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800bfc0:	f107 030c 	add.w	r3, r7, #12
 800bfc4:	4619      	mov	r1, r3
 800bfc6:	6878      	ldr	r0, [r7, #4]
 800bfc8:	f000 f85c 	bl	800c084 <LSM6DSM_G_Get_Sensitivity>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	2b01      	cmp	r3, #1
 800bfd0:	d101      	bne.n	800bfd6 <LSM6DSM_G_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	e030      	b.n	800c038 <LSM6DSM_G_Get_Axes+0x9e>
  }
  
  /* Calculate the data. */
  angular_velocity->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 800bfd6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800bfda:	ee07 3a90 	vmov	s15, r3
 800bfde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bfe2:	edd7 7a03 	vldr	s15, [r7, #12]
 800bfe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bfea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bfee:	ee17 2a90 	vmov	r2, s15
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	601a      	str	r2, [r3, #0]
  angular_velocity->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 800bff6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bffa:	ee07 3a90 	vmov	s15, r3
 800bffe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c002:	edd7 7a03 	vldr	s15, [r7, #12]
 800c006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c00a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c00e:	ee17 2a90 	vmov	r2, s15
 800c012:	683b      	ldr	r3, [r7, #0]
 800c014:	605a      	str	r2, [r3, #4]
  angular_velocity->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 800c016:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800c01a:	ee07 3a90 	vmov	s15, r3
 800c01e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c022:	edd7 7a03 	vldr	s15, [r7, #12]
 800c026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c02a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c02e:	ee17 2a90 	vmov	r2, s15
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	609a      	str	r2, [r3, #8]
  
  return COMPONENT_OK;
 800c036:	2300      	movs	r3, #0
}
 800c038:	4618      	mov	r0, r3
 800c03a:	3718      	adds	r7, #24
 800c03c:	46bd      	mov	sp, r7
 800c03e:	bd80      	pop	{r7, pc}

0800c040 <LSM6DSM_G_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b084      	sub	sp, #16
 800c044:	af00      	add	r7, sp, #0
 800c046:	6078      	str	r0, [r7, #4]
 800c048:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  
  /* Read raw data from LSM6DSM output register. */
  if ( LSM6DSM_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800c04a:	f107 0308 	add.w	r3, r7, #8
 800c04e:	4619      	mov	r1, r3
 800c050:	6878      	ldr	r0, [r7, #4]
 800c052:	f000 fc3f 	bl	800c8d4 <LSM6DSM_G_Get_Axes_Raw>
 800c056:	4603      	mov	r3, r0
 800c058:	2b01      	cmp	r3, #1
 800c05a:	d101      	bne.n	800c060 <LSM6DSM_G_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 800c05c:	2301      	movs	r3, #1
 800c05e:	e00c      	b.n	800c07a <LSM6DSM_G_Get_AxesRaw+0x3a>
  }
  
  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800c060:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800c064:	683b      	ldr	r3, [r7, #0]
 800c066:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 800c068:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800c06c:	683b      	ldr	r3, [r7, #0]
 800c06e:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800c070:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	809a      	strh	r2, [r3, #4]
  
  return COMPONENT_OK;
 800c078:	2300      	movs	r3, #0
}
 800c07a:	4618      	mov	r0, r3
 800c07c:	3710      	adds	r7, #16
 800c07e:	46bd      	mov	sp, r7
 800c080:	bd80      	pop	{r7, pc}
	...

0800c084 <LSM6DSM_G_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 800c084:	b580      	push	{r7, lr}
 800c086:	b084      	sub	sp, #16
 800c088:	af00      	add	r7, sp, #0
 800c08a:	6078      	str	r0, [r7, #4]
 800c08c:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_FS_125_t fullScale125;
  LSM6DSM_ACC_GYRO_FS_G_t   fullScale;
  
  /* Read full scale 125 selection from sensor. */
  if ( LSM6DSM_ACC_GYRO_R_FS_125( (void *)handle, &fullScale125 ) == MEMS_ERROR )
 800c08e:	f107 030f 	add.w	r3, r7, #15
 800c092:	4619      	mov	r1, r3
 800c094:	6878      	ldr	r0, [r7, #4]
 800c096:	f7fe fab7 	bl	800a608 <LSM6DSM_ACC_GYRO_R_FS_125>
 800c09a:	4603      	mov	r3, r0
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d101      	bne.n	800c0a4 <LSM6DSM_G_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 800c0a0:	2301      	movs	r3, #1
 800c0a2:	e047      	b.n	800c134 <LSM6DSM_G_Get_Sensitivity+0xb0>
  }
  
  if ( fullScale125 == LSM6DSM_ACC_GYRO_FS_125_ENABLED )
 800c0a4:	7bfb      	ldrb	r3, [r7, #15]
 800c0a6:	2b02      	cmp	r3, #2
 800c0a8:	d103      	bne.n	800c0b2 <LSM6DSM_G_Get_Sensitivity+0x2e>
  {
    *sensitivity = ( float )LSM6DSM_GYRO_SENSITIVITY_FOR_FS_125DPS;
 800c0aa:	683b      	ldr	r3, [r7, #0]
 800c0ac:	4a23      	ldr	r2, [pc, #140]	@ (800c13c <LSM6DSM_G_Get_Sensitivity+0xb8>)
 800c0ae:	601a      	str	r2, [r3, #0]
 800c0b0:	e03f      	b.n	800c132 <LSM6DSM_G_Get_Sensitivity+0xae>
  
  else
  {
  
    /* Read actual full scale selection from sensor. */
    if ( LSM6DSM_ACC_GYRO_R_FS_G( (void *)handle, &fullScale ) == MEMS_ERROR )
 800c0b2:	f107 030e 	add.w	r3, r7, #14
 800c0b6:	4619      	mov	r1, r3
 800c0b8:	6878      	ldr	r0, [r7, #4]
 800c0ba:	f7fe faec 	bl	800a696 <LSM6DSM_ACC_GYRO_R_FS_G>
 800c0be:	4603      	mov	r3, r0
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d101      	bne.n	800c0c8 <LSM6DSM_G_Get_Sensitivity+0x44>
    {
      return COMPONENT_ERROR;
 800c0c4:	2301      	movs	r3, #1
 800c0c6:	e035      	b.n	800c134 <LSM6DSM_G_Get_Sensitivity+0xb0>
    }
    
    /* Store the sensitivity based on actual full scale. */
    switch( fullScale )
 800c0c8:	7bbb      	ldrb	r3, [r7, #14]
 800c0ca:	2b0c      	cmp	r3, #12
 800c0cc:	d82c      	bhi.n	800c128 <LSM6DSM_G_Get_Sensitivity+0xa4>
 800c0ce:	a201      	add	r2, pc, #4	@ (adr r2, 800c0d4 <LSM6DSM_G_Get_Sensitivity+0x50>)
 800c0d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0d4:	0800c109 	.word	0x0800c109
 800c0d8:	0800c129 	.word	0x0800c129
 800c0dc:	0800c129 	.word	0x0800c129
 800c0e0:	0800c129 	.word	0x0800c129
 800c0e4:	0800c111 	.word	0x0800c111
 800c0e8:	0800c129 	.word	0x0800c129
 800c0ec:	0800c129 	.word	0x0800c129
 800c0f0:	0800c129 	.word	0x0800c129
 800c0f4:	0800c119 	.word	0x0800c119
 800c0f8:	0800c129 	.word	0x0800c129
 800c0fc:	0800c129 	.word	0x0800c129
 800c100:	0800c129 	.word	0x0800c129
 800c104:	0800c121 	.word	0x0800c121
    {
      case LSM6DSM_ACC_GYRO_FS_G_245dps:
        *sensitivity = ( float )LSM6DSM_GYRO_SENSITIVITY_FOR_FS_245DPS;
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	4a0d      	ldr	r2, [pc, #52]	@ (800c140 <LSM6DSM_G_Get_Sensitivity+0xbc>)
 800c10c:	601a      	str	r2, [r3, #0]
        break;
 800c10e:	e010      	b.n	800c132 <LSM6DSM_G_Get_Sensitivity+0xae>
      case LSM6DSM_ACC_GYRO_FS_G_500dps:
        *sensitivity = ( float )LSM6DSM_GYRO_SENSITIVITY_FOR_FS_500DPS;
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	4a0c      	ldr	r2, [pc, #48]	@ (800c144 <LSM6DSM_G_Get_Sensitivity+0xc0>)
 800c114:	601a      	str	r2, [r3, #0]
        break;
 800c116:	e00c      	b.n	800c132 <LSM6DSM_G_Get_Sensitivity+0xae>
      case LSM6DSM_ACC_GYRO_FS_G_1000dps:
        *sensitivity = ( float )LSM6DSM_GYRO_SENSITIVITY_FOR_FS_1000DPS;
 800c118:	683b      	ldr	r3, [r7, #0]
 800c11a:	4a0b      	ldr	r2, [pc, #44]	@ (800c148 <LSM6DSM_G_Get_Sensitivity+0xc4>)
 800c11c:	601a      	str	r2, [r3, #0]
        break;
 800c11e:	e008      	b.n	800c132 <LSM6DSM_G_Get_Sensitivity+0xae>
      case LSM6DSM_ACC_GYRO_FS_G_2000dps:
        *sensitivity = ( float )LSM6DSM_GYRO_SENSITIVITY_FOR_FS_2000DPS;
 800c120:	683b      	ldr	r3, [r7, #0]
 800c122:	4a0a      	ldr	r2, [pc, #40]	@ (800c14c <LSM6DSM_G_Get_Sensitivity+0xc8>)
 800c124:	601a      	str	r2, [r3, #0]
        break;
 800c126:	e004      	b.n	800c132 <LSM6DSM_G_Get_Sensitivity+0xae>
      default:
        *sensitivity = -1.0f;
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	4a09      	ldr	r2, [pc, #36]	@ (800c150 <LSM6DSM_G_Get_Sensitivity+0xcc>)
 800c12c:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 800c12e:	2301      	movs	r3, #1
 800c130:	e000      	b.n	800c134 <LSM6DSM_G_Get_Sensitivity+0xb0>
    }
  }
  
  return COMPONENT_OK;
 800c132:	2300      	movs	r3, #0
}
 800c134:	4618      	mov	r0, r3
 800c136:	3710      	adds	r7, #16
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}
 800c13c:	408c0000 	.word	0x408c0000
 800c140:	410c0000 	.word	0x410c0000
 800c144:	418c0000 	.word	0x418c0000
 800c148:	420c0000 	.word	0x420c0000
 800c14c:	428c0000 	.word	0x428c0000
 800c150:	bf800000 	.word	0xbf800000

0800c154 <LSM6DSM_G_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800c154:	b580      	push	{r7, lr}
 800c156:	b084      	sub	sp, #16
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]
 800c15c:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_ODR_G_t odr_low_level;
  
  if ( LSM6DSM_ACC_GYRO_R_ODR_G( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800c15e:	f107 030f 	add.w	r3, r7, #15
 800c162:	4619      	mov	r1, r3
 800c164:	6878      	ldr	r0, [r7, #4]
 800c166:	f7fe fadd 	bl	800a724 <LSM6DSM_ACC_GYRO_R_ODR_G>
 800c16a:	4603      	mov	r3, r0
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d101      	bne.n	800c174 <LSM6DSM_G_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800c170:	2301      	movs	r3, #1
 800c172:	e05c      	b.n	800c22e <LSM6DSM_G_Get_ODR+0xda>
  }
  
  switch( odr_low_level )
 800c174:	7bfb      	ldrb	r3, [r7, #15]
 800c176:	2ba0      	cmp	r3, #160	@ 0xa0
 800c178:	d04f      	beq.n	800c21a <LSM6DSM_G_Get_ODR+0xc6>
 800c17a:	2ba0      	cmp	r3, #160	@ 0xa0
 800c17c:	dc51      	bgt.n	800c222 <LSM6DSM_G_Get_ODR+0xce>
 800c17e:	2b90      	cmp	r3, #144	@ 0x90
 800c180:	d047      	beq.n	800c212 <LSM6DSM_G_Get_ODR+0xbe>
 800c182:	2b90      	cmp	r3, #144	@ 0x90
 800c184:	dc4d      	bgt.n	800c222 <LSM6DSM_G_Get_ODR+0xce>
 800c186:	2b80      	cmp	r3, #128	@ 0x80
 800c188:	d03f      	beq.n	800c20a <LSM6DSM_G_Get_ODR+0xb6>
 800c18a:	2b80      	cmp	r3, #128	@ 0x80
 800c18c:	dc49      	bgt.n	800c222 <LSM6DSM_G_Get_ODR+0xce>
 800c18e:	2b70      	cmp	r3, #112	@ 0x70
 800c190:	d037      	beq.n	800c202 <LSM6DSM_G_Get_ODR+0xae>
 800c192:	2b70      	cmp	r3, #112	@ 0x70
 800c194:	dc45      	bgt.n	800c222 <LSM6DSM_G_Get_ODR+0xce>
 800c196:	2b60      	cmp	r3, #96	@ 0x60
 800c198:	d02f      	beq.n	800c1fa <LSM6DSM_G_Get_ODR+0xa6>
 800c19a:	2b60      	cmp	r3, #96	@ 0x60
 800c19c:	dc41      	bgt.n	800c222 <LSM6DSM_G_Get_ODR+0xce>
 800c19e:	2b50      	cmp	r3, #80	@ 0x50
 800c1a0:	d027      	beq.n	800c1f2 <LSM6DSM_G_Get_ODR+0x9e>
 800c1a2:	2b50      	cmp	r3, #80	@ 0x50
 800c1a4:	dc3d      	bgt.n	800c222 <LSM6DSM_G_Get_ODR+0xce>
 800c1a6:	2b40      	cmp	r3, #64	@ 0x40
 800c1a8:	d01f      	beq.n	800c1ea <LSM6DSM_G_Get_ODR+0x96>
 800c1aa:	2b40      	cmp	r3, #64	@ 0x40
 800c1ac:	dc39      	bgt.n	800c222 <LSM6DSM_G_Get_ODR+0xce>
 800c1ae:	2b30      	cmp	r3, #48	@ 0x30
 800c1b0:	d017      	beq.n	800c1e2 <LSM6DSM_G_Get_ODR+0x8e>
 800c1b2:	2b30      	cmp	r3, #48	@ 0x30
 800c1b4:	dc35      	bgt.n	800c222 <LSM6DSM_G_Get_ODR+0xce>
 800c1b6:	2b20      	cmp	r3, #32
 800c1b8:	d00f      	beq.n	800c1da <LSM6DSM_G_Get_ODR+0x86>
 800c1ba:	2b20      	cmp	r3, #32
 800c1bc:	dc31      	bgt.n	800c222 <LSM6DSM_G_Get_ODR+0xce>
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d002      	beq.n	800c1c8 <LSM6DSM_G_Get_ODR+0x74>
 800c1c2:	2b10      	cmp	r3, #16
 800c1c4:	d005      	beq.n	800c1d2 <LSM6DSM_G_Get_ODR+0x7e>
 800c1c6:	e02c      	b.n	800c222 <LSM6DSM_G_Get_ODR+0xce>
  {
    case LSM6DSM_ACC_GYRO_ODR_G_POWER_DOWN:
      *odr =    0.0f;
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	f04f 0200 	mov.w	r2, #0
 800c1ce:	601a      	str	r2, [r3, #0]
      break;
 800c1d0:	e02c      	b.n	800c22c <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_13Hz:
      *odr =   13.0f;
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	4a18      	ldr	r2, [pc, #96]	@ (800c238 <LSM6DSM_G_Get_ODR+0xe4>)
 800c1d6:	601a      	str	r2, [r3, #0]
      break;
 800c1d8:	e028      	b.n	800c22c <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_26Hz:
      *odr =   26.0f;
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	4a17      	ldr	r2, [pc, #92]	@ (800c23c <LSM6DSM_G_Get_ODR+0xe8>)
 800c1de:	601a      	str	r2, [r3, #0]
      break;
 800c1e0:	e024      	b.n	800c22c <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_52Hz:
      *odr =   52.0f;
 800c1e2:	683b      	ldr	r3, [r7, #0]
 800c1e4:	4a16      	ldr	r2, [pc, #88]	@ (800c240 <LSM6DSM_G_Get_ODR+0xec>)
 800c1e6:	601a      	str	r2, [r3, #0]
      break;
 800c1e8:	e020      	b.n	800c22c <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_104Hz:
      *odr =  104.0f;
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	4a15      	ldr	r2, [pc, #84]	@ (800c244 <LSM6DSM_G_Get_ODR+0xf0>)
 800c1ee:	601a      	str	r2, [r3, #0]
      break;
 800c1f0:	e01c      	b.n	800c22c <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_208Hz:
      *odr =  208.0f;
 800c1f2:	683b      	ldr	r3, [r7, #0]
 800c1f4:	4a14      	ldr	r2, [pc, #80]	@ (800c248 <LSM6DSM_G_Get_ODR+0xf4>)
 800c1f6:	601a      	str	r2, [r3, #0]
      break;
 800c1f8:	e018      	b.n	800c22c <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_416Hz:
      *odr =  416.0f;
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	4a13      	ldr	r2, [pc, #76]	@ (800c24c <LSM6DSM_G_Get_ODR+0xf8>)
 800c1fe:	601a      	str	r2, [r3, #0]
      break;
 800c200:	e014      	b.n	800c22c <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_833Hz:
      *odr =  833.0f;
 800c202:	683b      	ldr	r3, [r7, #0]
 800c204:	4a12      	ldr	r2, [pc, #72]	@ (800c250 <LSM6DSM_G_Get_ODR+0xfc>)
 800c206:	601a      	str	r2, [r3, #0]
      break;
 800c208:	e010      	b.n	800c22c <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_1660Hz:
      *odr = 1660.0f;
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	4a11      	ldr	r2, [pc, #68]	@ (800c254 <LSM6DSM_G_Get_ODR+0x100>)
 800c20e:	601a      	str	r2, [r3, #0]
      break;
 800c210:	e00c      	b.n	800c22c <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_3330Hz:
      *odr = 3330.0f;
 800c212:	683b      	ldr	r3, [r7, #0]
 800c214:	4a10      	ldr	r2, [pc, #64]	@ (800c258 <LSM6DSM_G_Get_ODR+0x104>)
 800c216:	601a      	str	r2, [r3, #0]
      break;
 800c218:	e008      	b.n	800c22c <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_6660Hz:
      *odr = 6660.0f;
 800c21a:	683b      	ldr	r3, [r7, #0]
 800c21c:	4a0f      	ldr	r2, [pc, #60]	@ (800c25c <LSM6DSM_G_Get_ODR+0x108>)
 800c21e:	601a      	str	r2, [r3, #0]
      break;
 800c220:	e004      	b.n	800c22c <LSM6DSM_G_Get_ODR+0xd8>
    default:
      *odr =   -1.0f;
 800c222:	683b      	ldr	r3, [r7, #0]
 800c224:	4a0e      	ldr	r2, [pc, #56]	@ (800c260 <LSM6DSM_G_Get_ODR+0x10c>)
 800c226:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800c228:	2301      	movs	r3, #1
 800c22a:	e000      	b.n	800c22e <LSM6DSM_G_Get_ODR+0xda>
  }
  
  return COMPONENT_OK;
 800c22c:	2300      	movs	r3, #0
}
 800c22e:	4618      	mov	r0, r3
 800c230:	3710      	adds	r7, #16
 800c232:	46bd      	mov	sp, r7
 800c234:	bd80      	pop	{r7, pc}
 800c236:	bf00      	nop
 800c238:	41500000 	.word	0x41500000
 800c23c:	41d00000 	.word	0x41d00000
 800c240:	42500000 	.word	0x42500000
 800c244:	42d00000 	.word	0x42d00000
 800c248:	43500000 	.word	0x43500000
 800c24c:	43d00000 	.word	0x43d00000
 800c250:	44504000 	.word	0x44504000
 800c254:	44cf8000 	.word	0x44cf8000
 800c258:	45502000 	.word	0x45502000
 800c25c:	45d02000 	.word	0x45d02000
 800c260:	bf800000 	.word	0xbf800000

0800c264 <LSM6DSM_G_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800c264:	b580      	push	{r7, lr}
 800c266:	b082      	sub	sp, #8
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
 800c26c:	460b      	mov	r3, r1
 800c26e:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	799b      	ldrb	r3, [r3, #6]
 800c274:	2b01      	cmp	r3, #1
 800c276:	d109      	bne.n	800c28c <LSM6DSM_G_Set_ODR+0x28>
  {
    if(LSM6DSM_G_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800c278:	78fb      	ldrb	r3, [r7, #3]
 800c27a:	4619      	mov	r1, r3
 800c27c:	6878      	ldr	r0, [r7, #4]
 800c27e:	f000 fb61 	bl	800c944 <LSM6DSM_G_Set_ODR_When_Enabled>
 800c282:	4603      	mov	r3, r0
 800c284:	2b01      	cmp	r3, #1
 800c286:	d10b      	bne.n	800c2a0 <LSM6DSM_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800c288:	2301      	movs	r3, #1
 800c28a:	e00a      	b.n	800c2a2 <LSM6DSM_G_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSM_G_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800c28c:	78fb      	ldrb	r3, [r7, #3]
 800c28e:	4619      	mov	r1, r3
 800c290:	6878      	ldr	r0, [r7, #4]
 800c292:	f000 fb8d 	bl	800c9b0 <LSM6DSM_G_Set_ODR_When_Disabled>
 800c296:	4603      	mov	r3, r0
 800c298:	2b01      	cmp	r3, #1
 800c29a:	d101      	bne.n	800c2a0 <LSM6DSM_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800c29c:	2301      	movs	r3, #1
 800c29e:	e000      	b.n	800c2a2 <LSM6DSM_G_Set_ODR+0x3e>
    }
  }
  
  return COMPONENT_OK;
 800c2a0:	2300      	movs	r3, #0
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	3708      	adds	r7, #8
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}

0800c2aa <LSM6DSM_G_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800c2aa:	b580      	push	{r7, lr}
 800c2ac:	b082      	sub	sp, #8
 800c2ae:	af00      	add	r7, sp, #0
 800c2b0:	6078      	str	r0, [r7, #4]
 800c2b2:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	799b      	ldrb	r3, [r3, #6]
 800c2ba:	2b01      	cmp	r3, #1
 800c2bc:	d109      	bne.n	800c2d2 <LSM6DSM_G_Set_ODR_Value+0x28>
  {
    if(LSM6DSM_G_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800c2be:	ed97 0a00 	vldr	s0, [r7]
 800c2c2:	6878      	ldr	r0, [r7, #4]
 800c2c4:	f000 fbb6 	bl	800ca34 <LSM6DSM_G_Set_ODR_Value_When_Enabled>
 800c2c8:	4603      	mov	r3, r0
 800c2ca:	2b01      	cmp	r3, #1
 800c2cc:	d10b      	bne.n	800c2e6 <LSM6DSM_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800c2ce:	2301      	movs	r3, #1
 800c2d0:	e00a      	b.n	800c2e8 <LSM6DSM_G_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSM_G_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800c2d2:	ed97 0a00 	vldr	s0, [r7]
 800c2d6:	6878      	ldr	r0, [r7, #4]
 800c2d8:	f000 fc34 	bl	800cb44 <LSM6DSM_G_Set_ODR_Value_When_Disabled>
 800c2dc:	4603      	mov	r3, r0
 800c2de:	2b01      	cmp	r3, #1
 800c2e0:	d101      	bne.n	800c2e6 <LSM6DSM_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800c2e2:	2301      	movs	r3, #1
 800c2e4:	e000      	b.n	800c2e8 <LSM6DSM_G_Set_ODR_Value+0x3e>
    }
  }
  
  return COMPONENT_OK;
 800c2e6:	2300      	movs	r3, #0
}
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	3708      	adds	r7, #8
 800c2ec:	46bd      	mov	sp, r7
 800c2ee:	bd80      	pop	{r7, pc}

0800c2f0 <LSM6DSM_G_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b084      	sub	sp, #16
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
 800c2f8:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_FS_G_t fs_low_level;
  LSM6DSM_ACC_GYRO_FS_125_t fs_125;
  
  if ( LSM6DSM_ACC_GYRO_R_FS_125( (void *)handle, &fs_125 ) == MEMS_ERROR )
 800c2fa:	f107 030e 	add.w	r3, r7, #14
 800c2fe:	4619      	mov	r1, r3
 800c300:	6878      	ldr	r0, [r7, #4]
 800c302:	f7fe f981 	bl	800a608 <LSM6DSM_ACC_GYRO_R_FS_125>
 800c306:	4603      	mov	r3, r0
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d101      	bne.n	800c310 <LSM6DSM_G_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 800c30c:	2301      	movs	r3, #1
 800c30e:	e047      	b.n	800c3a0 <LSM6DSM_G_Get_FS+0xb0>
  }
  if ( LSM6DSM_ACC_GYRO_R_FS_G( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 800c310:	f107 030f 	add.w	r3, r7, #15
 800c314:	4619      	mov	r1, r3
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f7fe f9bd 	bl	800a696 <LSM6DSM_ACC_GYRO_R_FS_G>
 800c31c:	4603      	mov	r3, r0
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d101      	bne.n	800c326 <LSM6DSM_G_Get_FS+0x36>
  {
    return COMPONENT_ERROR;
 800c322:	2301      	movs	r3, #1
 800c324:	e03c      	b.n	800c3a0 <LSM6DSM_G_Get_FS+0xb0>
  }
  
  if ( fs_125 == LSM6DSM_ACC_GYRO_FS_125_ENABLED )
 800c326:	7bbb      	ldrb	r3, [r7, #14]
 800c328:	2b02      	cmp	r3, #2
 800c32a:	d103      	bne.n	800c334 <LSM6DSM_G_Get_FS+0x44>
  {
    *fullScale = 125.0f;
 800c32c:	683b      	ldr	r3, [r7, #0]
 800c32e:	4a1e      	ldr	r2, [pc, #120]	@ (800c3a8 <LSM6DSM_G_Get_FS+0xb8>)
 800c330:	601a      	str	r2, [r3, #0]
 800c332:	e034      	b.n	800c39e <LSM6DSM_G_Get_FS+0xae>
  }
  
  else
  {
    switch( fs_low_level )
 800c334:	7bfb      	ldrb	r3, [r7, #15]
 800c336:	2b0c      	cmp	r3, #12
 800c338:	d82c      	bhi.n	800c394 <LSM6DSM_G_Get_FS+0xa4>
 800c33a:	a201      	add	r2, pc, #4	@ (adr r2, 800c340 <LSM6DSM_G_Get_FS+0x50>)
 800c33c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c340:	0800c375 	.word	0x0800c375
 800c344:	0800c395 	.word	0x0800c395
 800c348:	0800c395 	.word	0x0800c395
 800c34c:	0800c395 	.word	0x0800c395
 800c350:	0800c37d 	.word	0x0800c37d
 800c354:	0800c395 	.word	0x0800c395
 800c358:	0800c395 	.word	0x0800c395
 800c35c:	0800c395 	.word	0x0800c395
 800c360:	0800c385 	.word	0x0800c385
 800c364:	0800c395 	.word	0x0800c395
 800c368:	0800c395 	.word	0x0800c395
 800c36c:	0800c395 	.word	0x0800c395
 800c370:	0800c38d 	.word	0x0800c38d
    {
      case LSM6DSM_ACC_GYRO_FS_G_245dps:
        *fullScale =  245.0f;
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	4a0d      	ldr	r2, [pc, #52]	@ (800c3ac <LSM6DSM_G_Get_FS+0xbc>)
 800c378:	601a      	str	r2, [r3, #0]
        break;
 800c37a:	e010      	b.n	800c39e <LSM6DSM_G_Get_FS+0xae>
      case LSM6DSM_ACC_GYRO_FS_G_500dps:
        *fullScale =  500.0f;
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	4a0c      	ldr	r2, [pc, #48]	@ (800c3b0 <LSM6DSM_G_Get_FS+0xc0>)
 800c380:	601a      	str	r2, [r3, #0]
        break;
 800c382:	e00c      	b.n	800c39e <LSM6DSM_G_Get_FS+0xae>
      case LSM6DSM_ACC_GYRO_FS_G_1000dps:
        *fullScale = 1000.0f;
 800c384:	683b      	ldr	r3, [r7, #0]
 800c386:	4a0b      	ldr	r2, [pc, #44]	@ (800c3b4 <LSM6DSM_G_Get_FS+0xc4>)
 800c388:	601a      	str	r2, [r3, #0]
        break;
 800c38a:	e008      	b.n	800c39e <LSM6DSM_G_Get_FS+0xae>
      case LSM6DSM_ACC_GYRO_FS_G_2000dps:
        *fullScale = 2000.0f;
 800c38c:	683b      	ldr	r3, [r7, #0]
 800c38e:	4a0a      	ldr	r2, [pc, #40]	@ (800c3b8 <LSM6DSM_G_Get_FS+0xc8>)
 800c390:	601a      	str	r2, [r3, #0]
        break;
 800c392:	e004      	b.n	800c39e <LSM6DSM_G_Get_FS+0xae>
      default:
        *fullScale =   -1.0f;
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	4a09      	ldr	r2, [pc, #36]	@ (800c3bc <LSM6DSM_G_Get_FS+0xcc>)
 800c398:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 800c39a:	2301      	movs	r3, #1
 800c39c:	e000      	b.n	800c3a0 <LSM6DSM_G_Get_FS+0xb0>
    }
  }
  
  return COMPONENT_OK;
 800c39e:	2300      	movs	r3, #0
}
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	3710      	adds	r7, #16
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	bd80      	pop	{r7, pc}
 800c3a8:	42fa0000 	.word	0x42fa0000
 800c3ac:	43750000 	.word	0x43750000
 800c3b0:	43fa0000 	.word	0x43fa0000
 800c3b4:	447a0000 	.word	0x447a0000
 800c3b8:	44fa0000 	.word	0x44fa0000
 800c3bc:	bf800000 	.word	0xbf800000

0800c3c0 <LSM6DSM_G_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800c3c0:	b580      	push	{r7, lr}
 800c3c2:	b084      	sub	sp, #16
 800c3c4:	af00      	add	r7, sp, #0
 800c3c6:	6078      	str	r0, [r7, #4]
 800c3c8:	460b      	mov	r3, r1
 800c3ca:	70fb      	strb	r3, [r7, #3]

  LSM6DSM_ACC_GYRO_FS_G_t new_fs;
  
  switch( fullScale )
 800c3cc:	78fb      	ldrb	r3, [r7, #3]
 800c3ce:	2b04      	cmp	r3, #4
 800c3d0:	d00c      	beq.n	800c3ec <LSM6DSM_G_Set_FS+0x2c>
 800c3d2:	2b04      	cmp	r3, #4
 800c3d4:	dc0d      	bgt.n	800c3f2 <LSM6DSM_G_Set_FS+0x32>
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d002      	beq.n	800c3e0 <LSM6DSM_G_Set_FS+0x20>
 800c3da:	2b02      	cmp	r3, #2
 800c3dc:	d003      	beq.n	800c3e6 <LSM6DSM_G_Set_FS+0x26>
 800c3de:	e008      	b.n	800c3f2 <LSM6DSM_G_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSM_ACC_GYRO_FS_G_245dps;
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	73fb      	strb	r3, [r7, #15]
      break;
 800c3e4:	e007      	b.n	800c3f6 <LSM6DSM_G_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSM_ACC_GYRO_FS_G_500dps;
 800c3e6:	2304      	movs	r3, #4
 800c3e8:	73fb      	strb	r3, [r7, #15]
      break;
 800c3ea:	e004      	b.n	800c3f6 <LSM6DSM_G_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSM_ACC_GYRO_FS_G_2000dps;
 800c3ec:	230c      	movs	r3, #12
 800c3ee:	73fb      	strb	r3, [r7, #15]
      break;
 800c3f0:	e001      	b.n	800c3f6 <LSM6DSM_G_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800c3f2:	2301      	movs	r3, #1
 800c3f4:	e00a      	b.n	800c40c <LSM6DSM_G_Set_FS+0x4c>
  }
  
  if ( LSM6DSM_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 800c3f6:	7bfb      	ldrb	r3, [r7, #15]
 800c3f8:	4619      	mov	r1, r3
 800c3fa:	6878      	ldr	r0, [r7, #4]
 800c3fc:	f7fe f91f 	bl	800a63e <LSM6DSM_ACC_GYRO_W_FS_G>
 800c400:	4603      	mov	r3, r0
 800c402:	2b00      	cmp	r3, #0
 800c404:	d101      	bne.n	800c40a <LSM6DSM_G_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 800c406:	2301      	movs	r3, #1
 800c408:	e000      	b.n	800c40c <LSM6DSM_G_Set_FS+0x4c>
  }
  
  return COMPONENT_OK;
 800c40a:	2300      	movs	r3, #0
}
 800c40c:	4618      	mov	r0, r3
 800c40e:	3710      	adds	r7, #16
 800c410:	46bd      	mov	sp, r7
 800c412:	bd80      	pop	{r7, pc}

0800c414 <LSM6DSM_G_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b084      	sub	sp, #16
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
 800c41c:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSM_ACC_GYRO_FS_G_t new_fs;
  
  if ( fullScale <= 125.0f )
 800c420:	edd7 7a00 	vldr	s15, [r7]
 800c424:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800c4bc <LSM6DSM_G_Set_FS_Value+0xa8>
 800c428:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c42c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c430:	d808      	bhi.n	800c444 <LSM6DSM_G_Set_FS_Value+0x30>
  {
    if ( LSM6DSM_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSM_ACC_GYRO_FS_125_ENABLED ) == MEMS_ERROR )
 800c432:	2102      	movs	r1, #2
 800c434:	6878      	ldr	r0, [r7, #4]
 800c436:	f7fe f8bb 	bl	800a5b0 <LSM6DSM_ACC_GYRO_W_FS_125>
 800c43a:	4603      	mov	r3, r0
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d137      	bne.n	800c4b0 <LSM6DSM_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 800c440:	2301      	movs	r3, #1
 800c442:	e036      	b.n	800c4b2 <LSM6DSM_G_Set_FS_Value+0x9e>
  }
  
  else
  {
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSM_ACC_GYRO_FS_G_245dps
             : ( fullScale <=  500.0f ) ? LSM6DSM_ACC_GYRO_FS_G_500dps
 800c444:	edd7 7a00 	vldr	s15, [r7]
 800c448:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800c4c0 <LSM6DSM_G_Set_FS_Value+0xac>
 800c44c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c454:	d801      	bhi.n	800c45a <LSM6DSM_G_Set_FS_Value+0x46>
 800c456:	2300      	movs	r3, #0
 800c458:	e016      	b.n	800c488 <LSM6DSM_G_Set_FS_Value+0x74>
 800c45a:	edd7 7a00 	vldr	s15, [r7]
 800c45e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800c4c4 <LSM6DSM_G_Set_FS_Value+0xb0>
 800c462:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c46a:	d801      	bhi.n	800c470 <LSM6DSM_G_Set_FS_Value+0x5c>
 800c46c:	2304      	movs	r3, #4
 800c46e:	e00b      	b.n	800c488 <LSM6DSM_G_Set_FS_Value+0x74>
 800c470:	edd7 7a00 	vldr	s15, [r7]
 800c474:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800c4c8 <LSM6DSM_G_Set_FS_Value+0xb4>
 800c478:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c47c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c480:	d801      	bhi.n	800c486 <LSM6DSM_G_Set_FS_Value+0x72>
 800c482:	2308      	movs	r3, #8
 800c484:	e000      	b.n	800c488 <LSM6DSM_G_Set_FS_Value+0x74>
 800c486:	230c      	movs	r3, #12
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSM_ACC_GYRO_FS_G_245dps
 800c488:	73fb      	strb	r3, [r7, #15]
             : ( fullScale <= 1000.0f ) ? LSM6DSM_ACC_GYRO_FS_G_1000dps
             :                            LSM6DSM_ACC_GYRO_FS_G_2000dps;
             
    if ( LSM6DSM_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSM_ACC_GYRO_FS_125_DISABLED ) == MEMS_ERROR )
 800c48a:	2100      	movs	r1, #0
 800c48c:	6878      	ldr	r0, [r7, #4]
 800c48e:	f7fe f88f 	bl	800a5b0 <LSM6DSM_ACC_GYRO_W_FS_125>
 800c492:	4603      	mov	r3, r0
 800c494:	2b00      	cmp	r3, #0
 800c496:	d101      	bne.n	800c49c <LSM6DSM_G_Set_FS_Value+0x88>
    {
      return COMPONENT_ERROR;
 800c498:	2301      	movs	r3, #1
 800c49a:	e00a      	b.n	800c4b2 <LSM6DSM_G_Set_FS_Value+0x9e>
    }
    if ( LSM6DSM_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 800c49c:	7bfb      	ldrb	r3, [r7, #15]
 800c49e:	4619      	mov	r1, r3
 800c4a0:	6878      	ldr	r0, [r7, #4]
 800c4a2:	f7fe f8cc 	bl	800a63e <LSM6DSM_ACC_GYRO_W_FS_G>
 800c4a6:	4603      	mov	r3, r0
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d101      	bne.n	800c4b0 <LSM6DSM_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 800c4ac:	2301      	movs	r3, #1
 800c4ae:	e000      	b.n	800c4b2 <LSM6DSM_G_Set_FS_Value+0x9e>
    }
  }
  
  return COMPONENT_OK;
 800c4b0:	2300      	movs	r3, #0
}
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	3710      	adds	r7, #16
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	bd80      	pop	{r7, pc}
 800c4ba:	bf00      	nop
 800c4bc:	42fa0000 	.word	0x42fa0000
 800c4c0:	43750000 	.word	0x43750000
 800c4c4:	43fa0000 	.word	0x43fa0000
 800c4c8:	447a0000 	.word	0x447a0000

0800c4cc <LSM6DSM_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800c4cc:	b580      	push	{r7, lr}
 800c4ce:	b082      	sub	sp, #8
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	6078      	str	r0, [r7, #4]
 800c4d4:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM6DSM_ACC_GYRO_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 800c4d6:	6839      	ldr	r1, [r7, #0]
 800c4d8:	6878      	ldr	r0, [r7, #4]
 800c4da:	f7fd ffbf 	bl	800a45c <LSM6DSM_ACC_GYRO_R_WHO_AM_I>
 800c4de:	4603      	mov	r3, r0
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d101      	bne.n	800c4e8 <LSM6DSM_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 800c4e4:	2301      	movs	r3, #1
 800c4e6:	e000      	b.n	800c4ea <LSM6DSM_Get_WhoAmI+0x1e>
  }
  
  return COMPONENT_OK;
 800c4e8:	2300      	movs	r3, #0
}
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	3708      	adds	r7, #8
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	bd80      	pop	{r7, pc}

0800c4f2 <LSM6DSM_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800c4f2:	b580      	push	{r7, lr}
 800c4f4:	b084      	sub	sp, #16
 800c4f6:	af00      	add	r7, sp, #0
 800c4f8:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	73fb      	strb	r3, [r7, #15]
  
  if ( LSM6DSM_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 800c4fe:	f107 030f 	add.w	r3, r7, #15
 800c502:	4619      	mov	r1, r3
 800c504:	6878      	ldr	r0, [r7, #4]
 800c506:	f7ff ffe1 	bl	800c4cc <LSM6DSM_Get_WhoAmI>
 800c50a:	4603      	mov	r3, r0
 800c50c:	2b01      	cmp	r3, #1
 800c50e:	d101      	bne.n	800c514 <LSM6DSM_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 800c510:	2301      	movs	r3, #1
 800c512:	e007      	b.n	800c524 <LSM6DSM_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	781a      	ldrb	r2, [r3, #0]
 800c518:	7bfb      	ldrb	r3, [r7, #15]
 800c51a:	429a      	cmp	r2, r3
 800c51c:	d001      	beq.n	800c522 <LSM6DSM_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 800c51e:	2301      	movs	r3, #1
 800c520:	e000      	b.n	800c524 <LSM6DSM_Check_WhoAmI+0x32>
  }
  
  return COMPONENT_OK;
 800c522:	2300      	movs	r3, #0
}
 800c524:	4618      	mov	r0, r3
 800c526:	3710      	adds	r7, #16
 800c528:	46bd      	mov	sp, r7
 800c52a:	bd80      	pop	{r7, pc}

0800c52c <LSM6DSM_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b084      	sub	sp, #16
 800c530:	af00      	add	r7, sp, #0
 800c532:	6078      	str	r0, [r7, #4]
 800c534:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 800c536:	f107 0308 	add.w	r3, r7, #8
 800c53a:	2200      	movs	r2, #0
 800c53c:	601a      	str	r2, [r3, #0]
 800c53e:	809a      	strh	r2, [r3, #4]
  
  /* Read output registers from LSM6DSM_ACC_GYRO_OUTX_L_XL to LSM6DSM_ACC_GYRO_OUTZ_H_XL. */
  if ( LSM6DSM_ACC_GYRO_GetRawAccData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 800c540:	f107 0308 	add.w	r3, r7, #8
 800c544:	4619      	mov	r1, r3
 800c546:	6878      	ldr	r0, [r7, #4]
 800c548:	f7ff f829 	bl	800b59e <LSM6DSM_ACC_GYRO_GetRawAccData>
 800c54c:	4603      	mov	r3, r0
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d101      	bne.n	800c556 <LSM6DSM_X_Get_Axes_Raw+0x2a>
  {
    return COMPONENT_ERROR;
 800c552:	2301      	movs	r3, #1
 800c554:	e01d      	b.n	800c592 <LSM6DSM_X_Get_Axes_Raw+0x66>
  }
  
  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 800c556:	7a7b      	ldrb	r3, [r7, #9]
 800c558:	021b      	lsls	r3, r3, #8
 800c55a:	b29b      	uxth	r3, r3
 800c55c:	7a3a      	ldrb	r2, [r7, #8]
 800c55e:	4413      	add	r3, r2
 800c560:	b29b      	uxth	r3, r3
 800c562:	b21a      	sxth	r2, r3
 800c564:	683b      	ldr	r3, [r7, #0]
 800c566:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 800c568:	7afb      	ldrb	r3, [r7, #11]
 800c56a:	021b      	lsls	r3, r3, #8
 800c56c:	b29b      	uxth	r3, r3
 800c56e:	7aba      	ldrb	r2, [r7, #10]
 800c570:	4413      	add	r3, r2
 800c572:	b29a      	uxth	r2, r3
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	3302      	adds	r3, #2
 800c578:	b212      	sxth	r2, r2
 800c57a:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 800c57c:	7b7b      	ldrb	r3, [r7, #13]
 800c57e:	021b      	lsls	r3, r3, #8
 800c580:	b29b      	uxth	r3, r3
 800c582:	7b3a      	ldrb	r2, [r7, #12]
 800c584:	4413      	add	r3, r2
 800c586:	b29a      	uxth	r2, r3
 800c588:	683b      	ldr	r3, [r7, #0]
 800c58a:	3304      	adds	r3, #4
 800c58c:	b212      	sxth	r2, r2
 800c58e:	801a      	strh	r2, [r3, #0]
  
  return COMPONENT_OK;
 800c590:	2300      	movs	r3, #0
}
 800c592:	4618      	mov	r0, r3
 800c594:	3710      	adds	r7, #16
 800c596:	46bd      	mov	sp, r7
 800c598:	bd80      	pop	{r7, pc}
	...

0800c59c <LSM6DSM_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b084      	sub	sp, #16
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
 800c5a4:	460b      	mov	r3, r1
 800c5a6:	70fb      	strb	r3, [r7, #3]
  LSM6DSM_ACC_GYRO_ODR_XL_t new_odr;
  
  switch( odr )
 800c5a8:	78fb      	ldrb	r3, [r7, #3]
 800c5aa:	2b04      	cmp	r3, #4
 800c5ac:	d81b      	bhi.n	800c5e6 <LSM6DSM_X_Set_ODR_When_Enabled+0x4a>
 800c5ae:	a201      	add	r2, pc, #4	@ (adr r2, 800c5b4 <LSM6DSM_X_Set_ODR_When_Enabled+0x18>)
 800c5b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5b4:	0800c5c9 	.word	0x0800c5c9
 800c5b8:	0800c5cf 	.word	0x0800c5cf
 800c5bc:	0800c5d5 	.word	0x0800c5d5
 800c5c0:	0800c5db 	.word	0x0800c5db
 800c5c4:	0800c5e1 	.word	0x0800c5e1
  {
    case ODR_LOW:
      new_odr = LSM6DSM_ACC_GYRO_ODR_XL_13Hz;
 800c5c8:	2310      	movs	r3, #16
 800c5ca:	73fb      	strb	r3, [r7, #15]
      break;
 800c5cc:	e00d      	b.n	800c5ea <LSM6DSM_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSM_ACC_GYRO_ODR_XL_13Hz;
 800c5ce:	2310      	movs	r3, #16
 800c5d0:	73fb      	strb	r3, [r7, #15]
      break;
 800c5d2:	e00a      	b.n	800c5ea <LSM6DSM_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSM_ACC_GYRO_ODR_XL_26Hz;
 800c5d4:	2320      	movs	r3, #32
 800c5d6:	73fb      	strb	r3, [r7, #15]
      break;
 800c5d8:	e007      	b.n	800c5ea <LSM6DSM_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSM_ACC_GYRO_ODR_XL_52Hz;
 800c5da:	2330      	movs	r3, #48	@ 0x30
 800c5dc:	73fb      	strb	r3, [r7, #15]
      break;
 800c5de:	e004      	b.n	800c5ea <LSM6DSM_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSM_ACC_GYRO_ODR_XL_104Hz;
 800c5e0:	2340      	movs	r3, #64	@ 0x40
 800c5e2:	73fb      	strb	r3, [r7, #15]
      break;
 800c5e4:	e001      	b.n	800c5ea <LSM6DSM_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	e00a      	b.n	800c600 <LSM6DSM_X_Set_ODR_When_Enabled+0x64>
  }
  
  if ( LSM6DSM_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 800c5ea:	7bfb      	ldrb	r3, [r7, #15]
 800c5ec:	4619      	mov	r1, r3
 800c5ee:	6878      	ldr	r0, [r7, #4]
 800c5f0:	f7fd ff97 	bl	800a522 <LSM6DSM_ACC_GYRO_W_ODR_XL>
 800c5f4:	4603      	mov	r3, r0
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d101      	bne.n	800c5fe <LSM6DSM_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 800c5fa:	2301      	movs	r3, #1
 800c5fc:	e000      	b.n	800c600 <LSM6DSM_X_Set_ODR_When_Enabled+0x64>
  }
  
  return COMPONENT_OK;
 800c5fe:	2300      	movs	r3, #0
}
 800c600:	4618      	mov	r0, r3
 800c602:	3710      	adds	r7, #16
 800c604:	46bd      	mov	sp, r7
 800c606:	bd80      	pop	{r7, pc}

0800c608 <LSM6DSM_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800c608:	b480      	push	{r7}
 800c60a:	b085      	sub	sp, #20
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
 800c610:	460b      	mov	r3, r1
 800c612:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	689b      	ldr	r3, [r3, #8]
 800c618:	60fb      	str	r3, [r7, #12]
  LSM6DSM_X_Data_t *pComponentData = ( LSM6DSM_X_Data_t * )pData->pComponentData;
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	60bb      	str	r3, [r7, #8]
  
  switch( odr )
 800c620:	78fb      	ldrb	r3, [r7, #3]
 800c622:	2b04      	cmp	r3, #4
 800c624:	d820      	bhi.n	800c668 <LSM6DSM_X_Set_ODR_When_Disabled+0x60>
 800c626:	a201      	add	r2, pc, #4	@ (adr r2, 800c62c <LSM6DSM_X_Set_ODR_When_Disabled+0x24>)
 800c628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c62c:	0800c641 	.word	0x0800c641
 800c630:	0800c649 	.word	0x0800c649
 800c634:	0800c651 	.word	0x0800c651
 800c638:	0800c659 	.word	0x0800c659
 800c63c:	0800c661 	.word	0x0800c661
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800c640:	68bb      	ldr	r3, [r7, #8]
 800c642:	4a0e      	ldr	r2, [pc, #56]	@ (800c67c <LSM6DSM_X_Set_ODR_When_Disabled+0x74>)
 800c644:	605a      	str	r2, [r3, #4]
      break;
 800c646:	e011      	b.n	800c66c <LSM6DSM_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800c648:	68bb      	ldr	r3, [r7, #8]
 800c64a:	4a0c      	ldr	r2, [pc, #48]	@ (800c67c <LSM6DSM_X_Set_ODR_When_Disabled+0x74>)
 800c64c:	605a      	str	r2, [r3, #4]
      break;
 800c64e:	e00d      	b.n	800c66c <LSM6DSM_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 800c650:	68bb      	ldr	r3, [r7, #8]
 800c652:	4a0b      	ldr	r2, [pc, #44]	@ (800c680 <LSM6DSM_X_Set_ODR_When_Disabled+0x78>)
 800c654:	605a      	str	r2, [r3, #4]
      break;
 800c656:	e009      	b.n	800c66c <LSM6DSM_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 800c658:	68bb      	ldr	r3, [r7, #8]
 800c65a:	4a0a      	ldr	r2, [pc, #40]	@ (800c684 <LSM6DSM_X_Set_ODR_When_Disabled+0x7c>)
 800c65c:	605a      	str	r2, [r3, #4]
      break;
 800c65e:	e005      	b.n	800c66c <LSM6DSM_X_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 800c660:	68bb      	ldr	r3, [r7, #8]
 800c662:	4a09      	ldr	r2, [pc, #36]	@ (800c688 <LSM6DSM_X_Set_ODR_When_Disabled+0x80>)
 800c664:	605a      	str	r2, [r3, #4]
      break;
 800c666:	e001      	b.n	800c66c <LSM6DSM_X_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 800c668:	2301      	movs	r3, #1
 800c66a:	e000      	b.n	800c66e <LSM6DSM_X_Set_ODR_When_Disabled+0x66>
  }
  
  return COMPONENT_OK;
 800c66c:	2300      	movs	r3, #0
}
 800c66e:	4618      	mov	r0, r3
 800c670:	3714      	adds	r7, #20
 800c672:	46bd      	mov	sp, r7
 800c674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c678:	4770      	bx	lr
 800c67a:	bf00      	nop
 800c67c:	41500000 	.word	0x41500000
 800c680:	41d00000 	.word	0x41d00000
 800c684:	42500000 	.word	0x42500000
 800c688:	42d00000 	.word	0x42d00000

0800c68c <LSM6DSM_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b084      	sub	sp, #16
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
 800c694:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSM_ACC_GYRO_ODR_XL_t new_odr;
  
  new_odr = ( odr <=   13.0f ) ? LSM6DSM_ACC_GYRO_ODR_XL_13Hz
          : ( odr <=   26.0f ) ? LSM6DSM_ACC_GYRO_ODR_XL_26Hz
 800c698:	edd7 7a00 	vldr	s15, [r7]
 800c69c:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 800c6a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6a8:	d801      	bhi.n	800c6ae <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x22>
 800c6aa:	2310      	movs	r3, #16
 800c6ac:	e058      	b.n	800c760 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c6ae:	edd7 7a00 	vldr	s15, [r7]
 800c6b2:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800c6b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6be:	d801      	bhi.n	800c6c4 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x38>
 800c6c0:	2320      	movs	r3, #32
 800c6c2:	e04d      	b.n	800c760 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c6c4:	edd7 7a00 	vldr	s15, [r7]
 800c6c8:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800c780 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xf4>
 800c6cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6d4:	d801      	bhi.n	800c6da <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x4e>
 800c6d6:	2330      	movs	r3, #48	@ 0x30
 800c6d8:	e042      	b.n	800c760 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c6da:	edd7 7a00 	vldr	s15, [r7]
 800c6de:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800c784 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xf8>
 800c6e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6ea:	d801      	bhi.n	800c6f0 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x64>
 800c6ec:	2340      	movs	r3, #64	@ 0x40
 800c6ee:	e037      	b.n	800c760 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c6f0:	edd7 7a00 	vldr	s15, [r7]
 800c6f4:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800c788 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xfc>
 800c6f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c700:	d801      	bhi.n	800c706 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x7a>
 800c702:	2350      	movs	r3, #80	@ 0x50
 800c704:	e02c      	b.n	800c760 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c706:	edd7 7a00 	vldr	s15, [r7]
 800c70a:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800c78c <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x100>
 800c70e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c716:	d801      	bhi.n	800c71c <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x90>
 800c718:	2360      	movs	r3, #96	@ 0x60
 800c71a:	e021      	b.n	800c760 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c71c:	edd7 7a00 	vldr	s15, [r7]
 800c720:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800c790 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x104>
 800c724:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c72c:	d801      	bhi.n	800c732 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xa6>
 800c72e:	2370      	movs	r3, #112	@ 0x70
 800c730:	e016      	b.n	800c760 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c732:	edd7 7a00 	vldr	s15, [r7]
 800c736:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800c794 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x108>
 800c73a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c73e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c742:	d801      	bhi.n	800c748 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xbc>
 800c744:	2380      	movs	r3, #128	@ 0x80
 800c746:	e00b      	b.n	800c760 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c748:	edd7 7a00 	vldr	s15, [r7]
 800c74c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800c798 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x10c>
 800c750:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c758:	d801      	bhi.n	800c75e <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd2>
 800c75a:	2390      	movs	r3, #144	@ 0x90
 800c75c:	e000      	b.n	800c760 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c75e:	23a0      	movs	r3, #160	@ 0xa0
  new_odr = ( odr <=   13.0f ) ? LSM6DSM_ACC_GYRO_ODR_XL_13Hz
 800c760:	73fb      	strb	r3, [r7, #15]
          : ( odr <=  833.0f ) ? LSM6DSM_ACC_GYRO_ODR_XL_833Hz
          : ( odr <= 1660.0f ) ? LSM6DSM_ACC_GYRO_ODR_XL_1660Hz
          : ( odr <= 3330.0f ) ? LSM6DSM_ACC_GYRO_ODR_XL_3330Hz
          :                      LSM6DSM_ACC_GYRO_ODR_XL_6660Hz;
            
  if ( LSM6DSM_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 800c762:	7bfb      	ldrb	r3, [r7, #15]
 800c764:	4619      	mov	r1, r3
 800c766:	6878      	ldr	r0, [r7, #4]
 800c768:	f7fd fedb 	bl	800a522 <LSM6DSM_ACC_GYRO_W_ODR_XL>
 800c76c:	4603      	mov	r3, r0
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d101      	bne.n	800c776 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 800c772:	2301      	movs	r3, #1
 800c774:	e000      	b.n	800c778 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xec>
  }
  
  return COMPONENT_OK;
 800c776:	2300      	movs	r3, #0
}
 800c778:	4618      	mov	r0, r3
 800c77a:	3710      	adds	r7, #16
 800c77c:	46bd      	mov	sp, r7
 800c77e:	bd80      	pop	{r7, pc}
 800c780:	42500000 	.word	0x42500000
 800c784:	42d00000 	.word	0x42d00000
 800c788:	43500000 	.word	0x43500000
 800c78c:	43d00000 	.word	0x43d00000
 800c790:	44504000 	.word	0x44504000
 800c794:	44cf8000 	.word	0x44cf8000
 800c798:	45502000 	.word	0x45502000

0800c79c <LSM6DSM_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 800c79c:	b480      	push	{r7}
 800c79e:	b085      	sub	sp, #20
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
 800c7a4:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	689b      	ldr	r3, [r3, #8]
 800c7ac:	60fb      	str	r3, [r7, #12]
  LSM6DSM_X_Data_t *pComponentData = ( LSM6DSM_X_Data_t * )pData->pComponentData;
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	60bb      	str	r3, [r7, #8]
  
  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
                               : ( odr <=   26.0f ) ? 26.0f
 800c7b4:	edd7 7a00 	vldr	s15, [r7]
 800c7b8:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 800c7bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c7c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7c4:	d801      	bhi.n	800c7ca <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x2e>
 800c7c6:	4b32      	ldr	r3, [pc, #200]	@ (800c890 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xf4>)
 800c7c8:	e058      	b.n	800c87c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <=   52.0f ) ? 52.0f
 800c7ca:	edd7 7a00 	vldr	s15, [r7]
 800c7ce:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800c7d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c7d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7da:	d801      	bhi.n	800c7e0 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x44>
 800c7dc:	4b2d      	ldr	r3, [pc, #180]	@ (800c894 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xf8>)
 800c7de:	e04d      	b.n	800c87c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <=  104.0f ) ? 104.0f
 800c7e0:	edd7 7a00 	vldr	s15, [r7]
 800c7e4:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800c898 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xfc>
 800c7e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c7ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7f0:	d801      	bhi.n	800c7f6 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x5a>
 800c7f2:	4b2a      	ldr	r3, [pc, #168]	@ (800c89c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x100>)
 800c7f4:	e042      	b.n	800c87c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <=  208.0f ) ? 208.0f
 800c7f6:	edd7 7a00 	vldr	s15, [r7]
 800c7fa:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800c8a0 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x104>
 800c7fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c806:	d801      	bhi.n	800c80c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x70>
 800c808:	4b26      	ldr	r3, [pc, #152]	@ (800c8a4 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x108>)
 800c80a:	e037      	b.n	800c87c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <=  416.0f ) ? 416.0f
 800c80c:	edd7 7a00 	vldr	s15, [r7]
 800c810:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800c8a8 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x10c>
 800c814:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c81c:	d801      	bhi.n	800c822 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x86>
 800c81e:	4b23      	ldr	r3, [pc, #140]	@ (800c8ac <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x110>)
 800c820:	e02c      	b.n	800c87c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <=  833.0f ) ? 833.0f
 800c822:	edd7 7a00 	vldr	s15, [r7]
 800c826:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800c8b0 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x114>
 800c82a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c82e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c832:	d801      	bhi.n	800c838 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x9c>
 800c834:	4b1f      	ldr	r3, [pc, #124]	@ (800c8b4 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x118>)
 800c836:	e021      	b.n	800c87c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 1660.0f ) ? 1660.0f
 800c838:	edd7 7a00 	vldr	s15, [r7]
 800c83c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800c8b8 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x11c>
 800c840:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c848:	d801      	bhi.n	800c84e <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xb2>
 800c84a:	4b1c      	ldr	r3, [pc, #112]	@ (800c8bc <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x120>)
 800c84c:	e016      	b.n	800c87c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 3330.0f ) ? 3330.0f
 800c84e:	edd7 7a00 	vldr	s15, [r7]
 800c852:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800c8c0 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x124>
 800c856:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c85a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c85e:	d801      	bhi.n	800c864 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xc8>
 800c860:	4b18      	ldr	r3, [pc, #96]	@ (800c8c4 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x128>)
 800c862:	e00b      	b.n	800c87c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               :                      6660.0f;
 800c864:	edd7 7a00 	vldr	s15, [r7]
 800c868:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800c8c8 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x12c>
 800c86c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c874:	d801      	bhi.n	800c87a <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xde>
 800c876:	4b15      	ldr	r3, [pc, #84]	@ (800c8cc <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x130>)
 800c878:	e000      	b.n	800c87c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
 800c87a:	4b15      	ldr	r3, [pc, #84]	@ (800c8d0 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
 800c87c:	68ba      	ldr	r2, [r7, #8]
 800c87e:	6053      	str	r3, [r2, #4]
                                 
  return COMPONENT_OK;
 800c880:	2300      	movs	r3, #0
}
 800c882:	4618      	mov	r0, r3
 800c884:	3714      	adds	r7, #20
 800c886:	46bd      	mov	sp, r7
 800c888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88c:	4770      	bx	lr
 800c88e:	bf00      	nop
 800c890:	41500000 	.word	0x41500000
 800c894:	41d00000 	.word	0x41d00000
 800c898:	42500000 	.word	0x42500000
 800c89c:	42500000 	.word	0x42500000
 800c8a0:	42d00000 	.word	0x42d00000
 800c8a4:	42d00000 	.word	0x42d00000
 800c8a8:	43500000 	.word	0x43500000
 800c8ac:	43500000 	.word	0x43500000
 800c8b0:	43d00000 	.word	0x43d00000
 800c8b4:	43d00000 	.word	0x43d00000
 800c8b8:	44504000 	.word	0x44504000
 800c8bc:	44504000 	.word	0x44504000
 800c8c0:	44cf8000 	.word	0x44cf8000
 800c8c4:	44cf8000 	.word	0x44cf8000
 800c8c8:	45502000 	.word	0x45502000
 800c8cc:	45502000 	.word	0x45502000
 800c8d0:	45d02000 	.word	0x45d02000

0800c8d4 <LSM6DSM_G_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 800c8d4:	b580      	push	{r7, lr}
 800c8d6:	b084      	sub	sp, #16
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	6078      	str	r0, [r7, #4]
 800c8dc:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 800c8de:	f107 0308 	add.w	r3, r7, #8
 800c8e2:	2200      	movs	r2, #0
 800c8e4:	601a      	str	r2, [r3, #0]
 800c8e6:	809a      	strh	r2, [r3, #4]
  
  /* Read output registers from LSM6DSM_ACC_GYRO_OUTX_L_G to LSM6DSM_ACC_GYRO_OUTZ_H_G. */
  if ( LSM6DSM_ACC_GYRO_GetRawGyroData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 800c8e8:	f107 0308 	add.w	r3, r7, #8
 800c8ec:	4619      	mov	r1, r3
 800c8ee:	6878      	ldr	r0, [r7, #4]
 800c8f0:	f7fe fe22 	bl	800b538 <LSM6DSM_ACC_GYRO_GetRawGyroData>
 800c8f4:	4603      	mov	r3, r0
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d101      	bne.n	800c8fe <LSM6DSM_G_Get_Axes_Raw+0x2a>
  {
    return COMPONENT_ERROR;
 800c8fa:	2301      	movs	r3, #1
 800c8fc:	e01d      	b.n	800c93a <LSM6DSM_G_Get_Axes_Raw+0x66>
  }
  
  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 800c8fe:	7a7b      	ldrb	r3, [r7, #9]
 800c900:	021b      	lsls	r3, r3, #8
 800c902:	b29b      	uxth	r3, r3
 800c904:	7a3a      	ldrb	r2, [r7, #8]
 800c906:	4413      	add	r3, r2
 800c908:	b29b      	uxth	r3, r3
 800c90a:	b21a      	sxth	r2, r3
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 800c910:	7afb      	ldrb	r3, [r7, #11]
 800c912:	021b      	lsls	r3, r3, #8
 800c914:	b29b      	uxth	r3, r3
 800c916:	7aba      	ldrb	r2, [r7, #10]
 800c918:	4413      	add	r3, r2
 800c91a:	b29a      	uxth	r2, r3
 800c91c:	683b      	ldr	r3, [r7, #0]
 800c91e:	3302      	adds	r3, #2
 800c920:	b212      	sxth	r2, r2
 800c922:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 800c924:	7b7b      	ldrb	r3, [r7, #13]
 800c926:	021b      	lsls	r3, r3, #8
 800c928:	b29b      	uxth	r3, r3
 800c92a:	7b3a      	ldrb	r2, [r7, #12]
 800c92c:	4413      	add	r3, r2
 800c92e:	b29a      	uxth	r2, r3
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	3304      	adds	r3, #4
 800c934:	b212      	sxth	r2, r2
 800c936:	801a      	strh	r2, [r3, #0]
  
  return COMPONENT_OK;
 800c938:	2300      	movs	r3, #0
}
 800c93a:	4618      	mov	r0, r3
 800c93c:	3710      	adds	r7, #16
 800c93e:	46bd      	mov	sp, r7
 800c940:	bd80      	pop	{r7, pc}
	...

0800c944 <LSM6DSM_G_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b084      	sub	sp, #16
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
 800c94c:	460b      	mov	r3, r1
 800c94e:	70fb      	strb	r3, [r7, #3]
  LSM6DSM_ACC_GYRO_ODR_G_t new_odr;
  
  switch( odr )
 800c950:	78fb      	ldrb	r3, [r7, #3]
 800c952:	2b04      	cmp	r3, #4
 800c954:	d81b      	bhi.n	800c98e <LSM6DSM_G_Set_ODR_When_Enabled+0x4a>
 800c956:	a201      	add	r2, pc, #4	@ (adr r2, 800c95c <LSM6DSM_G_Set_ODR_When_Enabled+0x18>)
 800c958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c95c:	0800c971 	.word	0x0800c971
 800c960:	0800c977 	.word	0x0800c977
 800c964:	0800c97d 	.word	0x0800c97d
 800c968:	0800c983 	.word	0x0800c983
 800c96c:	0800c989 	.word	0x0800c989
  {
    case ODR_LOW:
      new_odr = LSM6DSM_ACC_GYRO_ODR_G_13Hz;
 800c970:	2310      	movs	r3, #16
 800c972:	73fb      	strb	r3, [r7, #15]
      break;
 800c974:	e00d      	b.n	800c992 <LSM6DSM_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSM_ACC_GYRO_ODR_G_13Hz;
 800c976:	2310      	movs	r3, #16
 800c978:	73fb      	strb	r3, [r7, #15]
      break;
 800c97a:	e00a      	b.n	800c992 <LSM6DSM_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSM_ACC_GYRO_ODR_G_26Hz;
 800c97c:	2320      	movs	r3, #32
 800c97e:	73fb      	strb	r3, [r7, #15]
      break;
 800c980:	e007      	b.n	800c992 <LSM6DSM_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSM_ACC_GYRO_ODR_G_52Hz;
 800c982:	2330      	movs	r3, #48	@ 0x30
 800c984:	73fb      	strb	r3, [r7, #15]
      break;
 800c986:	e004      	b.n	800c992 <LSM6DSM_G_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSM_ACC_GYRO_ODR_G_104Hz;
 800c988:	2340      	movs	r3, #64	@ 0x40
 800c98a:	73fb      	strb	r3, [r7, #15]
      break;
 800c98c:	e001      	b.n	800c992 <LSM6DSM_G_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 800c98e:	2301      	movs	r3, #1
 800c990:	e00a      	b.n	800c9a8 <LSM6DSM_G_Set_ODR_When_Enabled+0x64>
  }
  
  if ( LSM6DSM_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 800c992:	7bfb      	ldrb	r3, [r7, #15]
 800c994:	4619      	mov	r1, r3
 800c996:	6878      	ldr	r0, [r7, #4]
 800c998:	f7fd fe98 	bl	800a6cc <LSM6DSM_ACC_GYRO_W_ODR_G>
 800c99c:	4603      	mov	r3, r0
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d101      	bne.n	800c9a6 <LSM6DSM_G_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 800c9a2:	2301      	movs	r3, #1
 800c9a4:	e000      	b.n	800c9a8 <LSM6DSM_G_Set_ODR_When_Enabled+0x64>
  }
  
  return COMPONENT_OK;
 800c9a6:	2300      	movs	r3, #0
}
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	3710      	adds	r7, #16
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	bd80      	pop	{r7, pc}

0800c9b0 <LSM6DSM_G_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800c9b0:	b480      	push	{r7}
 800c9b2:	b085      	sub	sp, #20
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
 800c9b8:	460b      	mov	r3, r1
 800c9ba:	70fb      	strb	r3, [r7, #3]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	689b      	ldr	r3, [r3, #8]
 800c9c0:	60fb      	str	r3, [r7, #12]
  LSM6DSM_G_Data_t *pComponentData = ( LSM6DSM_G_Data_t * )pData->pComponentData;
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	60bb      	str	r3, [r7, #8]
  
  switch( odr )
 800c9c8:	78fb      	ldrb	r3, [r7, #3]
 800c9ca:	2b04      	cmp	r3, #4
 800c9cc:	d820      	bhi.n	800ca10 <LSM6DSM_G_Set_ODR_When_Disabled+0x60>
 800c9ce:	a201      	add	r2, pc, #4	@ (adr r2, 800c9d4 <LSM6DSM_G_Set_ODR_When_Disabled+0x24>)
 800c9d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9d4:	0800c9e9 	.word	0x0800c9e9
 800c9d8:	0800c9f1 	.word	0x0800c9f1
 800c9dc:	0800c9f9 	.word	0x0800c9f9
 800c9e0:	0800ca01 	.word	0x0800ca01
 800c9e4:	0800ca09 	.word	0x0800ca09
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800c9e8:	68bb      	ldr	r3, [r7, #8]
 800c9ea:	4a0e      	ldr	r2, [pc, #56]	@ (800ca24 <LSM6DSM_G_Set_ODR_When_Disabled+0x74>)
 800c9ec:	605a      	str	r2, [r3, #4]
      break;
 800c9ee:	e011      	b.n	800ca14 <LSM6DSM_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800c9f0:	68bb      	ldr	r3, [r7, #8]
 800c9f2:	4a0c      	ldr	r2, [pc, #48]	@ (800ca24 <LSM6DSM_G_Set_ODR_When_Disabled+0x74>)
 800c9f4:	605a      	str	r2, [r3, #4]
      break;
 800c9f6:	e00d      	b.n	800ca14 <LSM6DSM_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 800c9f8:	68bb      	ldr	r3, [r7, #8]
 800c9fa:	4a0b      	ldr	r2, [pc, #44]	@ (800ca28 <LSM6DSM_G_Set_ODR_When_Disabled+0x78>)
 800c9fc:	605a      	str	r2, [r3, #4]
      break;
 800c9fe:	e009      	b.n	800ca14 <LSM6DSM_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	4a0a      	ldr	r2, [pc, #40]	@ (800ca2c <LSM6DSM_G_Set_ODR_When_Disabled+0x7c>)
 800ca04:	605a      	str	r2, [r3, #4]
      break;
 800ca06:	e005      	b.n	800ca14 <LSM6DSM_G_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 800ca08:	68bb      	ldr	r3, [r7, #8]
 800ca0a:	4a09      	ldr	r2, [pc, #36]	@ (800ca30 <LSM6DSM_G_Set_ODR_When_Disabled+0x80>)
 800ca0c:	605a      	str	r2, [r3, #4]
      break;
 800ca0e:	e001      	b.n	800ca14 <LSM6DSM_G_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 800ca10:	2301      	movs	r3, #1
 800ca12:	e000      	b.n	800ca16 <LSM6DSM_G_Set_ODR_When_Disabled+0x66>
  }
  
  return COMPONENT_OK;
 800ca14:	2300      	movs	r3, #0
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	3714      	adds	r7, #20
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca20:	4770      	bx	lr
 800ca22:	bf00      	nop
 800ca24:	41500000 	.word	0x41500000
 800ca28:	41d00000 	.word	0x41d00000
 800ca2c:	42500000 	.word	0x42500000
 800ca30:	42d00000 	.word	0x42d00000

0800ca34 <LSM6DSM_G_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 800ca34:	b580      	push	{r7, lr}
 800ca36:	b084      	sub	sp, #16
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	6078      	str	r0, [r7, #4]
 800ca3c:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSM_ACC_GYRO_ODR_G_t new_odr;
  
  new_odr = ( odr <=  13.0f )  ? LSM6DSM_ACC_GYRO_ODR_G_13Hz
          : ( odr <=  26.0f )  ? LSM6DSM_ACC_GYRO_ODR_G_26Hz
 800ca40:	edd7 7a00 	vldr	s15, [r7]
 800ca44:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 800ca48:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca50:	d801      	bhi.n	800ca56 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x22>
 800ca52:	2310      	movs	r3, #16
 800ca54:	e058      	b.n	800cb08 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800ca56:	edd7 7a00 	vldr	s15, [r7]
 800ca5a:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800ca5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca66:	d801      	bhi.n	800ca6c <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x38>
 800ca68:	2320      	movs	r3, #32
 800ca6a:	e04d      	b.n	800cb08 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800ca6c:	edd7 7a00 	vldr	s15, [r7]
 800ca70:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800cb28 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xf4>
 800ca74:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca7c:	d801      	bhi.n	800ca82 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x4e>
 800ca7e:	2330      	movs	r3, #48	@ 0x30
 800ca80:	e042      	b.n	800cb08 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800ca82:	edd7 7a00 	vldr	s15, [r7]
 800ca86:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800cb2c <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xf8>
 800ca8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca92:	d801      	bhi.n	800ca98 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x64>
 800ca94:	2340      	movs	r3, #64	@ 0x40
 800ca96:	e037      	b.n	800cb08 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800ca98:	edd7 7a00 	vldr	s15, [r7]
 800ca9c:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800cb30 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xfc>
 800caa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800caa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caa8:	d801      	bhi.n	800caae <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x7a>
 800caaa:	2350      	movs	r3, #80	@ 0x50
 800caac:	e02c      	b.n	800cb08 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800caae:	edd7 7a00 	vldr	s15, [r7]
 800cab2:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800cb34 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x100>
 800cab6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800caba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cabe:	d801      	bhi.n	800cac4 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x90>
 800cac0:	2360      	movs	r3, #96	@ 0x60
 800cac2:	e021      	b.n	800cb08 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800cac4:	edd7 7a00 	vldr	s15, [r7]
 800cac8:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800cb38 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x104>
 800cacc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cad4:	d801      	bhi.n	800cada <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xa6>
 800cad6:	2370      	movs	r3, #112	@ 0x70
 800cad8:	e016      	b.n	800cb08 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800cada:	edd7 7a00 	vldr	s15, [r7]
 800cade:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800cb3c <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x108>
 800cae2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caea:	d801      	bhi.n	800caf0 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xbc>
 800caec:	2380      	movs	r3, #128	@ 0x80
 800caee:	e00b      	b.n	800cb08 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800caf0:	edd7 7a00 	vldr	s15, [r7]
 800caf4:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800cb40 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x10c>
 800caf8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cafc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb00:	d801      	bhi.n	800cb06 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd2>
 800cb02:	2390      	movs	r3, #144	@ 0x90
 800cb04:	e000      	b.n	800cb08 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800cb06:	23a0      	movs	r3, #160	@ 0xa0
  new_odr = ( odr <=  13.0f )  ? LSM6DSM_ACC_GYRO_ODR_G_13Hz
 800cb08:	73fb      	strb	r3, [r7, #15]
          : ( odr <= 833.0f )  ? LSM6DSM_ACC_GYRO_ODR_G_833Hz
          : ( odr <= 1660.0f ) ? LSM6DSM_ACC_GYRO_ODR_G_1660Hz
          : ( odr <= 3330.0f ) ? LSM6DSM_ACC_GYRO_ODR_G_3330Hz
          :                      LSM6DSM_ACC_GYRO_ODR_G_6660Hz;
            
  if ( LSM6DSM_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 800cb0a:	7bfb      	ldrb	r3, [r7, #15]
 800cb0c:	4619      	mov	r1, r3
 800cb0e:	6878      	ldr	r0, [r7, #4]
 800cb10:	f7fd fddc 	bl	800a6cc <LSM6DSM_ACC_GYRO_W_ODR_G>
 800cb14:	4603      	mov	r3, r0
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d101      	bne.n	800cb1e <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 800cb1a:	2301      	movs	r3, #1
 800cb1c:	e000      	b.n	800cb20 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xec>
  }
  
  return COMPONENT_OK;
 800cb1e:	2300      	movs	r3, #0
}
 800cb20:	4618      	mov	r0, r3
 800cb22:	3710      	adds	r7, #16
 800cb24:	46bd      	mov	sp, r7
 800cb26:	bd80      	pop	{r7, pc}
 800cb28:	42500000 	.word	0x42500000
 800cb2c:	42d00000 	.word	0x42d00000
 800cb30:	43500000 	.word	0x43500000
 800cb34:	43d00000 	.word	0x43d00000
 800cb38:	44504000 	.word	0x44504000
 800cb3c:	44cf8000 	.word	0x44cf8000
 800cb40:	45502000 	.word	0x45502000

0800cb44 <LSM6DSM_G_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 800cb44:	b480      	push	{r7}
 800cb46:	b085      	sub	sp, #20
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	6078      	str	r0, [r7, #4]
 800cb4c:	ed87 0a00 	vstr	s0, [r7]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	689b      	ldr	r3, [r3, #8]
 800cb54:	60fb      	str	r3, [r7, #12]
  LSM6DSM_G_Data_t *pComponentData = ( LSM6DSM_G_Data_t * )pData->pComponentData;
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	60bb      	str	r3, [r7, #8]
  
  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
                               : ( odr <=  26.0f )  ? 26.0f
 800cb5c:	edd7 7a00 	vldr	s15, [r7]
 800cb60:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 800cb64:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb6c:	d801      	bhi.n	800cb72 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x2e>
 800cb6e:	4b32      	ldr	r3, [pc, #200]	@ (800cc38 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xf4>)
 800cb70:	e058      	b.n	800cc24 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <=  52.0f )  ? 52.0f
 800cb72:	edd7 7a00 	vldr	s15, [r7]
 800cb76:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800cb7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb82:	d801      	bhi.n	800cb88 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x44>
 800cb84:	4b2d      	ldr	r3, [pc, #180]	@ (800cc3c <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xf8>)
 800cb86:	e04d      	b.n	800cc24 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 104.0f )  ? 104.0f
 800cb88:	edd7 7a00 	vldr	s15, [r7]
 800cb8c:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800cc40 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xfc>
 800cb90:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb98:	d801      	bhi.n	800cb9e <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x5a>
 800cb9a:	4b2a      	ldr	r3, [pc, #168]	@ (800cc44 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x100>)
 800cb9c:	e042      	b.n	800cc24 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 208.0f )  ? 208.0f
 800cb9e:	edd7 7a00 	vldr	s15, [r7]
 800cba2:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800cc48 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x104>
 800cba6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cbaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbae:	d801      	bhi.n	800cbb4 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x70>
 800cbb0:	4b26      	ldr	r3, [pc, #152]	@ (800cc4c <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x108>)
 800cbb2:	e037      	b.n	800cc24 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 416.0f )  ? 416.0f
 800cbb4:	edd7 7a00 	vldr	s15, [r7]
 800cbb8:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800cc50 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x10c>
 800cbbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cbc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbc4:	d801      	bhi.n	800cbca <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x86>
 800cbc6:	4b23      	ldr	r3, [pc, #140]	@ (800cc54 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x110>)
 800cbc8:	e02c      	b.n	800cc24 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 833.0f )  ? 833.0f
 800cbca:	edd7 7a00 	vldr	s15, [r7]
 800cbce:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800cc58 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x114>
 800cbd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cbd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbda:	d801      	bhi.n	800cbe0 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x9c>
 800cbdc:	4b1f      	ldr	r3, [pc, #124]	@ (800cc5c <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x118>)
 800cbde:	e021      	b.n	800cc24 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 1660.0f ) ? 1660.0f
 800cbe0:	edd7 7a00 	vldr	s15, [r7]
 800cbe4:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800cc60 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x11c>
 800cbe8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cbec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbf0:	d801      	bhi.n	800cbf6 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xb2>
 800cbf2:	4b1c      	ldr	r3, [pc, #112]	@ (800cc64 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x120>)
 800cbf4:	e016      	b.n	800cc24 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 3330.0f ) ? 3330.0f
 800cbf6:	edd7 7a00 	vldr	s15, [r7]
 800cbfa:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800cc68 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x124>
 800cbfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc06:	d801      	bhi.n	800cc0c <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xc8>
 800cc08:	4b18      	ldr	r3, [pc, #96]	@ (800cc6c <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x128>)
 800cc0a:	e00b      	b.n	800cc24 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               :                      6660.0f;
 800cc0c:	edd7 7a00 	vldr	s15, [r7]
 800cc10:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800cc70 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x12c>
 800cc14:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc1c:	d801      	bhi.n	800cc22 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xde>
 800cc1e:	4b15      	ldr	r3, [pc, #84]	@ (800cc74 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x130>)
 800cc20:	e000      	b.n	800cc24 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
 800cc22:	4b15      	ldr	r3, [pc, #84]	@ (800cc78 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
 800cc24:	68ba      	ldr	r2, [r7, #8]
 800cc26:	6053      	str	r3, [r2, #4]
                                 
  return COMPONENT_OK;
 800cc28:	2300      	movs	r3, #0
}
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	3714      	adds	r7, #20
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc34:	4770      	bx	lr
 800cc36:	bf00      	nop
 800cc38:	41500000 	.word	0x41500000
 800cc3c:	41d00000 	.word	0x41d00000
 800cc40:	42500000 	.word	0x42500000
 800cc44:	42500000 	.word	0x42500000
 800cc48:	42d00000 	.word	0x42d00000
 800cc4c:	42d00000 	.word	0x42d00000
 800cc50:	43500000 	.word	0x43500000
 800cc54:	43500000 	.word	0x43500000
 800cc58:	43d00000 	.word	0x43d00000
 800cc5c:	43d00000 	.word	0x43d00000
 800cc60:	44504000 	.word	0x44504000
 800cc64:	44504000 	.word	0x44504000
 800cc68:	44cf8000 	.word	0x44cf8000
 800cc6c:	44cf8000 	.word	0x44cf8000
 800cc70:	45502000 	.word	0x45502000
 800cc74:	45502000 	.word	0x45502000
 800cc78:	45d02000 	.word	0x45d02000

0800cc7c <LSM6DSM_X_Enable_Free_Fall_Detection>:
 * @note  This function sets the LSM6DSM accelerometer ODR to 416Hz and the LSM6DSM accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800cc7c:	b580      	push	{r7, lr}
 800cc7e:	b082      	sub	sp, #8
 800cc80:	af00      	add	r7, sp, #0
 800cc82:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSM_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800cc84:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 800cd34 <LSM6DSM_X_Enable_Free_Fall_Detection+0xb8>
 800cc88:	6878      	ldr	r0, [r7, #4]
 800cc8a:	f7fe ffc8 	bl	800bc1e <LSM6DSM_X_Set_ODR_Value>
 800cc8e:	4603      	mov	r3, r0
 800cc90:	2b01      	cmp	r3, #1
 800cc92:	d101      	bne.n	800cc98 <LSM6DSM_X_Enable_Free_Fall_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800cc94:	2301      	movs	r3, #1
 800cc96:	e048      	b.n	800cd2a <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* Full scale selection */
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSM_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800cc98:	2100      	movs	r1, #0
 800cc9a:	6878      	ldr	r0, [r7, #4]
 800cc9c:	f7fd fbfa 	bl	800a494 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800cca0:	4603      	mov	r3, r0
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d101      	bne.n	800ccaa <LSM6DSM_X_Enable_Free_Fall_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800cca6:	2301      	movs	r3, #1
 800cca8:	e03f      	b.n	800cd2a <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* FF_DUR setting */
  if ( LSM6DSM_ACC_GYRO_W_FF_Duration( (void *)handle, 0x06 ) == MEMS_ERROR )
 800ccaa:	2106      	movs	r1, #6
 800ccac:	6878      	ldr	r0, [r7, #4]
 800ccae:	f7fe fad6 	bl	800b25e <LSM6DSM_ACC_GYRO_W_FF_Duration>
 800ccb2:	4603      	mov	r3, r0
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d101      	bne.n	800ccbc <LSM6DSM_X_Enable_Free_Fall_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800ccb8:	2301      	movs	r3, #1
 800ccba:	e036      	b.n	800cd2a <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* WAKE_DUR setting */
  if ( LSM6DSM_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800ccbc:	2100      	movs	r1, #0
 800ccbe:	6878      	ldr	r0, [r7, #4]
 800ccc0:	f7fe fa6e 	bl	800b1a0 <LSM6DSM_ACC_GYRO_W_WAKE_DUR>
 800ccc4:	4603      	mov	r3, r0
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d101      	bne.n	800ccce <LSM6DSM_X_Enable_Free_Fall_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800ccca:	2301      	movs	r3, #1
 800cccc:	e02d      	b.n	800cd2a <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* TIMER_HR setting */
  if ( LSM6DSM_ACC_GYRO_W_TIMER_HR( (void *)handle, LSM6DSM_ACC_GYRO_TIMER_HR_6_4ms ) == MEMS_ERROR )
 800ccce:	2100      	movs	r1, #0
 800ccd0:	6878      	ldr	r0, [r7, #4]
 800ccd2:	f7fe fa39 	bl	800b148 <LSM6DSM_ACC_GYRO_W_TIMER_HR>
 800ccd6:	4603      	mov	r3, r0
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d101      	bne.n	800cce0 <LSM6DSM_X_Enable_Free_Fall_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800ccdc:	2301      	movs	r3, #1
 800ccde:	e024      	b.n	800cd2a <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* SLEEP_DUR setting */
  if ( LSM6DSM_ACC_GYRO_W_SLEEP_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800cce0:	2100      	movs	r1, #0
 800cce2:	6878      	ldr	r0, [r7, #4]
 800cce4:	f7fe fa00 	bl	800b0e8 <LSM6DSM_ACC_GYRO_W_SLEEP_DUR>
 800cce8:	4603      	mov	r3, r0
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d101      	bne.n	800ccf2 <LSM6DSM_X_Enable_Free_Fall_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800ccee:	2301      	movs	r3, #1
 800ccf0:	e01b      	b.n	800cd2a <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* FF_THS setting */
//  if ( LSM6DSM_X_Set_Free_Fall_Threshold( handle, LSM6DSM_ACC_GYRO_FF_THS_10 ) == COMPONENT_ERROR )
  if ( LSM6DSM_ACC_GYRO_W_FF_THS( (void *) handle, LSM6DSM_ACC_GYRO_FF_THS_312mg ) == MEMS_ERROR )
 800ccf2:	2103      	movs	r1, #3
 800ccf4:	6878      	ldr	r0, [r7, #4]
 800ccf6:	f7fe fa86 	bl	800b206 <LSM6DSM_ACC_GYRO_W_FF_THS>
 800ccfa:	4603      	mov	r3, r0
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d101      	bne.n	800cd04 <LSM6DSM_X_Enable_Free_Fall_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800cd00:	2301      	movs	r3, #1
 800cd02:	e012      	b.n	800cd2a <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* Enable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800cd04:	2180      	movs	r1, #128	@ 0x80
 800cd06:	6878      	ldr	r0, [r7, #4]
 800cd08:	f7fe f874 	bl	800adf4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800cd0c:	4603      	mov	r3, r0
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d101      	bne.n	800cd16 <LSM6DSM_X_Enable_Free_Fall_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800cd12:	2301      	movs	r3, #1
 800cd14:	e009      	b.n	800cd2a <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* INT2_FF setting */
  if ( LSM6DSM_ACC_GYRO_W_FFEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_FF_ENABLED ) == MEMS_ERROR )
 800cd16:	2110      	movs	r1, #16
 800cd18:	6878      	ldr	r0, [r7, #4]
 800cd1a:	f7fe fb89 	bl	800b430 <LSM6DSM_ACC_GYRO_W_FFEvOnInt2>
 800cd1e:	4603      	mov	r3, r0
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d101      	bne.n	800cd28 <LSM6DSM_X_Enable_Free_Fall_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800cd24:	2301      	movs	r3, #1
 800cd26:	e000      	b.n	800cd2a <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  return COMPONENT_OK;
 800cd28:	2300      	movs	r3, #0
}
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	3708      	adds	r7, #8
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	bd80      	pop	{r7, pc}
 800cd32:	bf00      	nop
 800cd34:	43d00000 	.word	0x43d00000

0800cd38 <LSM6DSM_X_Disable_Free_Fall_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b082      	sub	sp, #8
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]

  /* INT2_FF setting */
  if ( LSM6DSM_ACC_GYRO_W_FFEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_FF_DISABLED ) == MEMS_ERROR )
 800cd40:	2100      	movs	r1, #0
 800cd42:	6878      	ldr	r0, [r7, #4]
 800cd44:	f7fe fb74 	bl	800b430 <LSM6DSM_ACC_GYRO_W_FFEvOnInt2>
 800cd48:	4603      	mov	r3, r0
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d101      	bne.n	800cd52 <LSM6DSM_X_Disable_Free_Fall_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800cd4e:	2301      	movs	r3, #1
 800cd50:	e01b      	b.n	800cd8a <LSM6DSM_X_Disable_Free_Fall_Detection+0x52>
  }
  
  /* Disable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800cd52:	2100      	movs	r1, #0
 800cd54:	6878      	ldr	r0, [r7, #4]
 800cd56:	f7fe f84d 	bl	800adf4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d101      	bne.n	800cd64 <LSM6DSM_X_Disable_Free_Fall_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800cd60:	2301      	movs	r3, #1
 800cd62:	e012      	b.n	800cd8a <LSM6DSM_X_Disable_Free_Fall_Detection+0x52>
  }
  
  /* FF_DUR setting */
  if ( LSM6DSM_ACC_GYRO_W_FF_Duration( (void *)handle, 0x00 ) == MEMS_ERROR )
 800cd64:	2100      	movs	r1, #0
 800cd66:	6878      	ldr	r0, [r7, #4]
 800cd68:	f7fe fa79 	bl	800b25e <LSM6DSM_ACC_GYRO_W_FF_Duration>
 800cd6c:	4603      	mov	r3, r0
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d101      	bne.n	800cd76 <LSM6DSM_X_Disable_Free_Fall_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800cd72:	2301      	movs	r3, #1
 800cd74:	e009      	b.n	800cd8a <LSM6DSM_X_Disable_Free_Fall_Detection+0x52>
  }
  
  /* FF_THS setting */
  if ( LSM6DSM_ACC_GYRO_W_FF_THS( (void *)handle, LSM6DSM_ACC_GYRO_FF_THS_156mg ) == MEMS_ERROR )
 800cd76:	2100      	movs	r1, #0
 800cd78:	6878      	ldr	r0, [r7, #4]
 800cd7a:	f7fe fa44 	bl	800b206 <LSM6DSM_ACC_GYRO_W_FF_THS>
 800cd7e:	4603      	mov	r3, r0
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d101      	bne.n	800cd88 <LSM6DSM_X_Disable_Free_Fall_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800cd84:	2301      	movs	r3, #1
 800cd86:	e000      	b.n	800cd8a <LSM6DSM_X_Disable_Free_Fall_Detection+0x52>
  }
  
  return COMPONENT_OK;
 800cd88:	2300      	movs	r3, #0
}
 800cd8a:	4618      	mov	r0, r3
 800cd8c:	3708      	adds	r7, #8
 800cd8e:	46bd      	mov	sp, r7
 800cd90:	bd80      	pop	{r7, pc}

0800cd92 <LSM6DSM_X_Get_Free_Fall_Detection_Status>:
 * @param status the pointer to the status of free fall detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Free_Fall_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800cd92:	b580      	push	{r7, lr}
 800cd94:	b084      	sub	sp, #16
 800cd96:	af00      	add	r7, sp, #0
 800cd98:	6078      	str	r0, [r7, #4]
 800cd9a:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_FF_EV_STATUS_t free_fall_status;
  
  if ( LSM6DSM_ACC_GYRO_R_FF_EV_STATUS( (void *)handle, &free_fall_status ) == MEMS_ERROR )
 800cd9c:	f107 030f 	add.w	r3, r7, #15
 800cda0:	4619      	mov	r1, r3
 800cda2:	6878      	ldr	r0, [r7, #4]
 800cda4:	f7fd fe28 	bl	800a9f8 <LSM6DSM_ACC_GYRO_R_FF_EV_STATUS>
 800cda8:	4603      	mov	r3, r0
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d101      	bne.n	800cdb2 <LSM6DSM_X_Get_Free_Fall_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800cdae:	2301      	movs	r3, #1
 800cdb0:	e00f      	b.n	800cdd2 <LSM6DSM_X_Get_Free_Fall_Detection_Status+0x40>
  }
  
  switch( free_fall_status )
 800cdb2:	7bfb      	ldrb	r3, [r7, #15]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d005      	beq.n	800cdc4 <LSM6DSM_X_Get_Free_Fall_Detection_Status+0x32>
 800cdb8:	2b20      	cmp	r3, #32
 800cdba:	d107      	bne.n	800cdcc <LSM6DSM_X_Get_Free_Fall_Detection_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_FF_EV_STATUS_DETECTED:
      *status = 1;
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	2201      	movs	r2, #1
 800cdc0:	701a      	strb	r2, [r3, #0]
      break;
 800cdc2:	e005      	b.n	800cdd0 <LSM6DSM_X_Get_Free_Fall_Detection_Status+0x3e>
    case LSM6DSM_ACC_GYRO_FF_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	701a      	strb	r2, [r3, #0]
      break;
 800cdca:	e001      	b.n	800cdd0 <LSM6DSM_X_Get_Free_Fall_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800cdcc:	2301      	movs	r3, #1
 800cdce:	e000      	b.n	800cdd2 <LSM6DSM_X_Get_Free_Fall_Detection_Status+0x40>
  }
  
  return COMPONENT_OK;
 800cdd0:	2300      	movs	r3, #0
}
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	3710      	adds	r7, #16
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	bd80      	pop	{r7, pc}

0800cdda <LSM6DSM_X_Set_Free_Fall_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_Free_Fall_Threshold( DrvContextTypeDef *handle, LSM6DSM_ACC_GYRO_FF_THS_t thr )
{
 800cdda:	b580      	push	{r7, lr}
 800cddc:	b082      	sub	sp, #8
 800cdde:	af00      	add	r7, sp, #0
 800cde0:	6078      	str	r0, [r7, #4]
 800cde2:	460b      	mov	r3, r1
 800cde4:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSM_ACC_GYRO_W_FF_THS( (void *)handle, thr ) == MEMS_ERROR )
 800cde6:	78fb      	ldrb	r3, [r7, #3]
 800cde8:	4619      	mov	r1, r3
 800cdea:	6878      	ldr	r0, [r7, #4]
 800cdec:	f7fe fa0b 	bl	800b206 <LSM6DSM_ACC_GYRO_W_FF_THS>
 800cdf0:	4603      	mov	r3, r0
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d101      	bne.n	800cdfa <LSM6DSM_X_Set_Free_Fall_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800cdf6:	2301      	movs	r3, #1
 800cdf8:	e000      	b.n	800cdfc <LSM6DSM_X_Set_Free_Fall_Threshold+0x22>
  }
  
  return COMPONENT_OK;
 800cdfa:	2300      	movs	r3, #0
}
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	3708      	adds	r7, #8
 800ce00:	46bd      	mov	sp, r7
 800ce02:	bd80      	pop	{r7, pc}

0800ce04 <LSM6DSM_X_Enable_Pedometer>:
 * @note  This function sets the LSM6DSM accelerometer ODR to 26Hz and the LSM6DSM accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_Pedometer( DrvContextTypeDef *handle )
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	b082      	sub	sp, #8
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSM_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800ce0c:	eeb3 0a0a 	vmov.f32	s0, #58	@ 0x41d00000  26.0
 800ce10:	6878      	ldr	r0, [r7, #4]
 800ce12:	f7fe ff04 	bl	800bc1e <LSM6DSM_X_Set_ODR_Value>
 800ce16:	4603      	mov	r3, r0
 800ce18:	2b01      	cmp	r3, #1
 800ce1a:	d101      	bne.n	800ce20 <LSM6DSM_X_Enable_Pedometer+0x1c>
  {
    return COMPONENT_ERROR;
 800ce1c:	2301      	movs	r3, #1
 800ce1e:	e02d      	b.n	800ce7c <LSM6DSM_X_Enable_Pedometer+0x78>
  }
  
  /* Full scale selection. */
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSM_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800ce20:	2100      	movs	r1, #0
 800ce22:	6878      	ldr	r0, [r7, #4]
 800ce24:	f7fd fb36 	bl	800a494 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800ce28:	4603      	mov	r3, r0
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d101      	bne.n	800ce32 <LSM6DSM_X_Enable_Pedometer+0x2e>
  {
    return COMPONENT_ERROR;
 800ce2e:	2301      	movs	r3, #1
 800ce30:	e024      	b.n	800ce7c <LSM6DSM_X_Enable_Pedometer+0x78>
  }
  
  /* Set pedometer threshold. */
  if ( LSM6DSM_X_Set_Pedometer_Threshold( handle, LSM6DSM_PEDOMETER_THRESHOLD_MID_HIGH ) == COMPONENT_ERROR )
 800ce32:	2117      	movs	r1, #23
 800ce34:	6878      	ldr	r0, [r7, #4]
 800ce36:	f000 f8ad 	bl	800cf94 <LSM6DSM_X_Set_Pedometer_Threshold>
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	2b01      	cmp	r3, #1
 800ce3e:	d101      	bne.n	800ce44 <LSM6DSM_X_Enable_Pedometer+0x40>
  {
    return COMPONENT_ERROR;
 800ce40:	2301      	movs	r3, #1
 800ce42:	e01b      	b.n	800ce7c <LSM6DSM_X_Enable_Pedometer+0x78>
  }
  
  /* Enable embedded functionalities. */
  if ( LSM6DSM_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSM_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 800ce44:	2104      	movs	r1, #4
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f7fd fd8f 	bl	800a96a <LSM6DSM_ACC_GYRO_W_FUNC_EN>
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d101      	bne.n	800ce56 <LSM6DSM_X_Enable_Pedometer+0x52>
  {
    return COMPONENT_ERROR;
 800ce52:	2301      	movs	r3, #1
 800ce54:	e012      	b.n	800ce7c <LSM6DSM_X_Enable_Pedometer+0x78>
  }
  
  /* Enable pedometer algorithm. */
  if ( LSM6DSM_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSM_ACC_GYRO_PEDO_ENABLED ) == MEMS_ERROR )
 800ce56:	2110      	movs	r1, #16
 800ce58:	6878      	ldr	r0, [r7, #4]
 800ce5a:	f7fd fd5a 	bl	800a912 <LSM6DSM_ACC_GYRO_W_PEDO>
 800ce5e:	4603      	mov	r3, r0
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d101      	bne.n	800ce68 <LSM6DSM_X_Enable_Pedometer+0x64>
  {
    return COMPONENT_ERROR;
 800ce64:	2301      	movs	r3, #1
 800ce66:	e009      	b.n	800ce7c <LSM6DSM_X_Enable_Pedometer+0x78>
  }
  
  /* Enable pedometer on INT2. */
  if ( LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_STEP_DELTA_ENABLED ) == MEMS_ERROR )
 800ce68:	2180      	movs	r1, #128	@ 0x80
 800ce6a:	6878      	ldr	r0, [r7, #4]
 800ce6c:	f7fd faca 	bl	800a404 <LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2>
 800ce70:	4603      	mov	r3, r0
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d101      	bne.n	800ce7a <LSM6DSM_X_Enable_Pedometer+0x76>
  {
    return COMPONENT_ERROR;
 800ce76:	2301      	movs	r3, #1
 800ce78:	e000      	b.n	800ce7c <LSM6DSM_X_Enable_Pedometer+0x78>
  }
  
  return COMPONENT_OK;
 800ce7a:	2300      	movs	r3, #0
}
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	3708      	adds	r7, #8
 800ce80:	46bd      	mov	sp, r7
 800ce82:	bd80      	pop	{r7, pc}

0800ce84 <LSM6DSM_X_Disable_Pedometer>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_Pedometer( DrvContextTypeDef *handle )
{
 800ce84:	b580      	push	{r7, lr}
 800ce86:	b082      	sub	sp, #8
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	6078      	str	r0, [r7, #4]

  /* Disable pedometer on INT2. */
  if ( LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_STEP_DELTA_DISABLED ) == MEMS_ERROR )
 800ce8c:	2100      	movs	r1, #0
 800ce8e:	6878      	ldr	r0, [r7, #4]
 800ce90:	f7fd fab8 	bl	800a404 <LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2>
 800ce94:	4603      	mov	r3, r0
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d101      	bne.n	800ce9e <LSM6DSM_X_Disable_Pedometer+0x1a>
  {
    return COMPONENT_ERROR;
 800ce9a:	2301      	movs	r3, #1
 800ce9c:	e01b      	b.n	800ced6 <LSM6DSM_X_Disable_Pedometer+0x52>
  }
  
  /* Disable pedometer algorithm. */
  if ( LSM6DSM_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSM_ACC_GYRO_PEDO_DISABLED ) == MEMS_ERROR )
 800ce9e:	2100      	movs	r1, #0
 800cea0:	6878      	ldr	r0, [r7, #4]
 800cea2:	f7fd fd36 	bl	800a912 <LSM6DSM_ACC_GYRO_W_PEDO>
 800cea6:	4603      	mov	r3, r0
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d101      	bne.n	800ceb0 <LSM6DSM_X_Disable_Pedometer+0x2c>
  {
    return COMPONENT_ERROR;
 800ceac:	2301      	movs	r3, #1
 800ceae:	e012      	b.n	800ced6 <LSM6DSM_X_Disable_Pedometer+0x52>
  }
  
  /* Disable embedded functionalities. */
  if ( LSM6DSM_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSM_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 800ceb0:	2100      	movs	r1, #0
 800ceb2:	6878      	ldr	r0, [r7, #4]
 800ceb4:	f7fd fd59 	bl	800a96a <LSM6DSM_ACC_GYRO_W_FUNC_EN>
 800ceb8:	4603      	mov	r3, r0
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d101      	bne.n	800cec2 <LSM6DSM_X_Disable_Pedometer+0x3e>
  {
    return COMPONENT_ERROR;
 800cebe:	2301      	movs	r3, #1
 800cec0:	e009      	b.n	800ced6 <LSM6DSM_X_Disable_Pedometer+0x52>
  }
  
  /* Reset pedometer threshold. */
  if ( LSM6DSM_X_Set_Pedometer_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800cec2:	2100      	movs	r1, #0
 800cec4:	6878      	ldr	r0, [r7, #4]
 800cec6:	f000 f865 	bl	800cf94 <LSM6DSM_X_Set_Pedometer_Threshold>
 800ceca:	4603      	mov	r3, r0
 800cecc:	2b01      	cmp	r3, #1
 800cece:	d101      	bne.n	800ced4 <LSM6DSM_X_Disable_Pedometer+0x50>
  {
    return COMPONENT_ERROR;
 800ced0:	2301      	movs	r3, #1
 800ced2:	e000      	b.n	800ced6 <LSM6DSM_X_Disable_Pedometer+0x52>
  }
  
  return COMPONENT_OK;
 800ced4:	2300      	movs	r3, #0
}
 800ced6:	4618      	mov	r0, r3
 800ced8:	3708      	adds	r7, #8
 800ceda:	46bd      	mov	sp, r7
 800cedc:	bd80      	pop	{r7, pc}

0800cede <LSM6DSM_X_Get_Pedometer_Status>:
 * @param status the pointer to the pedometer status: 0 means no step detected, 1 means step detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Pedometer_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800cede:	b580      	push	{r7, lr}
 800cee0:	b084      	sub	sp, #16
 800cee2:	af00      	add	r7, sp, #0
 800cee4:	6078      	str	r0, [r7, #4]
 800cee6:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_PEDO_EV_STATUS_t pedometer_status;
  
  if ( LSM6DSM_ACC_GYRO_R_PEDO_EV_STATUS( (void *)handle, &pedometer_status ) == MEMS_ERROR )
 800cee8:	f107 030f 	add.w	r3, r7, #15
 800ceec:	4619      	mov	r1, r3
 800ceee:	6878      	ldr	r0, [r7, #4]
 800cef0:	f7fd fec6 	bl	800ac80 <LSM6DSM_ACC_GYRO_R_PEDO_EV_STATUS>
 800cef4:	4603      	mov	r3, r0
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d101      	bne.n	800cefe <LSM6DSM_X_Get_Pedometer_Status+0x20>
  {
    return COMPONENT_ERROR;
 800cefa:	2301      	movs	r3, #1
 800cefc:	e00f      	b.n	800cf1e <LSM6DSM_X_Get_Pedometer_Status+0x40>
  }
  
  switch( pedometer_status )
 800cefe:	7bfb      	ldrb	r3, [r7, #15]
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d005      	beq.n	800cf10 <LSM6DSM_X_Get_Pedometer_Status+0x32>
 800cf04:	2b10      	cmp	r3, #16
 800cf06:	d107      	bne.n	800cf18 <LSM6DSM_X_Get_Pedometer_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_PEDO_EV_STATUS_DETECTED:
      *status = 1;
 800cf08:	683b      	ldr	r3, [r7, #0]
 800cf0a:	2201      	movs	r2, #1
 800cf0c:	701a      	strb	r2, [r3, #0]
      break;
 800cf0e:	e005      	b.n	800cf1c <LSM6DSM_X_Get_Pedometer_Status+0x3e>
    case LSM6DSM_ACC_GYRO_PEDO_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800cf10:	683b      	ldr	r3, [r7, #0]
 800cf12:	2200      	movs	r2, #0
 800cf14:	701a      	strb	r2, [r3, #0]
      break;
 800cf16:	e001      	b.n	800cf1c <LSM6DSM_X_Get_Pedometer_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800cf18:	2301      	movs	r3, #1
 800cf1a:	e000      	b.n	800cf1e <LSM6DSM_X_Get_Pedometer_Status+0x40>
  }
  
  return COMPONENT_OK;
 800cf1c:	2300      	movs	r3, #0
}
 800cf1e:	4618      	mov	r0, r3
 800cf20:	3710      	adds	r7, #16
 800cf22:	46bd      	mov	sp, r7
 800cf24:	bd80      	pop	{r7, pc}

0800cf26 <LSM6DSM_X_Get_Step_Count>:
 * @param step_count the pointer to the step counter
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Step_Count( DrvContextTypeDef *handle, uint16_t *step_count )
{
 800cf26:	b580      	push	{r7, lr}
 800cf28:	b082      	sub	sp, #8
 800cf2a:	af00      	add	r7, sp, #0
 800cf2c:	6078      	str	r0, [r7, #4]
 800cf2e:	6039      	str	r1, [r7, #0]

  if ( LSM6DSM_ACC_GYRO_Get_GetStepCounter( (void *)handle, ( uint8_t* )step_count ) == MEMS_ERROR )
 800cf30:	6839      	ldr	r1, [r7, #0]
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	f7fe fb66 	bl	800b604 <LSM6DSM_ACC_GYRO_Get_GetStepCounter>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d101      	bne.n	800cf42 <LSM6DSM_X_Get_Step_Count+0x1c>
  {
    return COMPONENT_ERROR;
 800cf3e:	2301      	movs	r3, #1
 800cf40:	e000      	b.n	800cf44 <LSM6DSM_X_Get_Step_Count+0x1e>
  }
  
  return COMPONENT_OK;
 800cf42:	2300      	movs	r3, #0
}
 800cf44:	4618      	mov	r0, r3
 800cf46:	3708      	adds	r7, #8
 800cf48:	46bd      	mov	sp, r7
 800cf4a:	bd80      	pop	{r7, pc}

0800cf4c <LSM6DSM_X_Enable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800cf4c:	b580      	push	{r7, lr}
 800cf4e:	b082      	sub	sp, #8
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	6078      	str	r0, [r7, #4]

  if ( LSM6DSM_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSM_ACC_GYRO_PEDO_RST_STEP_ENABLED ) == MEMS_ERROR )
 800cf54:	2102      	movs	r1, #2
 800cf56:	6878      	ldr	r0, [r7, #4]
 800cf58:	f7fd fc83 	bl	800a862 <LSM6DSM_ACC_GYRO_W_PedoStepReset>
 800cf5c:	4603      	mov	r3, r0
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d101      	bne.n	800cf66 <LSM6DSM_X_Enable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 800cf62:	2301      	movs	r3, #1
 800cf64:	e000      	b.n	800cf68 <LSM6DSM_X_Enable_Step_Counter_Reset+0x1c>
  }
  
  return COMPONENT_OK;
 800cf66:	2300      	movs	r3, #0
}
 800cf68:	4618      	mov	r0, r3
 800cf6a:	3708      	adds	r7, #8
 800cf6c:	46bd      	mov	sp, r7
 800cf6e:	bd80      	pop	{r7, pc}

0800cf70 <LSM6DSM_X_Disable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b082      	sub	sp, #8
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]

  if ( LSM6DSM_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSM_ACC_GYRO_PEDO_RST_STEP_DISABLED ) == MEMS_ERROR )
 800cf78:	2100      	movs	r1, #0
 800cf7a:	6878      	ldr	r0, [r7, #4]
 800cf7c:	f7fd fc71 	bl	800a862 <LSM6DSM_ACC_GYRO_W_PedoStepReset>
 800cf80:	4603      	mov	r3, r0
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d101      	bne.n	800cf8a <LSM6DSM_X_Disable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 800cf86:	2301      	movs	r3, #1
 800cf88:	e000      	b.n	800cf8c <LSM6DSM_X_Disable_Step_Counter_Reset+0x1c>
  }
  
  return COMPONENT_OK;
 800cf8a:	2300      	movs	r3, #0
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	3708      	adds	r7, #8
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd80      	pop	{r7, pc}

0800cf94 <LSM6DSM_X_Set_Pedometer_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_Pedometer_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b082      	sub	sp, #8
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	6078      	str	r0, [r7, #4]
 800cf9c:	460b      	mov	r3, r1
 800cf9e:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSM_ACC_GYRO_W_PedoThreshold( (void *)handle, thr ) == MEMS_ERROR )
 800cfa0:	78fb      	ldrb	r3, [r7, #3]
 800cfa2:	4619      	mov	r1, r3
 800cfa4:	6878      	ldr	r0, [r7, #4]
 800cfa6:	f7fe fb60 	bl	800b66a <LSM6DSM_ACC_GYRO_W_PedoThreshold>
 800cfaa:	4603      	mov	r3, r0
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d101      	bne.n	800cfb4 <LSM6DSM_X_Set_Pedometer_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800cfb0:	2301      	movs	r3, #1
 800cfb2:	e000      	b.n	800cfb6 <LSM6DSM_X_Set_Pedometer_Threshold+0x22>
  }
  
  return COMPONENT_OK;
 800cfb4:	2300      	movs	r3, #0
}
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	3708      	adds	r7, #8
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	bd80      	pop	{r7, pc}

0800cfbe <LSM6DSM_X_Enable_Tilt_Detection>:
 * @note  This function sets the LSM6DSM accelerometer ODR to 26Hz and the LSM6DSM accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_Tilt_Detection( DrvContextTypeDef *handle )
{
 800cfbe:	b580      	push	{r7, lr}
 800cfc0:	b082      	sub	sp, #8
 800cfc2:	af00      	add	r7, sp, #0
 800cfc4:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSM_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800cfc6:	eeb3 0a0a 	vmov.f32	s0, #58	@ 0x41d00000  26.0
 800cfca:	6878      	ldr	r0, [r7, #4]
 800cfcc:	f7fe fe27 	bl	800bc1e <LSM6DSM_X_Set_ODR_Value>
 800cfd0:	4603      	mov	r3, r0
 800cfd2:	2b01      	cmp	r3, #1
 800cfd4:	d101      	bne.n	800cfda <LSM6DSM_X_Enable_Tilt_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800cfd6:	2301      	movs	r3, #1
 800cfd8:	e024      	b.n	800d024 <LSM6DSM_X_Enable_Tilt_Detection+0x66>
  }
  
  /* Full scale selection */
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSM_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800cfda:	2100      	movs	r1, #0
 800cfdc:	6878      	ldr	r0, [r7, #4]
 800cfde:	f7fd fa59 	bl	800a494 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d101      	bne.n	800cfec <LSM6DSM_X_Enable_Tilt_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800cfe8:	2301      	movs	r3, #1
 800cfea:	e01b      	b.n	800d024 <LSM6DSM_X_Enable_Tilt_Detection+0x66>
  }
  
  /* Enable embedded functionalities */
  if ( LSM6DSM_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSM_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 800cfec:	2104      	movs	r1, #4
 800cfee:	6878      	ldr	r0, [r7, #4]
 800cff0:	f7fd fcbb 	bl	800a96a <LSM6DSM_ACC_GYRO_W_FUNC_EN>
 800cff4:	4603      	mov	r3, r0
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d101      	bne.n	800cffe <LSM6DSM_X_Enable_Tilt_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800cffa:	2301      	movs	r3, #1
 800cffc:	e012      	b.n	800d024 <LSM6DSM_X_Enable_Tilt_Detection+0x66>
  }
  
  /* Enable tilt calculation. */
  if ( LSM6DSM_ACC_GYRO_W_TILT( (void *)handle, LSM6DSM_ACC_GYRO_TILT_ENABLED ) == MEMS_ERROR )
 800cffe:	2108      	movs	r1, #8
 800d000:	6878      	ldr	r0, [r7, #4]
 800d002:	f7fd fc5a 	bl	800a8ba <LSM6DSM_ACC_GYRO_W_TILT>
 800d006:	4603      	mov	r3, r0
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d101      	bne.n	800d010 <LSM6DSM_X_Enable_Tilt_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800d00c:	2301      	movs	r3, #1
 800d00e:	e009      	b.n	800d024 <LSM6DSM_X_Enable_Tilt_Detection+0x66>
  }
  
  /* Enable tilt event on INT2. */
  if ( LSM6DSM_ACC_GYRO_W_TiltEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_TILT_ENABLED ) == MEMS_ERROR )
 800d010:	2102      	movs	r1, #2
 800d012:	6878      	ldr	r0, [r7, #4]
 800d014:	f7fe f988 	bl	800b328 <LSM6DSM_ACC_GYRO_W_TiltEvOnInt2>
 800d018:	4603      	mov	r3, r0
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d101      	bne.n	800d022 <LSM6DSM_X_Enable_Tilt_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800d01e:	2301      	movs	r3, #1
 800d020:	e000      	b.n	800d024 <LSM6DSM_X_Enable_Tilt_Detection+0x66>
  }
  
  return COMPONENT_OK;
 800d022:	2300      	movs	r3, #0
}
 800d024:	4618      	mov	r0, r3
 800d026:	3708      	adds	r7, #8
 800d028:	46bd      	mov	sp, r7
 800d02a:	bd80      	pop	{r7, pc}

0800d02c <LSM6DSM_X_Disable_Tilt_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_Tilt_Detection( DrvContextTypeDef *handle )
{
 800d02c:	b580      	push	{r7, lr}
 800d02e:	b082      	sub	sp, #8
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]

  /* Disable tilt event on INT2. */
  if ( LSM6DSM_ACC_GYRO_W_TiltEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_TILT_DISABLED ) == MEMS_ERROR )
 800d034:	2100      	movs	r1, #0
 800d036:	6878      	ldr	r0, [r7, #4]
 800d038:	f7fe f976 	bl	800b328 <LSM6DSM_ACC_GYRO_W_TiltEvOnInt2>
 800d03c:	4603      	mov	r3, r0
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d101      	bne.n	800d046 <LSM6DSM_X_Disable_Tilt_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800d042:	2301      	movs	r3, #1
 800d044:	e012      	b.n	800d06c <LSM6DSM_X_Disable_Tilt_Detection+0x40>
  }

  /* Disable tilt calculation. */
  if ( LSM6DSM_ACC_GYRO_W_TILT( (void *)handle, LSM6DSM_ACC_GYRO_TILT_DISABLED ) == MEMS_ERROR )
 800d046:	2100      	movs	r1, #0
 800d048:	6878      	ldr	r0, [r7, #4]
 800d04a:	f7fd fc36 	bl	800a8ba <LSM6DSM_ACC_GYRO_W_TILT>
 800d04e:	4603      	mov	r3, r0
 800d050:	2b00      	cmp	r3, #0
 800d052:	d101      	bne.n	800d058 <LSM6DSM_X_Disable_Tilt_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800d054:	2301      	movs	r3, #1
 800d056:	e009      	b.n	800d06c <LSM6DSM_X_Disable_Tilt_Detection+0x40>
  }
  
  /* Disable embedded functionalities */
  if ( LSM6DSM_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSM_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 800d058:	2100      	movs	r1, #0
 800d05a:	6878      	ldr	r0, [r7, #4]
 800d05c:	f7fd fc85 	bl	800a96a <LSM6DSM_ACC_GYRO_W_FUNC_EN>
 800d060:	4603      	mov	r3, r0
 800d062:	2b00      	cmp	r3, #0
 800d064:	d101      	bne.n	800d06a <LSM6DSM_X_Disable_Tilt_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800d066:	2301      	movs	r3, #1
 800d068:	e000      	b.n	800d06c <LSM6DSM_X_Disable_Tilt_Detection+0x40>
  }
  
  return COMPONENT_OK;
 800d06a:	2300      	movs	r3, #0
}
 800d06c:	4618      	mov	r0, r3
 800d06e:	3708      	adds	r7, #8
 800d070:	46bd      	mov	sp, r7
 800d072:	bd80      	pop	{r7, pc}

0800d074 <LSM6DSM_X_Get_Tilt_Detection_Status>:
 * @param status the pointer to the tilt detection status: 0 means no tilt detected, 1 means tilt detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Tilt_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d074:	b580      	push	{r7, lr}
 800d076:	b084      	sub	sp, #16
 800d078:	af00      	add	r7, sp, #0
 800d07a:	6078      	str	r0, [r7, #4]
 800d07c:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_TILT_EV_STATUS_t tilt_status;
  
  if ( LSM6DSM_ACC_GYRO_R_TILT_EV_STATUS( (void *)handle, &tilt_status ) == MEMS_ERROR )
 800d07e:	f107 030f 	add.w	r3, r7, #15
 800d082:	4619      	mov	r1, r3
 800d084:	6878      	ldr	r0, [r7, #4]
 800d086:	f7fd fe16 	bl	800acb6 <LSM6DSM_ACC_GYRO_R_TILT_EV_STATUS>
 800d08a:	4603      	mov	r3, r0
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d101      	bne.n	800d094 <LSM6DSM_X_Get_Tilt_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d090:	2301      	movs	r3, #1
 800d092:	e00f      	b.n	800d0b4 <LSM6DSM_X_Get_Tilt_Detection_Status+0x40>
  }
  
  switch( tilt_status )
 800d094:	7bfb      	ldrb	r3, [r7, #15]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d005      	beq.n	800d0a6 <LSM6DSM_X_Get_Tilt_Detection_Status+0x32>
 800d09a:	2b20      	cmp	r3, #32
 800d09c:	d107      	bne.n	800d0ae <LSM6DSM_X_Get_Tilt_Detection_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_TILT_EV_STATUS_DETECTED:
      *status = 1;
 800d09e:	683b      	ldr	r3, [r7, #0]
 800d0a0:	2201      	movs	r2, #1
 800d0a2:	701a      	strb	r2, [r3, #0]
      break;
 800d0a4:	e005      	b.n	800d0b2 <LSM6DSM_X_Get_Tilt_Detection_Status+0x3e>
    case LSM6DSM_ACC_GYRO_TILT_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800d0a6:	683b      	ldr	r3, [r7, #0]
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	701a      	strb	r2, [r3, #0]
      break;
 800d0ac:	e001      	b.n	800d0b2 <LSM6DSM_X_Get_Tilt_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800d0ae:	2301      	movs	r3, #1
 800d0b0:	e000      	b.n	800d0b4 <LSM6DSM_X_Get_Tilt_Detection_Status+0x40>
  }
  
  return COMPONENT_OK;
 800d0b2:	2300      	movs	r3, #0
}
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	3710      	adds	r7, #16
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	bd80      	pop	{r7, pc}

0800d0bc <LSM6DSM_X_Enable_Wake_Up_Detection>:
 * @note  This function sets the LSM6DSM accelerometer ODR to 416Hz and the LSM6DSM accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 800d0bc:	b580      	push	{r7, lr}
 800d0be:	b082      	sub	sp, #8
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSM_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800d0c4:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 800d13c <LSM6DSM_X_Enable_Wake_Up_Detection+0x80>
 800d0c8:	6878      	ldr	r0, [r7, #4]
 800d0ca:	f7fe fda8 	bl	800bc1e <LSM6DSM_X_Set_ODR_Value>
 800d0ce:	4603      	mov	r3, r0
 800d0d0:	2b01      	cmp	r3, #1
 800d0d2:	d101      	bne.n	800d0d8 <LSM6DSM_X_Enable_Wake_Up_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800d0d4:	2301      	movs	r3, #1
 800d0d6:	e02d      	b.n	800d134 <LSM6DSM_X_Enable_Wake_Up_Detection+0x78>
  }
  
  /* Full scale selection */
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSM_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800d0d8:	2100      	movs	r1, #0
 800d0da:	6878      	ldr	r0, [r7, #4]
 800d0dc:	f7fd f9da 	bl	800a494 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800d0e0:	4603      	mov	r3, r0
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d101      	bne.n	800d0ea <LSM6DSM_X_Enable_Wake_Up_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800d0e6:	2301      	movs	r3, #1
 800d0e8:	e024      	b.n	800d134 <LSM6DSM_X_Enable_Wake_Up_Detection+0x78>
  }
  
  /* WAKE_DUR setting */
  if ( LSM6DSM_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800d0ea:	2100      	movs	r1, #0
 800d0ec:	6878      	ldr	r0, [r7, #4]
 800d0ee:	f7fe f857 	bl	800b1a0 <LSM6DSM_ACC_GYRO_W_WAKE_DUR>
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d101      	bne.n	800d0fc <LSM6DSM_X_Enable_Wake_Up_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800d0f8:	2301      	movs	r3, #1
 800d0fa:	e01b      	b.n	800d134 <LSM6DSM_X_Enable_Wake_Up_Detection+0x78>
  }
  
  /* Set wake up threshold. */
  if ( LSM6DSM_ACC_GYRO_W_WK_THS( (void *)handle, 0x02 ) == MEMS_ERROR )
 800d0fc:	2102      	movs	r1, #2
 800d0fe:	6878      	ldr	r0, [r7, #4]
 800d100:	f7fd ff96 	bl	800b030 <LSM6DSM_ACC_GYRO_W_WK_THS>
 800d104:	4603      	mov	r3, r0
 800d106:	2b00      	cmp	r3, #0
 800d108:	d101      	bne.n	800d10e <LSM6DSM_X_Enable_Wake_Up_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800d10a:	2301      	movs	r3, #1
 800d10c:	e012      	b.n	800d134 <LSM6DSM_X_Enable_Wake_Up_Detection+0x78>
  }
  
  /* Enable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800d10e:	2180      	movs	r1, #128	@ 0x80
 800d110:	6878      	ldr	r0, [r7, #4]
 800d112:	f7fd fe6f 	bl	800adf4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d116:	4603      	mov	r3, r0
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d101      	bne.n	800d120 <LSM6DSM_X_Enable_Wake_Up_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800d11c:	2301      	movs	r3, #1
 800d11e:	e009      	b.n	800d134 <LSM6DSM_X_Enable_Wake_Up_Detection+0x78>
  }
  
  /* INT2_WU setting */
  if ( LSM6DSM_ACC_GYRO_W_WUEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_WU_ENABLED ) == MEMS_ERROR )
 800d120:	2120      	movs	r1, #32
 800d122:	6878      	ldr	r0, [r7, #4]
 800d124:	f7fe f9b0 	bl	800b488 <LSM6DSM_ACC_GYRO_W_WUEvOnInt2>
 800d128:	4603      	mov	r3, r0
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d101      	bne.n	800d132 <LSM6DSM_X_Enable_Wake_Up_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800d12e:	2301      	movs	r3, #1
 800d130:	e000      	b.n	800d134 <LSM6DSM_X_Enable_Wake_Up_Detection+0x78>
  }
  
  return COMPONENT_OK;
 800d132:	2300      	movs	r3, #0
}
 800d134:	4618      	mov	r0, r3
 800d136:	3708      	adds	r7, #8
 800d138:	46bd      	mov	sp, r7
 800d13a:	bd80      	pop	{r7, pc}
 800d13c:	43d00000 	.word	0x43d00000

0800d140 <LSM6DSM_X_Disable_Wake_Up_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b082      	sub	sp, #8
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]

  /* INT2_WU setting */
  if ( LSM6DSM_ACC_GYRO_W_WUEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_WU_DISABLED ) == MEMS_ERROR )
 800d148:	2100      	movs	r1, #0
 800d14a:	6878      	ldr	r0, [r7, #4]
 800d14c:	f7fe f99c 	bl	800b488 <LSM6DSM_ACC_GYRO_W_WUEvOnInt2>
 800d150:	4603      	mov	r3, r0
 800d152:	2b00      	cmp	r3, #0
 800d154:	d101      	bne.n	800d15a <LSM6DSM_X_Disable_Wake_Up_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800d156:	2301      	movs	r3, #1
 800d158:	e01b      	b.n	800d192 <LSM6DSM_X_Disable_Wake_Up_Detection+0x52>
  }
  
  /* Disable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800d15a:	2100      	movs	r1, #0
 800d15c:	6878      	ldr	r0, [r7, #4]
 800d15e:	f7fd fe49 	bl	800adf4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d162:	4603      	mov	r3, r0
 800d164:	2b00      	cmp	r3, #0
 800d166:	d101      	bne.n	800d16c <LSM6DSM_X_Disable_Wake_Up_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800d168:	2301      	movs	r3, #1
 800d16a:	e012      	b.n	800d192 <LSM6DSM_X_Disable_Wake_Up_Detection+0x52>
  }
  
  /* WU_DUR setting */
  if ( LSM6DSM_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800d16c:	2100      	movs	r1, #0
 800d16e:	6878      	ldr	r0, [r7, #4]
 800d170:	f7fe f816 	bl	800b1a0 <LSM6DSM_ACC_GYRO_W_WAKE_DUR>
 800d174:	4603      	mov	r3, r0
 800d176:	2b00      	cmp	r3, #0
 800d178:	d101      	bne.n	800d17e <LSM6DSM_X_Disable_Wake_Up_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800d17a:	2301      	movs	r3, #1
 800d17c:	e009      	b.n	800d192 <LSM6DSM_X_Disable_Wake_Up_Detection+0x52>
  }
  
  /* WU_THS setting */
  if ( LSM6DSM_ACC_GYRO_W_WK_THS( (void *)handle, 0x00 ) == MEMS_ERROR )
 800d17e:	2100      	movs	r1, #0
 800d180:	6878      	ldr	r0, [r7, #4]
 800d182:	f7fd ff55 	bl	800b030 <LSM6DSM_ACC_GYRO_W_WK_THS>
 800d186:	4603      	mov	r3, r0
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d101      	bne.n	800d190 <LSM6DSM_X_Disable_Wake_Up_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800d18c:	2301      	movs	r3, #1
 800d18e:	e000      	b.n	800d192 <LSM6DSM_X_Disable_Wake_Up_Detection+0x52>
  }
  
  return COMPONENT_OK;
 800d190:	2300      	movs	r3, #0
}
 800d192:	4618      	mov	r0, r3
 800d194:	3708      	adds	r7, #8
 800d196:	46bd      	mov	sp, r7
 800d198:	bd80      	pop	{r7, pc}

0800d19a <LSM6DSM_X_Get_Wake_Up_Detection_Status>:
 * @param status the pointer to the status of the wake up detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Wake_Up_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d19a:	b580      	push	{r7, lr}
 800d19c:	b084      	sub	sp, #16
 800d19e:	af00      	add	r7, sp, #0
 800d1a0:	6078      	str	r0, [r7, #4]
 800d1a2:	6039      	str	r1, [r7, #0]
 
  LSM6DSM_ACC_GYRO_WU_EV_STATUS_t wake_up_status;
  
  if ( LSM6DSM_ACC_GYRO_R_WU_EV_STATUS( (void *)handle, &wake_up_status ) == MEMS_ERROR )
 800d1a4:	f107 030f 	add.w	r3, r7, #15
 800d1a8:	4619      	mov	r1, r3
 800d1aa:	6878      	ldr	r0, [r7, #4]
 800d1ac:	f7fd fc09 	bl	800a9c2 <LSM6DSM_ACC_GYRO_R_WU_EV_STATUS>
 800d1b0:	4603      	mov	r3, r0
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d101      	bne.n	800d1ba <LSM6DSM_X_Get_Wake_Up_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d1b6:	2301      	movs	r3, #1
 800d1b8:	e00f      	b.n	800d1da <LSM6DSM_X_Get_Wake_Up_Detection_Status+0x40>
  }
  
  switch( wake_up_status )
 800d1ba:	7bfb      	ldrb	r3, [r7, #15]
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d005      	beq.n	800d1cc <LSM6DSM_X_Get_Wake_Up_Detection_Status+0x32>
 800d1c0:	2b08      	cmp	r3, #8
 800d1c2:	d107      	bne.n	800d1d4 <LSM6DSM_X_Get_Wake_Up_Detection_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_WU_EV_STATUS_DETECTED:
      *status = 1;
 800d1c4:	683b      	ldr	r3, [r7, #0]
 800d1c6:	2201      	movs	r2, #1
 800d1c8:	701a      	strb	r2, [r3, #0]
      break;
 800d1ca:	e005      	b.n	800d1d8 <LSM6DSM_X_Get_Wake_Up_Detection_Status+0x3e>
    case LSM6DSM_ACC_GYRO_WU_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	701a      	strb	r2, [r3, #0]
      break;
 800d1d2:	e001      	b.n	800d1d8 <LSM6DSM_X_Get_Wake_Up_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800d1d4:	2301      	movs	r3, #1
 800d1d6:	e000      	b.n	800d1da <LSM6DSM_X_Get_Wake_Up_Detection_Status+0x40>
  }
  
  return COMPONENT_OK;
 800d1d8:	2300      	movs	r3, #0
}
 800d1da:	4618      	mov	r0, r3
 800d1dc:	3710      	adds	r7, #16
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	bd80      	pop	{r7, pc}

0800d1e2 <LSM6DSM_X_Set_Wake_Up_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_Wake_Up_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800d1e2:	b580      	push	{r7, lr}
 800d1e4:	b082      	sub	sp, #8
 800d1e6:	af00      	add	r7, sp, #0
 800d1e8:	6078      	str	r0, [r7, #4]
 800d1ea:	460b      	mov	r3, r1
 800d1ec:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSM_ACC_GYRO_W_WK_THS( (void *)handle, thr ) == MEMS_ERROR )
 800d1ee:	78fb      	ldrb	r3, [r7, #3]
 800d1f0:	4619      	mov	r1, r3
 800d1f2:	6878      	ldr	r0, [r7, #4]
 800d1f4:	f7fd ff1c 	bl	800b030 <LSM6DSM_ACC_GYRO_W_WK_THS>
 800d1f8:	4603      	mov	r3, r0
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d101      	bne.n	800d202 <LSM6DSM_X_Set_Wake_Up_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800d1fe:	2301      	movs	r3, #1
 800d200:	e000      	b.n	800d204 <LSM6DSM_X_Set_Wake_Up_Threshold+0x22>
  }
  
  return COMPONENT_OK;
 800d202:	2300      	movs	r3, #0
}
 800d204:	4618      	mov	r0, r3
 800d206:	3708      	adds	r7, #8
 800d208:	46bd      	mov	sp, r7
 800d20a:	bd80      	pop	{r7, pc}

0800d20c <LSM6DSM_X_Enable_Single_Tap_Detection>:
 * @note  This function sets the LSM6DSM accelerometer ODR to 416Hz and the LSM6DSM accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 800d20c:	b580      	push	{r7, lr}
 800d20e:	b082      	sub	sp, #8
 800d210:	af00      	add	r7, sp, #0
 800d212:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSM_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800d214:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 800d2d4 <LSM6DSM_X_Enable_Single_Tap_Detection+0xc8>
 800d218:	6878      	ldr	r0, [r7, #4]
 800d21a:	f7fe fd00 	bl	800bc1e <LSM6DSM_X_Set_ODR_Value>
 800d21e:	4603      	mov	r3, r0
 800d220:	2b01      	cmp	r3, #1
 800d222:	d101      	bne.n	800d228 <LSM6DSM_X_Enable_Single_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800d224:	2301      	movs	r3, #1
 800d226:	e051      	b.n	800d2cc <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Full scale selection */
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSM_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800d228:	2100      	movs	r1, #0
 800d22a:	6878      	ldr	r0, [r7, #4]
 800d22c:	f7fd f932 	bl	800a494 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800d230:	4603      	mov	r3, r0
 800d232:	2b00      	cmp	r3, #0
 800d234:	d101      	bne.n	800d23a <LSM6DSM_X_Enable_Single_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800d236:	2301      	movs	r3, #1
 800d238:	e048      	b.n	800d2cc <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Enable X direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 800d23a:	2108      	movs	r1, #8
 800d23c:	6878      	ldr	r0, [r7, #4]
 800d23e:	f7fd fdad 	bl	800ad9c <LSM6DSM_ACC_GYRO_W_TAP_X_EN>
 800d242:	4603      	mov	r3, r0
 800d244:	2b00      	cmp	r3, #0
 800d246:	d101      	bne.n	800d24c <LSM6DSM_X_Enable_Single_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800d248:	2301      	movs	r3, #1
 800d24a:	e03f      	b.n	800d2cc <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Enable Y direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 800d24c:	2104      	movs	r1, #4
 800d24e:	6878      	ldr	r0, [r7, #4]
 800d250:	f7fd fd78 	bl	800ad44 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN>
 800d254:	4603      	mov	r3, r0
 800d256:	2b00      	cmp	r3, #0
 800d258:	d101      	bne.n	800d25e <LSM6DSM_X_Enable_Single_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800d25a:	2301      	movs	r3, #1
 800d25c:	e036      	b.n	800d2cc <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Enable Z direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 800d25e:	2102      	movs	r1, #2
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f7fd fd43 	bl	800acec <LSM6DSM_ACC_GYRO_W_TAP_Z_EN>
 800d266:	4603      	mov	r3, r0
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d101      	bne.n	800d270 <LSM6DSM_X_Enable_Single_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800d26c:	2301      	movs	r3, #1
 800d26e:	e02d      	b.n	800d2cc <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Set tap threshold. */
  if ( LSM6DSM_X_Set_Tap_Threshold( handle, LSM6DSM_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 800d270:	2108      	movs	r1, #8
 800d272:	6878      	ldr	r0, [r7, #4]
 800d274:	f000 f9a5 	bl	800d5c2 <LSM6DSM_X_Set_Tap_Threshold>
 800d278:	4603      	mov	r3, r0
 800d27a:	2b01      	cmp	r3, #1
 800d27c:	d101      	bne.n	800d282 <LSM6DSM_X_Enable_Single_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800d27e:	2301      	movs	r3, #1
 800d280:	e024      	b.n	800d2cc <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Set tap shock time window. */
  if ( LSM6DSM_X_Set_Tap_Shock_Time( handle, LSM6DSM_TAP_SHOCK_TIME_MID_HIGH ) == COMPONENT_ERROR )
 800d282:	2102      	movs	r1, #2
 800d284:	6878      	ldr	r0, [r7, #4]
 800d286:	f000 f9b1 	bl	800d5ec <LSM6DSM_X_Set_Tap_Shock_Time>
 800d28a:	4603      	mov	r3, r0
 800d28c:	2b01      	cmp	r3, #1
 800d28e:	d101      	bne.n	800d294 <LSM6DSM_X_Enable_Single_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800d290:	2301      	movs	r3, #1
 800d292:	e01b      	b.n	800d2cc <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Set tap quiet time window. */
  if ( LSM6DSM_X_Set_Tap_Quiet_Time( handle, LSM6DSM_TAP_QUIET_TIME_MID_LOW ) == COMPONENT_ERROR )
 800d294:	2101      	movs	r1, #1
 800d296:	6878      	ldr	r0, [r7, #4]
 800d298:	f000 f9bd 	bl	800d616 <LSM6DSM_X_Set_Tap_Quiet_Time>
 800d29c:	4603      	mov	r3, r0
 800d29e:	2b01      	cmp	r3, #1
 800d2a0:	d101      	bne.n	800d2a6 <LSM6DSM_X_Enable_Single_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800d2a2:	2301      	movs	r3, #1
 800d2a4:	e012      	b.n	800d2cc <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  /* _NOTE_: Tap duration time window - don't care for single tap. */
  
  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */
  
  /* Enable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800d2a6:	2180      	movs	r1, #128	@ 0x80
 800d2a8:	6878      	ldr	r0, [r7, #4]
 800d2aa:	f7fd fda3 	bl	800adf4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d2ae:	4603      	mov	r3, r0
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d101      	bne.n	800d2b8 <LSM6DSM_X_Enable_Single_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800d2b4:	2301      	movs	r3, #1
 800d2b6:	e009      	b.n	800d2cc <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Enable single tap interrupt on INT2 pin. */
  if ( LSM6DSM_ACC_GYRO_W_SingleTapOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_SINGLE_TAP_ENABLED ) == MEMS_ERROR )
 800d2b8:	2140      	movs	r1, #64	@ 0x40
 800d2ba:	6878      	ldr	r0, [r7, #4]
 800d2bc:	f7fe f910 	bl	800b4e0 <LSM6DSM_ACC_GYRO_W_SingleTapOnInt2>
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d101      	bne.n	800d2ca <LSM6DSM_X_Enable_Single_Tap_Detection+0xbe>
  {
    return COMPONENT_ERROR;
 800d2c6:	2301      	movs	r3, #1
 800d2c8:	e000      	b.n	800d2cc <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  return COMPONENT_OK;
 800d2ca:	2300      	movs	r3, #0
}
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	3708      	adds	r7, #8
 800d2d0:	46bd      	mov	sp, r7
 800d2d2:	bd80      	pop	{r7, pc}
 800d2d4:	43d00000 	.word	0x43d00000

0800d2d8 <LSM6DSM_X_Disable_Single_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 800d2d8:	b580      	push	{r7, lr}
 800d2da:	b082      	sub	sp, #8
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	6078      	str	r0, [r7, #4]

  /* Disable single tap interrupt on INT2 pin. */
  if ( LSM6DSM_ACC_GYRO_W_SingleTapOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_SINGLE_TAP_DISABLED ) == MEMS_ERROR )
 800d2e0:	2100      	movs	r1, #0
 800d2e2:	6878      	ldr	r0, [r7, #4]
 800d2e4:	f7fe f8fc 	bl	800b4e0 <LSM6DSM_ACC_GYRO_W_SingleTapOnInt2>
 800d2e8:	4603      	mov	r3, r0
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d101      	bne.n	800d2f2 <LSM6DSM_X_Disable_Single_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800d2ee:	2301      	movs	r3, #1
 800d2f0:	e03f      	b.n	800d372 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  }
  
  /* Disable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800d2f2:	2100      	movs	r1, #0
 800d2f4:	6878      	ldr	r0, [r7, #4]
 800d2f6:	f7fd fd7d 	bl	800adf4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d2fa:	4603      	mov	r3, r0
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d101      	bne.n	800d304 <LSM6DSM_X_Disable_Single_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800d300:	2301      	movs	r3, #1
 800d302:	e036      	b.n	800d372 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  }
  
  /* Reset tap threshold. */
  if ( LSM6DSM_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800d304:	2100      	movs	r1, #0
 800d306:	6878      	ldr	r0, [r7, #4]
 800d308:	f000 f95b 	bl	800d5c2 <LSM6DSM_X_Set_Tap_Threshold>
 800d30c:	4603      	mov	r3, r0
 800d30e:	2b01      	cmp	r3, #1
 800d310:	d101      	bne.n	800d316 <LSM6DSM_X_Disable_Single_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800d312:	2301      	movs	r3, #1
 800d314:	e02d      	b.n	800d372 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  }
  
  /* Reset tap shock time window. */
  if ( LSM6DSM_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800d316:	2100      	movs	r1, #0
 800d318:	6878      	ldr	r0, [r7, #4]
 800d31a:	f000 f967 	bl	800d5ec <LSM6DSM_X_Set_Tap_Shock_Time>
 800d31e:	4603      	mov	r3, r0
 800d320:	2b01      	cmp	r3, #1
 800d322:	d101      	bne.n	800d328 <LSM6DSM_X_Disable_Single_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800d324:	2301      	movs	r3, #1
 800d326:	e024      	b.n	800d372 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  }
  
  /* Reset tap quiet time window. */
  if ( LSM6DSM_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800d328:	2100      	movs	r1, #0
 800d32a:	6878      	ldr	r0, [r7, #4]
 800d32c:	f000 f973 	bl	800d616 <LSM6DSM_X_Set_Tap_Quiet_Time>
 800d330:	4603      	mov	r3, r0
 800d332:	2b01      	cmp	r3, #1
 800d334:	d101      	bne.n	800d33a <LSM6DSM_X_Disable_Single_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 800d336:	2301      	movs	r3, #1
 800d338:	e01b      	b.n	800d372 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  /* _NOTE_: Tap duration time window - don't care for single tap. */
  
  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */
  
  /* Disable Z direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 800d33a:	2100      	movs	r1, #0
 800d33c:	6878      	ldr	r0, [r7, #4]
 800d33e:	f7fd fcd5 	bl	800acec <LSM6DSM_ACC_GYRO_W_TAP_Z_EN>
 800d342:	4603      	mov	r3, r0
 800d344:	2b00      	cmp	r3, #0
 800d346:	d101      	bne.n	800d34c <LSM6DSM_X_Disable_Single_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 800d348:	2301      	movs	r3, #1
 800d34a:	e012      	b.n	800d372 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  }
  
  /* Disable Y direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 800d34c:	2100      	movs	r1, #0
 800d34e:	6878      	ldr	r0, [r7, #4]
 800d350:	f7fd fcf8 	bl	800ad44 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN>
 800d354:	4603      	mov	r3, r0
 800d356:	2b00      	cmp	r3, #0
 800d358:	d101      	bne.n	800d35e <LSM6DSM_X_Disable_Single_Tap_Detection+0x86>
  {
    return COMPONENT_ERROR;
 800d35a:	2301      	movs	r3, #1
 800d35c:	e009      	b.n	800d372 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  }
  
  /* Disable X direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 800d35e:	2100      	movs	r1, #0
 800d360:	6878      	ldr	r0, [r7, #4]
 800d362:	f7fd fd1b 	bl	800ad9c <LSM6DSM_ACC_GYRO_W_TAP_X_EN>
 800d366:	4603      	mov	r3, r0
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d101      	bne.n	800d370 <LSM6DSM_X_Disable_Single_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 800d36c:	2301      	movs	r3, #1
 800d36e:	e000      	b.n	800d372 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  }
  
  return COMPONENT_OK;
 800d370:	2300      	movs	r3, #0
}
 800d372:	4618      	mov	r0, r3
 800d374:	3708      	adds	r7, #8
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}

0800d37a <LSM6DSM_X_Get_Single_Tap_Detection_Status>:
 * @param status the pointer to the single tap detection status: 0 means no single tap detected, 1 means single tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Single_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d37a:	b580      	push	{r7, lr}
 800d37c:	b084      	sub	sp, #16
 800d37e:	af00      	add	r7, sp, #0
 800d380:	6078      	str	r0, [r7, #4]
 800d382:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_SINGLE_TAP_EV_STATUS_t tap_status;
  
  if ( LSM6DSM_ACC_GYRO_R_SINGLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 800d384:	f107 030f 	add.w	r3, r7, #15
 800d388:	4619      	mov	r1, r3
 800d38a:	6878      	ldr	r0, [r7, #4]
 800d38c:	f7fd fb6a 	bl	800aa64 <LSM6DSM_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>
 800d390:	4603      	mov	r3, r0
 800d392:	2b00      	cmp	r3, #0
 800d394:	d101      	bne.n	800d39a <LSM6DSM_X_Get_Single_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d396:	2301      	movs	r3, #1
 800d398:	e00f      	b.n	800d3ba <LSM6DSM_X_Get_Single_Tap_Detection_Status+0x40>
  }
  
  switch( tap_status )
 800d39a:	7bfb      	ldrb	r3, [r7, #15]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d005      	beq.n	800d3ac <LSM6DSM_X_Get_Single_Tap_Detection_Status+0x32>
 800d3a0:	2b20      	cmp	r3, #32
 800d3a2:	d107      	bne.n	800d3b4 <LSM6DSM_X_Get_Single_Tap_Detection_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_SINGLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 800d3a4:	683b      	ldr	r3, [r7, #0]
 800d3a6:	2201      	movs	r2, #1
 800d3a8:	701a      	strb	r2, [r3, #0]
      break;
 800d3aa:	e005      	b.n	800d3b8 <LSM6DSM_X_Get_Single_Tap_Detection_Status+0x3e>
     
    case LSM6DSM_ACC_GYRO_SINGLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800d3ac:	683b      	ldr	r3, [r7, #0]
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	701a      	strb	r2, [r3, #0]
      break;
 800d3b2:	e001      	b.n	800d3b8 <LSM6DSM_X_Get_Single_Tap_Detection_Status+0x3e>
      
    default:
      return COMPONENT_ERROR;
 800d3b4:	2301      	movs	r3, #1
 800d3b6:	e000      	b.n	800d3ba <LSM6DSM_X_Get_Single_Tap_Detection_Status+0x40>
  }
  
  return COMPONENT_OK;
 800d3b8:	2300      	movs	r3, #0
}
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	3710      	adds	r7, #16
 800d3be:	46bd      	mov	sp, r7
 800d3c0:	bd80      	pop	{r7, pc}
	...

0800d3c4 <LSM6DSM_X_Enable_Double_Tap_Detection>:
 * @note  This function sets the LSM6DSM accelerometer ODR to 416Hz and the LSM6DSM accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	b082      	sub	sp, #8
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSM_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800d3cc:	ed9f 0a38 	vldr	s0, [pc, #224]	@ 800d4b0 <LSM6DSM_X_Enable_Double_Tap_Detection+0xec>
 800d3d0:	6878      	ldr	r0, [r7, #4]
 800d3d2:	f7fe fc24 	bl	800bc1e <LSM6DSM_X_Set_ODR_Value>
 800d3d6:	4603      	mov	r3, r0
 800d3d8:	2b01      	cmp	r3, #1
 800d3da:	d101      	bne.n	800d3e0 <LSM6DSM_X_Enable_Double_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800d3dc:	2301      	movs	r3, #1
 800d3de:	e063      	b.n	800d4a8 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Full scale selection */
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSM_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800d3e0:	2100      	movs	r1, #0
 800d3e2:	6878      	ldr	r0, [r7, #4]
 800d3e4:	f7fd f856 	bl	800a494 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d101      	bne.n	800d3f2 <LSM6DSM_X_Enable_Double_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800d3ee:	2301      	movs	r3, #1
 800d3f0:	e05a      	b.n	800d4a8 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Enable X direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 800d3f2:	2108      	movs	r1, #8
 800d3f4:	6878      	ldr	r0, [r7, #4]
 800d3f6:	f7fd fcd1 	bl	800ad9c <LSM6DSM_ACC_GYRO_W_TAP_X_EN>
 800d3fa:	4603      	mov	r3, r0
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d101      	bne.n	800d404 <LSM6DSM_X_Enable_Double_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800d400:	2301      	movs	r3, #1
 800d402:	e051      	b.n	800d4a8 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Enable Y direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 800d404:	2104      	movs	r1, #4
 800d406:	6878      	ldr	r0, [r7, #4]
 800d408:	f7fd fc9c 	bl	800ad44 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN>
 800d40c:	4603      	mov	r3, r0
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d101      	bne.n	800d416 <LSM6DSM_X_Enable_Double_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800d412:	2301      	movs	r3, #1
 800d414:	e048      	b.n	800d4a8 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Enable Z direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 800d416:	2102      	movs	r1, #2
 800d418:	6878      	ldr	r0, [r7, #4]
 800d41a:	f7fd fc67 	bl	800acec <LSM6DSM_ACC_GYRO_W_TAP_Z_EN>
 800d41e:	4603      	mov	r3, r0
 800d420:	2b00      	cmp	r3, #0
 800d422:	d101      	bne.n	800d428 <LSM6DSM_X_Enable_Double_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800d424:	2301      	movs	r3, #1
 800d426:	e03f      	b.n	800d4a8 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Set tap threshold. */
  if ( LSM6DSM_X_Set_Tap_Threshold( handle, LSM6DSM_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 800d428:	2108      	movs	r1, #8
 800d42a:	6878      	ldr	r0, [r7, #4]
 800d42c:	f000 f8c9 	bl	800d5c2 <LSM6DSM_X_Set_Tap_Threshold>
 800d430:	4603      	mov	r3, r0
 800d432:	2b01      	cmp	r3, #1
 800d434:	d101      	bne.n	800d43a <LSM6DSM_X_Enable_Double_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800d436:	2301      	movs	r3, #1
 800d438:	e036      	b.n	800d4a8 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Set tap shock time window. */
  if ( LSM6DSM_X_Set_Tap_Shock_Time( handle, LSM6DSM_TAP_SHOCK_TIME_HIGH ) == COMPONENT_ERROR )
 800d43a:	2103      	movs	r1, #3
 800d43c:	6878      	ldr	r0, [r7, #4]
 800d43e:	f000 f8d5 	bl	800d5ec <LSM6DSM_X_Set_Tap_Shock_Time>
 800d442:	4603      	mov	r3, r0
 800d444:	2b01      	cmp	r3, #1
 800d446:	d101      	bne.n	800d44c <LSM6DSM_X_Enable_Double_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800d448:	2301      	movs	r3, #1
 800d44a:	e02d      	b.n	800d4a8 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Set tap quiet time window. */
  if ( LSM6DSM_X_Set_Tap_Quiet_Time( handle, LSM6DSM_TAP_QUIET_TIME_HIGH ) == COMPONENT_ERROR )
 800d44c:	2103      	movs	r1, #3
 800d44e:	6878      	ldr	r0, [r7, #4]
 800d450:	f000 f8e1 	bl	800d616 <LSM6DSM_X_Set_Tap_Quiet_Time>
 800d454:	4603      	mov	r3, r0
 800d456:	2b01      	cmp	r3, #1
 800d458:	d101      	bne.n	800d45e <LSM6DSM_X_Enable_Double_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800d45a:	2301      	movs	r3, #1
 800d45c:	e024      	b.n	800d4a8 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Set tap duration time window. */
  if ( LSM6DSM_X_Set_Tap_Duration_Time( handle, LSM6DSM_TAP_DURATION_TIME_MID ) == COMPONENT_ERROR )
 800d45e:	2108      	movs	r1, #8
 800d460:	6878      	ldr	r0, [r7, #4]
 800d462:	f000 f8ed 	bl	800d640 <LSM6DSM_X_Set_Tap_Duration_Time>
 800d466:	4603      	mov	r3, r0
 800d468:	2b01      	cmp	r3, #1
 800d46a:	d101      	bne.n	800d470 <LSM6DSM_X_Enable_Double_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800d46c:	2301      	movs	r3, #1
 800d46e:	e01b      	b.n	800d4a8 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Single and double tap enabled. */
  if ( LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle, LSM6DSM_ACC_GYRO_SINGLE_DOUBLE_TAP_DOUBLE_TAP ) == MEMS_ERROR )
 800d470:	2180      	movs	r1, #128	@ 0x80
 800d472:	6878      	ldr	r0, [r7, #4]
 800d474:	f7fd fe0c 	bl	800b090 <LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 800d478:	4603      	mov	r3, r0
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d101      	bne.n	800d482 <LSM6DSM_X_Enable_Double_Tap_Detection+0xbe>
  {
    return COMPONENT_ERROR;
 800d47e:	2301      	movs	r3, #1
 800d480:	e012      	b.n	800d4a8 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Enable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800d482:	2180      	movs	r1, #128	@ 0x80
 800d484:	6878      	ldr	r0, [r7, #4]
 800d486:	f7fd fcb5 	bl	800adf4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d48a:	4603      	mov	r3, r0
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d101      	bne.n	800d494 <LSM6DSM_X_Enable_Double_Tap_Detection+0xd0>
  {
    return COMPONENT_ERROR;
 800d490:	2301      	movs	r3, #1
 800d492:	e009      	b.n	800d4a8 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Enable double tap interrupt on INT2 pin. */
  if ( LSM6DSM_ACC_GYRO_W_TapEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_TAP_ENABLED ) == MEMS_ERROR )
 800d494:	2108      	movs	r1, #8
 800d496:	6878      	ldr	r0, [r7, #4]
 800d498:	f7fd ff9e 	bl	800b3d8 <LSM6DSM_ACC_GYRO_W_TapEvOnInt2>
 800d49c:	4603      	mov	r3, r0
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d101      	bne.n	800d4a6 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe2>
  {
    return COMPONENT_ERROR;
 800d4a2:	2301      	movs	r3, #1
 800d4a4:	e000      	b.n	800d4a8 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  return COMPONENT_OK;
 800d4a6:	2300      	movs	r3, #0
}
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	3708      	adds	r7, #8
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	bd80      	pop	{r7, pc}
 800d4b0:	43d00000 	.word	0x43d00000

0800d4b4 <LSM6DSM_X_Disable_Double_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b082      	sub	sp, #8
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]

  /* Disable double tap interrupt on INT2 pin. */
  if ( LSM6DSM_ACC_GYRO_W_TapEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_TAP_DISABLED ) == MEMS_ERROR )
 800d4bc:	2100      	movs	r1, #0
 800d4be:	6878      	ldr	r0, [r7, #4]
 800d4c0:	f7fd ff8a 	bl	800b3d8 <LSM6DSM_ACC_GYRO_W_TapEvOnInt2>
 800d4c4:	4603      	mov	r3, r0
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d101      	bne.n	800d4ce <LSM6DSM_X_Disable_Double_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800d4ca:	2301      	movs	r3, #1
 800d4cc:	e051      	b.n	800d572 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Disable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800d4ce:	2100      	movs	r1, #0
 800d4d0:	6878      	ldr	r0, [r7, #4]
 800d4d2:	f7fd fc8f 	bl	800adf4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d101      	bne.n	800d4e0 <LSM6DSM_X_Disable_Double_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800d4dc:	2301      	movs	r3, #1
 800d4de:	e048      	b.n	800d572 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Reset tap threshold. */
  if ( LSM6DSM_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800d4e0:	2100      	movs	r1, #0
 800d4e2:	6878      	ldr	r0, [r7, #4]
 800d4e4:	f000 f86d 	bl	800d5c2 <LSM6DSM_X_Set_Tap_Threshold>
 800d4e8:	4603      	mov	r3, r0
 800d4ea:	2b01      	cmp	r3, #1
 800d4ec:	d101      	bne.n	800d4f2 <LSM6DSM_X_Disable_Double_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800d4ee:	2301      	movs	r3, #1
 800d4f0:	e03f      	b.n	800d572 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Reset tap shock time window. */
  if ( LSM6DSM_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800d4f2:	2100      	movs	r1, #0
 800d4f4:	6878      	ldr	r0, [r7, #4]
 800d4f6:	f000 f879 	bl	800d5ec <LSM6DSM_X_Set_Tap_Shock_Time>
 800d4fa:	4603      	mov	r3, r0
 800d4fc:	2b01      	cmp	r3, #1
 800d4fe:	d101      	bne.n	800d504 <LSM6DSM_X_Disable_Double_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800d500:	2301      	movs	r3, #1
 800d502:	e036      	b.n	800d572 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Reset tap quiet time window. */
  if ( LSM6DSM_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800d504:	2100      	movs	r1, #0
 800d506:	6878      	ldr	r0, [r7, #4]
 800d508:	f000 f885 	bl	800d616 <LSM6DSM_X_Set_Tap_Quiet_Time>
 800d50c:	4603      	mov	r3, r0
 800d50e:	2b01      	cmp	r3, #1
 800d510:	d101      	bne.n	800d516 <LSM6DSM_X_Disable_Double_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 800d512:	2301      	movs	r3, #1
 800d514:	e02d      	b.n	800d572 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Reset tap duration time window. */
  if ( LSM6DSM_X_Set_Tap_Duration_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800d516:	2100      	movs	r1, #0
 800d518:	6878      	ldr	r0, [r7, #4]
 800d51a:	f000 f891 	bl	800d640 <LSM6DSM_X_Set_Tap_Duration_Time>
 800d51e:	4603      	mov	r3, r0
 800d520:	2b01      	cmp	r3, #1
 800d522:	d101      	bne.n	800d528 <LSM6DSM_X_Disable_Double_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 800d524:	2301      	movs	r3, #1
 800d526:	e024      	b.n	800d572 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Only single tap enabled. */
  if ( LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle, LSM6DSM_ACC_GYRO_SINGLE_DOUBLE_TAP_SINGLE_TAP ) == MEMS_ERROR )
 800d528:	2100      	movs	r1, #0
 800d52a:	6878      	ldr	r0, [r7, #4]
 800d52c:	f7fd fdb0 	bl	800b090 <LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 800d530:	4603      	mov	r3, r0
 800d532:	2b00      	cmp	r3, #0
 800d534:	d101      	bne.n	800d53a <LSM6DSM_X_Disable_Double_Tap_Detection+0x86>
  {
    return COMPONENT_ERROR;
 800d536:	2301      	movs	r3, #1
 800d538:	e01b      	b.n	800d572 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Disable Z direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 800d53a:	2100      	movs	r1, #0
 800d53c:	6878      	ldr	r0, [r7, #4]
 800d53e:	f7fd fbd5 	bl	800acec <LSM6DSM_ACC_GYRO_W_TAP_Z_EN>
 800d542:	4603      	mov	r3, r0
 800d544:	2b00      	cmp	r3, #0
 800d546:	d101      	bne.n	800d54c <LSM6DSM_X_Disable_Double_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 800d548:	2301      	movs	r3, #1
 800d54a:	e012      	b.n	800d572 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Disable Y direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 800d54c:	2100      	movs	r1, #0
 800d54e:	6878      	ldr	r0, [r7, #4]
 800d550:	f7fd fbf8 	bl	800ad44 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN>
 800d554:	4603      	mov	r3, r0
 800d556:	2b00      	cmp	r3, #0
 800d558:	d101      	bne.n	800d55e <LSM6DSM_X_Disable_Double_Tap_Detection+0xaa>
  {
    return COMPONENT_ERROR;
 800d55a:	2301      	movs	r3, #1
 800d55c:	e009      	b.n	800d572 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Disable X direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 800d55e:	2100      	movs	r1, #0
 800d560:	6878      	ldr	r0, [r7, #4]
 800d562:	f7fd fc1b 	bl	800ad9c <LSM6DSM_ACC_GYRO_W_TAP_X_EN>
 800d566:	4603      	mov	r3, r0
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d101      	bne.n	800d570 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbc>
  {
    return COMPONENT_ERROR;
 800d56c:	2301      	movs	r3, #1
 800d56e:	e000      	b.n	800d572 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  return COMPONENT_OK;
 800d570:	2300      	movs	r3, #0
}
 800d572:	4618      	mov	r0, r3
 800d574:	3708      	adds	r7, #8
 800d576:	46bd      	mov	sp, r7
 800d578:	bd80      	pop	{r7, pc}

0800d57a <LSM6DSM_X_Get_Double_Tap_Detection_Status>:
 * @param status the pointer to the double tap detection status: 0 means no double tap detected, 1 means double tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Double_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d57a:	b580      	push	{r7, lr}
 800d57c:	b084      	sub	sp, #16
 800d57e:	af00      	add	r7, sp, #0
 800d580:	6078      	str	r0, [r7, #4]
 800d582:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t tap_status;
  
  if ( LSM6DSM_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 800d584:	f107 030f 	add.w	r3, r7, #15
 800d588:	4619      	mov	r1, r3
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	f7fd fa4f 	bl	800aa2e <LSM6DSM_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>
 800d590:	4603      	mov	r3, r0
 800d592:	2b00      	cmp	r3, #0
 800d594:	d101      	bne.n	800d59a <LSM6DSM_X_Get_Double_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d596:	2301      	movs	r3, #1
 800d598:	e00f      	b.n	800d5ba <LSM6DSM_X_Get_Double_Tap_Detection_Status+0x40>
  }
  
  switch( tap_status )
 800d59a:	7bfb      	ldrb	r3, [r7, #15]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d005      	beq.n	800d5ac <LSM6DSM_X_Get_Double_Tap_Detection_Status+0x32>
 800d5a0:	2b10      	cmp	r3, #16
 800d5a2:	d107      	bne.n	800d5b4 <LSM6DSM_X_Get_Double_Tap_Detection_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_DOUBLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	2201      	movs	r2, #1
 800d5a8:	701a      	strb	r2, [r3, #0]
      break;
 800d5aa:	e005      	b.n	800d5b8 <LSM6DSM_X_Get_Double_Tap_Detection_Status+0x3e>
      
    case LSM6DSM_ACC_GYRO_DOUBLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800d5ac:	683b      	ldr	r3, [r7, #0]
 800d5ae:	2200      	movs	r2, #0
 800d5b0:	701a      	strb	r2, [r3, #0]
      break;
 800d5b2:	e001      	b.n	800d5b8 <LSM6DSM_X_Get_Double_Tap_Detection_Status+0x3e>
      
    default:
      return COMPONENT_ERROR;
 800d5b4:	2301      	movs	r3, #1
 800d5b6:	e000      	b.n	800d5ba <LSM6DSM_X_Get_Double_Tap_Detection_Status+0x40>
  }
  
  return COMPONENT_OK;
 800d5b8:	2300      	movs	r3, #0
}
 800d5ba:	4618      	mov	r0, r3
 800d5bc:	3710      	adds	r7, #16
 800d5be:	46bd      	mov	sp, r7
 800d5c0:	bd80      	pop	{r7, pc}

0800d5c2 <LSM6DSM_X_Set_Tap_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_Tap_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800d5c2:	b580      	push	{r7, lr}
 800d5c4:	b082      	sub	sp, #8
 800d5c6:	af00      	add	r7, sp, #0
 800d5c8:	6078      	str	r0, [r7, #4]
 800d5ca:	460b      	mov	r3, r1
 800d5cc:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSM_ACC_GYRO_W_TAP_THS( (void *)handle, thr ) == MEMS_ERROR )
 800d5ce:	78fb      	ldrb	r3, [r7, #3]
 800d5d0:	4619      	mov	r1, r3
 800d5d2:	6878      	ldr	r0, [r7, #4]
 800d5d4:	f7fd fc3a 	bl	800ae4c <LSM6DSM_ACC_GYRO_W_TAP_THS>
 800d5d8:	4603      	mov	r3, r0
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d101      	bne.n	800d5e2 <LSM6DSM_X_Set_Tap_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800d5de:	2301      	movs	r3, #1
 800d5e0:	e000      	b.n	800d5e4 <LSM6DSM_X_Set_Tap_Threshold+0x22>
  }
  
  return COMPONENT_OK;
 800d5e2:	2300      	movs	r3, #0
}
 800d5e4:	4618      	mov	r0, r3
 800d5e6:	3708      	adds	r7, #8
 800d5e8:	46bd      	mov	sp, r7
 800d5ea:	bd80      	pop	{r7, pc}

0800d5ec <LSM6DSM_X_Set_Tap_Shock_Time>:
 * @param time the shock time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_Tap_Shock_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b082      	sub	sp, #8
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	6078      	str	r0, [r7, #4]
 800d5f4:	460b      	mov	r3, r1
 800d5f6:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSM_ACC_GYRO_W_SHOCK_Duration( (void *)handle, time ) == MEMS_ERROR )
 800d5f8:	78fb      	ldrb	r3, [r7, #3]
 800d5fa:	4619      	mov	r1, r3
 800d5fc:	6878      	ldr	r0, [r7, #4]
 800d5fe:	f7fd fc81 	bl	800af04 <LSM6DSM_ACC_GYRO_W_SHOCK_Duration>
 800d602:	4603      	mov	r3, r0
 800d604:	2b00      	cmp	r3, #0
 800d606:	d101      	bne.n	800d60c <LSM6DSM_X_Set_Tap_Shock_Time+0x20>
  {
    return COMPONENT_ERROR;
 800d608:	2301      	movs	r3, #1
 800d60a:	e000      	b.n	800d60e <LSM6DSM_X_Set_Tap_Shock_Time+0x22>
  }
  
  return COMPONENT_OK;
 800d60c:	2300      	movs	r3, #0
}
 800d60e:	4618      	mov	r0, r3
 800d610:	3708      	adds	r7, #8
 800d612:	46bd      	mov	sp, r7
 800d614:	bd80      	pop	{r7, pc}

0800d616 <LSM6DSM_X_Set_Tap_Quiet_Time>:
 * @param time the quiet time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_Tap_Quiet_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800d616:	b580      	push	{r7, lr}
 800d618:	b082      	sub	sp, #8
 800d61a:	af00      	add	r7, sp, #0
 800d61c:	6078      	str	r0, [r7, #4]
 800d61e:	460b      	mov	r3, r1
 800d620:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSM_ACC_GYRO_W_QUIET_Duration( (void *)handle, time ) == MEMS_ERROR )
 800d622:	78fb      	ldrb	r3, [r7, #3]
 800d624:	4619      	mov	r1, r3
 800d626:	6878      	ldr	r0, [r7, #4]
 800d628:	f7fd fc9c 	bl	800af64 <LSM6DSM_ACC_GYRO_W_QUIET_Duration>
 800d62c:	4603      	mov	r3, r0
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d101      	bne.n	800d636 <LSM6DSM_X_Set_Tap_Quiet_Time+0x20>
  {
    return COMPONENT_ERROR;
 800d632:	2301      	movs	r3, #1
 800d634:	e000      	b.n	800d638 <LSM6DSM_X_Set_Tap_Quiet_Time+0x22>
  }
  
  return COMPONENT_OK;
 800d636:	2300      	movs	r3, #0
}
 800d638:	4618      	mov	r0, r3
 800d63a:	3708      	adds	r7, #8
 800d63c:	46bd      	mov	sp, r7
 800d63e:	bd80      	pop	{r7, pc}

0800d640 <LSM6DSM_X_Set_Tap_Duration_Time>:
 * @param time the duration of the time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_Tap_Duration_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800d640:	b580      	push	{r7, lr}
 800d642:	b082      	sub	sp, #8
 800d644:	af00      	add	r7, sp, #0
 800d646:	6078      	str	r0, [r7, #4]
 800d648:	460b      	mov	r3, r1
 800d64a:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSM_ACC_GYRO_W_DUR( (void *)handle, time ) == MEMS_ERROR )
 800d64c:	78fb      	ldrb	r3, [r7, #3]
 800d64e:	4619      	mov	r1, r3
 800d650:	6878      	ldr	r0, [r7, #4]
 800d652:	f7fd fcba 	bl	800afca <LSM6DSM_ACC_GYRO_W_DUR>
 800d656:	4603      	mov	r3, r0
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d101      	bne.n	800d660 <LSM6DSM_X_Set_Tap_Duration_Time+0x20>
  {
    return COMPONENT_ERROR;
 800d65c:	2301      	movs	r3, #1
 800d65e:	e000      	b.n	800d662 <LSM6DSM_X_Set_Tap_Duration_Time+0x22>
  }
  
  return COMPONENT_OK;
 800d660:	2300      	movs	r3, #0
}
 800d662:	4618      	mov	r0, r3
 800d664:	3708      	adds	r7, #8
 800d666:	46bd      	mov	sp, r7
 800d668:	bd80      	pop	{r7, pc}
	...

0800d66c <LSM6DSM_X_Enable_6D_Orientation>:
 * @note  This function sets the LSM6DSM accelerometer ODR to 416Hz and the LSM6DSM accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_6D_Orientation( DrvContextTypeDef *handle )
{
 800d66c:	b580      	push	{r7, lr}
 800d66e:	b082      	sub	sp, #8
 800d670:	af00      	add	r7, sp, #0
 800d672:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSM_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800d674:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 800d6dc <LSM6DSM_X_Enable_6D_Orientation+0x70>
 800d678:	6878      	ldr	r0, [r7, #4]
 800d67a:	f7fe fad0 	bl	800bc1e <LSM6DSM_X_Set_ODR_Value>
 800d67e:	4603      	mov	r3, r0
 800d680:	2b01      	cmp	r3, #1
 800d682:	d101      	bne.n	800d688 <LSM6DSM_X_Enable_6D_Orientation+0x1c>
  {
    return COMPONENT_ERROR;
 800d684:	2301      	movs	r3, #1
 800d686:	e024      	b.n	800d6d2 <LSM6DSM_X_Enable_6D_Orientation+0x66>
  }
  
  /* Full scale selection. */
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSM_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800d688:	2100      	movs	r1, #0
 800d68a:	6878      	ldr	r0, [r7, #4]
 800d68c:	f7fc ff02 	bl	800a494 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800d690:	4603      	mov	r3, r0
 800d692:	2b00      	cmp	r3, #0
 800d694:	d101      	bne.n	800d69a <LSM6DSM_X_Enable_6D_Orientation+0x2e>
  {
    return COMPONENT_ERROR;
 800d696:	2301      	movs	r3, #1
 800d698:	e01b      	b.n	800d6d2 <LSM6DSM_X_Enable_6D_Orientation+0x66>
  }
  
  /* Set 6D threshold. */
  if ( LSM6DSM_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSM_ACC_GYRO_SIXD_THS_60_degree ) == MEMS_ERROR )
 800d69a:	2140      	movs	r1, #64	@ 0x40
 800d69c:	6878      	ldr	r0, [r7, #4]
 800d69e:	f7fd fc05 	bl	800aeac <LSM6DSM_ACC_GYRO_W_SIXD_THS>
 800d6a2:	4603      	mov	r3, r0
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d101      	bne.n	800d6ac <LSM6DSM_X_Enable_6D_Orientation+0x40>
  {
    return COMPONENT_ERROR;
 800d6a8:	2301      	movs	r3, #1
 800d6aa:	e012      	b.n	800d6d2 <LSM6DSM_X_Enable_6D_Orientation+0x66>
  }
  
  /* Enable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800d6ac:	2180      	movs	r1, #128	@ 0x80
 800d6ae:	6878      	ldr	r0, [r7, #4]
 800d6b0:	f7fd fba0 	bl	800adf4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d6b4:	4603      	mov	r3, r0
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d101      	bne.n	800d6be <LSM6DSM_X_Enable_6D_Orientation+0x52>
  {
    return COMPONENT_ERROR;
 800d6ba:	2301      	movs	r3, #1
 800d6bc:	e009      	b.n	800d6d2 <LSM6DSM_X_Enable_6D_Orientation+0x66>
  }
  
  /* INT2_6D setting. */
  if ( LSM6DSM_ACC_GYRO_W_6DEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_6D_ENABLED ) == MEMS_ERROR )
 800d6be:	2104      	movs	r1, #4
 800d6c0:	6878      	ldr	r0, [r7, #4]
 800d6c2:	f7fd fe5d 	bl	800b380 <LSM6DSM_ACC_GYRO_W_6DEvOnInt2>
 800d6c6:	4603      	mov	r3, r0
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d101      	bne.n	800d6d0 <LSM6DSM_X_Enable_6D_Orientation+0x64>
  {
    return COMPONENT_ERROR;
 800d6cc:	2301      	movs	r3, #1
 800d6ce:	e000      	b.n	800d6d2 <LSM6DSM_X_Enable_6D_Orientation+0x66>
  }
  
  return COMPONENT_OK;
 800d6d0:	2300      	movs	r3, #0
}
 800d6d2:	4618      	mov	r0, r3
 800d6d4:	3708      	adds	r7, #8
 800d6d6:	46bd      	mov	sp, r7
 800d6d8:	bd80      	pop	{r7, pc}
 800d6da:	bf00      	nop
 800d6dc:	43d00000 	.word	0x43d00000

0800d6e0 <LSM6DSM_X_Disable_6D_Orientation>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_6D_Orientation( DrvContextTypeDef *handle )
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b082      	sub	sp, #8
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]

  /* INT2_6D setting. */
  if ( LSM6DSM_ACC_GYRO_W_6DEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_6D_DISABLED ) == MEMS_ERROR )
 800d6e8:	2100      	movs	r1, #0
 800d6ea:	6878      	ldr	r0, [r7, #4]
 800d6ec:	f7fd fe48 	bl	800b380 <LSM6DSM_ACC_GYRO_W_6DEvOnInt2>
 800d6f0:	4603      	mov	r3, r0
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d101      	bne.n	800d6fa <LSM6DSM_X_Disable_6D_Orientation+0x1a>
  {
    return COMPONENT_ERROR;
 800d6f6:	2301      	movs	r3, #1
 800d6f8:	e012      	b.n	800d720 <LSM6DSM_X_Disable_6D_Orientation+0x40>
  }
  
  /* Disable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800d6fa:	2100      	movs	r1, #0
 800d6fc:	6878      	ldr	r0, [r7, #4]
 800d6fe:	f7fd fb79 	bl	800adf4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d702:	4603      	mov	r3, r0
 800d704:	2b00      	cmp	r3, #0
 800d706:	d101      	bne.n	800d70c <LSM6DSM_X_Disable_6D_Orientation+0x2c>
  {
    return COMPONENT_ERROR;
 800d708:	2301      	movs	r3, #1
 800d70a:	e009      	b.n	800d720 <LSM6DSM_X_Disable_6D_Orientation+0x40>
  }
  
  /* Reset 6D threshold. */
  if ( LSM6DSM_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSM_ACC_GYRO_SIXD_THS_80_degree ) == MEMS_ERROR )
 800d70c:	2100      	movs	r1, #0
 800d70e:	6878      	ldr	r0, [r7, #4]
 800d710:	f7fd fbcc 	bl	800aeac <LSM6DSM_ACC_GYRO_W_SIXD_THS>
 800d714:	4603      	mov	r3, r0
 800d716:	2b00      	cmp	r3, #0
 800d718:	d101      	bne.n	800d71e <LSM6DSM_X_Disable_6D_Orientation+0x3e>
  {
    return COMPONENT_ERROR;
 800d71a:	2301      	movs	r3, #1
 800d71c:	e000      	b.n	800d720 <LSM6DSM_X_Disable_6D_Orientation+0x40>
  }
  
  return COMPONENT_OK;
 800d71e:	2300      	movs	r3, #0
}
 800d720:	4618      	mov	r0, r3
 800d722:	3708      	adds	r7, #8
 800d724:	46bd      	mov	sp, r7
 800d726:	bd80      	pop	{r7, pc}

0800d728 <LSM6DSM_X_Get_6D_Orientation_Status>:
 * @param status the pointer to the status of the 6D orientation detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_6D_Orientation_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d728:	b580      	push	{r7, lr}
 800d72a:	b084      	sub	sp, #16
 800d72c:	af00      	add	r7, sp, #0
 800d72e:	6078      	str	r0, [r7, #4]
 800d730:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_D6D_EV_STATUS_t status_raw;
  
  if ( LSM6DSM_ACC_GYRO_R_D6D_EV_STATUS( (void *)handle, &status_raw ) == MEMS_ERROR )
 800d732:	f107 030f 	add.w	r3, r7, #15
 800d736:	4619      	mov	r1, r3
 800d738:	6878      	ldr	r0, [r7, #4]
 800d73a:	f7fd fa50 	bl	800abde <LSM6DSM_ACC_GYRO_R_D6D_EV_STATUS>
 800d73e:	4603      	mov	r3, r0
 800d740:	2b00      	cmp	r3, #0
 800d742:	d101      	bne.n	800d748 <LSM6DSM_X_Get_6D_Orientation_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d744:	2301      	movs	r3, #1
 800d746:	e00f      	b.n	800d768 <LSM6DSM_X_Get_6D_Orientation_Status+0x40>
  }
  
  switch( status_raw )
 800d748:	7bfb      	ldrb	r3, [r7, #15]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d005      	beq.n	800d75a <LSM6DSM_X_Get_6D_Orientation_Status+0x32>
 800d74e:	2b40      	cmp	r3, #64	@ 0x40
 800d750:	d107      	bne.n	800d762 <LSM6DSM_X_Get_6D_Orientation_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_D6D_EV_STATUS_DETECTED:
      *status = 1;
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	2201      	movs	r2, #1
 800d756:	701a      	strb	r2, [r3, #0]
      break;
 800d758:	e005      	b.n	800d766 <LSM6DSM_X_Get_6D_Orientation_Status+0x3e>
    case LSM6DSM_ACC_GYRO_D6D_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800d75a:	683b      	ldr	r3, [r7, #0]
 800d75c:	2200      	movs	r2, #0
 800d75e:	701a      	strb	r2, [r3, #0]
      break;
 800d760:	e001      	b.n	800d766 <LSM6DSM_X_Get_6D_Orientation_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800d762:	2301      	movs	r3, #1
 800d764:	e000      	b.n	800d768 <LSM6DSM_X_Get_6D_Orientation_Status+0x40>
  }
  
  return COMPONENT_OK;
 800d766:	2300      	movs	r3, #0
}
 800d768:	4618      	mov	r0, r3
 800d76a:	3710      	adds	r7, #16
 800d76c:	46bd      	mov	sp, r7
 800d76e:	bd80      	pop	{r7, pc}

0800d770 <LSM6DSM_X_Get_6D_Orientation_XL>:
 * @param xl the pointer to the 6D orientation XL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_6D_Orientation_XL( DrvContextTypeDef *handle, uint8_t *xl )
{
 800d770:	b580      	push	{r7, lr}
 800d772:	b084      	sub	sp, #16
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
 800d778:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_DSD_XL_t xl_raw;
  
  if ( LSM6DSM_ACC_GYRO_R_DSD_XL( (void *)handle, &xl_raw ) == MEMS_ERROR )
 800d77a:	f107 030f 	add.w	r3, r7, #15
 800d77e:	4619      	mov	r1, r3
 800d780:	6878      	ldr	r0, [r7, #4]
 800d782:	f7fd f98a 	bl	800aa9a <LSM6DSM_ACC_GYRO_R_DSD_XL>
 800d786:	4603      	mov	r3, r0
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d101      	bne.n	800d790 <LSM6DSM_X_Get_6D_Orientation_XL+0x20>
  {
    return COMPONENT_ERROR;
 800d78c:	2301      	movs	r3, #1
 800d78e:	e00f      	b.n	800d7b0 <LSM6DSM_X_Get_6D_Orientation_XL+0x40>
  }
  
  switch( xl_raw )
 800d790:	7bfb      	ldrb	r3, [r7, #15]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d005      	beq.n	800d7a2 <LSM6DSM_X_Get_6D_Orientation_XL+0x32>
 800d796:	2b01      	cmp	r3, #1
 800d798:	d107      	bne.n	800d7aa <LSM6DSM_X_Get_6D_Orientation_XL+0x3a>
  {
    case LSM6DSM_ACC_GYRO_DSD_XL_DETECTED:
      *xl = 1;
 800d79a:	683b      	ldr	r3, [r7, #0]
 800d79c:	2201      	movs	r2, #1
 800d79e:	701a      	strb	r2, [r3, #0]
      break;
 800d7a0:	e005      	b.n	800d7ae <LSM6DSM_X_Get_6D_Orientation_XL+0x3e>
    case LSM6DSM_ACC_GYRO_DSD_XL_NOT_DETECTED:
      *xl = 0;
 800d7a2:	683b      	ldr	r3, [r7, #0]
 800d7a4:	2200      	movs	r2, #0
 800d7a6:	701a      	strb	r2, [r3, #0]
      break;
 800d7a8:	e001      	b.n	800d7ae <LSM6DSM_X_Get_6D_Orientation_XL+0x3e>
    default:
      return COMPONENT_ERROR;
 800d7aa:	2301      	movs	r3, #1
 800d7ac:	e000      	b.n	800d7b0 <LSM6DSM_X_Get_6D_Orientation_XL+0x40>
  }
  
  return COMPONENT_OK;
 800d7ae:	2300      	movs	r3, #0
}
 800d7b0:	4618      	mov	r0, r3
 800d7b2:	3710      	adds	r7, #16
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	bd80      	pop	{r7, pc}

0800d7b8 <LSM6DSM_X_Get_6D_Orientation_XH>:
 * @param xh the pointer to the 6D orientation XH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_6D_Orientation_XH( DrvContextTypeDef *handle, uint8_t *xh )
{
 800d7b8:	b580      	push	{r7, lr}
 800d7ba:	b084      	sub	sp, #16
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	6078      	str	r0, [r7, #4]
 800d7c0:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_DSD_XH_t xh_raw;
  
  if ( LSM6DSM_ACC_GYRO_R_DSD_XH( (void *)handle, &xh_raw ) == MEMS_ERROR )
 800d7c2:	f107 030f 	add.w	r3, r7, #15
 800d7c6:	4619      	mov	r1, r3
 800d7c8:	6878      	ldr	r0, [r7, #4]
 800d7ca:	f7fd f981 	bl	800aad0 <LSM6DSM_ACC_GYRO_R_DSD_XH>
 800d7ce:	4603      	mov	r3, r0
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d101      	bne.n	800d7d8 <LSM6DSM_X_Get_6D_Orientation_XH+0x20>
  {
    return COMPONENT_ERROR;
 800d7d4:	2301      	movs	r3, #1
 800d7d6:	e00f      	b.n	800d7f8 <LSM6DSM_X_Get_6D_Orientation_XH+0x40>
  }
  
  switch( xh_raw )
 800d7d8:	7bfb      	ldrb	r3, [r7, #15]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d005      	beq.n	800d7ea <LSM6DSM_X_Get_6D_Orientation_XH+0x32>
 800d7de:	2b02      	cmp	r3, #2
 800d7e0:	d107      	bne.n	800d7f2 <LSM6DSM_X_Get_6D_Orientation_XH+0x3a>
  {
    case LSM6DSM_ACC_GYRO_DSD_XH_DETECTED:
      *xh = 1;
 800d7e2:	683b      	ldr	r3, [r7, #0]
 800d7e4:	2201      	movs	r2, #1
 800d7e6:	701a      	strb	r2, [r3, #0]
      break;
 800d7e8:	e005      	b.n	800d7f6 <LSM6DSM_X_Get_6D_Orientation_XH+0x3e>
    case LSM6DSM_ACC_GYRO_DSD_XH_NOT_DETECTED:
      *xh = 0;
 800d7ea:	683b      	ldr	r3, [r7, #0]
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	701a      	strb	r2, [r3, #0]
      break;
 800d7f0:	e001      	b.n	800d7f6 <LSM6DSM_X_Get_6D_Orientation_XH+0x3e>
    default:
      return COMPONENT_ERROR;
 800d7f2:	2301      	movs	r3, #1
 800d7f4:	e000      	b.n	800d7f8 <LSM6DSM_X_Get_6D_Orientation_XH+0x40>
  }
  
  return COMPONENT_OK;
 800d7f6:	2300      	movs	r3, #0
}
 800d7f8:	4618      	mov	r0, r3
 800d7fa:	3710      	adds	r7, #16
 800d7fc:	46bd      	mov	sp, r7
 800d7fe:	bd80      	pop	{r7, pc}

0800d800 <LSM6DSM_X_Get_6D_Orientation_YL>:
 * @param yl the pointer to the 6D orientation YL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_6D_Orientation_YL( DrvContextTypeDef *handle, uint8_t *yl )
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b084      	sub	sp, #16
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
 800d808:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_DSD_YL_t yl_raw;
  
  if ( LSM6DSM_ACC_GYRO_R_DSD_YL( (void *)handle, &yl_raw ) == MEMS_ERROR )
 800d80a:	f107 030f 	add.w	r3, r7, #15
 800d80e:	4619      	mov	r1, r3
 800d810:	6878      	ldr	r0, [r7, #4]
 800d812:	f7fd f978 	bl	800ab06 <LSM6DSM_ACC_GYRO_R_DSD_YL>
 800d816:	4603      	mov	r3, r0
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d101      	bne.n	800d820 <LSM6DSM_X_Get_6D_Orientation_YL+0x20>
  {
    return COMPONENT_ERROR;
 800d81c:	2301      	movs	r3, #1
 800d81e:	e00f      	b.n	800d840 <LSM6DSM_X_Get_6D_Orientation_YL+0x40>
  }
  
  switch( yl_raw )
 800d820:	7bfb      	ldrb	r3, [r7, #15]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d005      	beq.n	800d832 <LSM6DSM_X_Get_6D_Orientation_YL+0x32>
 800d826:	2b04      	cmp	r3, #4
 800d828:	d107      	bne.n	800d83a <LSM6DSM_X_Get_6D_Orientation_YL+0x3a>
  {
    case LSM6DSM_ACC_GYRO_DSD_YL_DETECTED:
      *yl = 1;
 800d82a:	683b      	ldr	r3, [r7, #0]
 800d82c:	2201      	movs	r2, #1
 800d82e:	701a      	strb	r2, [r3, #0]
      break;
 800d830:	e005      	b.n	800d83e <LSM6DSM_X_Get_6D_Orientation_YL+0x3e>
    case LSM6DSM_ACC_GYRO_DSD_YL_NOT_DETECTED:
      *yl = 0;
 800d832:	683b      	ldr	r3, [r7, #0]
 800d834:	2200      	movs	r2, #0
 800d836:	701a      	strb	r2, [r3, #0]
      break;
 800d838:	e001      	b.n	800d83e <LSM6DSM_X_Get_6D_Orientation_YL+0x3e>
    default:
      return COMPONENT_ERROR;
 800d83a:	2301      	movs	r3, #1
 800d83c:	e000      	b.n	800d840 <LSM6DSM_X_Get_6D_Orientation_YL+0x40>
  }
  
  return COMPONENT_OK;
 800d83e:	2300      	movs	r3, #0
}
 800d840:	4618      	mov	r0, r3
 800d842:	3710      	adds	r7, #16
 800d844:	46bd      	mov	sp, r7
 800d846:	bd80      	pop	{r7, pc}

0800d848 <LSM6DSM_X_Get_6D_Orientation_YH>:
 * @param yh the pointer to the 6D orientation YH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_6D_Orientation_YH( DrvContextTypeDef *handle, uint8_t *yh )
{
 800d848:	b580      	push	{r7, lr}
 800d84a:	b084      	sub	sp, #16
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	6078      	str	r0, [r7, #4]
 800d850:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_DSD_YH_t yh_raw;
  
  if ( LSM6DSM_ACC_GYRO_R_DSD_YH( (void *)handle, &yh_raw ) == MEMS_ERROR )
 800d852:	f107 030f 	add.w	r3, r7, #15
 800d856:	4619      	mov	r1, r3
 800d858:	6878      	ldr	r0, [r7, #4]
 800d85a:	f7fd f96f 	bl	800ab3c <LSM6DSM_ACC_GYRO_R_DSD_YH>
 800d85e:	4603      	mov	r3, r0
 800d860:	2b00      	cmp	r3, #0
 800d862:	d101      	bne.n	800d868 <LSM6DSM_X_Get_6D_Orientation_YH+0x20>
  {
    return COMPONENT_ERROR;
 800d864:	2301      	movs	r3, #1
 800d866:	e00f      	b.n	800d888 <LSM6DSM_X_Get_6D_Orientation_YH+0x40>
  }
  
  switch( yh_raw )
 800d868:	7bfb      	ldrb	r3, [r7, #15]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d005      	beq.n	800d87a <LSM6DSM_X_Get_6D_Orientation_YH+0x32>
 800d86e:	2b08      	cmp	r3, #8
 800d870:	d107      	bne.n	800d882 <LSM6DSM_X_Get_6D_Orientation_YH+0x3a>
  {
    case LSM6DSM_ACC_GYRO_DSD_YH_DETECTED:
      *yh = 1;
 800d872:	683b      	ldr	r3, [r7, #0]
 800d874:	2201      	movs	r2, #1
 800d876:	701a      	strb	r2, [r3, #0]
      break;
 800d878:	e005      	b.n	800d886 <LSM6DSM_X_Get_6D_Orientation_YH+0x3e>
    case LSM6DSM_ACC_GYRO_DSD_YH_NOT_DETECTED:
      *yh = 0;
 800d87a:	683b      	ldr	r3, [r7, #0]
 800d87c:	2200      	movs	r2, #0
 800d87e:	701a      	strb	r2, [r3, #0]
      break;
 800d880:	e001      	b.n	800d886 <LSM6DSM_X_Get_6D_Orientation_YH+0x3e>
    default:
      return COMPONENT_ERROR;
 800d882:	2301      	movs	r3, #1
 800d884:	e000      	b.n	800d888 <LSM6DSM_X_Get_6D_Orientation_YH+0x40>
  }
  
  return COMPONENT_OK;
 800d886:	2300      	movs	r3, #0
}
 800d888:	4618      	mov	r0, r3
 800d88a:	3710      	adds	r7, #16
 800d88c:	46bd      	mov	sp, r7
 800d88e:	bd80      	pop	{r7, pc}

0800d890 <LSM6DSM_X_Get_6D_Orientation_ZL>:
 * @param zl the pointer to the 6D orientation ZL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_6D_Orientation_ZL( DrvContextTypeDef *handle, uint8_t *zl )
{
 800d890:	b580      	push	{r7, lr}
 800d892:	b084      	sub	sp, #16
 800d894:	af00      	add	r7, sp, #0
 800d896:	6078      	str	r0, [r7, #4]
 800d898:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_DSD_ZL_t zl_raw;
  
  if ( LSM6DSM_ACC_GYRO_R_DSD_ZL( (void *)handle, &zl_raw ) == MEMS_ERROR )
 800d89a:	f107 030f 	add.w	r3, r7, #15
 800d89e:	4619      	mov	r1, r3
 800d8a0:	6878      	ldr	r0, [r7, #4]
 800d8a2:	f7fd f966 	bl	800ab72 <LSM6DSM_ACC_GYRO_R_DSD_ZL>
 800d8a6:	4603      	mov	r3, r0
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d101      	bne.n	800d8b0 <LSM6DSM_X_Get_6D_Orientation_ZL+0x20>
  {
    return COMPONENT_ERROR;
 800d8ac:	2301      	movs	r3, #1
 800d8ae:	e00f      	b.n	800d8d0 <LSM6DSM_X_Get_6D_Orientation_ZL+0x40>
  }
  
  switch( zl_raw )
 800d8b0:	7bfb      	ldrb	r3, [r7, #15]
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d005      	beq.n	800d8c2 <LSM6DSM_X_Get_6D_Orientation_ZL+0x32>
 800d8b6:	2b10      	cmp	r3, #16
 800d8b8:	d107      	bne.n	800d8ca <LSM6DSM_X_Get_6D_Orientation_ZL+0x3a>
  {
    case LSM6DSM_ACC_GYRO_DSD_ZL_DETECTED:
      *zl = 1;
 800d8ba:	683b      	ldr	r3, [r7, #0]
 800d8bc:	2201      	movs	r2, #1
 800d8be:	701a      	strb	r2, [r3, #0]
      break;
 800d8c0:	e005      	b.n	800d8ce <LSM6DSM_X_Get_6D_Orientation_ZL+0x3e>
    case LSM6DSM_ACC_GYRO_DSD_ZL_NOT_DETECTED:
      *zl = 0;
 800d8c2:	683b      	ldr	r3, [r7, #0]
 800d8c4:	2200      	movs	r2, #0
 800d8c6:	701a      	strb	r2, [r3, #0]
      break;
 800d8c8:	e001      	b.n	800d8ce <LSM6DSM_X_Get_6D_Orientation_ZL+0x3e>
    default:
      return COMPONENT_ERROR;
 800d8ca:	2301      	movs	r3, #1
 800d8cc:	e000      	b.n	800d8d0 <LSM6DSM_X_Get_6D_Orientation_ZL+0x40>
  }
  
  return COMPONENT_OK;
 800d8ce:	2300      	movs	r3, #0
}
 800d8d0:	4618      	mov	r0, r3
 800d8d2:	3710      	adds	r7, #16
 800d8d4:	46bd      	mov	sp, r7
 800d8d6:	bd80      	pop	{r7, pc}

0800d8d8 <LSM6DSM_X_Get_6D_Orientation_ZH>:
 * @param zh the pointer to the 6D orientation ZH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_6D_Orientation_ZH( DrvContextTypeDef *handle, uint8_t *zh )
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b084      	sub	sp, #16
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	6078      	str	r0, [r7, #4]
 800d8e0:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_DSD_ZH_t zh_raw;
  
  if ( LSM6DSM_ACC_GYRO_R_DSD_ZH( (void *)handle, &zh_raw ) == MEMS_ERROR )
 800d8e2:	f107 030f 	add.w	r3, r7, #15
 800d8e6:	4619      	mov	r1, r3
 800d8e8:	6878      	ldr	r0, [r7, #4]
 800d8ea:	f7fd f95d 	bl	800aba8 <LSM6DSM_ACC_GYRO_R_DSD_ZH>
 800d8ee:	4603      	mov	r3, r0
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d101      	bne.n	800d8f8 <LSM6DSM_X_Get_6D_Orientation_ZH+0x20>
  {
    return COMPONENT_ERROR;
 800d8f4:	2301      	movs	r3, #1
 800d8f6:	e00f      	b.n	800d918 <LSM6DSM_X_Get_6D_Orientation_ZH+0x40>
  }
  
  switch( zh_raw )
 800d8f8:	7bfb      	ldrb	r3, [r7, #15]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d005      	beq.n	800d90a <LSM6DSM_X_Get_6D_Orientation_ZH+0x32>
 800d8fe:	2b20      	cmp	r3, #32
 800d900:	d107      	bne.n	800d912 <LSM6DSM_X_Get_6D_Orientation_ZH+0x3a>
  {
    case LSM6DSM_ACC_GYRO_DSD_ZH_DETECTED:
      *zh = 1;
 800d902:	683b      	ldr	r3, [r7, #0]
 800d904:	2201      	movs	r2, #1
 800d906:	701a      	strb	r2, [r3, #0]
      break;
 800d908:	e005      	b.n	800d916 <LSM6DSM_X_Get_6D_Orientation_ZH+0x3e>
    case LSM6DSM_ACC_GYRO_DSD_ZH_NOT_DETECTED:
      *zh = 0;
 800d90a:	683b      	ldr	r3, [r7, #0]
 800d90c:	2200      	movs	r2, #0
 800d90e:	701a      	strb	r2, [r3, #0]
      break;
 800d910:	e001      	b.n	800d916 <LSM6DSM_X_Get_6D_Orientation_ZH+0x3e>
    default:
      return COMPONENT_ERROR;
 800d912:	2301      	movs	r3, #1
 800d914:	e000      	b.n	800d918 <LSM6DSM_X_Get_6D_Orientation_ZH+0x40>
  }
  
  return COMPONENT_OK;
 800d916:	2300      	movs	r3, #0
}
 800d918:	4618      	mov	r0, r3
 800d91a:	3710      	adds	r7, #16
 800d91c:	46bd      	mov	sp, r7
 800d91e:	bd80      	pop	{r7, pc}

0800d920 <LSM6DSM_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800d920:	b580      	push	{r7, lr}
 800d922:	b084      	sub	sp, #16
 800d924:	af00      	add	r7, sp, #0
 800d926:	60f8      	str	r0, [r7, #12]
 800d928:	460b      	mov	r3, r1
 800d92a:	607a      	str	r2, [r7, #4]
 800d92c:	72fb      	strb	r3, [r7, #11]
  if ( LSM6DSM_ACC_GYRO_ReadReg( (void *)handle, reg, data ) == MEMS_ERROR )
 800d92e:	7afb      	ldrb	r3, [r7, #11]
 800d930:	687a      	ldr	r2, [r7, #4]
 800d932:	4619      	mov	r1, r3
 800d934:	68f8      	ldr	r0, [r7, #12]
 800d936:	f7fc fcde 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800d93a:	4603      	mov	r3, r0
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d101      	bne.n	800d944 <LSM6DSM_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800d940:	2301      	movs	r3, #1
 800d942:	e000      	b.n	800d946 <LSM6DSM_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800d944:	2300      	movs	r3, #0
}
 800d946:	4618      	mov	r0, r3
 800d948:	3710      	adds	r7, #16
 800d94a:	46bd      	mov	sp, r7
 800d94c:	bd80      	pop	{r7, pc}

0800d94e <LSM6DSM_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800d94e:	b580      	push	{r7, lr}
 800d950:	b082      	sub	sp, #8
 800d952:	af00      	add	r7, sp, #0
 800d954:	6078      	str	r0, [r7, #4]
 800d956:	460b      	mov	r3, r1
 800d958:	70fb      	strb	r3, [r7, #3]
 800d95a:	4613      	mov	r3, r2
 800d95c:	70bb      	strb	r3, [r7, #2]
  if ( LSM6DSM_ACC_GYRO_WriteReg( (void *)handle, reg, data ) == MEMS_ERROR )
 800d95e:	78ba      	ldrb	r2, [r7, #2]
 800d960:	78fb      	ldrb	r3, [r7, #3]
 800d962:	4619      	mov	r1, r3
 800d964:	6878      	ldr	r0, [r7, #4]
 800d966:	f7fc fcdd 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800d96a:	4603      	mov	r3, r0
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d101      	bne.n	800d974 <LSM6DSM_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800d970:	2301      	movs	r3, #1
 800d972:	e000      	b.n	800d976 <LSM6DSM_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800d974:	2300      	movs	r3, #0
}
 800d976:	4618      	mov	r0, r3
 800d978:	3708      	adds	r7, #8
 800d97a:	46bd      	mov	sp, r7
 800d97c:	bd80      	pop	{r7, pc}

0800d97e <LSM6DSM_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d97e:	b580      	push	{r7, lr}
 800d980:	b084      	sub	sp, #16
 800d982:	af00      	add	r7, sp, #0
 800d984:	6078      	str	r0, [r7, #4]
 800d986:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_XLDA_t status_raw;

  if ( LSM6DSM_ACC_GYRO_R_XLDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 800d988:	f107 030f 	add.w	r3, r7, #15
 800d98c:	4619      	mov	r1, r3
 800d98e:	6878      	ldr	r0, [r7, #4]
 800d990:	f7fd f940 	bl	800ac14 <LSM6DSM_ACC_GYRO_R_XLDA>
 800d994:	4603      	mov	r3, r0
 800d996:	2b00      	cmp	r3, #0
 800d998:	d101      	bne.n	800d99e <LSM6DSM_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d99a:	2301      	movs	r3, #1
 800d99c:	e00f      	b.n	800d9be <LSM6DSM_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800d99e:	7bfb      	ldrb	r3, [r7, #15]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d005      	beq.n	800d9b0 <LSM6DSM_X_Get_DRDY_Status+0x32>
 800d9a4:	2b01      	cmp	r3, #1
 800d9a6:	d107      	bne.n	800d9b8 <LSM6DSM_X_Get_DRDY_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_XLDA_DATA_AVAIL:
      *status = 1;
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	2201      	movs	r2, #1
 800d9ac:	701a      	strb	r2, [r3, #0]
      break;
 800d9ae:	e005      	b.n	800d9bc <LSM6DSM_X_Get_DRDY_Status+0x3e>
    case LSM6DSM_ACC_GYRO_XLDA_NO_DATA_AVAIL:
      *status = 0;
 800d9b0:	683b      	ldr	r3, [r7, #0]
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	701a      	strb	r2, [r3, #0]
      break;
 800d9b6:	e001      	b.n	800d9bc <LSM6DSM_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800d9b8:	2301      	movs	r3, #1
 800d9ba:	e000      	b.n	800d9be <LSM6DSM_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 800d9bc:	2300      	movs	r3, #0
}
 800d9be:	4618      	mov	r0, r3
 800d9c0:	3710      	adds	r7, #16
 800d9c2:	46bd      	mov	sp, r7
 800d9c4:	bd80      	pop	{r7, pc}

0800d9c6 <LSM6DSM_G_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800d9c6:	b580      	push	{r7, lr}
 800d9c8:	b084      	sub	sp, #16
 800d9ca:	af00      	add	r7, sp, #0
 800d9cc:	60f8      	str	r0, [r7, #12]
 800d9ce:	460b      	mov	r3, r1
 800d9d0:	607a      	str	r2, [r7, #4]
 800d9d2:	72fb      	strb	r3, [r7, #11]
  if ( LSM6DSM_ACC_GYRO_ReadReg( (void*)handle, reg, data ) == MEMS_ERROR )
 800d9d4:	7afb      	ldrb	r3, [r7, #11]
 800d9d6:	687a      	ldr	r2, [r7, #4]
 800d9d8:	4619      	mov	r1, r3
 800d9da:	68f8      	ldr	r0, [r7, #12]
 800d9dc:	f7fc fc8b 	bl	800a2f6 <LSM6DSM_ACC_GYRO_ReadReg>
 800d9e0:	4603      	mov	r3, r0
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d101      	bne.n	800d9ea <LSM6DSM_G_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800d9e6:	2301      	movs	r3, #1
 800d9e8:	e000      	b.n	800d9ec <LSM6DSM_G_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800d9ea:	2300      	movs	r3, #0
}
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	3710      	adds	r7, #16
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	bd80      	pop	{r7, pc}

0800d9f4 <LSM6DSM_G_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b082      	sub	sp, #8
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
 800d9fc:	460b      	mov	r3, r1
 800d9fe:	70fb      	strb	r3, [r7, #3]
 800da00:	4613      	mov	r3, r2
 800da02:	70bb      	strb	r3, [r7, #2]
  if ( LSM6DSM_ACC_GYRO_WriteReg( (void*)handle, reg, data ) == MEMS_ERROR )
 800da04:	78ba      	ldrb	r2, [r7, #2]
 800da06:	78fb      	ldrb	r3, [r7, #3]
 800da08:	4619      	mov	r1, r3
 800da0a:	6878      	ldr	r0, [r7, #4]
 800da0c:	f7fc fc8a 	bl	800a324 <LSM6DSM_ACC_GYRO_WriteReg>
 800da10:	4603      	mov	r3, r0
 800da12:	2b00      	cmp	r3, #0
 800da14:	d101      	bne.n	800da1a <LSM6DSM_G_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800da16:	2301      	movs	r3, #1
 800da18:	e000      	b.n	800da1c <LSM6DSM_G_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800da1a:	2300      	movs	r3, #0
}
 800da1c:	4618      	mov	r0, r3
 800da1e:	3708      	adds	r7, #8
 800da20:	46bd      	mov	sp, r7
 800da22:	bd80      	pop	{r7, pc}

0800da24 <LSM6DSM_G_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800da24:	b580      	push	{r7, lr}
 800da26:	b084      	sub	sp, #16
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
 800da2c:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_GDA_t status_raw;

  if ( LSM6DSM_ACC_GYRO_R_GDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 800da2e:	f107 030f 	add.w	r3, r7, #15
 800da32:	4619      	mov	r1, r3
 800da34:	6878      	ldr	r0, [r7, #4]
 800da36:	f7fd f908 	bl	800ac4a <LSM6DSM_ACC_GYRO_R_GDA>
 800da3a:	4603      	mov	r3, r0
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d101      	bne.n	800da44 <LSM6DSM_G_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800da40:	2301      	movs	r3, #1
 800da42:	e00f      	b.n	800da64 <LSM6DSM_G_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800da44:	7bfb      	ldrb	r3, [r7, #15]
 800da46:	2b00      	cmp	r3, #0
 800da48:	d005      	beq.n	800da56 <LSM6DSM_G_Get_DRDY_Status+0x32>
 800da4a:	2b02      	cmp	r3, #2
 800da4c:	d107      	bne.n	800da5e <LSM6DSM_G_Get_DRDY_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_GDA_DATA_AVAIL:
      *status = 1;
 800da4e:	683b      	ldr	r3, [r7, #0]
 800da50:	2201      	movs	r2, #1
 800da52:	701a      	strb	r2, [r3, #0]
      break;
 800da54:	e005      	b.n	800da62 <LSM6DSM_G_Get_DRDY_Status+0x3e>
    case LSM6DSM_ACC_GYRO_GDA_NO_DATA_AVAIL:
      *status = 0;
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	2200      	movs	r2, #0
 800da5a:	701a      	strb	r2, [r3, #0]
      break;
 800da5c:	e001      	b.n	800da62 <LSM6DSM_G_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800da5e:	2301      	movs	r3, #1
 800da60:	e000      	b.n	800da64 <LSM6DSM_G_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 800da62:	2300      	movs	r3, #0
}
 800da64:	4618      	mov	r0, r3
 800da66:	3710      	adds	r7, #16
 800da68:	46bd      	mov	sp, r7
 800da6a:	bd80      	pop	{r7, pc}

0800da6c <STC3115_Init>:
 * @brief Initializes STC3115 Gas Gauge. Hides low level device and battery details
 * @param None
 * @retval None
 */
static DrvStatusTypeDef STC3115_Init( DrvContextTypeDef* handle )
{
 800da6c:	b5b0      	push	{r4, r5, r7, lr}
 800da6e:	b09a      	sub	sp, #104	@ 0x68
 800da70:	af00      	add	r7, sp, #0
 800da72:	6078      	str	r0, [r7, #4]
  int32_t res, loop;
  int32_t OCVOffset[16] = OCV_OFFSET_TAB;
 800da74:	4b8e      	ldr	r3, [pc, #568]	@ (800dcb0 <STC3115_Init+0x244>)
 800da76:	f107 0414 	add.w	r4, r7, #20
 800da7a:	461d      	mov	r5, r3
 800da7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800da7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800da80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800da82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800da84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800da86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800da88:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800da8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  int vcount = 0;
 800da90:	2300      	movs	r3, #0
 800da92:	613b      	str	r3, [r7, #16]
  uint8_t res8;
  
  STC3115_ConfigData_TypeDef *ConfigData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->configData;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	689b      	ldr	r3, [r3, #8]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	663b      	str	r3, [r7, #96]	@ 0x60
  STC3115_BatteryData_TypeDef *BatteryData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData;
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	689b      	ldr	r3, [r3, #8]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	3330      	adds	r3, #48	@ 0x30
 800daa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	689b      	ldr	r3, [r3, #8]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	335c      	adds	r3, #92	@ 0x5c
 800daae:	65bb      	str	r3, [r7, #88]	@ 0x58
  
  /*** Fill configuration structure parameters ***/
  ConfigData->Vmode = VMODE;
 800dab0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dab2:	2200      	movs	r2, #0
 800dab4:	601a      	str	r2, [r3, #0]
  
  if(RSENSE != 0)
  {
    ConfigData->Rsense = RSENSE;
 800dab6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dab8:	2232      	movs	r2, #50	@ 0x32
 800daba:	619a      	str	r2, [r3, #24]
  else
  {
    ConfigData->Rsense = 10; // default value to avoid division by 0
  }
  
  ConfigData->CC_cnf = (CAPACITY * ConfigData->Rsense * 250 + 6194) / 12389;
 800dabc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dabe:	699b      	ldr	r3, [r3, #24]
 800dac0:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 800dac4:	fb02 f303 	mul.w	r3, r2, r3
 800dac8:	f503 53c1 	add.w	r3, r3, #6176	@ 0x1820
 800dacc:	3312      	adds	r3, #18
 800dace:	4a79      	ldr	r2, [pc, #484]	@ (800dcb4 <STC3115_Init+0x248>)
 800dad0:	fb82 1203 	smull	r1, r2, r2, r3
 800dad4:	1312      	asrs	r2, r2, #12
 800dad6:	17db      	asrs	r3, r3, #31
 800dad8:	1ad2      	subs	r2, r2, r3
 800dada:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dadc:	60da      	str	r2, [r3, #12]
  {
    ConfigData->VM_cnf = (CAPACITY * RINT * 50 + 24444) / 48889;
  }
  else
  {
    ConfigData->VM_cnf = (CAPACITY * 200 * 50 + 24444) / 48889; // default value
 800dade:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dae0:	2214      	movs	r2, #20
 800dae2:	611a      	str	r2, [r3, #16]
  }
  
  for(loop = 0; loop < 16; loop++)
 800dae4:	2300      	movs	r3, #0
 800dae6:	667b      	str	r3, [r7, #100]	@ 0x64
 800dae8:	e02f      	b.n	800db4a <STC3115_Init+0xde>
  {
    if(OCVOffset[loop] > 127)
 800daea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800daec:	009b      	lsls	r3, r3, #2
 800daee:	3368      	adds	r3, #104	@ 0x68
 800daf0:	443b      	add	r3, r7
 800daf2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800daf6:	2b7f      	cmp	r3, #127	@ 0x7f
 800daf8:	dd06      	ble.n	800db08 <STC3115_Init+0x9c>
    {
      OCVOffset[loop] = 127;
 800dafa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dafc:	009b      	lsls	r3, r3, #2
 800dafe:	3368      	adds	r3, #104	@ 0x68
 800db00:	443b      	add	r3, r7
 800db02:	227f      	movs	r2, #127	@ 0x7f
 800db04:	f843 2c54 	str.w	r2, [r3, #-84]
    }
    if(OCVOffset[loop] < -127)
 800db08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db0a:	009b      	lsls	r3, r3, #2
 800db0c:	3368      	adds	r3, #104	@ 0x68
 800db0e:	443b      	add	r3, r7
 800db10:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800db14:	f113 0f7f 	cmn.w	r3, #127	@ 0x7f
 800db18:	da07      	bge.n	800db2a <STC3115_Init+0xbe>
    {
      OCVOffset[loop] = -127;
 800db1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db1c:	009b      	lsls	r3, r3, #2
 800db1e:	3368      	adds	r3, #104	@ 0x68
 800db20:	443b      	add	r3, r7
 800db22:	f06f 027e 	mvn.w	r2, #126	@ 0x7e
 800db26:	f843 2c54 	str.w	r2, [r3, #-84]
    }
    ConfigData->OCVOffset[loop] = OCVOffset[loop];
 800db2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db2c:	009b      	lsls	r3, r3, #2
 800db2e:	3368      	adds	r3, #104	@ 0x68
 800db30:	443b      	add	r3, r7
 800db32:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800db36:	b2d9      	uxtb	r1, r3
 800db38:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800db3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db3c:	4413      	add	r3, r2
 800db3e:	3320      	adds	r3, #32
 800db40:	460a      	mov	r2, r1
 800db42:	701a      	strb	r2, [r3, #0]
  for(loop = 0; loop < 16; loop++)
 800db44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db46:	3301      	adds	r3, #1
 800db48:	667b      	str	r3, [r7, #100]	@ 0x64
 800db4a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db4c:	2b0f      	cmp	r3, #15
 800db4e:	ddcc      	ble.n	800daea <STC3115_Init+0x7e>
  }
  
  ConfigData->Cnom = CAPACITY;
 800db50:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800db52:	2264      	movs	r2, #100	@ 0x64
 800db54:	615a      	str	r2, [r3, #20]
  ConfigData->RelaxCurrent = CAPACITY / 20;
 800db56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800db58:	2205      	movs	r2, #5
 800db5a:	61da      	str	r2, [r3, #28]
  
  ConfigData->Alm_SOC = ALM_SOC;
 800db5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800db5e:	220a      	movs	r2, #10
 800db60:	605a      	str	r2, [r3, #4]
  ConfigData->Alm_Vbat = ALM_VBAT;
 800db62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800db64:	f640 3222 	movw	r2, #2850	@ 0xb22
 800db68:	609a      	str	r2, [r3, #8]
  
  /*** Initialize Gas Gauge system ***/
  
  /* check STC3115 status */
  res = STC3115_Status(handle);
 800db6a:	6878      	ldr	r0, [r7, #4]
 800db6c:	f000 fb0d 	bl	800e18a <STC3115_Status>
 800db70:	6578      	str	r0, [r7, #84]	@ 0x54
  if(res < 0)
 800db72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800db74:	2b00      	cmp	r3, #0
 800db76:	da01      	bge.n	800db7c <STC3115_Init+0x110>
  {
    return COMPONENT_ERROR;
 800db78:	2301      	movs	r3, #1
 800db7a:	e094      	b.n	800dca6 <STC3115_Init+0x23a>
  }
    
  /*Battery presence status init*/
  BatteryData->Presence = 1;
 800db7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800db7e:	2201      	movs	r2, #1
 800db80:	621a      	str	r2, [r3, #32]
  
  /* check RAM data validity */
  STC3115_ReadRamData(handle, RAMData->db);
 800db82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800db84:	4619      	mov	r1, r3
 800db86:	6878      	ldr	r0, [r7, #4]
 800db88:	f000 fbb9 	bl	800e2fe <STC3115_ReadRamData>
  
  STC3115_Read(handle, STC3115_REG_MODE, &res8, 1);
 800db8c:	f107 020f 	add.w	r2, r7, #15
 800db90:	2301      	movs	r3, #1
 800db92:	2100      	movs	r1, #0
 800db94:	6878      	ldr	r0, [r7, #4]
 800db96:	f000 fd04 	bl	800e5a2 <STC3115_Read>
  res8 &= STC3115_GG_RUN;
 800db9a:	7bfb      	ldrb	r3, [r7, #15]
 800db9c:	f003 0310 	and.w	r3, r3, #16
 800dba0:	b2db      	uxtb	r3, r3
 800dba2:	73fb      	strb	r3, [r7, #15]
  if(res8 != 0)   /* GasGauge is running */
 800dba4:	7bfb      	ldrb	r3, [r7, #15]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d02b      	beq.n	800dc02 <STC3115_Init+0x196>
  {
    STC3115_Read(handle, STC3115_REG_CTRL, &res8, 1);
 800dbaa:	f107 020f 	add.w	r2, r7, #15
 800dbae:	2301      	movs	r3, #1
 800dbb0:	2101      	movs	r1, #1
 800dbb2:	6878      	ldr	r0, [r7, #4]
 800dbb4:	f000 fcf5 	bl	800e5a2 <STC3115_Read>
    res8 &= (STC3115_BATFAIL | STC3115_PORDET);
 800dbb8:	7bfb      	ldrb	r3, [r7, #15]
 800dbba:	f003 0318 	and.w	r3, r3, #24
 800dbbe:	b2db      	uxtb	r3, r3
 800dbc0:	73fb      	strb	r3, [r7, #15]
    if(res8 == 0)   /* no GG reset has occurred */
 800dbc2:	7bfb      	ldrb	r3, [r7, #15]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d11c      	bne.n	800dc02 <STC3115_Init+0x196>
    {
      if((RAMData->reg.TstWord == RAM_TSTWORD) && (STC3115_CalcRamCRC8(RAMData->db, RAM_SIZE) == 0))  /* RAM data is consistent */
 800dbc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dbca:	f9b3 3000 	ldrsh.w	r3, [r3]
 800dbce:	f245 32a9 	movw	r2, #21417	@ 0x53a9
 800dbd2:	4293      	cmp	r3, r2
 800dbd4:	d115      	bne.n	800dc02 <STC3115_Init+0x196>
 800dbd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dbd8:	2110      	movs	r1, #16
 800dbda:	4618      	mov	r0, r3
 800dbdc:	f000 fafe 	bl	800e1dc <STC3115_CalcRamCRC8>
 800dbe0:	4603      	mov	r3, r0
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d10d      	bne.n	800dc02 <STC3115_Init+0x196>
      {
        if(RAMData->reg.STC3115_Status == STC3115_RUNNING)   /* last saved RAM state was for a valid measurement */
 800dbe6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dbe8:	7a5b      	ldrb	r3, [r3, #9]
 800dbea:	2b52      	cmp	r3, #82	@ 0x52
 800dbec:	d109      	bne.n	800dc02 <STC3115_Init+0x196>
        {
          /* Recover from last SOC */
          res = STC3115_Restore(handle, ConfigData);
 800dbee:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800dbf0:	6878      	ldr	r0, [r7, #4]
 800dbf2:	f000 fc45 	bl	800e480 <STC3115_Restore>
 800dbf6:	6578      	str	r0, [r7, #84]	@ 0x54
          if(res < 0)
 800dbf8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	da01      	bge.n	800dc02 <STC3115_Init+0x196>
            return COMPONENT_ERROR;
 800dbfe:	2301      	movs	r3, #1
 800dc00:	e051      	b.n	800dca6 <STC3115_Init+0x23a>
      }
    }
  }
  
  /* Startup from known state */
  STC3115_Reset(handle);
 800dc02:	6878      	ldr	r0, [r7, #4]
 800dc04:	f000 f9d0 	bl	800dfa8 <STC3115_Reset>
  STC3115_InitRamData(handle, ConfigData);
 800dc08:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800dc0a:	6878      	ldr	r0, [r7, #4]
 800dc0c:	f000 fb34 	bl	800e278 <STC3115_InitRamData>
  
  RAMData->reg.STC3115_Status = STC3115_INIT;
 800dc10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc12:	2249      	movs	r2, #73	@ 0x49
 800dc14:	725a      	strb	r2, [r3, #9]
  STC3115_UpdateRamCRC(handle);
 800dc16:	6878      	ldr	r0, [r7, #4]
 800dc18:	f000 fb16 	bl	800e248 <STC3115_UpdateRamCRC>
  STC3115_WriteRamData(handle, RAMData->db);
 800dc1c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc1e:	4619      	mov	r1, r3
 800dc20:	6878      	ldr	r0, [r7, #4]
 800dc22:	f000 fb56 	bl	800e2d2 <STC3115_WriteRamData>
  
  /* Configure & Handle delays and Resets */
  STC3115_SetParam(handle, ConfigData);
 800dc26:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800dc28:	6878      	ldr	r0, [r7, #4]
 800dc2a:	f000 fd29 	bl	800e680 <STC3115_SetParam>
  
  STC3115_ReadWord(handle, STC3115_REG_COUNTER, &vcount);
 800dc2e:	f107 0310 	add.w	r3, r7, #16
 800dc32:	461a      	mov	r2, r3
 800dc34:	2104      	movs	r1, #4
 800dc36:	6878      	ldr	r0, [r7, #4]
 800dc38:	f000 fce9 	bl	800e60e <STC3115_ReadWord>
  while(vcount <= VCOUNT)
 800dc3c:	e02c      	b.n	800dc98 <STC3115_Init+0x22c>
  {
    STC3115_Read(handle, STC3115_REG_MODE, &res8, 1);
 800dc3e:	f107 020f 	add.w	r2, r7, #15
 800dc42:	2301      	movs	r3, #1
 800dc44:	2100      	movs	r1, #0
 800dc46:	6878      	ldr	r0, [r7, #4]
 800dc48:	f000 fcab 	bl	800e5a2 <STC3115_Read>
    res8 &= STC3115_GG_RUN;
 800dc4c:	7bfb      	ldrb	r3, [r7, #15]
 800dc4e:	f003 0310 	and.w	r3, r3, #16
 800dc52:	b2db      	uxtb	r3, r3
 800dc54:	73fb      	strb	r3, [r7, #15]
    while(res8 == 0)
 800dc56:	e012      	b.n	800dc7e <STC3115_Init+0x212>
    {
      STC3115_SetParam(handle, ConfigData);
 800dc58:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800dc5a:	6878      	ldr	r0, [r7, #4]
 800dc5c:	f000 fd10 	bl	800e680 <STC3115_SetParam>
      GG_Delay(200);
 800dc60:	20c8      	movs	r0, #200	@ 0xc8
 800dc62:	f003 fab3 	bl	80111cc <HAL_Delay>
      STC3115_Read(handle, STC3115_REG_MODE, &res8, 1);
 800dc66:	f107 020f 	add.w	r2, r7, #15
 800dc6a:	2301      	movs	r3, #1
 800dc6c:	2100      	movs	r1, #0
 800dc6e:	6878      	ldr	r0, [r7, #4]
 800dc70:	f000 fc97 	bl	800e5a2 <STC3115_Read>
      res8 &= STC3115_GG_RUN;
 800dc74:	7bfb      	ldrb	r3, [r7, #15]
 800dc76:	f003 0310 	and.w	r3, r3, #16
 800dc7a:	b2db      	uxtb	r3, r3
 800dc7c:	73fb      	strb	r3, [r7, #15]
    while(res8 == 0)
 800dc7e:	7bfb      	ldrb	r3, [r7, #15]
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d0e9      	beq.n	800dc58 <STC3115_Init+0x1ec>
    } 
    GG_Delay(200);
 800dc84:	20c8      	movs	r0, #200	@ 0xc8
 800dc86:	f003 faa1 	bl	80111cc <HAL_Delay>
    STC3115_ReadWord(handle, STC3115_REG_COUNTER, &vcount);
 800dc8a:	f107 0310 	add.w	r3, r7, #16
 800dc8e:	461a      	mov	r2, r3
 800dc90:	2104      	movs	r1, #4
 800dc92:	6878      	ldr	r0, [r7, #4]
 800dc94:	f000 fcbb 	bl	800e60e <STC3115_ReadWord>
  while(vcount <= VCOUNT)
 800dc98:	693b      	ldr	r3, [r7, #16]
 800dc9a:	2b04      	cmp	r3, #4
 800dc9c:	ddcf      	ble.n	800dc3e <STC3115_Init+0x1d2>
  }
  
  handle->isInitialized = 1;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	2201      	movs	r2, #1
 800dca2:	715a      	strb	r2, [r3, #5]
  return COMPONENT_OK;
 800dca4:	2300      	movs	r3, #0
}
 800dca6:	4618      	mov	r0, r3
 800dca8:	3768      	adds	r7, #104	@ 0x68
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	bdb0      	pop	{r4, r5, r7, pc}
 800dcae:	bf00      	nop
 800dcb0:	0801bdfc 	.word	0x0801bdfc
 800dcb4:	54a33dd9 	.word	0x54a33dd9

0800dcb8 <STC3115_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef STC3115_DeInit( DrvContextTypeDef *handle )
{
 800dcb8:	b480      	push	{r7}
 800dcba:	b083      	sub	sp, #12
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	6078      	str	r0, [r7, #4]
  handle->isInitialized = 0;
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800dcc6:	2300      	movs	r3, #0
}
 800dcc8:	4618      	mov	r0, r3
 800dcca:	370c      	adds	r7, #12
 800dccc:	46bd      	mov	sp, r7
 800dcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd2:	4770      	bx	lr

0800dcd4 <STC3115_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef STC3115_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800dcd4:	b580      	push	{r7, lr}
 800dcd6:	b082      	sub	sp, #8
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	6078      	str	r0, [r7, #4]
 800dcdc:	6039      	str	r1, [r7, #0]
  if (STC3115_Read(handle, STC3115_REG_ID, who_am_i, 1) == 0)
 800dcde:	2301      	movs	r3, #1
 800dce0:	683a      	ldr	r2, [r7, #0]
 800dce2:	2118      	movs	r1, #24
 800dce4:	6878      	ldr	r0, [r7, #4]
 800dce6:	f000 fc5c 	bl	800e5a2 <STC3115_Read>
 800dcea:	4603      	mov	r3, r0
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d101      	bne.n	800dcf4 <STC3115_Get_WhoAmI+0x20>
  {
    return COMPONENT_OK;
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	e000      	b.n	800dcf6 <STC3115_Get_WhoAmI+0x22>
  }
  else
  {
    return COMPONENT_ERROR;
 800dcf4:	2301      	movs	r3, #1
  }
}
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	3708      	adds	r7, #8
 800dcfa:	46bd      	mov	sp, r7
 800dcfc:	bd80      	pop	{r7, pc}
	...

0800dd00 <STC3115_Task>:
 * @brief Task function for STC3115 Gas Gauge. Hides low level device and battery details
 * @param None
 * @retval Same as GasGauge_Task
 */
static DrvStatusTypeDef STC3115_Task( DrvContextTypeDef* handle, uint8_t *vm_mode)
{
 800dd00:	b580      	push	{r7, lr}
 800dd02:	b086      	sub	sp, #24
 800dd04:	af00      	add	r7, sp, #0
 800dd06:	6078      	str	r0, [r7, #4]
 800dd08:	6039      	str	r1, [r7, #0]
  int res;

  STC3115_ConfigData_TypeDef *ConfigData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->configData;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	689b      	ldr	r3, [r3, #8]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	617b      	str	r3, [r7, #20]
  STC3115_BatteryData_TypeDef *BatteryData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData;
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	689b      	ldr	r3, [r3, #8]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	3330      	adds	r3, #48	@ 0x30
 800dd1a:	613b      	str	r3, [r7, #16]
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	689b      	ldr	r3, [r3, #8]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	335c      	adds	r3, #92	@ 0x5c
 800dd24:	60fb      	str	r3, [r7, #12]
  
  /* ----------------------------- System state verification ---------------------------- */
  /*Read STC3115 status registers */
  res = STC3115_Status(handle);
 800dd26:	6878      	ldr	r0, [r7, #4]
 800dd28:	f000 fa2f 	bl	800e18a <STC3115_Status>
 800dd2c:	60b8      	str	r0, [r7, #8]
  
  if (res < 0) return(COMPONENT_ERROR); /* return if I2C error or STC3115 not responding */
 800dd2e:	68bb      	ldr	r3, [r7, #8]
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	da01      	bge.n	800dd38 <STC3115_Task+0x38>
 800dd34:	2301      	movs	r3, #1
 800dd36:	e12c      	b.n	800df92 <STC3115_Task+0x292>
  BatteryData->status = res;
 800dd38:	693b      	ldr	r3, [r7, #16]
 800dd3a:	68ba      	ldr	r2, [r7, #8]
 800dd3c:	601a      	str	r2, [r3, #0]
  
  /* check STC3115 RAM status (battery has not been changed) */
  STC3115_ReadRamData(handle, RAMData->db);
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	4619      	mov	r1, r3
 800dd42:	6878      	ldr	r0, [r7, #4]
 800dd44:	f000 fadb 	bl	800e2fe <STC3115_ReadRamData>
  if ( (RAMData->reg.TstWord != RAM_TSTWORD) || (STC3115_CalcRamCRC8(RAMData->db, RAM_SIZE) != 0) )
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800dd4e:	f245 32a9 	movw	r2, #21417	@ 0x53a9
 800dd52:	4293      	cmp	r3, r2
 800dd54:	d107      	bne.n	800dd66 <STC3115_Task+0x66>
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	2110      	movs	r1, #16
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	f000 fa3e 	bl	800e1dc <STC3115_CalcRamCRC8>
 800dd60:	4603      	mov	r3, r0
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d006      	beq.n	800dd74 <STC3115_Task+0x74>
  {
    /* if RAM non ok, reset it and set init state */
    STC3115_InitRamData(handle, ConfigData);
 800dd66:	6979      	ldr	r1, [r7, #20]
 800dd68:	6878      	ldr	r0, [r7, #4]
 800dd6a:	f000 fa85 	bl	800e278 <STC3115_InitRamData>
    RAMData->reg.STC3115_Status = STC3115_INIT;
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	2249      	movs	r2, #73	@ 0x49
 800dd72:	725a      	strb	r2, [r3, #9]
  }
  
  /* check battery presence status */
  if ((BatteryData->status & (STC3115_BATFAIL << 8)) != 0)
 800dd74:	693b      	ldr	r3, [r7, #16]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d007      	beq.n	800dd90 <STC3115_Task+0x90>
  {
    /*Battery disconnection has been detected     */
    
    /*BATD pin level is over 1.61 or Vcc is below 2.7V  */
    BatteryData->Presence = 0;
 800dd80:	693b      	ldr	r3, [r7, #16]
 800dd82:	2200      	movs	r2, #0
 800dd84:	621a      	str	r2, [r3, #32]
    
    /*HW and SW state machine reset*/
    STC3115_Reset(handle);
 800dd86:	6878      	ldr	r0, [r7, #4]
 800dd88:	f000 f90e 	bl	800dfa8 <STC3115_Reset>
    
    return (COMPONENT_ERROR);
 800dd8c:	2301      	movs	r3, #1
 800dd8e:	e100      	b.n	800df92 <STC3115_Task+0x292>
  }
  
  /* check STC3115 running mode*/
  if ((BatteryData->status & STC3115_GG_RUN) == 0)
 800dd90:	693b      	ldr	r3, [r7, #16]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	f003 0310 	and.w	r3, r3, #16
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d10f      	bne.n	800ddbc <STC3115_Task+0xbc>
  {
    if(RAMData->reg.STC3115_Status == STC3115_RUNNING)
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	7a5b      	ldrb	r3, [r3, #9]
 800dda0:	2b52      	cmp	r3, #82	@ 0x52
 800dda2:	d104      	bne.n	800ddae <STC3115_Task+0xae>
    {
      STC3115_Restore(handle, ConfigData);  /* if RUNNING state, restore STC3115*/
 800dda4:	6979      	ldr	r1, [r7, #20]
 800dda6:	6878      	ldr	r0, [r7, #4]
 800dda8:	f000 fb6a 	bl	800e480 <STC3115_Restore>
 800ddac:	e003      	b.n	800ddb6 <STC3115_Task+0xb6>
    }
    else
    {
      STC3115_Startup(handle, ConfigData);  /* if INIT state, initialize STC3115*/
 800ddae:	6979      	ldr	r1, [r7, #20]
 800ddb0:	6878      	ldr	r0, [r7, #4]
 800ddb2:	f000 fbd2 	bl	800e55a <STC3115_Startup>
    }
    
    RAMData->reg.STC3115_Status = STC3115_INIT;
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	2249      	movs	r2, #73	@ 0x49
 800ddba:	725a      	strb	r2, [r3, #9]
  }
  
  /* --------------------------------- Read battery data ------------------------------- */
  
  res = STC3115_ReadBatteryData(handle, BatteryData);
 800ddbc:	6939      	ldr	r1, [r7, #16]
 800ddbe:	6878      	ldr	r0, [r7, #4]
 800ddc0:	f000 fab3 	bl	800e32a <STC3115_ReadBatteryData>
 800ddc4:	60b8      	str	r0, [r7, #8]
  if (res != 0) return(COMPONENT_ERROR); /* abort in case of I2C failure */
 800ddc6:	68bb      	ldr	r3, [r7, #8]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d001      	beq.n	800ddd0 <STC3115_Task+0xd0>
 800ddcc:	2301      	movs	r3, #1
 800ddce:	e0e0      	b.n	800df92 <STC3115_Task+0x292>
  
  
  /* ------------------------------- battery data report ------------------------------- */
  /* check INIT state */
  if (RAMData->reg.STC3115_Status == STC3115_INIT)
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	7a5b      	ldrb	r3, [r3, #9]
 800ddd4:	2b49      	cmp	r3, #73	@ 0x49
 800ddd6:	d109      	bne.n	800ddec <STC3115_Task+0xec>
  {
    /* INIT state, wait for current & temperature value available: */
    if (BatteryData->ConvCounter > VCOUNT)
 800ddd8:	693b      	ldr	r3, [r7, #16]
 800ddda:	699b      	ldr	r3, [r3, #24]
 800dddc:	2b04      	cmp	r3, #4
 800ddde:	dd05      	ble.n	800ddec <STC3115_Task+0xec>
    {
      RAMData->reg.STC3115_Status = STC3115_RUNNING;
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	2252      	movs	r2, #82	@ 0x52
 800dde4:	725a      	strb	r2, [r3, #9]
      /*Battery is connected*/
      BatteryData->Presence = 1;
 800dde6:	693b      	ldr	r3, [r7, #16]
 800dde8:	2201      	movs	r2, #1
 800ddea:	621a      	str	r2, [r3, #32]
    }
  }
  
  if (RAMData->reg.STC3115_Status != STC3115_RUNNING)   /* not running : data partially availalble*/
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	7a5b      	ldrb	r3, [r3, #9]
 800ddf0:	2b52      	cmp	r3, #82	@ 0x52
 800ddf2:	d018      	beq.n	800de26 <STC3115_Task+0x126>
  {
    BatteryData->ChargeValue = ConfigData->Cnom * BatteryData->SOC / MAX_SOC;
 800ddf4:	697b      	ldr	r3, [r7, #20]
 800ddf6:	695b      	ldr	r3, [r3, #20]
 800ddf8:	693a      	ldr	r2, [r7, #16]
 800ddfa:	6892      	ldr	r2, [r2, #8]
 800ddfc:	fb02 f303 	mul.w	r3, r2, r3
 800de00:	4a66      	ldr	r2, [pc, #408]	@ (800df9c <STC3115_Task+0x29c>)
 800de02:	fb82 1203 	smull	r1, r2, r2, r3
 800de06:	1192      	asrs	r2, r2, #6
 800de08:	17db      	asrs	r3, r3, #31
 800de0a:	1ad2      	subs	r2, r2, r3
 800de0c:	693b      	ldr	r3, [r7, #16]
 800de0e:	625a      	str	r2, [r3, #36]	@ 0x24
    BatteryData->Current = 0;
 800de10:	693b      	ldr	r3, [r7, #16]
 800de12:	2200      	movs	r2, #0
 800de14:	611a      	str	r2, [r3, #16]
    BatteryData->Temperature = 250;
 800de16:	693b      	ldr	r3, [r7, #16]
 800de18:	22fa      	movs	r2, #250	@ 0xfa
 800de1a:	615a      	str	r2, [r3, #20]
    BatteryData->RemTime = -1;
 800de1c:	693b      	ldr	r3, [r7, #16]
 800de1e:	f04f 32ff 	mov.w	r2, #4294967295
 800de22:	629a      	str	r2, [r3, #40]	@ 0x28
 800de24:	e08a      	b.n	800df3c <STC3115_Task+0x23c>
  {
  
    /* ---------- process SW algorithms -------- */
    
    /*early empty compensation*/
    if (BatteryData->Voltage < APP_CUTOFF_VOLTAGE)
 800de26:	693b      	ldr	r3, [r7, #16]
 800de28:	68db      	ldr	r3, [r3, #12]
 800de2a:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800de2e:	4293      	cmp	r3, r2
 800de30:	dc03      	bgt.n	800de3a <STC3115_Task+0x13a>
      BatteryData->SOC = 0;
 800de32:	693b      	ldr	r3, [r7, #16]
 800de34:	2200      	movs	r2, #0
 800de36:	609a      	str	r2, [r3, #8]
 800de38:	e014      	b.n	800de64 <STC3115_Task+0x164>
    else if (BatteryData->Voltage < (APP_CUTOFF_VOLTAGE + 200))
 800de3a:	693b      	ldr	r3, [r7, #16]
 800de3c:	68db      	ldr	r3, [r3, #12]
 800de3e:	f5b3 6f48 	cmp.w	r3, #3200	@ 0xc80
 800de42:	da0f      	bge.n	800de64 <STC3115_Task+0x164>
      BatteryData->SOC = BatteryData->SOC * (BatteryData->Voltage - APP_CUTOFF_VOLTAGE) / 200;
 800de44:	693b      	ldr	r3, [r7, #16]
 800de46:	689b      	ldr	r3, [r3, #8]
 800de48:	693a      	ldr	r2, [r7, #16]
 800de4a:	68d2      	ldr	r2, [r2, #12]
 800de4c:	f6a2 32b8 	subw	r2, r2, #3000	@ 0xbb8
 800de50:	fb02 f303 	mul.w	r3, r2, r3
 800de54:	4a52      	ldr	r2, [pc, #328]	@ (800dfa0 <STC3115_Task+0x2a0>)
 800de56:	fb82 1203 	smull	r1, r2, r2, r3
 800de5a:	1192      	asrs	r2, r2, #6
 800de5c:	17db      	asrs	r3, r3, #31
 800de5e:	1ad2      	subs	r2, r2, r3
 800de60:	693b      	ldr	r3, [r7, #16]
 800de62:	609a      	str	r2, [r3, #8]
      
    /* Battery charge value calculation */
    
    BatteryData->ChargeValue = ConfigData->Cnom * BatteryData->SOC / MAX_SOC;
 800de64:	697b      	ldr	r3, [r7, #20]
 800de66:	695b      	ldr	r3, [r3, #20]
 800de68:	693a      	ldr	r2, [r7, #16]
 800de6a:	6892      	ldr	r2, [r2, #8]
 800de6c:	fb02 f303 	mul.w	r3, r2, r3
 800de70:	4a4a      	ldr	r2, [pc, #296]	@ (800df9c <STC3115_Task+0x29c>)
 800de72:	fb82 1203 	smull	r1, r2, r2, r3
 800de76:	1192      	asrs	r2, r2, #6
 800de78:	17db      	asrs	r3, r3, #31
 800de7a:	1ad2      	subs	r2, r2, r3
 800de7c:	693b      	ldr	r3, [r7, #16]
 800de7e:	625a      	str	r2, [r3, #36]	@ 0x24
    
    if ((BatteryData->status & STC3115_VMODE) == 0) /* mixed mode only*/
 800de80:	693b      	ldr	r3, [r7, #16]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	f003 0301 	and.w	r3, r3, #1
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d140      	bne.n	800df0e <STC3115_Task+0x20e>
    {
    
      /*Lately fully compensation*/
      if ((BatteryData->status & STC3115_VMODE) == 0) /*running in mixed mode*/
 800de8c:	693b      	ldr	r3, [r7, #16]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	f003 0301 	and.w	r3, r3, #1
 800de94:	2b00      	cmp	r3, #0
 800de96:	d113      	bne.n	800dec0 <STC3115_Task+0x1c0>
      {
      
        if(BatteryData->Current > APP_EOC_CURRENT && BatteryData->SOC > 990)
 800de98:	693b      	ldr	r3, [r7, #16]
 800de9a:	691b      	ldr	r3, [r3, #16]
 800de9c:	2b0a      	cmp	r3, #10
 800de9e:	dd0f      	ble.n	800dec0 <STC3115_Task+0x1c0>
 800dea0:	693b      	ldr	r3, [r7, #16]
 800dea2:	689b      	ldr	r3, [r3, #8]
 800dea4:	f240 32de 	movw	r2, #990	@ 0x3de
 800dea8:	4293      	cmp	r3, r2
 800deaa:	dd09      	ble.n	800dec0 <STC3115_Task+0x1c0>
        {
          BatteryData->SOC = 990;
 800deac:	693b      	ldr	r3, [r7, #16]
 800deae:	f240 32de 	movw	r2, #990	@ 0x3de
 800deb2:	609a      	str	r2, [r3, #8]
          STC3115_WriteWord(handle, STC3115_REG_SOC, 50688);  /* 99% */
 800deb4:	f44f 4246 	mov.w	r2, #50688	@ 0xc600
 800deb8:	2102      	movs	r1, #2
 800deba:	6878      	ldr	r0, [r7, #4]
 800debc:	f000 fbc4 	bl	800e648 <STC3115_WriteWord>
        }
      }
      
      /*Remaining time calculation*/
      if(BatteryData->Current < 0)
 800dec0:	693b      	ldr	r3, [r7, #16]
 800dec2:	691b      	ldr	r3, [r3, #16]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	da1d      	bge.n	800df04 <STC3115_Task+0x204>
      {
      
        BatteryData->RemTime = (BatteryData->RemTime * 4 + BatteryData->ChargeValue / BatteryData->Current * 60 ) / 5;
 800dec8:	693b      	ldr	r3, [r7, #16]
 800deca:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800decc:	693b      	ldr	r3, [r7, #16]
 800dece:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ded0:	693b      	ldr	r3, [r7, #16]
 800ded2:	691b      	ldr	r3, [r3, #16]
 800ded4:	fb92 f2f3 	sdiv	r2, r2, r3
 800ded8:	4613      	mov	r3, r2
 800deda:	011b      	lsls	r3, r3, #4
 800dedc:	1a9b      	subs	r3, r3, r2
 800dede:	440b      	add	r3, r1
 800dee0:	009b      	lsls	r3, r3, #2
 800dee2:	4a30      	ldr	r2, [pc, #192]	@ (800dfa4 <STC3115_Task+0x2a4>)
 800dee4:	fb82 1203 	smull	r1, r2, r2, r3
 800dee8:	1052      	asrs	r2, r2, #1
 800deea:	17db      	asrs	r3, r3, #31
 800deec:	1ad2      	subs	r2, r2, r3
 800deee:	693b      	ldr	r3, [r7, #16]
 800def0:	629a      	str	r2, [r3, #40]	@ 0x28
        if( BatteryData->RemTime  < 0)
 800def2:	693b      	ldr	r3, [r7, #16]
 800def4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800def6:	2b00      	cmp	r3, #0
 800def8:	da10      	bge.n	800df1c <STC3115_Task+0x21c>
          BatteryData->RemTime = -1; /* means no estimated time available */
 800defa:	693b      	ldr	r3, [r7, #16]
 800defc:	f04f 32ff 	mov.w	r2, #4294967295
 800df00:	629a      	str	r2, [r3, #40]	@ 0x28
 800df02:	e00b      	b.n	800df1c <STC3115_Task+0x21c>
      }
      else
        BatteryData->RemTime = -1; /* means no estimated time available */
 800df04:	693b      	ldr	r3, [r7, #16]
 800df06:	f04f 32ff 	mov.w	r2, #4294967295
 800df0a:	629a      	str	r2, [r3, #40]	@ 0x28
 800df0c:	e006      	b.n	800df1c <STC3115_Task+0x21c>
        
    }
    else /* voltage mode only */
    {
      BatteryData->Current = 0;
 800df0e:	693b      	ldr	r3, [r7, #16]
 800df10:	2200      	movs	r2, #0
 800df12:	611a      	str	r2, [r3, #16]
      BatteryData->RemTime = -1;
 800df14:	693b      	ldr	r3, [r7, #16]
 800df16:	f04f 32ff 	mov.w	r2, #4294967295
 800df1a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
    
    //SOC min/max clamping
    if(BatteryData->SOC > 1000) BatteryData->SOC = MAX_SOC;
 800df1c:	693b      	ldr	r3, [r7, #16]
 800df1e:	689b      	ldr	r3, [r3, #8]
 800df20:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800df24:	dd03      	ble.n	800df2e <STC3115_Task+0x22e>
 800df26:	693b      	ldr	r3, [r7, #16]
 800df28:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800df2c:	609a      	str	r2, [r3, #8]
    if(BatteryData->SOC < 0) BatteryData->SOC = 0;
 800df2e:	693b      	ldr	r3, [r7, #16]
 800df30:	689b      	ldr	r3, [r3, #8]
 800df32:	2b00      	cmp	r3, #0
 800df34:	da02      	bge.n	800df3c <STC3115_Task+0x23c>
 800df36:	693b      	ldr	r3, [r7, #16]
 800df38:	2200      	movs	r2, #0
 800df3a:	609a      	str	r2, [r3, #8]
    
  }
  /* save SOC */
  RAMData->reg.HRSOC = BatteryData->HRSOC;
 800df3c:	693b      	ldr	r3, [r7, #16]
 800df3e:	685b      	ldr	r3, [r3, #4]
 800df40:	b21a      	sxth	r2, r3
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	805a      	strh	r2, [r3, #2]
  RAMData->reg.SOC = (BatteryData->SOC + 5) / 10;
 800df46:	693b      	ldr	r3, [r7, #16]
 800df48:	689b      	ldr	r3, [r3, #8]
 800df4a:	3305      	adds	r3, #5
 800df4c:	4a15      	ldr	r2, [pc, #84]	@ (800dfa4 <STC3115_Task+0x2a4>)
 800df4e:	fb82 1203 	smull	r1, r2, r2, r3
 800df52:	1092      	asrs	r2, r2, #2
 800df54:	17db      	asrs	r3, r3, #31
 800df56:	1ad3      	subs	r3, r2, r3
 800df58:	b2da      	uxtb	r2, r3
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	721a      	strb	r2, [r3, #8]
  STC3115_UpdateRamCRC(handle);
 800df5e:	6878      	ldr	r0, [r7, #4]
 800df60:	f000 f972 	bl	800e248 <STC3115_UpdateRamCRC>
  STC3115_WriteRamData(handle, RAMData->db);
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	4619      	mov	r1, r3
 800df68:	6878      	ldr	r0, [r7, #4]
 800df6a:	f000 f9b2 	bl	800e2d2 <STC3115_WriteRamData>
  
  if (RAMData->reg.STC3115_Status == STC3115_RUNNING)
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	7a5b      	ldrb	r3, [r3, #9]
 800df72:	2b52      	cmp	r3, #82	@ 0x52
 800df74:	d10c      	bne.n	800df90 <STC3115_Task+0x290>
  {
    if((BatteryData->status & (STC3115_GG_VM << 8)) == 0)
 800df76:	693b      	ldr	r3, [r7, #16]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d103      	bne.n	800df8a <STC3115_Task+0x28a>
      *vm_mode=MIXED_MODE; //return(2); // Coulomb counter mode
 800df82:	683b      	ldr	r3, [r7, #0]
 800df84:	2200      	movs	r2, #0
 800df86:	701a      	strb	r2, [r3, #0]
 800df88:	e002      	b.n	800df90 <STC3115_Task+0x290>
    else
      *vm_mode=VM_MODE; //return(1); // Voltage mode
 800df8a:	683b      	ldr	r3, [r7, #0]
 800df8c:	2201      	movs	r2, #1
 800df8e:	701a      	strb	r2, [r3, #0]
  }
  return COMPONENT_OK;
 800df90:	2300      	movs	r3, #0
}
 800df92:	4618      	mov	r0, r3
 800df94:	3718      	adds	r7, #24
 800df96:	46bd      	mov	sp, r7
 800df98:	bd80      	pop	{r7, pc}
 800df9a:	bf00      	nop
 800df9c:	10624dd3 	.word	0x10624dd3
 800dfa0:	51eb851f 	.word	0x51eb851f
 800dfa4:	66666667 	.word	0x66666667

0800dfa8 <STC3115_Reset>:
 * @brief Resets Gas Gauge
 * @param None
 * @retval None
 */
static DrvStatusTypeDef STC3115_Reset(DrvContextTypeDef* handle)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b086      	sub	sp, #24
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
  int res;
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	689b      	ldr	r3, [r3, #8]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	335c      	adds	r3, #92	@ 0x5c
 800dfb8:	617b      	str	r3, [r7, #20]
  
  /* reset RAM */
  RAMData->reg.TstWord = 0;
 800dfba:	697b      	ldr	r3, [r7, #20]
 800dfbc:	2200      	movs	r2, #0
 800dfbe:	801a      	strh	r2, [r3, #0]
  RAMData->reg.STC3115_Status = 0;
 800dfc0:	697b      	ldr	r3, [r7, #20]
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	725a      	strb	r2, [r3, #9]
  res = STC3115_WriteRamData(handle, RAMData->db);
 800dfc6:	697b      	ldr	r3, [r7, #20]
 800dfc8:	4619      	mov	r1, r3
 800dfca:	6878      	ldr	r0, [r7, #4]
 800dfcc:	f000 f981 	bl	800e2d2 <STC3115_WriteRamData>
 800dfd0:	6138      	str	r0, [r7, #16]
  if(res != OK) return COMPONENT_ERROR;
 800dfd2:	693b      	ldr	r3, [r7, #16]
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d001      	beq.n	800dfdc <STC3115_Reset+0x34>
 800dfd8:	2301      	movs	r3, #1
 800dfda:	e00a      	b.n	800dff2 <STC3115_Reset+0x4a>
  /* reset STC3115*/
  uint8_t data = STC3115_PORDET;
 800dfdc:	2310      	movs	r3, #16
 800dfde:	73fb      	strb	r3, [r7, #15]
  res = STC3115_Write(handle, STC3115_REG_CTRL, &data, 1);  /*   set soft POR */
 800dfe0:	f107 020f 	add.w	r2, r7, #15
 800dfe4:	2301      	movs	r3, #1
 800dfe6:	2101      	movs	r1, #1
 800dfe8:	6878      	ldr	r0, [r7, #4]
 800dfea:	f000 faf5 	bl	800e5d8 <STC3115_Write>
 800dfee:	6138      	str	r0, [r7, #16]
  
  return COMPONENT_OK;
 800dff0:	2300      	movs	r3, #0
}
 800dff2:	4618      	mov	r0, r3
 800dff4:	3718      	adds	r7, #24
 800dff6:	46bd      	mov	sp, r7
 800dff8:	bd80      	pop	{r7, pc}

0800dffa <STC3115_Stop>:
 * @brief Stops Gas Gauge
 * @param None
 * @retval Same as GasGauge_Stop
 */
static DrvStatusTypeDef STC3115_Stop(DrvContextTypeDef* handle)
{
 800dffa:	b580      	push	{r7, lr}
 800dffc:	b084      	sub	sp, #16
 800dffe:	af00      	add	r7, sp, #0
 800e000:	6078      	str	r0, [r7, #4]
  int res;
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	689b      	ldr	r3, [r3, #8]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	335c      	adds	r3, #92	@ 0x5c
 800e00a:	60fb      	str	r3, [r7, #12]
  
  /*Save context in RAM*/
  STC3115_ReadRamData(handle, RAMData->db);
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	4619      	mov	r1, r3
 800e010:	6878      	ldr	r0, [r7, #4]
 800e012:	f000 f974 	bl	800e2fe <STC3115_ReadRamData>
  RAMData->reg.STC3115_Status = STC3115_POWERDN;
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	2244      	movs	r2, #68	@ 0x44
 800e01a:	725a      	strb	r2, [r3, #9]
  /* update the crc */
  STC3115_UpdateRamCRC(handle);
 800e01c:	6878      	ldr	r0, [r7, #4]
 800e01e:	f000 f913 	bl	800e248 <STC3115_UpdateRamCRC>
  STC3115_WriteRamData(handle, RAMData->db);
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	4619      	mov	r1, r3
 800e026:	6878      	ldr	r0, [r7, #4]
 800e028:	f000 f953 	bl	800e2d2 <STC3115_WriteRamData>
  
  /*STC3115 Power down*/
  res = STC3115_Powerdown(handle);
 800e02c:	6878      	ldr	r0, [r7, #4]
 800e02e:	f000 fa57 	bl	800e4e0 <STC3115_Powerdown>
 800e032:	60b8      	str	r0, [r7, #8]
  if (res != 0) return (COMPONENT_ERROR); /* error */
 800e034:	68bb      	ldr	r3, [r7, #8]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d001      	beq.n	800e03e <STC3115_Stop+0x44>
 800e03a:	2301      	movs	r3, #1
 800e03c:	e000      	b.n	800e040 <STC3115_Stop+0x46>
  
  return(COMPONENT_OK);
 800e03e:	2300      	movs	r3, #0
}
 800e040:	4618      	mov	r0, r3
 800e042:	3710      	adds	r7, #16
 800e044:	46bd      	mov	sp, r7
 800e046:	bd80      	pop	{r7, pc}

0800e048 <STC3115_GetSOC>:
 * @brief Returns battery State of Charge
 * @param None
 * @retval Battery State of Charge value
 */
static DrvStatusTypeDef STC3115_GetSOC( DrvContextTypeDef* handle, uint32_t* SOC)
{
 800e048:	b480      	push	{r7}
 800e04a:	b083      	sub	sp, #12
 800e04c:	af00      	add	r7, sp, #0
 800e04e:	6078      	str	r0, [r7, #4]
 800e050:	6039      	str	r1, [r7, #0]
  *SOC = ((( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.SOC + 5) / 10;
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	689b      	ldr	r3, [r3, #8]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e05a:	3305      	adds	r3, #5
 800e05c:	4a07      	ldr	r2, [pc, #28]	@ (800e07c <STC3115_GetSOC+0x34>)
 800e05e:	fb82 1203 	smull	r1, r2, r2, r3
 800e062:	1092      	asrs	r2, r2, #2
 800e064:	17db      	asrs	r3, r3, #31
 800e066:	1ad3      	subs	r3, r2, r3
 800e068:	461a      	mov	r2, r3
 800e06a:	683b      	ldr	r3, [r7, #0]
 800e06c:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e06e:	2300      	movs	r3, #0
}
 800e070:	4618      	mov	r0, r3
 800e072:	370c      	adds	r7, #12
 800e074:	46bd      	mov	sp, r7
 800e076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e07a:	4770      	bx	lr
 800e07c:	66666667 	.word	0x66666667

0800e080 <STC3115_GetOCV>:
 * @brief Returns battery Open circuit Voltage
 * @param None
 * @retval Open circuit Voltage value
 */
static DrvStatusTypeDef STC3115_GetOCV(DrvContextTypeDef* handle, uint32_t* OCV)
{
 800e080:	b480      	push	{r7}
 800e082:	b083      	sub	sp, #12
 800e084:	af00      	add	r7, sp, #0
 800e086:	6078      	str	r0, [r7, #4]
 800e088:	6039      	str	r1, [r7, #0]
  *OCV = (( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.OCV;
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	689b      	ldr	r3, [r3, #8]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e092:	461a      	mov	r2, r3
 800e094:	683b      	ldr	r3, [r7, #0]
 800e096:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e098:	2300      	movs	r3, #0
}
 800e09a:	4618      	mov	r0, r3
 800e09c:	370c      	adds	r7, #12
 800e09e:	46bd      	mov	sp, r7
 800e0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a4:	4770      	bx	lr

0800e0a6 <STC3115_GetCurrent>:
 * @brief Returns absorbed current
 * @param None
 * @retval Current value
 */
static DrvStatusTypeDef STC3115_GetCurrent(DrvContextTypeDef* handle, int32_t* Current)
{
 800e0a6:	b480      	push	{r7}
 800e0a8:	b083      	sub	sp, #12
 800e0aa:	af00      	add	r7, sp, #0
 800e0ac:	6078      	str	r0, [r7, #4]
 800e0ae:	6039      	str	r1, [r7, #0]
  *Current = (( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.Current;
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	689b      	ldr	r3, [r3, #8]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e0b8:	683b      	ldr	r3, [r7, #0]
 800e0ba:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e0bc:	2300      	movs	r3, #0
}
 800e0be:	4618      	mov	r0, r3
 800e0c0:	370c      	adds	r7, #12
 800e0c2:	46bd      	mov	sp, r7
 800e0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c8:	4770      	bx	lr

0800e0ca <STC3115_GetTemperature>:
 * @brief Returns temperature value
 * @param None
 * @retval Temperature value
 */
static DrvStatusTypeDef STC3115_GetTemperature(DrvContextTypeDef* handle, int32_t* Temperature)
{
 800e0ca:	b480      	push	{r7}
 800e0cc:	b083      	sub	sp, #12
 800e0ce:	af00      	add	r7, sp, #0
 800e0d0:	6078      	str	r0, [r7, #4]
 800e0d2:	6039      	str	r1, [r7, #0]
  *Temperature = (( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.Temperature;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	689b      	ldr	r3, [r3, #8]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e0dc:	683b      	ldr	r3, [r7, #0]
 800e0de:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e0e0:	2300      	movs	r3, #0
}
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	370c      	adds	r7, #12
 800e0e6:	46bd      	mov	sp, r7
 800e0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ec:	4770      	bx	lr

0800e0ee <STC3115_GetVoltage>:
 * @brief Returns battery voltage
 * @param None
 * @retval Battery voltage value
 */
static DrvStatusTypeDef STC3115_GetVoltage(DrvContextTypeDef* handle, uint32_t* Voltage)
{
 800e0ee:	b480      	push	{r7}
 800e0f0:	b083      	sub	sp, #12
 800e0f2:	af00      	add	r7, sp, #0
 800e0f4:	6078      	str	r0, [r7, #4]
 800e0f6:	6039      	str	r1, [r7, #0]
  *Voltage = (( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.Voltage;
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	689b      	ldr	r3, [r3, #8]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e100:	461a      	mov	r2, r3
 800e102:	683b      	ldr	r3, [r7, #0]
 800e104:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e106:	2300      	movs	r3, #0
}
 800e108:	4618      	mov	r0, r3
 800e10a:	370c      	adds	r7, #12
 800e10c:	46bd      	mov	sp, r7
 800e10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e112:	4770      	bx	lr

0800e114 <STC3115_GetChargeValue>:
 * @brief Returns remaining battery charge value
 * @param None
 * @retval battery charge value
 */
static DrvStatusTypeDef STC3115_GetChargeValue(DrvContextTypeDef* handle, uint32_t* ChargeValue)
{
 800e114:	b480      	push	{r7}
 800e116:	b083      	sub	sp, #12
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
 800e11c:	6039      	str	r1, [r7, #0]
  *ChargeValue = (( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.ChargeValue;
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	689b      	ldr	r3, [r3, #8]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e126:	461a      	mov	r2, r3
 800e128:	683b      	ldr	r3, [r7, #0]
 800e12a:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e12c:	2300      	movs	r3, #0
}
 800e12e:	4618      	mov	r0, r3
 800e130:	370c      	adds	r7, #12
 800e132:	46bd      	mov	sp, r7
 800e134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e138:	4770      	bx	lr

0800e13a <STC3115_GetPresence>:
 * @brief Tells whether battery is present or not
 * @param None
 * @retval 0 if battery is not present, 1 if present
 */
static DrvStatusTypeDef STC3115_GetPresence(DrvContextTypeDef* handle, uint32_t* Presence)
{
 800e13a:	b480      	push	{r7}
 800e13c:	b083      	sub	sp, #12
 800e13e:	af00      	add	r7, sp, #0
 800e140:	6078      	str	r0, [r7, #4]
 800e142:	6039      	str	r1, [r7, #0]
  *Presence = (( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.Presence;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	689b      	ldr	r3, [r3, #8]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e14c:	461a      	mov	r2, r3
 800e14e:	683b      	ldr	r3, [r7, #0]
 800e150:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e152:	2300      	movs	r3, #0
}
 800e154:	4618      	mov	r0, r3
 800e156:	370c      	adds	r7, #12
 800e158:	46bd      	mov	sp, r7
 800e15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e15e:	4770      	bx	lr

0800e160 <STC3115_GetAlarmStatus>:
 * @brief Returns Alarm bits status
 * @param None
 * @retval STC3115 Alarm bits status
 */
static DrvStatusTypeDef STC3115_GetAlarmStatus(DrvContextTypeDef* handle, uint32_t* status)
{
 800e160:	b480      	push	{r7}
 800e162:	b083      	sub	sp, #12
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
 800e168:	6039      	str	r1, [r7, #0]
  *status = ((( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.status >> 13) & 0x3;
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	689b      	ldr	r3, [r3, #8]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e172:	135b      	asrs	r3, r3, #13
 800e174:	f003 0203 	and.w	r2, r3, #3
 800e178:	683b      	ldr	r3, [r7, #0]
 800e17a:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e17c:	2300      	movs	r3, #0
}
 800e17e:	4618      	mov	r0, r3
 800e180:	370c      	adds	r7, #12
 800e182:	46bd      	mov	sp, r7
 800e184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e188:	4770      	bx	lr

0800e18a <STC3115_Status>:
 * @brief Read the STC3115 status
 * @param None
 * @retval status word (REG_MODE / REG_CTRL), -1 if error
 */
static int STC3115_Status( DrvContextTypeDef* handle )
{
 800e18a:	b580      	push	{r7, lr}
 800e18c:	b084      	sub	sp, #16
 800e18e:	af00      	add	r7, sp, #0
 800e190:	6078      	str	r0, [r7, #4]
  int value;
  uint8_t data;
  
  /* First, check the presence of the STC3115 by reading first byte of dev. ID */
  if(STC3115_Read(handle, STC3115_REG_ID, &data, 1) == -1)
 800e192:	f107 020b 	add.w	r2, r7, #11
 800e196:	2301      	movs	r3, #1
 800e198:	2118      	movs	r1, #24
 800e19a:	6878      	ldr	r0, [r7, #4]
 800e19c:	f000 fa01 	bl	800e5a2 <STC3115_Read>
 800e1a0:	4603      	mov	r3, r0
 800e1a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1a6:	d102      	bne.n	800e1ae <STC3115_Status+0x24>
    return -1;
 800e1a8:	f04f 33ff 	mov.w	r3, #4294967295
 800e1ac:	e012      	b.n	800e1d4 <STC3115_Status+0x4a>
  if (data != STC3115_ID)
 800e1ae:	7afb      	ldrb	r3, [r7, #11]
 800e1b0:	2b14      	cmp	r3, #20
 800e1b2:	d002      	beq.n	800e1ba <STC3115_Status+0x30>
    return -1;
 800e1b4:	f04f 33ff 	mov.w	r3, #4294967295
 800e1b8:	e00c      	b.n	800e1d4 <STC3115_Status+0x4a>
    
  /* read REG_MODE and REG_CTRL */
  STC3115_ReadWord(handle, STC3115_REG_MODE, &value);
 800e1ba:	f107 030c 	add.w	r3, r7, #12
 800e1be:	461a      	mov	r2, r3
 800e1c0:	2100      	movs	r1, #0
 800e1c2:	6878      	ldr	r0, [r7, #4]
 800e1c4:	f000 fa23 	bl	800e60e <STC3115_ReadWord>
  value &= 0x7f7f;
 800e1c8:	68fa      	ldr	r2, [r7, #12]
 800e1ca:	f647 737f 	movw	r3, #32639	@ 0x7f7f
 800e1ce:	4013      	ands	r3, r2
 800e1d0:	60fb      	str	r3, [r7, #12]
  
  return value;
 800e1d2:	68fb      	ldr	r3, [r7, #12]
}
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	3710      	adds	r7, #16
 800e1d8:	46bd      	mov	sp, r7
 800e1da:	bd80      	pop	{r7, pc}

0800e1dc <STC3115_CalcRamCRC8>:
 * @param pointer to byte array,
 * @param n: number of bytes
 * @retval CRC value
 */
static int STC3115_CalcRamCRC8(unsigned char *data, int n)
{
 800e1dc:	b480      	push	{r7}
 800e1de:	b087      	sub	sp, #28
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	6078      	str	r0, [r7, #4]
 800e1e4:	6039      	str	r1, [r7, #0]
  int crc = 0; /* initial value */
 800e1e6:	2300      	movs	r3, #0
 800e1e8:	617b      	str	r3, [r7, #20]
  int i, j;
  
  for (i = 0; i < n; i++)
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	613b      	str	r3, [r7, #16]
 800e1ee:	e01f      	b.n	800e230 <STC3115_CalcRamCRC8+0x54>
  {
    crc ^= data[i];
 800e1f0:	693b      	ldr	r3, [r7, #16]
 800e1f2:	687a      	ldr	r2, [r7, #4]
 800e1f4:	4413      	add	r3, r2
 800e1f6:	781b      	ldrb	r3, [r3, #0]
 800e1f8:	461a      	mov	r2, r3
 800e1fa:	697b      	ldr	r3, [r7, #20]
 800e1fc:	4053      	eors	r3, r2
 800e1fe:	617b      	str	r3, [r7, #20]
    for (j = 0; j < 8; j++)
 800e200:	2300      	movs	r3, #0
 800e202:	60fb      	str	r3, [r7, #12]
 800e204:	e00e      	b.n	800e224 <STC3115_CalcRamCRC8+0x48>
    {
      crc <<= 1;
 800e206:	697b      	ldr	r3, [r7, #20]
 800e208:	005b      	lsls	r3, r3, #1
 800e20a:	617b      	str	r3, [r7, #20]
      if (crc & 0x100)  crc ^= 7;
 800e20c:	697b      	ldr	r3, [r7, #20]
 800e20e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e212:	2b00      	cmp	r3, #0
 800e214:	d003      	beq.n	800e21e <STC3115_CalcRamCRC8+0x42>
 800e216:	697b      	ldr	r3, [r7, #20]
 800e218:	f083 0307 	eor.w	r3, r3, #7
 800e21c:	617b      	str	r3, [r7, #20]
    for (j = 0; j < 8; j++)
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	3301      	adds	r3, #1
 800e222:	60fb      	str	r3, [r7, #12]
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	2b07      	cmp	r3, #7
 800e228:	dded      	ble.n	800e206 <STC3115_CalcRamCRC8+0x2a>
  for (i = 0; i < n; i++)
 800e22a:	693b      	ldr	r3, [r7, #16]
 800e22c:	3301      	adds	r3, #1
 800e22e:	613b      	str	r3, [r7, #16]
 800e230:	693a      	ldr	r2, [r7, #16]
 800e232:	683b      	ldr	r3, [r7, #0]
 800e234:	429a      	cmp	r2, r3
 800e236:	dbdb      	blt.n	800e1f0 <STC3115_CalcRamCRC8+0x14>
    }
  }
  return(crc & 255);
 800e238:	697b      	ldr	r3, [r7, #20]
 800e23a:	b2db      	uxtb	r3, r3
}
 800e23c:	4618      	mov	r0, r3
 800e23e:	371c      	adds	r7, #28
 800e240:	46bd      	mov	sp, r7
 800e242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e246:	4770      	bx	lr

0800e248 <STC3115_UpdateRamCRC>:
 * @brief calculate the RAM CRC
 * @param None
 * @retval CRC value
 */
static int STC3115_UpdateRamCRC( DrvContextTypeDef* handle )
{
 800e248:	b580      	push	{r7, lr}
 800e24a:	b084      	sub	sp, #16
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	6078      	str	r0, [r7, #4]
  int res;
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	689b      	ldr	r3, [r3, #8]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	335c      	adds	r3, #92	@ 0x5c
 800e258:	60fb      	str	r3, [r7, #12]
  
  res = STC3115_CalcRamCRC8(RAMData->db, RAM_SIZE - 1);
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	210f      	movs	r1, #15
 800e25e:	4618      	mov	r0, r3
 800e260:	f7ff ffbc 	bl	800e1dc <STC3115_CalcRamCRC8>
 800e264:	60b8      	str	r0, [r7, #8]
  RAMData->db[RAM_SIZE - 1] = res; /* last byte holds the CRC */
 800e266:	68bb      	ldr	r3, [r7, #8]
 800e268:	b2da      	uxtb	r2, r3
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	73da      	strb	r2, [r3, #15]
  return(res);
 800e26e:	68bb      	ldr	r3, [r7, #8]
}
 800e270:	4618      	mov	r0, r3
 800e272:	3710      	adds	r7, #16
 800e274:	46bd      	mov	sp, r7
 800e276:	bd80      	pop	{r7, pc}

0800e278 <STC3115_InitRamData>:
 * @brief Initialize the STC3115 RAM registers with valid test word and CRC
 * @param ConfigData Pointer to STC3115_ConfigData_TypeDef structure
 * @retval None
 */
static void STC3115_InitRamData(DrvContextTypeDef* handle, STC3115_ConfigData_TypeDef *ConfigData)
{
 800e278:	b580      	push	{r7, lr}
 800e27a:	b084      	sub	sp, #16
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]
 800e280:	6039      	str	r1, [r7, #0]
  int index;
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	689b      	ldr	r3, [r3, #8]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	335c      	adds	r3, #92	@ 0x5c
 800e28a:	60bb      	str	r3, [r7, #8]
  
  //Set full RAM tab to 0
  for (index = 0; index < RAM_SIZE; index++)
 800e28c:	2300      	movs	r3, #0
 800e28e:	60fb      	str	r3, [r7, #12]
 800e290:	e007      	b.n	800e2a2 <STC3115_InitRamData+0x2a>
  {
    RAMData->db[index] = 0;
 800e292:	68ba      	ldr	r2, [r7, #8]
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	4413      	add	r3, r2
 800e298:	2200      	movs	r2, #0
 800e29a:	701a      	strb	r2, [r3, #0]
  for (index = 0; index < RAM_SIZE; index++)
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	3301      	adds	r3, #1
 800e2a0:	60fb      	str	r3, [r7, #12]
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	2b0f      	cmp	r3, #15
 800e2a6:	ddf4      	ble.n	800e292 <STC3115_InitRamData+0x1a>
  }
  //Fill RAM regs
  RAMData->reg.TstWord = RAM_TSTWORD; /* Fixed word to check RAM integrity */
 800e2a8:	68bb      	ldr	r3, [r7, #8]
 800e2aa:	f245 32a9 	movw	r2, #21417	@ 0x53a9
 800e2ae:	801a      	strh	r2, [r3, #0]
  RAMData->reg.CC_cnf = ConfigData->CC_cnf;
 800e2b0:	683b      	ldr	r3, [r7, #0]
 800e2b2:	68db      	ldr	r3, [r3, #12]
 800e2b4:	b21a      	sxth	r2, r3
 800e2b6:	68bb      	ldr	r3, [r7, #8]
 800e2b8:	809a      	strh	r2, [r3, #4]
  RAMData->reg.VM_cnf = ConfigData->VM_cnf;
 800e2ba:	683b      	ldr	r3, [r7, #0]
 800e2bc:	691b      	ldr	r3, [r3, #16]
 800e2be:	b21a      	sxth	r2, r3
 800e2c0:	68bb      	ldr	r3, [r7, #8]
 800e2c2:	80da      	strh	r2, [r3, #6]
  /* update the crc */
  STC3115_UpdateRamCRC(handle);
 800e2c4:	6878      	ldr	r0, [r7, #4]
 800e2c6:	f7ff ffbf 	bl	800e248 <STC3115_UpdateRamCRC>
}
 800e2ca:	bf00      	nop
 800e2cc:	3710      	adds	r7, #16
 800e2ce:	46bd      	mov	sp, r7
 800e2d0:	bd80      	pop	{r7, pc}

0800e2d2 <STC3115_WriteRamData>:
 * @brief Utility function to write the RAM data into STC3115
 * @param RamData Pointer to read STC3115 RAM data array from
 * @retval I2C error code
 */
static int STC3115_WriteRamData(DrvContextTypeDef* handle, unsigned char *RamData)
{
 800e2d2:	b580      	push	{r7, lr}
 800e2d4:	b082      	sub	sp, #8
 800e2d6:	af00      	add	r7, sp, #0
 800e2d8:	6078      	str	r0, [r7, #4]
 800e2da:	6039      	str	r1, [r7, #0]
  if (Sensor_IO_Write(handle, STC3115_REG_RAM, RamData, RAM_SIZE))
 800e2dc:	2310      	movs	r3, #16
 800e2de:	683a      	ldr	r2, [r7, #0]
 800e2e0:	2120      	movs	r1, #32
 800e2e2:	6878      	ldr	r0, [r7, #4]
 800e2e4:	f000 fccc 	bl	800ec80 <Sensor_IO_Write>
 800e2e8:	4603      	mov	r3, r0
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d002      	beq.n	800e2f4 <STC3115_WriteRamData+0x22>
  {
    return -1;
 800e2ee:	f04f 33ff 	mov.w	r3, #4294967295
 800e2f2:	e000      	b.n	800e2f6 <STC3115_WriteRamData+0x24>
  }
  else
  {
    return 0;
 800e2f4:	2300      	movs	r3, #0
  }
}
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	3708      	adds	r7, #8
 800e2fa:	46bd      	mov	sp, r7
 800e2fc:	bd80      	pop	{r7, pc}

0800e2fe <STC3115_ReadRamData>:
 * @brief utility function to read the RAM data from STC3115
 * @param RamData Pointer to store STC3115 RAM data array to
 * @retval I2C error code
 */
static int STC3115_ReadRamData(DrvContextTypeDef* handle, unsigned char *RamData)
{
 800e2fe:	b580      	push	{r7, lr}
 800e300:	b082      	sub	sp, #8
 800e302:	af00      	add	r7, sp, #0
 800e304:	6078      	str	r0, [r7, #4]
 800e306:	6039      	str	r1, [r7, #0]
  if (Sensor_IO_Read(handle, STC3115_REG_RAM, RamData, RAM_SIZE))
 800e308:	2310      	movs	r3, #16
 800e30a:	683a      	ldr	r2, [r7, #0]
 800e30c:	2120      	movs	r1, #32
 800e30e:	6878      	ldr	r0, [r7, #4]
 800e310:	f000 fd11 	bl	800ed36 <Sensor_IO_Read>
 800e314:	4603      	mov	r3, r0
 800e316:	2b00      	cmp	r3, #0
 800e318:	d002      	beq.n	800e320 <STC3115_ReadRamData+0x22>
  {
    return -1;
 800e31a:	f04f 33ff 	mov.w	r3, #4294967295
 800e31e:	e000      	b.n	800e322 <STC3115_ReadRamData+0x24>
  }
  else
  {
    return 0;
 800e320:	2300      	movs	r3, #0
  }
}
 800e322:	4618      	mov	r0, r3
 800e324:	3708      	adds	r7, #8
 800e326:	46bd      	mov	sp, r7
 800e328:	bd80      	pop	{r7, pc}

0800e32a <STC3115_ReadBatteryData>:
 * @brief Utility function to read the battery data from STC3115 to be called every 5s or so
 * @param Pointer to STC3115_BatteryData_TypeDef structure
 * @retval error status (OK, !OK)
 */
static int STC3115_ReadBatteryData(DrvContextTypeDef* handle, STC3115_BatteryData_TypeDef *BatteryData)
{
 800e32a:	b580      	push	{r7, lr}
 800e32c:	b088      	sub	sp, #32
 800e32e:	af00      	add	r7, sp, #0
 800e330:	6078      	str	r0, [r7, #4]
 800e332:	6039      	str	r1, [r7, #0]
  int res;
  int value;
  
  //STC3115_Read(DrvContextTypeDef* handle, uint8_t RegAddress, uint8_t *data, uint16_t NumByteToWrite)
  /* read STC3115 registers 0 to 14 */
  res = STC3115_Read(handle, 0, data, 15);
 800e334:	f107 0208 	add.w	r2, r7, #8
 800e338:	230f      	movs	r3, #15
 800e33a:	2100      	movs	r1, #0
 800e33c:	6878      	ldr	r0, [r7, #4]
 800e33e:	f000 f930 	bl	800e5a2 <STC3115_Read>
 800e342:	61b8      	str	r0, [r7, #24]
  
  if (res < 0) return(res); /* read failed */
 800e344:	69bb      	ldr	r3, [r7, #24]
 800e346:	2b00      	cmp	r3, #0
 800e348:	da01      	bge.n	800e34e <STC3115_ReadBatteryData+0x24>
 800e34a:	69bb      	ldr	r3, [r7, #24]
 800e34c:	e094      	b.n	800e478 <STC3115_ReadBatteryData+0x14e>
  
  /* fill the battery status data */
  /* SOC */
  value = data[3];
 800e34e:	7afb      	ldrb	r3, [r7, #11]
 800e350:	61fb      	str	r3, [r7, #28]
  value = (value << 8) + data[2];
 800e352:	69fb      	ldr	r3, [r7, #28]
 800e354:	021b      	lsls	r3, r3, #8
 800e356:	7aba      	ldrb	r2, [r7, #10]
 800e358:	4413      	add	r3, r2
 800e35a:	61fb      	str	r3, [r7, #28]
  BatteryData->HRSOC = value;     /* result in 1/512% */
 800e35c:	683b      	ldr	r3, [r7, #0]
 800e35e:	69fa      	ldr	r2, [r7, #28]
 800e360:	605a      	str	r2, [r3, #4]
  BatteryData->SOC = (value * 10 + 256) / 512; /* result in 0.1% */
 800e362:	69fa      	ldr	r2, [r7, #28]
 800e364:	4613      	mov	r3, r2
 800e366:	009b      	lsls	r3, r3, #2
 800e368:	4413      	add	r3, r2
 800e36a:	005b      	lsls	r3, r3, #1
 800e36c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800e370:	2b00      	cmp	r3, #0
 800e372:	da01      	bge.n	800e378 <STC3115_ReadBatteryData+0x4e>
 800e374:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800e378:	125b      	asrs	r3, r3, #9
 800e37a:	461a      	mov	r2, r3
 800e37c:	683b      	ldr	r3, [r7, #0]
 800e37e:	609a      	str	r2, [r3, #8]
  
  /* conversion counter */
  value = data[5];
 800e380:	7b7b      	ldrb	r3, [r7, #13]
 800e382:	61fb      	str	r3, [r7, #28]
  value = (value << 8) + data[4];
 800e384:	69fb      	ldr	r3, [r7, #28]
 800e386:	021b      	lsls	r3, r3, #8
 800e388:	7b3a      	ldrb	r2, [r7, #12]
 800e38a:	4413      	add	r3, r2
 800e38c:	61fb      	str	r3, [r7, #28]
  BatteryData->ConvCounter = value;
 800e38e:	683b      	ldr	r3, [r7, #0]
 800e390:	69fa      	ldr	r2, [r7, #28]
 800e392:	619a      	str	r2, [r3, #24]
  
  /* current */
  value = data[7];
 800e394:	7bfb      	ldrb	r3, [r7, #15]
 800e396:	61fb      	str	r3, [r7, #28]
  value = (value << 8) + data[6];
 800e398:	69fb      	ldr	r3, [r7, #28]
 800e39a:	021b      	lsls	r3, r3, #8
 800e39c:	7bba      	ldrb	r2, [r7, #14]
 800e39e:	4413      	add	r3, r2
 800e3a0:	61fb      	str	r3, [r7, #28]
  value &= 0x3fff;   /* mask unused bits */
 800e3a2:	69fb      	ldr	r3, [r7, #28]
 800e3a4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800e3a8:	61fb      	str	r3, [r7, #28]
  if (value >= 0x2000) value = value - 0x4000; /* convert to signed value */
 800e3aa:	69fb      	ldr	r3, [r7, #28]
 800e3ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e3b0:	db03      	blt.n	800e3ba <STC3115_ReadBatteryData+0x90>
 800e3b2:	69fb      	ldr	r3, [r7, #28]
 800e3b4:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800e3b8:	61fb      	str	r3, [r7, #28]
  BatteryData->Current = STC3115_conv(value, CurrentFactor / RSENSE); /* result in mA */
 800e3ba:	69fb      	ldr	r3, [r7, #28]
 800e3bc:	b21b      	sxth	r3, r3
 800e3be:	f240 11e1 	movw	r1, #481	@ 0x1e1
 800e3c2:	4618      	mov	r0, r3
 800e3c4:	f000 f8ad 	bl	800e522 <STC3115_conv>
 800e3c8:	4602      	mov	r2, r0
 800e3ca:	683b      	ldr	r3, [r7, #0]
 800e3cc:	611a      	str	r2, [r3, #16]
  
  /* voltage */
  value = data[9];
 800e3ce:	7c7b      	ldrb	r3, [r7, #17]
 800e3d0:	61fb      	str	r3, [r7, #28]
  value = (value << 8) + data[8];
 800e3d2:	69fb      	ldr	r3, [r7, #28]
 800e3d4:	021b      	lsls	r3, r3, #8
 800e3d6:	7c3a      	ldrb	r2, [r7, #16]
 800e3d8:	4413      	add	r3, r2
 800e3da:	61fb      	str	r3, [r7, #28]
  value &= 0x0fff; /* mask unused bits */
 800e3dc:	69fb      	ldr	r3, [r7, #28]
 800e3de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e3e2:	61fb      	str	r3, [r7, #28]
  if (value >= 0x0800) value -= 0x1000; /* convert to signed value */
 800e3e4:	69fb      	ldr	r3, [r7, #28]
 800e3e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e3ea:	db03      	blt.n	800e3f4 <STC3115_ReadBatteryData+0xca>
 800e3ec:	69fb      	ldr	r3, [r7, #28]
 800e3ee:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 800e3f2:	61fb      	str	r3, [r7, #28]
  value = STC3115_conv(value, VoltageFactor); /* result in mV */
 800e3f4:	69fb      	ldr	r3, [r7, #28]
 800e3f6:	b21b      	sxth	r3, r3
 800e3f8:	f242 3133 	movw	r1, #9011	@ 0x2333
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	f000 f890 	bl	800e522 <STC3115_conv>
 800e402:	61f8      	str	r0, [r7, #28]
  BatteryData->Voltage = value;  /* result in mV */
 800e404:	683b      	ldr	r3, [r7, #0]
 800e406:	69fa      	ldr	r2, [r7, #28]
 800e408:	60da      	str	r2, [r3, #12]
  
  /* temperature */
  value = data[10];
 800e40a:	7cbb      	ldrb	r3, [r7, #18]
 800e40c:	61fb      	str	r3, [r7, #28]
  if (value >= 0x80) value -= 0x100; /* convert to signed value */
 800e40e:	69fb      	ldr	r3, [r7, #28]
 800e410:	2b7f      	cmp	r3, #127	@ 0x7f
 800e412:	dd03      	ble.n	800e41c <STC3115_ReadBatteryData+0xf2>
 800e414:	69fb      	ldr	r3, [r7, #28]
 800e416:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800e41a:	61fb      	str	r3, [r7, #28]
  BatteryData->Temperature = value * 10; /* result in 0.1C */
 800e41c:	69fa      	ldr	r2, [r7, #28]
 800e41e:	4613      	mov	r3, r2
 800e420:	009b      	lsls	r3, r3, #2
 800e422:	4413      	add	r3, r2
 800e424:	005b      	lsls	r3, r3, #1
 800e426:	461a      	mov	r2, r3
 800e428:	683b      	ldr	r3, [r7, #0]
 800e42a:	615a      	str	r2, [r3, #20]
  
  /* OCV */
  value = data[14];
 800e42c:	7dbb      	ldrb	r3, [r7, #22]
 800e42e:	61fb      	str	r3, [r7, #28]
  value = (value << 8) + data[13];
 800e430:	69fb      	ldr	r3, [r7, #28]
 800e432:	021b      	lsls	r3, r3, #8
 800e434:	7d7a      	ldrb	r2, [r7, #21]
 800e436:	4413      	add	r3, r2
 800e438:	61fb      	str	r3, [r7, #28]
  value &= 0x3fff; /* mask unused bits */
 800e43a:	69fb      	ldr	r3, [r7, #28]
 800e43c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800e440:	61fb      	str	r3, [r7, #28]
  if (value >= 0x02000) value -= 0x4000; /* convert to signed value */
 800e442:	69fb      	ldr	r3, [r7, #28]
 800e444:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e448:	db03      	blt.n	800e452 <STC3115_ReadBatteryData+0x128>
 800e44a:	69fb      	ldr	r3, [r7, #28]
 800e44c:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800e450:	61fb      	str	r3, [r7, #28]
  value = STC3115_conv(value, VoltageFactor);
 800e452:	69fb      	ldr	r3, [r7, #28]
 800e454:	b21b      	sxth	r3, r3
 800e456:	f242 3133 	movw	r1, #9011	@ 0x2333
 800e45a:	4618      	mov	r0, r3
 800e45c:	f000 f861 	bl	800e522 <STC3115_conv>
 800e460:	61f8      	str	r0, [r7, #28]
  value = (value + 2) / 4; /* divide by 4 with rounding */
 800e462:	69fb      	ldr	r3, [r7, #28]
 800e464:	3302      	adds	r3, #2
 800e466:	2b00      	cmp	r3, #0
 800e468:	da00      	bge.n	800e46c <STC3115_ReadBatteryData+0x142>
 800e46a:	3303      	adds	r3, #3
 800e46c:	109b      	asrs	r3, r3, #2
 800e46e:	61fb      	str	r3, [r7, #28]
  BatteryData->OCV = value;  /* result in mV */
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	69fa      	ldr	r2, [r7, #28]
 800e474:	61da      	str	r2, [r3, #28]
  
  return(OK);
 800e476:	2300      	movs	r3, #0
}
 800e478:	4618      	mov	r0, r3
 800e47a:	3720      	adds	r7, #32
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bd80      	pop	{r7, pc}

0800e480 <STC3115_Restore>:
 * @brief Restore STC3115 state
 * @param Pointer to STC3115 Configuration Data structure
 * @retval Always 0
 */
static int STC3115_Restore(DrvContextTypeDef* handle, STC3115_ConfigData_TypeDef *ConfigData)
{
 800e480:	b580      	push	{r7, lr}
 800e482:	b084      	sub	sp, #16
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
 800e488:	6039      	str	r1, [r7, #0]
  int res;
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	689b      	ldr	r3, [r3, #8]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	335c      	adds	r3, #92	@ 0x5c
 800e492:	60bb      	str	r3, [r7, #8]
  
  /* check STC310x status */
  res = STC3115_Status(handle);
 800e494:	6878      	ldr	r0, [r7, #4]
 800e496:	f7ff fe78 	bl	800e18a <STC3115_Status>
 800e49a:	60f8      	str	r0, [r7, #12]
  if (res < 0) return(res);
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	da01      	bge.n	800e4a6 <STC3115_Restore+0x26>
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	e018      	b.n	800e4d8 <STC3115_Restore+0x58>
  
  STC3115_SetParam(handle, ConfigData);  /* set STC3115 parameters  */
 800e4a6:	6839      	ldr	r1, [r7, #0]
 800e4a8:	6878      	ldr	r0, [r7, #4]
 800e4aa:	f000 f8e9 	bl	800e680 <STC3115_SetParam>
  
  /* restore SOC from RAM data */
  res = 0;
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	60fb      	str	r3, [r7, #12]
  
  if (RAMData->reg.STC3115_Status == STC3115_RUNNING)
 800e4b2:	68bb      	ldr	r3, [r7, #8]
 800e4b4:	7a5b      	ldrb	r3, [r3, #9]
 800e4b6:	2b52      	cmp	r3, #82	@ 0x52
 800e4b8:	d10d      	bne.n	800e4d6 <STC3115_Restore+0x56>
  {
    if (RAMData->reg.HRSOC != 0)
 800e4ba:	68bb      	ldr	r3, [r7, #8]
 800e4bc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d008      	beq.n	800e4d6 <STC3115_Restore+0x56>
    {
      res = STC3115_WriteWord(handle, STC3115_REG_SOC, RAMData->reg.HRSOC);  /* restore HRSOC */
 800e4c4:	68bb      	ldr	r3, [r7, #8]
 800e4c6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800e4ca:	461a      	mov	r2, r3
 800e4cc:	2102      	movs	r1, #2
 800e4ce:	6878      	ldr	r0, [r7, #4]
 800e4d0:	f000 f8ba 	bl	800e648 <STC3115_WriteWord>
 800e4d4:	60f8      	str	r0, [r7, #12]
    }
  }
  return(res);
 800e4d6:	68fb      	ldr	r3, [r7, #12]
}
 800e4d8:	4618      	mov	r0, r3
 800e4da:	3710      	adds	r7, #16
 800e4dc:	46bd      	mov	sp, r7
 800e4de:	bd80      	pop	{r7, pc}

0800e4e0 <STC3115_Powerdown>:
 * @brief Stop the STC3115 at application power down
 * @param None
 * @retval Ok if success, error code otherwise
 */
static int STC3115_Powerdown(DrvContextTypeDef* handle)
{
 800e4e0:	b580      	push	{r7, lr}
 800e4e2:	b084      	sub	sp, #16
 800e4e4:	af00      	add	r7, sp, #0
 800e4e6:	6078      	str	r0, [r7, #4]
  int res;
  uint8_t data;
  
  /* write 0x01 into the REG_CTRL to release IO0 pin open, */
  data = 0x01;
 800e4e8:	2301      	movs	r3, #1
 800e4ea:	72fb      	strb	r3, [r7, #11]
  STC3115_Write(handle, STC3115_REG_CTRL, &data, 1);
 800e4ec:	f107 020b 	add.w	r2, r7, #11
 800e4f0:	2301      	movs	r3, #1
 800e4f2:	2101      	movs	r1, #1
 800e4f4:	6878      	ldr	r0, [r7, #4]
 800e4f6:	f000 f86f 	bl	800e5d8 <STC3115_Write>
  
  /* write 0 into the REG_MODE register to put the STC3115 in standby mode */
  data = 0x00;
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	72fb      	strb	r3, [r7, #11]
  res = STC3115_Write(handle, STC3115_REG_MODE, &data, 1);
 800e4fe:	f107 020b 	add.w	r2, r7, #11
 800e502:	2301      	movs	r3, #1
 800e504:	2100      	movs	r1, #0
 800e506:	6878      	ldr	r0, [r7, #4]
 800e508:	f000 f866 	bl	800e5d8 <STC3115_Write>
 800e50c:	60f8      	str	r0, [r7, #12]
  if (res!= OK) return (res);
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d001      	beq.n	800e518 <STC3115_Powerdown+0x38>
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	e000      	b.n	800e51a <STC3115_Powerdown+0x3a>
  
  return (OK);
 800e518:	2300      	movs	r3, #0
}
 800e51a:	4618      	mov	r0, r3
 800e51c:	3710      	adds	r7, #16
 800e51e:	46bd      	mov	sp, r7
 800e520:	bd80      	pop	{r7, pc}

0800e522 <STC3115_conv>:
 * @param value 
 * @param factor 
 * @retval Converted value (result = value * factor / 4096)
 */
static int STC3115_conv(short value, unsigned short factor)
{
 800e522:	b480      	push	{r7}
 800e524:	b085      	sub	sp, #20
 800e526:	af00      	add	r7, sp, #0
 800e528:	4603      	mov	r3, r0
 800e52a:	460a      	mov	r2, r1
 800e52c:	80fb      	strh	r3, [r7, #6]
 800e52e:	4613      	mov	r3, r2
 800e530:	80bb      	strh	r3, [r7, #4]
  int v;
  
  v = ( (long) value * factor ) >> 11;
 800e532:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e536:	88ba      	ldrh	r2, [r7, #4]
 800e538:	fb02 f303 	mul.w	r3, r2, r3
 800e53c:	12db      	asrs	r3, r3, #11
 800e53e:	60fb      	str	r3, [r7, #12]
  v = (v+1)/2;
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	3301      	adds	r3, #1
 800e544:	0fda      	lsrs	r2, r3, #31
 800e546:	4413      	add	r3, r2
 800e548:	105b      	asrs	r3, r3, #1
 800e54a:	60fb      	str	r3, [r7, #12]
  
  return (v);
 800e54c:	68fb      	ldr	r3, [r7, #12]
}
 800e54e:	4618      	mov	r0, r3
 800e550:	3714      	adds	r7, #20
 800e552:	46bd      	mov	sp, r7
 800e554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e558:	4770      	bx	lr

0800e55a <STC3115_Startup>:
 * @brief Initialize and start the STC3115 at application startup
 * @param Pointer to STC3115 Configuration Data structure
 * @retval 0 if ok, -1 if error
 */
static int STC3115_Startup(DrvContextTypeDef* handle, STC3115_ConfigData_TypeDef *ConfigData)
{
 800e55a:	b580      	push	{r7, lr}
 800e55c:	b084      	sub	sp, #16
 800e55e:	af00      	add	r7, sp, #0
 800e560:	6078      	str	r0, [r7, #4]
 800e562:	6039      	str	r1, [r7, #0]
  int res;
  int ocv;
  
  /* check STC310x status */
  res = STC3115_Status(handle);
 800e564:	6878      	ldr	r0, [r7, #4]
 800e566:	f7ff fe10 	bl	800e18a <STC3115_Status>
 800e56a:	60f8      	str	r0, [r7, #12]
  if (res < 0) return(res);
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	2b00      	cmp	r3, #0
 800e570:	da01      	bge.n	800e576 <STC3115_Startup+0x1c>
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	e011      	b.n	800e59a <STC3115_Startup+0x40>
  
  /* read OCV */
  STC3115_ReadWord(handle, STC3115_REG_OCV, &ocv);
 800e576:	f107 0308 	add.w	r3, r7, #8
 800e57a:	461a      	mov	r2, r3
 800e57c:	210d      	movs	r1, #13
 800e57e:	6878      	ldr	r0, [r7, #4]
 800e580:	f000 f845 	bl	800e60e <STC3115_ReadWord>
  
  STC3115_SetParam(handle, ConfigData);  /* set STC3115 parameters  */
 800e584:	6839      	ldr	r1, [r7, #0]
 800e586:	6878      	ldr	r0, [r7, #4]
 800e588:	f000 f87a 	bl	800e680 <STC3115_SetParam>
  
  /* rewrite ocv to start SOC with updated OCV curve */
  STC3115_WriteWord(handle, STC3115_REG_OCV, ocv);
 800e58c:	68bb      	ldr	r3, [r7, #8]
 800e58e:	461a      	mov	r2, r3
 800e590:	210d      	movs	r1, #13
 800e592:	6878      	ldr	r0, [r7, #4]
 800e594:	f000 f858 	bl	800e648 <STC3115_WriteWord>
  
  return 0;
 800e598:	2300      	movs	r3, #0
}
 800e59a:	4618      	mov	r0, r3
 800e59c:	3710      	adds	r7, #16
 800e59e:	46bd      	mov	sp, r7
 800e5a0:	bd80      	pop	{r7, pc}

0800e5a2 <STC3115_Read>:
 * @param  RegAddress STC3115 register to read
 * @param  value pointer to integer where to store data
 * @retval Error code: 0 ok, -1 error
 */
static int STC3115_Read(DrvContextTypeDef* handle, uint8_t RegAddress, uint8_t *data, uint16_t NumByteToRead)
{
 800e5a2:	b580      	push	{r7, lr}
 800e5a4:	b084      	sub	sp, #16
 800e5a6:	af00      	add	r7, sp, #0
 800e5a8:	60f8      	str	r0, [r7, #12]
 800e5aa:	607a      	str	r2, [r7, #4]
 800e5ac:	461a      	mov	r2, r3
 800e5ae:	460b      	mov	r3, r1
 800e5b0:	72fb      	strb	r3, [r7, #11]
 800e5b2:	4613      	mov	r3, r2
 800e5b4:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Read(handle, RegAddress, data, NumByteToRead))
 800e5b6:	893b      	ldrh	r3, [r7, #8]
 800e5b8:	7af9      	ldrb	r1, [r7, #11]
 800e5ba:	687a      	ldr	r2, [r7, #4]
 800e5bc:	68f8      	ldr	r0, [r7, #12]
 800e5be:	f000 fbba 	bl	800ed36 <Sensor_IO_Read>
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d002      	beq.n	800e5ce <STC3115_Read+0x2c>
  {
    return -1;
 800e5c8:	f04f 33ff 	mov.w	r3, #4294967295
 800e5cc:	e000      	b.n	800e5d0 <STC3115_Read+0x2e>
  }
  else
  {
    return 0;
 800e5ce:	2300      	movs	r3, #0
  }
}
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	3710      	adds	r7, #16
 800e5d4:	46bd      	mov	sp, r7
 800e5d6:	bd80      	pop	{r7, pc}

0800e5d8 <STC3115_Write>:
 * @param RegAddress STC3115 register
 * @param value value to write
 * @retval Error code: 0 ok, -1 error
 */
static int STC3115_Write(DrvContextTypeDef* handle, uint8_t RegAddress, uint8_t *data, uint16_t NumByteToWrite)
{
 800e5d8:	b580      	push	{r7, lr}
 800e5da:	b084      	sub	sp, #16
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	60f8      	str	r0, [r7, #12]
 800e5e0:	607a      	str	r2, [r7, #4]
 800e5e2:	461a      	mov	r2, r3
 800e5e4:	460b      	mov	r3, r1
 800e5e6:	72fb      	strb	r3, [r7, #11]
 800e5e8:	4613      	mov	r3, r2
 800e5ea:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Write(handle, RegAddress, data, NumByteToWrite))
 800e5ec:	893b      	ldrh	r3, [r7, #8]
 800e5ee:	7af9      	ldrb	r1, [r7, #11]
 800e5f0:	687a      	ldr	r2, [r7, #4]
 800e5f2:	68f8      	ldr	r0, [r7, #12]
 800e5f4:	f000 fb44 	bl	800ec80 <Sensor_IO_Write>
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d002      	beq.n	800e604 <STC3115_Write+0x2c>
  {
    return -1;
 800e5fe:	f04f 33ff 	mov.w	r3, #4294967295
 800e602:	e000      	b.n	800e606 <STC3115_Write+0x2e>
  }
  else
  {
    return 0;
 800e604:	2300      	movs	r3, #0
  }
}
 800e606:	4618      	mov	r0, r3
 800e608:	3710      	adds	r7, #16
 800e60a:	46bd      	mov	sp, r7
 800e60c:	bd80      	pop	{r7, pc}

0800e60e <STC3115_ReadWord>:
 * @param RegAddress STC3115 register
 * @param value pointer to integer value where to store data
 * @retval Error code: 0 ok, -1 error
 */
static int STC3115_ReadWord(DrvContextTypeDef* handle, uint8_t RegAddress, int* value)
{
 800e60e:	b580      	push	{r7, lr}
 800e610:	b086      	sub	sp, #24
 800e612:	af00      	add	r7, sp, #0
 800e614:	60f8      	str	r0, [r7, #12]
 800e616:	460b      	mov	r3, r1
 800e618:	607a      	str	r2, [r7, #4]
 800e61a:	72fb      	strb	r3, [r7, #11]
  uint16_t tmp;
  
  if (Sensor_IO_Read(handle, RegAddress, (uint8_t*)&tmp, 2))
 800e61c:	f107 0216 	add.w	r2, r7, #22
 800e620:	7af9      	ldrb	r1, [r7, #11]
 800e622:	2302      	movs	r3, #2
 800e624:	68f8      	ldr	r0, [r7, #12]
 800e626:	f000 fb86 	bl	800ed36 <Sensor_IO_Read>
 800e62a:	4603      	mov	r3, r0
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d002      	beq.n	800e636 <STC3115_ReadWord+0x28>
  {
    return -1;
 800e630:	f04f 33ff 	mov.w	r3, #4294967295
 800e634:	e004      	b.n	800e640 <STC3115_ReadWord+0x32>
  }
  else
  {
    *value = tmp & 0xffff;
 800e636:	8afb      	ldrh	r3, [r7, #22]
 800e638:	461a      	mov	r2, r3
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	601a      	str	r2, [r3, #0]
    return 0;
 800e63e:	2300      	movs	r3, #0
  }
}
 800e640:	4618      	mov	r0, r3
 800e642:	3718      	adds	r7, #24
 800e644:	46bd      	mov	sp, r7
 800e646:	bd80      	pop	{r7, pc}

0800e648 <STC3115_WriteWord>:
 * @param RegAddress STC3115 register
 * @param value value to write
 * @retval Error code: 0 ok, -1 error
 */
static int STC3115_WriteWord(DrvContextTypeDef* handle, uint8_t RegAddress, int value)
{
 800e648:	b580      	push	{r7, lr}
 800e64a:	b086      	sub	sp, #24
 800e64c:	af00      	add	r7, sp, #0
 800e64e:	60f8      	str	r0, [r7, #12]
 800e650:	460b      	mov	r3, r1
 800e652:	607a      	str	r2, [r7, #4]
 800e654:	72fb      	strb	r3, [r7, #11]
  uint16_t tmp = value & 0xffff;
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	b29b      	uxth	r3, r3
 800e65a:	82fb      	strh	r3, [r7, #22]
  
  if (Sensor_IO_Write(handle, RegAddress, (uint8_t*)&tmp, 2))
 800e65c:	f107 0216 	add.w	r2, r7, #22
 800e660:	7af9      	ldrb	r1, [r7, #11]
 800e662:	2302      	movs	r3, #2
 800e664:	68f8      	ldr	r0, [r7, #12]
 800e666:	f000 fb0b 	bl	800ec80 <Sensor_IO_Write>
 800e66a:	4603      	mov	r3, r0
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d002      	beq.n	800e676 <STC3115_WriteWord+0x2e>
  {
    return -1;
 800e670:	f04f 33ff 	mov.w	r3, #4294967295
 800e674:	e000      	b.n	800e678 <STC3115_WriteWord+0x30>
  }
  else
  {
    return 0;
 800e676:	2300      	movs	r3, #0
  }
}
 800e678:	4618      	mov	r0, r3
 800e67a:	3718      	adds	r7, #24
 800e67c:	46bd      	mov	sp, r7
 800e67e:	bd80      	pop	{r7, pc}

0800e680 <STC3115_SetParam>:
 * @brief Initialize the STC3115 parameters
 * @param ConfigData Pointer to STC3115 Configuration Data structure
 * @retval None
 */
static DrvStatusTypeDef STC3115_SetParam(DrvContextTypeDef* handle, STC3115_ConfigData_TypeDef *ConfigData)
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b084      	sub	sp, #16
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
 800e688:	6039      	str	r1, [r7, #0]
  uint8_t data;
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	689b      	ldr	r3, [r3, #8]
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	335c      	adds	r3, #92	@ 0x5c
 800e692:	60fb      	str	r3, [r7, #12]
  
  /* set GG_RUN=0 before changing algo parameters */
  data = STC3115_VMODE;
 800e694:	2301      	movs	r3, #1
 800e696:	72fb      	strb	r3, [r7, #11]
  STC3115_Write(handle, STC3115_REG_MODE, &data, 1);
 800e698:	f107 020b 	add.w	r2, r7, #11
 800e69c:	2301      	movs	r3, #1
 800e69e:	2100      	movs	r1, #0
 800e6a0:	6878      	ldr	r0, [r7, #4]
 800e6a2:	f7ff ff99 	bl	800e5d8 <STC3115_Write>
  
  /* init OCV curve */
  STC3115_Write(handle, STC3115_REG_OCVTAB, (unsigned char *) ConfigData->OCVOffset, OCVTAB_SIZE);
 800e6a6:	683b      	ldr	r3, [r7, #0]
 800e6a8:	f103 0220 	add.w	r2, r3, #32
 800e6ac:	2310      	movs	r3, #16
 800e6ae:	2130      	movs	r1, #48	@ 0x30
 800e6b0:	6878      	ldr	r0, [r7, #4]
 800e6b2:	f7ff ff91 	bl	800e5d8 <STC3115_Write>
  
  /* set alm level if different from default */
  if (ConfigData->Alm_SOC != 0 )
 800e6b6:	683b      	ldr	r3, [r7, #0]
 800e6b8:	685b      	ldr	r3, [r3, #4]
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d00c      	beq.n	800e6d8 <STC3115_SetParam+0x58>
  {
    data = ConfigData->Alm_SOC * 2;
 800e6be:	683b      	ldr	r3, [r7, #0]
 800e6c0:	685b      	ldr	r3, [r3, #4]
 800e6c2:	b2db      	uxtb	r3, r3
 800e6c4:	005b      	lsls	r3, r3, #1
 800e6c6:	b2db      	uxtb	r3, r3
 800e6c8:	72fb      	strb	r3, [r7, #11]
    STC3115_Write(handle, STC3115_REG_ALARM_SOC, &data, 1);
 800e6ca:	f107 020b 	add.w	r2, r7, #11
 800e6ce:	2301      	movs	r3, #1
 800e6d0:	2113      	movs	r1, #19
 800e6d2:	6878      	ldr	r0, [r7, #4]
 800e6d4:	f7ff ff80 	bl	800e5d8 <STC3115_Write>
  }
  if (ConfigData->Alm_Vbat != 0 )
 800e6d8:	683b      	ldr	r3, [r7, #0]
 800e6da:	689b      	ldr	r3, [r3, #8]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d011      	beq.n	800e704 <STC3115_SetParam+0x84>
  {
    data = ((long)(ConfigData->Alm_Vbat << 9) / VoltageFactor); /* LSB=8*2.2mV */
 800e6e0:	683b      	ldr	r3, [r7, #0]
 800e6e2:	689b      	ldr	r3, [r3, #8]
 800e6e4:	025b      	lsls	r3, r3, #9
 800e6e6:	4a2f      	ldr	r2, [pc, #188]	@ (800e7a4 <STC3115_SetParam+0x124>)
 800e6e8:	fb82 1203 	smull	r1, r2, r2, r3
 800e6ec:	1312      	asrs	r2, r2, #12
 800e6ee:	17db      	asrs	r3, r3, #31
 800e6f0:	1ad3      	subs	r3, r2, r3
 800e6f2:	b2db      	uxtb	r3, r3
 800e6f4:	72fb      	strb	r3, [r7, #11]
    STC3115_Write(handle, STC3115_REG_ALARM_VOLTAGE, &data, 1);
 800e6f6:	f107 020b 	add.w	r2, r7, #11
 800e6fa:	2301      	movs	r3, #1
 800e6fc:	2114      	movs	r1, #20
 800e6fe:	6878      	ldr	r0, [r7, #4]
 800e700:	f7ff ff6a 	bl	800e5d8 <STC3115_Write>
  }
  
  /* relaxation timer */
  if (ConfigData->Rsense != 0 )
 800e704:	683b      	ldr	r3, [r7, #0]
 800e706:	699b      	ldr	r3, [r3, #24]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d013      	beq.n	800e734 <STC3115_SetParam+0xb4>
  {
    data = ((long)(ConfigData->RelaxCurrent << 9) / (CurrentFactor / ConfigData->Rsense));  /* LSB=8*5.88uV */
 800e70c:	683b      	ldr	r3, [r7, #0]
 800e70e:	69db      	ldr	r3, [r3, #28]
 800e710:	025a      	lsls	r2, r3, #9
 800e712:	683b      	ldr	r3, [r7, #0]
 800e714:	699b      	ldr	r3, [r3, #24]
 800e716:	f645 6114 	movw	r1, #24084	@ 0x5e14
 800e71a:	fb91 f3f3 	sdiv	r3, r1, r3
 800e71e:	fb92 f3f3 	sdiv	r3, r2, r3
 800e722:	b2db      	uxtb	r3, r3
 800e724:	72fb      	strb	r3, [r7, #11]
    STC3115_Write(handle, STC3115_REG_CURRENT_THRES, &data, 1);
 800e726:	f107 020b 	add.w	r2, r7, #11
 800e72a:	2301      	movs	r3, #1
 800e72c:	2115      	movs	r1, #21
 800e72e:	6878      	ldr	r0, [r7, #4]
 800e730:	f7ff ff52 	bl	800e5d8 <STC3115_Write>
  }
  
  /* set parameters if different from default, only if a restart is done (battery change) */
  if (RAMData->reg.CC_cnf != 0 ) STC3115_WriteWord(handle, STC3115_REG_CC_CNF, RAMData->reg.CC_cnf);
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d007      	beq.n	800e74e <STC3115_SetParam+0xce>
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800e744:	461a      	mov	r2, r3
 800e746:	210f      	movs	r1, #15
 800e748:	6878      	ldr	r0, [r7, #4]
 800e74a:	f7ff ff7d 	bl	800e648 <STC3115_WriteWord>
  if (RAMData->reg.VM_cnf != 0 ) STC3115_WriteWord(handle, STC3115_REG_VM_CNF, RAMData->reg.VM_cnf);
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800e754:	2b00      	cmp	r3, #0
 800e756:	d007      	beq.n	800e768 <STC3115_SetParam+0xe8>
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800e75e:	461a      	mov	r2, r3
 800e760:	2111      	movs	r1, #17
 800e762:	6878      	ldr	r0, [r7, #4]
 800e764:	f7ff ff70 	bl	800e648 <STC3115_WriteWord>
  
  data = 0x03;
 800e768:	2303      	movs	r3, #3
 800e76a:	72fb      	strb	r3, [r7, #11]
  STC3115_Write(handle, STC3115_REG_CTRL, &data, 1); /*   clear PORDET, BATFAIL, free ALM pin, reset conv counter */
 800e76c:	f107 020b 	add.w	r2, r7, #11
 800e770:	2301      	movs	r3, #1
 800e772:	2101      	movs	r1, #1
 800e774:	6878      	ldr	r0, [r7, #4]
 800e776:	f7ff ff2f 	bl	800e5d8 <STC3115_Write>
  
  data = STC3115_GG_RUN | (STC3115_VMODE * ConfigData->Vmode) | (STC3115_ALM_ENA * ALM_EN);
 800e77a:	683b      	ldr	r3, [r7, #0]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	b25b      	sxtb	r3, r3
 800e780:	f043 0310 	orr.w	r3, r3, #16
 800e784:	b25b      	sxtb	r3, r3
 800e786:	b2db      	uxtb	r3, r3
 800e788:	72fb      	strb	r3, [r7, #11]
  STC3115_Write(handle, STC3115_REG_MODE, &data, 1);  /*   set GG_RUN=1, set mode, set alm enable */
 800e78a:	f107 020b 	add.w	r2, r7, #11
 800e78e:	2301      	movs	r3, #1
 800e790:	2100      	movs	r1, #0
 800e792:	6878      	ldr	r0, [r7, #4]
 800e794:	f7ff ff20 	bl	800e5d8 <STC3115_Write>
  
  return COMPONENT_OK;
 800e798:	2300      	movs	r3, #0
}
 800e79a:	4618      	mov	r0, r3
 800e79c:	3710      	adds	r7, #16
 800e79e:	46bd      	mov	sp, r7
 800e7a0:	bd80      	pop	{r7, pc}
 800e7a2:	bf00      	nop
 800e7a4:	745dc089 	.word	0x745dc089

0800e7a8 <BSP_LED_Init>:
*          This parameter can be one of the following values:
*            @arg  LED1
* @retval None
*/
void BSP_LED_Init(Led_TypeDef Led)
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	b08a      	sub	sp, #40	@ 0x28
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	4603      	mov	r3, r0
 800e7b0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable VddIO2 for GPIOG  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800e7b2:	4b22      	ldr	r3, [pc, #136]	@ (800e83c <BSP_LED_Init+0x94>)
 800e7b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e7b6:	4a21      	ldr	r2, [pc, #132]	@ (800e83c <BSP_LED_Init+0x94>)
 800e7b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e7bc:	6593      	str	r3, [r2, #88]	@ 0x58
 800e7be:	4b1f      	ldr	r3, [pc, #124]	@ (800e83c <BSP_LED_Init+0x94>)
 800e7c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e7c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e7c6:	613b      	str	r3, [r7, #16]
 800e7c8:	693b      	ldr	r3, [r7, #16]
  HAL_PWREx_EnableVddIO2();
 800e7ca:	f004 fef5 	bl	80135b8 <HAL_PWREx_EnableVddIO2>

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800e7ce:	79fb      	ldrb	r3, [r7, #7]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d10b      	bne.n	800e7ec <BSP_LED_Init+0x44>
 800e7d4:	4b19      	ldr	r3, [pc, #100]	@ (800e83c <BSP_LED_Init+0x94>)
 800e7d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7d8:	4a18      	ldr	r2, [pc, #96]	@ (800e83c <BSP_LED_Init+0x94>)
 800e7da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e7e0:	4b16      	ldr	r3, [pc, #88]	@ (800e83c <BSP_LED_Init+0x94>)
 800e7e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7e8:	60fb      	str	r3, [r7, #12]
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	79fb      	ldrb	r3, [r7, #7]
 800e7ee:	2b01      	cmp	r3, #1
 800e7f0:	d10b      	bne.n	800e80a <BSP_LED_Init+0x62>
 800e7f2:	4b12      	ldr	r3, [pc, #72]	@ (800e83c <BSP_LED_Init+0x94>)
 800e7f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7f6:	4a11      	ldr	r2, [pc, #68]	@ (800e83c <BSP_LED_Init+0x94>)
 800e7f8:	f043 0301 	orr.w	r3, r3, #1
 800e7fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e7fe:	4b0f      	ldr	r3, [pc, #60]	@ (800e83c <BSP_LED_Init+0x94>)
 800e800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e802:	f003 0301 	and.w	r3, r3, #1
 800e806:	60bb      	str	r3, [r7, #8]
 800e808:	68bb      	ldr	r3, [r7, #8]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800e80a:	79fb      	ldrb	r3, [r7, #7]
 800e80c:	4a0c      	ldr	r2, [pc, #48]	@ (800e840 <BSP_LED_Init+0x98>)
 800e80e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e812:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e814:	2301      	movs	r3, #1
 800e816:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e818:	2300      	movs	r3, #0
 800e81a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800e81c:	2302      	movs	r3, #2
 800e81e:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800e820:	79fb      	ldrb	r3, [r7, #7]
 800e822:	4a08      	ldr	r2, [pc, #32]	@ (800e844 <BSP_LED_Init+0x9c>)
 800e824:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e828:	f107 0214 	add.w	r2, r7, #20
 800e82c:	4611      	mov	r1, r2
 800e82e:	4618      	mov	r0, r3
 800e830:	f002 fdf2 	bl	8011418 <HAL_GPIO_Init>
}
 800e834:	bf00      	nop
 800e836:	3728      	adds	r7, #40	@ 0x28
 800e838:	46bd      	mov	sp, r7
 800e83a:	bd80      	pop	{r7, pc}
 800e83c:	40021000 	.word	0x40021000
 800e840:	0801be3c 	.word	0x0801be3c
 800e844:	200003e0 	.word	0x200003e0

0800e848 <BSP_LED_On>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_On(Led_TypeDef Led)
{
 800e848:	b580      	push	{r7, lr}
 800e84a:	b082      	sub	sp, #8
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	4603      	mov	r3, r0
 800e850:	71fb      	strb	r3, [r7, #7]
  if(Led == LED1)
 800e852:	79fb      	ldrb	r3, [r7, #7]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d10d      	bne.n	800e874 <BSP_LED_On+0x2c>
  {
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 800e858:	79fb      	ldrb	r3, [r7, #7]
 800e85a:	4a10      	ldr	r2, [pc, #64]	@ (800e89c <BSP_LED_On+0x54>)
 800e85c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e860:	79fb      	ldrb	r3, [r7, #7]
 800e862:	4a0f      	ldr	r2, [pc, #60]	@ (800e8a0 <BSP_LED_On+0x58>)
 800e864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e868:	b29b      	uxth	r3, r3
 800e86a:	2201      	movs	r2, #1
 800e86c:	4619      	mov	r1, r3
 800e86e:	f002 ff81 	bl	8011774 <HAL_GPIO_WritePin>
  }
  else if (Led == LEDSWD)
  {
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
  }
}
 800e872:	e00f      	b.n	800e894 <BSP_LED_On+0x4c>
  else if (Led == LEDSWD)
 800e874:	79fb      	ldrb	r3, [r7, #7]
 800e876:	2b01      	cmp	r3, #1
 800e878:	d10c      	bne.n	800e894 <BSP_LED_On+0x4c>
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 800e87a:	79fb      	ldrb	r3, [r7, #7]
 800e87c:	4a07      	ldr	r2, [pc, #28]	@ (800e89c <BSP_LED_On+0x54>)
 800e87e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e882:	79fb      	ldrb	r3, [r7, #7]
 800e884:	4a06      	ldr	r2, [pc, #24]	@ (800e8a0 <BSP_LED_On+0x58>)
 800e886:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e88a:	b29b      	uxth	r3, r3
 800e88c:	2200      	movs	r2, #0
 800e88e:	4619      	mov	r1, r3
 800e890:	f002 ff70 	bl	8011774 <HAL_GPIO_WritePin>
}
 800e894:	bf00      	nop
 800e896:	3708      	adds	r7, #8
 800e898:	46bd      	mov	sp, r7
 800e89a:	bd80      	pop	{r7, pc}
 800e89c:	200003e0 	.word	0x200003e0
 800e8a0:	0801be3c 	.word	0x0801be3c

0800e8a4 <BSP_LED_Off>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_Off(Led_TypeDef Led)
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b082      	sub	sp, #8
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	4603      	mov	r3, r0
 800e8ac:	71fb      	strb	r3, [r7, #7]
  if(Led == LED1)
 800e8ae:	79fb      	ldrb	r3, [r7, #7]
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d10d      	bne.n	800e8d0 <BSP_LED_Off+0x2c>
  {
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 800e8b4:	79fb      	ldrb	r3, [r7, #7]
 800e8b6:	4a10      	ldr	r2, [pc, #64]	@ (800e8f8 <BSP_LED_Off+0x54>)
 800e8b8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e8bc:	79fb      	ldrb	r3, [r7, #7]
 800e8be:	4a0f      	ldr	r2, [pc, #60]	@ (800e8fc <BSP_LED_Off+0x58>)
 800e8c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e8c4:	b29b      	uxth	r3, r3
 800e8c6:	2200      	movs	r2, #0
 800e8c8:	4619      	mov	r1, r3
 800e8ca:	f002 ff53 	bl	8011774 <HAL_GPIO_WritePin>
  }
  else if (Led == LEDSWD)
  {
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
  }
}
 800e8ce:	e00f      	b.n	800e8f0 <BSP_LED_Off+0x4c>
  else if (Led == LEDSWD)
 800e8d0:	79fb      	ldrb	r3, [r7, #7]
 800e8d2:	2b01      	cmp	r3, #1
 800e8d4:	d10c      	bne.n	800e8f0 <BSP_LED_Off+0x4c>
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 800e8d6:	79fb      	ldrb	r3, [r7, #7]
 800e8d8:	4a07      	ldr	r2, [pc, #28]	@ (800e8f8 <BSP_LED_Off+0x54>)
 800e8da:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e8de:	79fb      	ldrb	r3, [r7, #7]
 800e8e0:	4a06      	ldr	r2, [pc, #24]	@ (800e8fc <BSP_LED_Off+0x58>)
 800e8e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e8e6:	b29b      	uxth	r3, r3
 800e8e8:	2201      	movs	r2, #1
 800e8ea:	4619      	mov	r1, r3
 800e8ec:	f002 ff42 	bl	8011774 <HAL_GPIO_WritePin>
}
 800e8f0:	bf00      	nop
 800e8f2:	3708      	adds	r7, #8
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	bd80      	pop	{r7, pc}
 800e8f8:	200003e0 	.word	0x200003e0
 800e8fc:	0801be3c 	.word	0x0801be3c

0800e900 <Sensor_IO_I2C_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_I2C_Init( void )
{
 800e900:	b580      	push	{r7, lr}
 800e902:	af00      	add	r7, sp, #0
  if ( I2C_SENSORTILE_Init() )
 800e904:	f000 fc4e 	bl	800f1a4 <I2C_SENSORTILE_Init>
 800e908:	4603      	mov	r3, r0
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d001      	beq.n	800e912 <Sensor_IO_I2C_Init+0x12>
  {
    return COMPONENT_ERROR;
 800e90e:	2301      	movs	r3, #1
 800e910:	e000      	b.n	800e914 <Sensor_IO_I2C_Init+0x14>
  }
  else
  {
    return COMPONENT_OK;
 800e912:	2300      	movs	r3, #0
  }
}
 800e914:	4618      	mov	r0, r3
 800e916:	bd80      	pop	{r7, pc}

0800e918 <Sensor_IO_SPI_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_SPI_Init( void )
{
 800e918:	b580      	push	{r7, lr}
 800e91a:	b088      	sub	sp, #32
 800e91c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  if(HAL_SPI_GetState( &SPI_Sensor_Handle) == HAL_SPI_STATE_RESET )
 800e91e:	4840      	ldr	r0, [pc, #256]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e920:	f007 f8b4 	bl	8015a8c <HAL_SPI_GetState>
 800e924:	4603      	mov	r3, r0
 800e926:	2b00      	cmp	r3, #0
 800e928:	d174      	bne.n	800ea14 <Sensor_IO_SPI_Init+0xfc>
  {
    SENSORTILE_SENSORS_SPI_CLK_ENABLE();
 800e92a:	4b3e      	ldr	r3, [pc, #248]	@ (800ea24 <Sensor_IO_SPI_Init+0x10c>)
 800e92c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e92e:	4a3d      	ldr	r2, [pc, #244]	@ (800ea24 <Sensor_IO_SPI_Init+0x10c>)
 800e930:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e934:	6593      	str	r3, [r2, #88]	@ 0x58
 800e936:	4b3b      	ldr	r3, [pc, #236]	@ (800ea24 <Sensor_IO_SPI_Init+0x10c>)
 800e938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e93a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e93e:	60bb      	str	r3, [r7, #8]
 800e940:	68bb      	ldr	r3, [r7, #8]
    SENSORTILE_SENSORS_SPI_GPIO_CLK_ENABLE();
 800e942:	4b38      	ldr	r3, [pc, #224]	@ (800ea24 <Sensor_IO_SPI_Init+0x10c>)
 800e944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e946:	4a37      	ldr	r2, [pc, #220]	@ (800ea24 <Sensor_IO_SPI_Init+0x10c>)
 800e948:	f043 0302 	orr.w	r3, r3, #2
 800e94c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e94e:	4b35      	ldr	r3, [pc, #212]	@ (800ea24 <Sensor_IO_SPI_Init+0x10c>)
 800e950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e952:	f003 0302 	and.w	r3, r3, #2
 800e956:	607b      	str	r3, [r7, #4]
 800e958:	687b      	ldr	r3, [r7, #4]
    
    GPIO_InitStruct.Pin = SENSORTILE_SENSORS_SPI_MOSI_Pin;
 800e95a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e95e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e960:	2302      	movs	r3, #2
 800e962:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e964:	2301      	movs	r3, #1
 800e966:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800e968:	2303      	movs	r3, #3
 800e96a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800e96c:	2305      	movs	r3, #5
 800e96e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SENSORTILE_SENSORS_SPI_Port, &GPIO_InitStruct);
 800e970:	f107 030c 	add.w	r3, r7, #12
 800e974:	4619      	mov	r1, r3
 800e976:	482c      	ldr	r0, [pc, #176]	@ (800ea28 <Sensor_IO_SPI_Init+0x110>)
 800e978:	f002 fd4e 	bl	8011418 <HAL_GPIO_Init>
    
    GPIO_InitStruct.Pin = SENSORTILE_SENSORS_SPI_SCK_Pin;
 800e97c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e980:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e982:	2301      	movs	r3, #1
 800e984:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(SENSORTILE_SENSORS_SPI_Port, &GPIO_InitStruct);
 800e986:	f107 030c 	add.w	r3, r7, #12
 800e98a:	4619      	mov	r1, r3
 800e98c:	4826      	ldr	r0, [pc, #152]	@ (800ea28 <Sensor_IO_SPI_Init+0x110>)
 800e98e:	f002 fd43 	bl	8011418 <HAL_GPIO_Init>
    
    SPI_Sensor_Handle.Instance = SENSORTILE_SENSORS_SPI;
 800e992:	4b23      	ldr	r3, [pc, #140]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e994:	4a25      	ldr	r2, [pc, #148]	@ (800ea2c <Sensor_IO_SPI_Init+0x114>)
 800e996:	601a      	str	r2, [r3, #0]
    SPI_Sensor_Handle.Init.Mode = SPI_MODE_MASTER;
 800e998:	4b21      	ldr	r3, [pc, #132]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e99a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800e99e:	605a      	str	r2, [r3, #4]
    SPI_Sensor_Handle.Init.Direction = SPI_DIRECTION_1LINE;
 800e9a0:	4b1f      	ldr	r3, [pc, #124]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9a2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800e9a6:	609a      	str	r2, [r3, #8]
    SPI_Sensor_Handle.Init.DataSize = SPI_DATASIZE_8BIT;
 800e9a8:	4b1d      	ldr	r3, [pc, #116]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9aa:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800e9ae:	60da      	str	r2, [r3, #12]
    SPI_Sensor_Handle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800e9b0:	4b1b      	ldr	r3, [pc, #108]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9b2:	2202      	movs	r2, #2
 800e9b4:	611a      	str	r2, [r3, #16]
    SPI_Sensor_Handle.Init.CLKPhase = SPI_PHASE_2EDGE;
 800e9b6:	4b1a      	ldr	r3, [pc, #104]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9b8:	2201      	movs	r2, #1
 800e9ba:	615a      	str	r2, [r3, #20]
    SPI_Sensor_Handle.Init.NSS = SPI_NSS_SOFT;
 800e9bc:	4b18      	ldr	r3, [pc, #96]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e9c2:	619a      	str	r2, [r3, #24]
    SPI_Sensor_Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16; // 5 MHz
 800e9c4:	4b16      	ldr	r3, [pc, #88]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9c6:	2218      	movs	r2, #24
 800e9c8:	61da      	str	r2, [r3, #28]
//    SPI_Sensor_Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32; // 2.5MHz
    SPI_Sensor_Handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800e9ca:	4b15      	ldr	r3, [pc, #84]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9cc:	2200      	movs	r2, #0
 800e9ce:	621a      	str	r2, [r3, #32]
    SPI_Sensor_Handle.Init.TIMode = SPI_TIMODE_DISABLED;
 800e9d0:	4b13      	ldr	r3, [pc, #76]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	625a      	str	r2, [r3, #36]	@ 0x24
    SPI_Sensor_Handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800e9d6:	4b12      	ldr	r3, [pc, #72]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9d8:	2200      	movs	r2, #0
 800e9da:	629a      	str	r2, [r3, #40]	@ 0x28
    SPI_Sensor_Handle.Init.CRCPolynomial = 7;
 800e9dc:	4b10      	ldr	r3, [pc, #64]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9de:	2207      	movs	r2, #7
 800e9e0:	62da      	str	r2, [r3, #44]	@ 0x2c
    SPI_Sensor_Handle.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800e9e2:	4b0f      	ldr	r3, [pc, #60]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9e4:	2200      	movs	r2, #0
 800e9e6:	631a      	str	r2, [r3, #48]	@ 0x30
    SPI_Sensor_Handle.Init.NSSPMode = SPI_NSS_PULSE_DISABLED;
 800e9e8:	4b0d      	ldr	r3, [pc, #52]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_SPI_Init(&SPI_Sensor_Handle);
 800e9ee:	480c      	ldr	r0, [pc, #48]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9f0:	f006 fc3d 	bl	801526e <HAL_SPI_Init>
    
    SPI_1LINE_TX(&SPI_Sensor_Handle);
 800e9f4:	4b0a      	ldr	r3, [pc, #40]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	681a      	ldr	r2, [r3, #0]
 800e9fa:	4b09      	ldr	r3, [pc, #36]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ea02:	601a      	str	r2, [r3, #0]
    __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 800ea04:	4b06      	ldr	r3, [pc, #24]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	681a      	ldr	r2, [r3, #0]
 800ea0a:	4b05      	ldr	r3, [pc, #20]	@ (800ea20 <Sensor_IO_SPI_Init+0x108>)
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ea12:	601a      	str	r2, [r3, #0]
  }  
  return COMPONENT_OK;
 800ea14:	2300      	movs	r3, #0
}
 800ea16:	4618      	mov	r0, r3
 800ea18:	3720      	adds	r7, #32
 800ea1a:	46bd      	mov	sp, r7
 800ea1c:	bd80      	pop	{r7, pc}
 800ea1e:	bf00      	nop
 800ea20:	20002c5c 	.word	0x20002c5c
 800ea24:	40021000 	.word	0x40021000
 800ea28:	48000400 	.word	0x48000400
 800ea2c:	40003800 	.word	0x40003800

0800ea30 <Sensor_IO_SPI_CS_Init_All>:

uint8_t Sensor_IO_SPI_CS_Init_All(void)
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	b08a      	sub	sp, #40	@ 0x28
 800ea34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Set all the pins before init to avoid glitch */
  HAL_GPIO_WritePin(SENSORTILE_LSM6DSM_SPI_CS_Port, SENSORTILE_LSM6DSM_SPI_CS_Pin, GPIO_PIN_SET);
 800ea36:	2201      	movs	r2, #1
 800ea38:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ea3c:	4842      	ldr	r0, [pc, #264]	@ (800eb48 <Sensor_IO_SPI_CS_Init_All+0x118>)
 800ea3e:	f002 fe99 	bl	8011774 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_X_SPI_CS_Port, SENSORTILE_LSM303AGR_X_SPI_CS_Pin, GPIO_PIN_SET);
 800ea42:	2201      	movs	r2, #1
 800ea44:	2110      	movs	r1, #16
 800ea46:	4841      	ldr	r0, [pc, #260]	@ (800eb4c <Sensor_IO_SPI_CS_Init_All+0x11c>)
 800ea48:	f002 fe94 	bl	8011774 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_M_SPI_CS_Port, SENSORTILE_LSM303AGR_M_SPI_CS_Pin, GPIO_PIN_SET);
 800ea4c:	2201      	movs	r2, #1
 800ea4e:	2102      	movs	r1, #2
 800ea50:	483d      	ldr	r0, [pc, #244]	@ (800eb48 <Sensor_IO_SPI_CS_Init_All+0x118>)
 800ea52:	f002 fe8f 	bl	8011774 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SENSORTILE_LPS22HB_SPI_CS_Port, SENSORTILE_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 800ea56:	2201      	movs	r2, #1
 800ea58:	2108      	movs	r1, #8
 800ea5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ea5e:	f002 fe89 	bl	8011774 <HAL_GPIO_WritePin>
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800ea62:	2303      	movs	r3, #3
 800ea64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ea66:	2300      	movs	r3, #0
 800ea68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ea6a:	2301      	movs	r3, #1
 800ea6c:	61bb      	str	r3, [r7, #24]
  
  SENSORTILE_LSM6DSM_SPI_CS_GPIO_CLK_ENABLE();
 800ea6e:	4b38      	ldr	r3, [pc, #224]	@ (800eb50 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800ea70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ea72:	4a37      	ldr	r2, [pc, #220]	@ (800eb50 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800ea74:	f043 0302 	orr.w	r3, r3, #2
 800ea78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ea7a:	4b35      	ldr	r3, [pc, #212]	@ (800eb50 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800ea7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ea7e:	f003 0302 	and.w	r3, r3, #2
 800ea82:	613b      	str	r3, [r7, #16]
 800ea84:	693b      	ldr	r3, [r7, #16]
  GPIO_InitStruct.Pin = SENSORTILE_LSM6DSM_SPI_CS_Pin;
 800ea86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ea8a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SENSORTILE_LSM6DSM_SPI_CS_Port, &GPIO_InitStruct);
 800ea8c:	f107 0314 	add.w	r3, r7, #20
 800ea90:	4619      	mov	r1, r3
 800ea92:	482d      	ldr	r0, [pc, #180]	@ (800eb48 <Sensor_IO_SPI_CS_Init_All+0x118>)
 800ea94:	f002 fcc0 	bl	8011418 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SENSORTILE_LSM6DSM_SPI_CS_Port, SENSORTILE_LSM6DSM_SPI_CS_Pin, GPIO_PIN_SET);
 800ea98:	2201      	movs	r2, #1
 800ea9a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ea9e:	482a      	ldr	r0, [pc, #168]	@ (800eb48 <Sensor_IO_SPI_CS_Init_All+0x118>)
 800eaa0:	f002 fe68 	bl	8011774 <HAL_GPIO_WritePin>
  
  SENSORTILE_LSM303AGR_X_SPI_CS_GPIO_CLK_ENABLE();
 800eaa4:	4b2a      	ldr	r3, [pc, #168]	@ (800eb50 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800eaa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eaa8:	4a29      	ldr	r2, [pc, #164]	@ (800eb50 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800eaaa:	f043 0304 	orr.w	r3, r3, #4
 800eaae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800eab0:	4b27      	ldr	r3, [pc, #156]	@ (800eb50 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800eab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eab4:	f003 0304 	and.w	r3, r3, #4
 800eab8:	60fb      	str	r3, [r7, #12]
 800eaba:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin = SENSORTILE_LSM303AGR_X_SPI_CS_Pin;
 800eabc:	2310      	movs	r3, #16
 800eabe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SENSORTILE_LSM303AGR_X_SPI_CS_Port, &GPIO_InitStruct);
 800eac0:	f107 0314 	add.w	r3, r7, #20
 800eac4:	4619      	mov	r1, r3
 800eac6:	4821      	ldr	r0, [pc, #132]	@ (800eb4c <Sensor_IO_SPI_CS_Init_All+0x11c>)
 800eac8:	f002 fca6 	bl	8011418 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_X_SPI_CS_Port, SENSORTILE_LSM303AGR_X_SPI_CS_Pin, GPIO_PIN_SET);
 800eacc:	2201      	movs	r2, #1
 800eace:	2110      	movs	r1, #16
 800ead0:	481e      	ldr	r0, [pc, #120]	@ (800eb4c <Sensor_IO_SPI_CS_Init_All+0x11c>)
 800ead2:	f002 fe4f 	bl	8011774 <HAL_GPIO_WritePin>
  
  SENSORTILE_LSM303AGR_M_SPI_CS_GPIO_CLK_ENABLE();
 800ead6:	4b1e      	ldr	r3, [pc, #120]	@ (800eb50 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800ead8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eada:	4a1d      	ldr	r2, [pc, #116]	@ (800eb50 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800eadc:	f043 0302 	orr.w	r3, r3, #2
 800eae0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800eae2:	4b1b      	ldr	r3, [pc, #108]	@ (800eb50 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800eae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eae6:	f003 0302 	and.w	r3, r3, #2
 800eaea:	60bb      	str	r3, [r7, #8]
 800eaec:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStruct.Pin = SENSORTILE_LSM303AGR_M_SPI_CS_Pin;
 800eaee:	2302      	movs	r3, #2
 800eaf0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SENSORTILE_LSM303AGR_M_SPI_CS_Port, &GPIO_InitStruct);
 800eaf2:	f107 0314 	add.w	r3, r7, #20
 800eaf6:	4619      	mov	r1, r3
 800eaf8:	4813      	ldr	r0, [pc, #76]	@ (800eb48 <Sensor_IO_SPI_CS_Init_All+0x118>)
 800eafa:	f002 fc8d 	bl	8011418 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_M_SPI_CS_Port, SENSORTILE_LSM303AGR_M_SPI_CS_Pin, GPIO_PIN_SET);
 800eafe:	2201      	movs	r2, #1
 800eb00:	2102      	movs	r1, #2
 800eb02:	4811      	ldr	r0, [pc, #68]	@ (800eb48 <Sensor_IO_SPI_CS_Init_All+0x118>)
 800eb04:	f002 fe36 	bl	8011774 <HAL_GPIO_WritePin>
  
  SENSORTILE_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 800eb08:	4b11      	ldr	r3, [pc, #68]	@ (800eb50 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800eb0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eb0c:	4a10      	ldr	r2, [pc, #64]	@ (800eb50 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800eb0e:	f043 0301 	orr.w	r3, r3, #1
 800eb12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800eb14:	4b0e      	ldr	r3, [pc, #56]	@ (800eb50 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800eb16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eb18:	f003 0301 	and.w	r3, r3, #1
 800eb1c:	607b      	str	r3, [r7, #4]
 800eb1e:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStruct.Pin = SENSORTILE_LPS22HB_SPI_CS_Pin;
 800eb20:	2308      	movs	r3, #8
 800eb22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SENSORTILE_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 800eb24:	f107 0314 	add.w	r3, r7, #20
 800eb28:	4619      	mov	r1, r3
 800eb2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800eb2e:	f002 fc73 	bl	8011418 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SENSORTILE_LPS22HB_SPI_CS_Port, SENSORTILE_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 800eb32:	2201      	movs	r2, #1
 800eb34:	2108      	movs	r1, #8
 800eb36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800eb3a:	f002 fe1b 	bl	8011774 <HAL_GPIO_WritePin>

  return COMPONENT_OK;
 800eb3e:	2300      	movs	r3, #0
}
 800eb40:	4618      	mov	r0, r3
 800eb42:	3728      	adds	r7, #40	@ 0x28
 800eb44:	46bd      	mov	sp, r7
 800eb46:	bd80      	pop	{r7, pc}
 800eb48:	48000400 	.word	0x48000400
 800eb4c:	48000800 	.word	0x48000800
 800eb50:	40021000 	.word	0x40021000

0800eb54 <Sensor_IO_SPI_CS_Init>:

uint8_t Sensor_IO_SPI_CS_Init(void *handle)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b08c      	sub	sp, #48	@ 0x30
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800eb60:	2303      	movs	r3, #3
 800eb62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eb64:	2300      	movs	r3, #0
 800eb66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800eb68:	2301      	movs	r3, #1
 800eb6a:	61fb      	str	r3, [r7, #28]
  
  switch(ctx->spiDevice)
 800eb6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb6e:	78db      	ldrb	r3, [r3, #3]
 800eb70:	2b03      	cmp	r3, #3
 800eb72:	d877      	bhi.n	800ec64 <Sensor_IO_SPI_CS_Init+0x110>
 800eb74:	a201      	add	r2, pc, #4	@ (adr r2, 800eb7c <Sensor_IO_SPI_CS_Init+0x28>)
 800eb76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb7a:	bf00      	nop
 800eb7c:	0800eb8d 	.word	0x0800eb8d
 800eb80:	0800ebc5 	.word	0x0800ebc5
 800eb84:	0800ebf9 	.word	0x0800ebf9
 800eb88:	0800ec2d 	.word	0x0800ec2d
  {
  case LSM6DSM:
    SENSORTILE_LSM6DSM_SPI_CS_GPIO_CLK_ENABLE();
 800eb8c:	4b39      	ldr	r3, [pc, #228]	@ (800ec74 <Sensor_IO_SPI_CS_Init+0x120>)
 800eb8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eb90:	4a38      	ldr	r2, [pc, #224]	@ (800ec74 <Sensor_IO_SPI_CS_Init+0x120>)
 800eb92:	f043 0302 	orr.w	r3, r3, #2
 800eb96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800eb98:	4b36      	ldr	r3, [pc, #216]	@ (800ec74 <Sensor_IO_SPI_CS_Init+0x120>)
 800eb9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eb9c:	f003 0302 	and.w	r3, r3, #2
 800eba0:	617b      	str	r3, [r7, #20]
 800eba2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = SENSORTILE_LSM6DSM_SPI_CS_Pin;
 800eba4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800eba8:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(SENSORTILE_LSM6DSM_SPI_CS_Port, SENSORTILE_LSM6DSM_SPI_CS_Pin, GPIO_PIN_SET);
 800ebaa:	2201      	movs	r2, #1
 800ebac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ebb0:	4831      	ldr	r0, [pc, #196]	@ (800ec78 <Sensor_IO_SPI_CS_Init+0x124>)
 800ebb2:	f002 fddf 	bl	8011774 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(SENSORTILE_LSM6DSM_SPI_CS_Port, &GPIO_InitStruct);
 800ebb6:	f107 0318 	add.w	r3, r7, #24
 800ebba:	4619      	mov	r1, r3
 800ebbc:	482e      	ldr	r0, [pc, #184]	@ (800ec78 <Sensor_IO_SPI_CS_Init+0x124>)
 800ebbe:	f002 fc2b 	bl	8011418 <HAL_GPIO_Init>
    break;
 800ebc2:	e051      	b.n	800ec68 <Sensor_IO_SPI_CS_Init+0x114>
  case LSM303AGR_X:
    SENSORTILE_LSM303AGR_X_SPI_CS_GPIO_CLK_ENABLE();
 800ebc4:	4b2b      	ldr	r3, [pc, #172]	@ (800ec74 <Sensor_IO_SPI_CS_Init+0x120>)
 800ebc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ebc8:	4a2a      	ldr	r2, [pc, #168]	@ (800ec74 <Sensor_IO_SPI_CS_Init+0x120>)
 800ebca:	f043 0304 	orr.w	r3, r3, #4
 800ebce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ebd0:	4b28      	ldr	r3, [pc, #160]	@ (800ec74 <Sensor_IO_SPI_CS_Init+0x120>)
 800ebd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ebd4:	f003 0304 	and.w	r3, r3, #4
 800ebd8:	613b      	str	r3, [r7, #16]
 800ebda:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SENSORTILE_LSM303AGR_X_SPI_CS_Pin;
 800ebdc:	2310      	movs	r3, #16
 800ebde:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_X_SPI_CS_Port, SENSORTILE_LSM303AGR_X_SPI_CS_Pin, GPIO_PIN_SET);
 800ebe0:	2201      	movs	r2, #1
 800ebe2:	2110      	movs	r1, #16
 800ebe4:	4825      	ldr	r0, [pc, #148]	@ (800ec7c <Sensor_IO_SPI_CS_Init+0x128>)
 800ebe6:	f002 fdc5 	bl	8011774 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(SENSORTILE_LSM303AGR_X_SPI_CS_Port, &GPIO_InitStruct);
 800ebea:	f107 0318 	add.w	r3, r7, #24
 800ebee:	4619      	mov	r1, r3
 800ebf0:	4822      	ldr	r0, [pc, #136]	@ (800ec7c <Sensor_IO_SPI_CS_Init+0x128>)
 800ebf2:	f002 fc11 	bl	8011418 <HAL_GPIO_Init>
    break;
 800ebf6:	e037      	b.n	800ec68 <Sensor_IO_SPI_CS_Init+0x114>
  case LSM303AGR_M:
    SENSORTILE_LSM303AGR_M_SPI_CS_GPIO_CLK_ENABLE();
 800ebf8:	4b1e      	ldr	r3, [pc, #120]	@ (800ec74 <Sensor_IO_SPI_CS_Init+0x120>)
 800ebfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ebfc:	4a1d      	ldr	r2, [pc, #116]	@ (800ec74 <Sensor_IO_SPI_CS_Init+0x120>)
 800ebfe:	f043 0302 	orr.w	r3, r3, #2
 800ec02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ec04:	4b1b      	ldr	r3, [pc, #108]	@ (800ec74 <Sensor_IO_SPI_CS_Init+0x120>)
 800ec06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ec08:	f003 0302 	and.w	r3, r3, #2
 800ec0c:	60fb      	str	r3, [r7, #12]
 800ec0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SENSORTILE_LSM303AGR_M_SPI_CS_Pin;
 800ec10:	2302      	movs	r3, #2
 800ec12:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_M_SPI_CS_Port, SENSORTILE_LSM303AGR_M_SPI_CS_Pin, GPIO_PIN_SET);
 800ec14:	2201      	movs	r2, #1
 800ec16:	2102      	movs	r1, #2
 800ec18:	4817      	ldr	r0, [pc, #92]	@ (800ec78 <Sensor_IO_SPI_CS_Init+0x124>)
 800ec1a:	f002 fdab 	bl	8011774 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(SENSORTILE_LSM303AGR_M_SPI_CS_Port, &GPIO_InitStruct);
 800ec1e:	f107 0318 	add.w	r3, r7, #24
 800ec22:	4619      	mov	r1, r3
 800ec24:	4814      	ldr	r0, [pc, #80]	@ (800ec78 <Sensor_IO_SPI_CS_Init+0x124>)
 800ec26:	f002 fbf7 	bl	8011418 <HAL_GPIO_Init>
    break;
 800ec2a:	e01d      	b.n	800ec68 <Sensor_IO_SPI_CS_Init+0x114>
  case LPS22HB:
    SENSORTILE_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 800ec2c:	4b11      	ldr	r3, [pc, #68]	@ (800ec74 <Sensor_IO_SPI_CS_Init+0x120>)
 800ec2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ec30:	4a10      	ldr	r2, [pc, #64]	@ (800ec74 <Sensor_IO_SPI_CS_Init+0x120>)
 800ec32:	f043 0301 	orr.w	r3, r3, #1
 800ec36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ec38:	4b0e      	ldr	r3, [pc, #56]	@ (800ec74 <Sensor_IO_SPI_CS_Init+0x120>)
 800ec3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ec3c:	f003 0301 	and.w	r3, r3, #1
 800ec40:	60bb      	str	r3, [r7, #8]
 800ec42:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SENSORTILE_LPS22HB_SPI_CS_Pin;
 800ec44:	2308      	movs	r3, #8
 800ec46:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(SENSORTILE_LPS22HB_SPI_CS_Port, SENSORTILE_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 800ec48:	2201      	movs	r2, #1
 800ec4a:	2108      	movs	r1, #8
 800ec4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ec50:	f002 fd90 	bl	8011774 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(SENSORTILE_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 800ec54:	f107 0318 	add.w	r3, r7, #24
 800ec58:	4619      	mov	r1, r3
 800ec5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ec5e:	f002 fbdb 	bl	8011418 <HAL_GPIO_Init>
    break;
 800ec62:	e001      	b.n	800ec68 <Sensor_IO_SPI_CS_Init+0x114>
  default:
    return COMPONENT_NOT_IMPLEMENTED;
 800ec64:	2303      	movs	r3, #3
 800ec66:	e000      	b.n	800ec6a <Sensor_IO_SPI_CS_Init+0x116>
  }
  return COMPONENT_OK;
 800ec68:	2300      	movs	r3, #0
}
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	3730      	adds	r7, #48	@ 0x30
 800ec6e:	46bd      	mov	sp, r7
 800ec70:	bd80      	pop	{r7, pc}
 800ec72:	bf00      	nop
 800ec74:	40021000 	.word	0x40021000
 800ec78:	48000400 	.word	0x48000400
 800ec7c:	48000800 	.word	0x48000800

0800ec80 <Sensor_IO_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{
 800ec80:	b580      	push	{r7, lr}
 800ec82:	b086      	sub	sp, #24
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	60f8      	str	r0, [r7, #12]
 800ec88:	607a      	str	r2, [r7, #4]
 800ec8a:	461a      	mov	r2, r3
 800ec8c:	460b      	mov	r3, r1
 800ec8e:	72fb      	strb	r3, [r7, #11]
 800ec90:	4613      	mov	r3, r2
 800ec92:	813b      	strh	r3, [r7, #8]
  
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	617b      	str	r3, [r7, #20]
  
  if(ctx->ifType == 0)
 800ec98:	697b      	ldr	r3, [r7, #20]
 800ec9a:	785b      	ldrb	r3, [r3, #1]
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d112      	bne.n	800ecc6 <Sensor_IO_Write+0x46>
  {
    
    if ( nBytesToWrite > 1 ) 
 800eca0:	893b      	ldrh	r3, [r7, #8]
 800eca2:	2b01      	cmp	r3, #1
 800eca4:	d907      	bls.n	800ecb6 <Sensor_IO_Write+0x36>
    if (ctx->who_am_i == HTS221_WHO_AM_I_VAL)
 800eca6:	697b      	ldr	r3, [r7, #20]
 800eca8:	781b      	ldrb	r3, [r3, #0]
 800ecaa:	2bbc      	cmp	r3, #188	@ 0xbc
 800ecac:	d103      	bne.n	800ecb6 <Sensor_IO_Write+0x36>
        WriteAddr |= 0x80;  /* Enable I2C multi-bytes Write */
 800ecae:	7afb      	ldrb	r3, [r7, #11]
 800ecb0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ecb4:	72fb      	strb	r3, [r7, #11]
    
    return Sensor_IO_I2C_Write( handle, WriteAddr, pBuffer, nBytesToWrite );
 800ecb6:	893b      	ldrh	r3, [r7, #8]
 800ecb8:	7af9      	ldrb	r1, [r7, #11]
 800ecba:	687a      	ldr	r2, [r7, #4]
 800ecbc:	68f8      	ldr	r0, [r7, #12]
 800ecbe:	f000 f822 	bl	800ed06 <Sensor_IO_I2C_Write>
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	e01b      	b.n	800ecfe <Sensor_IO_Write+0x7e>
  }
  
  if(ctx->ifType == 1)
 800ecc6:	697b      	ldr	r3, [r7, #20]
 800ecc8:	785b      	ldrb	r3, [r3, #1]
 800ecca:	2b01      	cmp	r3, #1
 800eccc:	d116      	bne.n	800ecfc <Sensor_IO_Write+0x7c>
  {
    if ( nBytesToWrite > 1 ) 
 800ecce:	893b      	ldrh	r3, [r7, #8]
 800ecd0:	2b01      	cmp	r3, #1
 800ecd2:	d90a      	bls.n	800ecea <Sensor_IO_Write+0x6a>
    {
      switch(ctx->who_am_i)
 800ecd4:	697b      	ldr	r3, [r7, #20]
 800ecd6:	781b      	ldrb	r3, [r3, #0]
 800ecd8:	2b33      	cmp	r3, #51	@ 0x33
 800ecda:	d001      	beq.n	800ece0 <Sensor_IO_Write+0x60>
 800ecdc:	2b40      	cmp	r3, #64	@ 0x40
        {
          case LSM303AGR_ACC_WHO_AM_I: WriteAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
          case LSM303AGR_MAG_WHO_AM_I: break;
 800ecde:	e005      	b.n	800ecec <Sensor_IO_Write+0x6c>
          case LSM303AGR_ACC_WHO_AM_I: WriteAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
 800ece0:	7afb      	ldrb	r3, [r7, #11]
 800ece2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ece6:	72fb      	strb	r3, [r7, #11]
 800ece8:	e000      	b.n	800ecec <Sensor_IO_Write+0x6c>
          default:;
 800ecea:	bf00      	nop
        }
    }
   return Sensor_IO_SPI_Write( handle, WriteAddr, pBuffer, nBytesToWrite );
 800ecec:	893b      	ldrh	r3, [r7, #8]
 800ecee:	7af9      	ldrb	r1, [r7, #11]
 800ecf0:	687a      	ldr	r2, [r7, #4]
 800ecf2:	68f8      	ldr	r0, [r7, #12]
 800ecf4:	f000 f87a 	bl	800edec <Sensor_IO_SPI_Write>
 800ecf8:	4603      	mov	r3, r0
 800ecfa:	e000      	b.n	800ecfe <Sensor_IO_Write+0x7e>
  }
  
  return COMPONENT_ERROR;
 800ecfc:	2301      	movs	r3, #1
}
 800ecfe:	4618      	mov	r0, r3
 800ed00:	3718      	adds	r7, #24
 800ed02:	46bd      	mov	sp, r7
 800ed04:	bd80      	pop	{r7, pc}

0800ed06 <Sensor_IO_I2C_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_I2C_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{
 800ed06:	b580      	push	{r7, lr}
 800ed08:	b086      	sub	sp, #24
 800ed0a:	af00      	add	r7, sp, #0
 800ed0c:	60f8      	str	r0, [r7, #12]
 800ed0e:	607a      	str	r2, [r7, #4]
 800ed10:	461a      	mov	r2, r3
 800ed12:	460b      	mov	r3, r1
 800ed14:	72fb      	strb	r3, [r7, #11]
 800ed16:	4613      	mov	r3, r2
 800ed18:	813b      	strh	r3, [r7, #8]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	617b      	str	r3, [r7, #20]

  
  return I2C_SENSORTILE_WriteData( ctx->address, WriteAddr, pBuffer, nBytesToWrite );
 800ed1e:	697b      	ldr	r3, [r7, #20]
 800ed20:	7898      	ldrb	r0, [r3, #2]
 800ed22:	893b      	ldrh	r3, [r7, #8]
 800ed24:	7af9      	ldrb	r1, [r7, #11]
 800ed26:	687a      	ldr	r2, [r7, #4]
 800ed28:	f000 fa66 	bl	800f1f8 <I2C_SENSORTILE_WriteData>
 800ed2c:	4603      	mov	r3, r0
}
 800ed2e:	4618      	mov	r0, r3
 800ed30:	3718      	adds	r7, #24
 800ed32:	46bd      	mov	sp, r7
 800ed34:	bd80      	pop	{r7, pc}

0800ed36 <Sensor_IO_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 800ed36:	b580      	push	{r7, lr}
 800ed38:	b086      	sub	sp, #24
 800ed3a:	af00      	add	r7, sp, #0
 800ed3c:	60f8      	str	r0, [r7, #12]
 800ed3e:	607a      	str	r2, [r7, #4]
 800ed40:	461a      	mov	r2, r3
 800ed42:	460b      	mov	r3, r1
 800ed44:	72fb      	strb	r3, [r7, #11]
 800ed46:	4613      	mov	r3, r2
 800ed48:	813b      	strh	r3, [r7, #8]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	617b      	str	r3, [r7, #20]
  
  if(ctx->ifType == 0)
 800ed4e:	697b      	ldr	r3, [r7, #20]
 800ed50:	785b      	ldrb	r3, [r3, #1]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d112      	bne.n	800ed7c <Sensor_IO_Read+0x46>
  {
     
  if ( nBytesToRead > 1 ) 
 800ed56:	893b      	ldrh	r3, [r7, #8]
 800ed58:	2b01      	cmp	r3, #1
 800ed5a:	d907      	bls.n	800ed6c <Sensor_IO_Read+0x36>
    if (ctx->who_am_i == HTS221_WHO_AM_I_VAL)
 800ed5c:	697b      	ldr	r3, [r7, #20]
 800ed5e:	781b      	ldrb	r3, [r3, #0]
 800ed60:	2bbc      	cmp	r3, #188	@ 0xbc
 800ed62:	d103      	bne.n	800ed6c <Sensor_IO_Read+0x36>
        ReadAddr |= 0x80;  /* Enable I2C multi-bytes Write */
 800ed64:	7afb      	ldrb	r3, [r7, #11]
 800ed66:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ed6a:	72fb      	strb	r3, [r7, #11]
  
    return Sensor_IO_I2C_Read( handle, ReadAddr, pBuffer, nBytesToRead );
 800ed6c:	893b      	ldrh	r3, [r7, #8]
 800ed6e:	7af9      	ldrb	r1, [r7, #11]
 800ed70:	687a      	ldr	r2, [r7, #4]
 800ed72:	68f8      	ldr	r0, [r7, #12]
 800ed74:	f000 f822 	bl	800edbc <Sensor_IO_I2C_Read>
 800ed78:	4603      	mov	r3, r0
 800ed7a:	e01b      	b.n	800edb4 <Sensor_IO_Read+0x7e>
  }
  
  if(ctx->ifType == 1 )
 800ed7c:	697b      	ldr	r3, [r7, #20]
 800ed7e:	785b      	ldrb	r3, [r3, #1]
 800ed80:	2b01      	cmp	r3, #1
 800ed82:	d116      	bne.n	800edb2 <Sensor_IO_Read+0x7c>
  {
    if ( nBytesToRead > 1 ) {
 800ed84:	893b      	ldrh	r3, [r7, #8]
 800ed86:	2b01      	cmp	r3, #1
 800ed88:	d90a      	bls.n	800eda0 <Sensor_IO_Read+0x6a>
      switch(ctx->who_am_i)
 800ed8a:	697b      	ldr	r3, [r7, #20]
 800ed8c:	781b      	ldrb	r3, [r3, #0]
 800ed8e:	2b33      	cmp	r3, #51	@ 0x33
 800ed90:	d001      	beq.n	800ed96 <Sensor_IO_Read+0x60>
 800ed92:	2b40      	cmp	r3, #64	@ 0x40
        {
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
          case LSM303AGR_MAG_WHO_AM_I: break;
 800ed94:	e005      	b.n	800eda2 <Sensor_IO_Read+0x6c>
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
 800ed96:	7afb      	ldrb	r3, [r7, #11]
 800ed98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed9c:	72fb      	strb	r3, [r7, #11]
 800ed9e:	e000      	b.n	800eda2 <Sensor_IO_Read+0x6c>
          default:;
 800eda0:	bf00      	nop
        }
    }
   return Sensor_IO_SPI_Read( handle, ReadAddr, pBuffer, nBytesToRead );
 800eda2:	893b      	ldrh	r3, [r7, #8]
 800eda4:	7af9      	ldrb	r1, [r7, #11]
 800eda6:	687a      	ldr	r2, [r7, #4]
 800eda8:	68f8      	ldr	r0, [r7, #12]
 800edaa:	f000 f84f 	bl	800ee4c <Sensor_IO_SPI_Read>
 800edae:	4603      	mov	r3, r0
 800edb0:	e000      	b.n	800edb4 <Sensor_IO_Read+0x7e>
  }
  
  return COMPONENT_ERROR;
 800edb2:	2301      	movs	r3, #1
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3718      	adds	r7, #24
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}

0800edbc <Sensor_IO_I2C_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_I2C_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 800edbc:	b580      	push	{r7, lr}
 800edbe:	b086      	sub	sp, #24
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	60f8      	str	r0, [r7, #12]
 800edc4:	607a      	str	r2, [r7, #4]
 800edc6:	461a      	mov	r2, r3
 800edc8:	460b      	mov	r3, r1
 800edca:	72fb      	strb	r3, [r7, #11]
 800edcc:	4613      	mov	r3, r2
 800edce:	813b      	strh	r3, [r7, #8]
  
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	617b      	str	r3, [r7, #20]
  

  return I2C_SENSORTILE_ReadData( ctx->address, ReadAddr, pBuffer, nBytesToRead );
 800edd4:	697b      	ldr	r3, [r7, #20]
 800edd6:	7898      	ldrb	r0, [r3, #2]
 800edd8:	893b      	ldrh	r3, [r7, #8]
 800edda:	7af9      	ldrb	r1, [r7, #11]
 800eddc:	687a      	ldr	r2, [r7, #4]
 800edde:	f000 fa3b 	bl	800f258 <I2C_SENSORTILE_ReadData>
 800ede2:	4603      	mov	r3, r0
}
 800ede4:	4618      	mov	r0, r3
 800ede6:	3718      	adds	r7, #24
 800ede8:	46bd      	mov	sp, r7
 800edea:	bd80      	pop	{r7, pc}

0800edec <Sensor_IO_SPI_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{
 800edec:	b580      	push	{r7, lr}
 800edee:	b086      	sub	sp, #24
 800edf0:	af00      	add	r7, sp, #0
 800edf2:	60f8      	str	r0, [r7, #12]
 800edf4:	607a      	str	r2, [r7, #4]
 800edf6:	461a      	mov	r2, r3
 800edf8:	460b      	mov	r3, r1
 800edfa:	72fb      	strb	r3, [r7, #11]
 800edfc:	4613      	mov	r3, r2
 800edfe:	813b      	strh	r3, [r7, #8]
  uint8_t i;
  
// Select the correct device
  Sensor_IO_SPI_CS_Enable(handle);
 800ee00:	68f8      	ldr	r0, [r7, #12]
 800ee02:	f000 f871 	bl	800eee8 <Sensor_IO_SPI_CS_Enable>
  
  SPI_Write(&SPI_Sensor_Handle, WriteAddr);
 800ee06:	7afb      	ldrb	r3, [r7, #11]
 800ee08:	4619      	mov	r1, r3
 800ee0a:	480f      	ldr	r0, [pc, #60]	@ (800ee48 <Sensor_IO_SPI_Write+0x5c>)
 800ee0c:	f000 f9a0 	bl	800f150 <SPI_Write>

  for(i=0;i<nBytesToWrite;i++)
 800ee10:	2300      	movs	r3, #0
 800ee12:	75fb      	strb	r3, [r7, #23]
 800ee14:	e00a      	b.n	800ee2c <Sensor_IO_SPI_Write+0x40>
  {
    SPI_Write(&SPI_Sensor_Handle, pBuffer[i]);
 800ee16:	7dfb      	ldrb	r3, [r7, #23]
 800ee18:	687a      	ldr	r2, [r7, #4]
 800ee1a:	4413      	add	r3, r2
 800ee1c:	781b      	ldrb	r3, [r3, #0]
 800ee1e:	4619      	mov	r1, r3
 800ee20:	4809      	ldr	r0, [pc, #36]	@ (800ee48 <Sensor_IO_SPI_Write+0x5c>)
 800ee22:	f000 f995 	bl	800f150 <SPI_Write>
  for(i=0;i<nBytesToWrite;i++)
 800ee26:	7dfb      	ldrb	r3, [r7, #23]
 800ee28:	3301      	adds	r3, #1
 800ee2a:	75fb      	strb	r3, [r7, #23]
 800ee2c:	7dfb      	ldrb	r3, [r7, #23]
 800ee2e:	b29b      	uxth	r3, r3
 800ee30:	893a      	ldrh	r2, [r7, #8]
 800ee32:	429a      	cmp	r2, r3
 800ee34:	d8ef      	bhi.n	800ee16 <Sensor_IO_SPI_Write+0x2a>
  }
// Deselect the device
  Sensor_IO_SPI_CS_Disable(handle);
 800ee36:	68f8      	ldr	r0, [r7, #12]
 800ee38:	f000 f890 	bl	800ef5c <Sensor_IO_SPI_CS_Disable>
  
  return COMPONENT_OK;
 800ee3c:	2300      	movs	r3, #0
}
 800ee3e:	4618      	mov	r0, r3
 800ee40:	3718      	adds	r7, #24
 800ee42:	46bd      	mov	sp, r7
 800ee44:	bd80      	pop	{r7, pc}
 800ee46:	bf00      	nop
 800ee48:	20002c5c 	.word	0x20002c5c

0800ee4c <Sensor_IO_SPI_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 800ee4c:	b580      	push	{r7, lr}
 800ee4e:	b084      	sub	sp, #16
 800ee50:	af00      	add	r7, sp, #0
 800ee52:	60f8      	str	r0, [r7, #12]
 800ee54:	607a      	str	r2, [r7, #4]
 800ee56:	461a      	mov	r2, r3
 800ee58:	460b      	mov	r3, r1
 800ee5a:	72fb      	strb	r3, [r7, #11]
 800ee5c:	4613      	mov	r3, r2
 800ee5e:	813b      	strh	r3, [r7, #8]
  /* Select the correct device */
  Sensor_IO_SPI_CS_Enable(handle);
 800ee60:	68f8      	ldr	r0, [r7, #12]
 800ee62:	f000 f841 	bl	800eee8 <Sensor_IO_SPI_CS_Enable>
  
  /* Write Reg Address */
  SPI_Write(&SPI_Sensor_Handle, ReadAddr | 0x80);
 800ee66:	7afb      	ldrb	r3, [r7, #11]
 800ee68:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ee6c:	b2db      	uxtb	r3, r3
 800ee6e:	4619      	mov	r1, r3
 800ee70:	481c      	ldr	r0, [pc, #112]	@ (800eee4 <Sensor_IO_SPI_Read+0x98>)
 800ee72:	f000 f96d 	bl	800f150 <SPI_Write>

  /* Disable the SPI and change the data line to input */
  __HAL_SPI_DISABLE(&SPI_Sensor_Handle);
 800ee76:	4b1b      	ldr	r3, [pc, #108]	@ (800eee4 <Sensor_IO_SPI_Read+0x98>)
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	681a      	ldr	r2, [r3, #0]
 800ee7c:	4b19      	ldr	r3, [pc, #100]	@ (800eee4 <Sensor_IO_SPI_Read+0x98>)
 800ee7e:	681b      	ldr	r3, [r3, #0]
 800ee80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ee84:	601a      	str	r2, [r3, #0]
  SPI_1LINE_RX(&SPI_Sensor_Handle);
 800ee86:	4b17      	ldr	r3, [pc, #92]	@ (800eee4 <Sensor_IO_SPI_Read+0x98>)
 800ee88:	681b      	ldr	r3, [r3, #0]
 800ee8a:	681a      	ldr	r2, [r3, #0]
 800ee8c:	4b15      	ldr	r3, [pc, #84]	@ (800eee4 <Sensor_IO_SPI_Read+0x98>)
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ee94:	601a      	str	r2, [r3, #0]

  /* Check if we need to read one byte or more */
  if(nBytesToRead > 1U)
 800ee96:	893b      	ldrh	r3, [r7, #8]
 800ee98:	2b01      	cmp	r3, #1
 800ee9a:	d906      	bls.n	800eeaa <Sensor_IO_SPI_Read+0x5e>
  {
    SPI_Read_nBytes(&SPI_Sensor_Handle, pBuffer, nBytesToRead);
 800ee9c:	893b      	ldrh	r3, [r7, #8]
 800ee9e:	461a      	mov	r2, r3
 800eea0:	6879      	ldr	r1, [r7, #4]
 800eea2:	4810      	ldr	r0, [pc, #64]	@ (800eee4 <Sensor_IO_SPI_Read+0x98>)
 800eea4:	f000 f8fd 	bl	800f0a2 <SPI_Read_nBytes>
 800eea8:	e003      	b.n	800eeb2 <Sensor_IO_SPI_Read+0x66>
  }
  else
  {
    SPI_Read(&SPI_Sensor_Handle, pBuffer);
 800eeaa:	6879      	ldr	r1, [r7, #4]
 800eeac:	480d      	ldr	r0, [pc, #52]	@ (800eee4 <Sensor_IO_SPI_Read+0x98>)
 800eeae:	f000 f8bd 	bl	800f02c <SPI_Read>
  }
  
  /* Deselect the device */
  Sensor_IO_SPI_CS_Disable(handle);  
 800eeb2:	68f8      	ldr	r0, [r7, #12]
 800eeb4:	f000 f852 	bl	800ef5c <Sensor_IO_SPI_CS_Disable>
  
  /* Change the data line to output and enable the SPI */
  SPI_1LINE_TX(&SPI_Sensor_Handle);
 800eeb8:	4b0a      	ldr	r3, [pc, #40]	@ (800eee4 <Sensor_IO_SPI_Read+0x98>)
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	681a      	ldr	r2, [r3, #0]
 800eebe:	4b09      	ldr	r3, [pc, #36]	@ (800eee4 <Sensor_IO_SPI_Read+0x98>)
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800eec6:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 800eec8:	4b06      	ldr	r3, [pc, #24]	@ (800eee4 <Sensor_IO_SPI_Read+0x98>)
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	681a      	ldr	r2, [r3, #0]
 800eece:	4b05      	ldr	r3, [pc, #20]	@ (800eee4 <Sensor_IO_SPI_Read+0x98>)
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800eed6:	601a      	str	r2, [r3, #0]
  
  return COMPONENT_OK;
 800eed8:	2300      	movs	r3, #0
}
 800eeda:	4618      	mov	r0, r3
 800eedc:	3710      	adds	r7, #16
 800eede:	46bd      	mov	sp, r7
 800eee0:	bd80      	pop	{r7, pc}
 800eee2:	bf00      	nop
 800eee4:	20002c5c 	.word	0x20002c5c

0800eee8 <Sensor_IO_SPI_CS_Enable>:


uint8_t Sensor_IO_SPI_CS_Enable(void *handle)
{
 800eee8:	b580      	push	{r7, lr}
 800eeea:	b084      	sub	sp, #16
 800eeec:	af00      	add	r7, sp, #0
 800eeee:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	78db      	ldrb	r3, [r3, #3]
 800eef8:	2b03      	cmp	r3, #3
 800eefa:	d825      	bhi.n	800ef48 <Sensor_IO_SPI_CS_Enable+0x60>
 800eefc:	a201      	add	r2, pc, #4	@ (adr r2, 800ef04 <Sensor_IO_SPI_CS_Enable+0x1c>)
 800eefe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef02:	bf00      	nop
 800ef04:	0800ef15 	.word	0x0800ef15
 800ef08:	0800ef23 	.word	0x0800ef23
 800ef0c:	0800ef2f 	.word	0x0800ef2f
 800ef10:	0800ef3b 	.word	0x0800ef3b
  {
  case LSM6DSM:
    HAL_GPIO_WritePin(SENSORTILE_LSM6DSM_SPI_CS_Port, SENSORTILE_LSM6DSM_SPI_CS_Pin, GPIO_PIN_RESET);
 800ef14:	2200      	movs	r2, #0
 800ef16:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ef1a:	480e      	ldr	r0, [pc, #56]	@ (800ef54 <Sensor_IO_SPI_CS_Enable+0x6c>)
 800ef1c:	f002 fc2a 	bl	8011774 <HAL_GPIO_WritePin>
    break;
 800ef20:	e012      	b.n	800ef48 <Sensor_IO_SPI_CS_Enable+0x60>
  case LSM303AGR_X:
    HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_X_SPI_CS_Port, SENSORTILE_LSM303AGR_X_SPI_CS_Pin, GPIO_PIN_RESET);
 800ef22:	2200      	movs	r2, #0
 800ef24:	2110      	movs	r1, #16
 800ef26:	480c      	ldr	r0, [pc, #48]	@ (800ef58 <Sensor_IO_SPI_CS_Enable+0x70>)
 800ef28:	f002 fc24 	bl	8011774 <HAL_GPIO_WritePin>
    break;
 800ef2c:	e00c      	b.n	800ef48 <Sensor_IO_SPI_CS_Enable+0x60>
  case LSM303AGR_M:
    HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_M_SPI_CS_Port, SENSORTILE_LSM303AGR_M_SPI_CS_Pin, GPIO_PIN_RESET);
 800ef2e:	2200      	movs	r2, #0
 800ef30:	2102      	movs	r1, #2
 800ef32:	4808      	ldr	r0, [pc, #32]	@ (800ef54 <Sensor_IO_SPI_CS_Enable+0x6c>)
 800ef34:	f002 fc1e 	bl	8011774 <HAL_GPIO_WritePin>
    break;
 800ef38:	e006      	b.n	800ef48 <Sensor_IO_SPI_CS_Enable+0x60>
  case LPS22HB:
    HAL_GPIO_WritePin(SENSORTILE_LPS22HB_SPI_CS_Port, SENSORTILE_LPS22HB_SPI_CS_Pin, GPIO_PIN_RESET);
 800ef3a:	2200      	movs	r2, #0
 800ef3c:	2108      	movs	r1, #8
 800ef3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ef42:	f002 fc17 	bl	8011774 <HAL_GPIO_WritePin>
    break;
 800ef46:	bf00      	nop
  }
  return COMPONENT_OK;
 800ef48:	2300      	movs	r3, #0
}
 800ef4a:	4618      	mov	r0, r3
 800ef4c:	3710      	adds	r7, #16
 800ef4e:	46bd      	mov	sp, r7
 800ef50:	bd80      	pop	{r7, pc}
 800ef52:	bf00      	nop
 800ef54:	48000400 	.word	0x48000400
 800ef58:	48000800 	.word	0x48000800

0800ef5c <Sensor_IO_SPI_CS_Disable>:

uint8_t Sensor_IO_SPI_CS_Disable(void *handle)
{
 800ef5c:	b580      	push	{r7, lr}
 800ef5e:	b084      	sub	sp, #16
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	78db      	ldrb	r3, [r3, #3]
 800ef6c:	2b03      	cmp	r3, #3
 800ef6e:	d825      	bhi.n	800efbc <Sensor_IO_SPI_CS_Disable+0x60>
 800ef70:	a201      	add	r2, pc, #4	@ (adr r2, 800ef78 <Sensor_IO_SPI_CS_Disable+0x1c>)
 800ef72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef76:	bf00      	nop
 800ef78:	0800ef89 	.word	0x0800ef89
 800ef7c:	0800ef97 	.word	0x0800ef97
 800ef80:	0800efa3 	.word	0x0800efa3
 800ef84:	0800efaf 	.word	0x0800efaf
  {
  case LSM6DSM:
    HAL_GPIO_WritePin(SENSORTILE_LSM6DSM_SPI_CS_Port, SENSORTILE_LSM6DSM_SPI_CS_Pin, GPIO_PIN_SET);
 800ef88:	2201      	movs	r2, #1
 800ef8a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ef8e:	480e      	ldr	r0, [pc, #56]	@ (800efc8 <Sensor_IO_SPI_CS_Disable+0x6c>)
 800ef90:	f002 fbf0 	bl	8011774 <HAL_GPIO_WritePin>
    break;
 800ef94:	e012      	b.n	800efbc <Sensor_IO_SPI_CS_Disable+0x60>
  case LSM303AGR_X:
    HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_X_SPI_CS_Port, SENSORTILE_LSM303AGR_X_SPI_CS_Pin, GPIO_PIN_SET);
 800ef96:	2201      	movs	r2, #1
 800ef98:	2110      	movs	r1, #16
 800ef9a:	480c      	ldr	r0, [pc, #48]	@ (800efcc <Sensor_IO_SPI_CS_Disable+0x70>)
 800ef9c:	f002 fbea 	bl	8011774 <HAL_GPIO_WritePin>
    break;
 800efa0:	e00c      	b.n	800efbc <Sensor_IO_SPI_CS_Disable+0x60>
  case LSM303AGR_M:
    HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_M_SPI_CS_Port, SENSORTILE_LSM303AGR_M_SPI_CS_Pin, GPIO_PIN_SET);
 800efa2:	2201      	movs	r2, #1
 800efa4:	2102      	movs	r1, #2
 800efa6:	4808      	ldr	r0, [pc, #32]	@ (800efc8 <Sensor_IO_SPI_CS_Disable+0x6c>)
 800efa8:	f002 fbe4 	bl	8011774 <HAL_GPIO_WritePin>
    break;
 800efac:	e006      	b.n	800efbc <Sensor_IO_SPI_CS_Disable+0x60>
  case LPS22HB:
    HAL_GPIO_WritePin(SENSORTILE_LPS22HB_SPI_CS_Port, SENSORTILE_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 800efae:	2201      	movs	r2, #1
 800efb0:	2108      	movs	r1, #8
 800efb2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800efb6:	f002 fbdd 	bl	8011774 <HAL_GPIO_WritePin>
    break;
 800efba:	bf00      	nop
  }
  return COMPONENT_OK;
 800efbc:	2300      	movs	r3, #0
}
 800efbe:	4618      	mov	r0, r3
 800efc0:	3710      	adds	r7, #16
 800efc2:	46bd      	mov	sp, r7
 800efc4:	bd80      	pop	{r7, pc}
 800efc6:	bf00      	nop
 800efc8:	48000400 	.word	0x48000400
 800efcc:	48000800 	.word	0x48000800

0800efd0 <LSM6DSM_Sensor_IO_ITConfig>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef LSM6DSM_Sensor_IO_ITConfig( void )
{
 800efd0:	b580      	push	{r7, lr}
 800efd2:	b086      	sub	sp, #24
 800efd4:	af00      	add	r7, sp, #0

  /* At the moment this feature is only implemented for LSM6DSM */
  GPIO_InitTypeDef GPIO_InitStructureInt2;
  
  /* Enable INT2 GPIO clock */
  LSM6DSM_INT2_GPIO_CLK_ENABLE();
 800efd6:	4b13      	ldr	r3, [pc, #76]	@ (800f024 <LSM6DSM_Sensor_IO_ITConfig+0x54>)
 800efd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800efda:	4a12      	ldr	r2, [pc, #72]	@ (800f024 <LSM6DSM_Sensor_IO_ITConfig+0x54>)
 800efdc:	f043 0301 	orr.w	r3, r3, #1
 800efe0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800efe2:	4b10      	ldr	r3, [pc, #64]	@ (800f024 <LSM6DSM_Sensor_IO_ITConfig+0x54>)
 800efe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800efe6:	f003 0301 	and.w	r3, r3, #1
 800efea:	603b      	str	r3, [r7, #0]
 800efec:	683b      	ldr	r3, [r7, #0]
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructureInt2.Pin = LSM6DSM_INT2_PIN;
 800efee:	2304      	movs	r3, #4
 800eff0:	607b      	str	r3, [r7, #4]
  GPIO_InitStructureInt2.Mode = GPIO_MODE_IT_RISING;
 800eff2:	4b0d      	ldr	r3, [pc, #52]	@ (800f028 <LSM6DSM_Sensor_IO_ITConfig+0x58>)
 800eff4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructureInt2.Speed = GPIO_SPEED_FAST;
 800eff6:	2302      	movs	r3, #2
 800eff8:	613b      	str	r3, [r7, #16]
  GPIO_InitStructureInt2.Pull  = GPIO_NOPULL;
 800effa:	2300      	movs	r3, #0
 800effc:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LSM6DSM_INT2_GPIO_PORT, &GPIO_InitStructureInt2);
 800effe:	1d3b      	adds	r3, r7, #4
 800f000:	4619      	mov	r1, r3
 800f002:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800f006:	f002 fa07 	bl	8011418 <HAL_GPIO_Init>
  
  /* Enable and set EXTI Interrupt priority */
  HAL_NVIC_SetPriority(LSM6DSM_INT2_EXTI_IRQn, 0x00, 0x00);
 800f00a:	2200      	movs	r2, #0
 800f00c:	2100      	movs	r1, #0
 800f00e:	2008      	movs	r0, #8
 800f010:	f002 f9cb 	bl	80113aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LSM6DSM_INT2_EXTI_IRQn);
 800f014:	2008      	movs	r0, #8
 800f016:	f002 f9e4 	bl	80113e2 <HAL_NVIC_EnableIRQ>
  
  return COMPONENT_OK;
 800f01a:	2300      	movs	r3, #0
}
 800f01c:	4618      	mov	r0, r3
 800f01e:	3718      	adds	r7, #24
 800f020:	46bd      	mov	sp, r7
 800f022:	bd80      	pop	{r7, pc}
 800f024:	40021000 	.word	0x40021000
 800f028:	10110000 	.word	0x10110000

0800f02c <SPI_Read>:
 * @param  xSpiHandle : SPI Handler.
 * @param  val : value.
 * @retval None
 */
void SPI_Read(SPI_HandleTypeDef* xSpiHandle, uint8_t *val)
{
 800f02c:	b480      	push	{r7}
 800f02e:	b083      	sub	sp, #12
 800f030:	af00      	add	r7, sp, #0
 800f032:	6078      	str	r0, [r7, #4]
 800f034:	6039      	str	r1, [r7, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800f036:	b672      	cpsid	i
}
 800f038:	bf00      	nop
  disabled after the first bit and before the latest bit */
  /* Interrupts should be disabled during this operation */
  
  __disable_irq();
  
  __HAL_SPI_ENABLE(xSpiHandle);
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	681a      	ldr	r2, [r3, #0]
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f048:	601a      	str	r2, [r3, #0]
  __asm("dsb\n");
 800f04a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 800f04e:	f3bf 8f4f 	dsb	sy
  __HAL_SPI_DISABLE(xSpiHandle);
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	681a      	ldr	r2, [r3, #0]
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f060:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800f062:	b662      	cpsie	i
}
 800f064:	bf00      	nop
  
  __enable_irq();
  
  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 800f066:	bf00      	nop
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	689b      	ldr	r3, [r3, #8]
 800f06e:	f003 0301 	and.w	r3, r3, #1
 800f072:	2b01      	cmp	r3, #1
 800f074:	d1f8      	bne.n	800f068 <SPI_Read+0x3c>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	330c      	adds	r3, #12
 800f07c:	781b      	ldrb	r3, [r3, #0]
 800f07e:	b2da      	uxtb	r2, r3
 800f080:	683b      	ldr	r3, [r7, #0]
 800f082:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 800f084:	bf00      	nop
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	689b      	ldr	r3, [r3, #8]
 800f08c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f090:	2b80      	cmp	r3, #128	@ 0x80
 800f092:	d0f8      	beq.n	800f086 <SPI_Read+0x5a>
}
 800f094:	bf00      	nop
 800f096:	bf00      	nop
 800f098:	370c      	adds	r7, #12
 800f09a:	46bd      	mov	sp, r7
 800f09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0a0:	4770      	bx	lr

0800f0a2 <SPI_Read_nBytes>:
 * @param  val: value.
 * @param  nBytesToRead: number of bytes to read.
 * @retval None
 */
void SPI_Read_nBytes(SPI_HandleTypeDef* xSpiHandle, uint8_t *val, uint16_t nBytesToRead)
{
 800f0a2:	b480      	push	{r7}
 800f0a4:	b085      	sub	sp, #20
 800f0a6:	af00      	add	r7, sp, #0
 800f0a8:	60f8      	str	r0, [r7, #12]
 800f0aa:	60b9      	str	r1, [r7, #8]
 800f0ac:	4613      	mov	r3, r2
 800f0ae:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 800f0b0:	b672      	cpsid	i
}
 800f0b2:	bf00      	nop
  /* Interrupts should be disabled during this operation */
  __disable_irq();
  __HAL_SPI_ENABLE(xSpiHandle);
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	681a      	ldr	r2, [r3, #0]
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f0c2:	601a      	str	r2, [r3, #0]
  
  /* Transfer loop */
  while (nBytesToRead > 1U)
 800f0c4:	e013      	b.n	800f0ee <SPI_Read_nBytes+0x4c>
  {
    /* Check the RXNE flag */
    if (xSpiHandle->Instance->SR & SPI_FLAG_RXNE)
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	689b      	ldr	r3, [r3, #8]
 800f0cc:	f003 0301 	and.w	r3, r3, #1
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d00c      	beq.n	800f0ee <SPI_Read_nBytes+0x4c>
    {
      /* read the received data */
      *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	330c      	adds	r3, #12
 800f0da:	781b      	ldrb	r3, [r3, #0]
 800f0dc:	b2da      	uxtb	r2, r3
 800f0de:	68bb      	ldr	r3, [r7, #8]
 800f0e0:	701a      	strb	r2, [r3, #0]
      val += sizeof(uint8_t);
 800f0e2:	68bb      	ldr	r3, [r7, #8]
 800f0e4:	3301      	adds	r3, #1
 800f0e6:	60bb      	str	r3, [r7, #8]
      nBytesToRead--;
 800f0e8:	88fb      	ldrh	r3, [r7, #6]
 800f0ea:	3b01      	subs	r3, #1
 800f0ec:	80fb      	strh	r3, [r7, #6]
  while (nBytesToRead > 1U)
 800f0ee:	88fb      	ldrh	r3, [r7, #6]
 800f0f0:	2b01      	cmp	r3, #1
 800f0f2:	d8e8      	bhi.n	800f0c6 <SPI_Read_nBytes+0x24>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800f0f4:	f3bf 8f4f 	dsb	sy
}
 800f0f8:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800f0fa:	f3bf 8f4f 	dsb	sy
}
 800f0fe:	bf00      	nop
  disabled after the first bit and before the latest bit of the last Byte received */
  /* __DSB instruction are inserted to garantee that clock is Disabled in the right timeframe */
  
  __DSB();
  __DSB();
  __HAL_SPI_DISABLE(xSpiHandle);
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	681b      	ldr	r3, [r3, #0]
 800f104:	681a      	ldr	r2, [r3, #0]
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f10e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800f110:	b662      	cpsie	i
}
 800f112:	bf00      	nop
  
  __enable_irq();
  
  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 800f114:	bf00      	nop
 800f116:	68fb      	ldr	r3, [r7, #12]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	689b      	ldr	r3, [r3, #8]
 800f11c:	f003 0301 	and.w	r3, r3, #1
 800f120:	2b01      	cmp	r3, #1
 800f122:	d1f8      	bne.n	800f116 <SPI_Read_nBytes+0x74>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	330c      	adds	r3, #12
 800f12a:	781b      	ldrb	r3, [r3, #0]
 800f12c:	b2da      	uxtb	r2, r3
 800f12e:	68bb      	ldr	r3, [r7, #8]
 800f130:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 800f132:	bf00      	nop
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	689b      	ldr	r3, [r3, #8]
 800f13a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f13e:	2b80      	cmp	r3, #128	@ 0x80
 800f140:	d0f8      	beq.n	800f134 <SPI_Read_nBytes+0x92>
}
 800f142:	bf00      	nop
 800f144:	bf00      	nop
 800f146:	3714      	adds	r7, #20
 800f148:	46bd      	mov	sp, r7
 800f14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f14e:	4770      	bx	lr

0800f150 <SPI_Write>:
 * @param  xSpiHandle: SPI Handler.
 * @param  val: value.
 * @retval None
 */
void SPI_Write(SPI_HandleTypeDef* xSpiHandle, uint8_t val)
{
 800f150:	b480      	push	{r7}
 800f152:	b083      	sub	sp, #12
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
 800f158:	460b      	mov	r3, r1
 800f15a:	70fb      	strb	r3, [r7, #3]
  /* check TXE flag */
  while ((xSpiHandle->Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 800f15c:	bf00      	nop
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	689b      	ldr	r3, [r3, #8]
 800f164:	f003 0302 	and.w	r3, r3, #2
 800f168:	2b02      	cmp	r3, #2
 800f16a:	d1f8      	bne.n	800f15e <SPI_Write+0xe>
  
  /* Write the data */
  *((__IO uint8_t*) &xSpiHandle->Instance->DR) = val;
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	330c      	adds	r3, #12
 800f172:	78fa      	ldrb	r2, [r7, #3]
 800f174:	701a      	strb	r2, [r3, #0]
  
  /* Wait BSY flag */
  while ((xSpiHandle->Instance->SR & SPI_FLAG_FTLVL) != SPI_FTLVL_EMPTY);
 800f176:	bf00      	nop
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	689b      	ldr	r3, [r3, #8]
 800f17e:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 800f182:	2b00      	cmp	r3, #0
 800f184:	d1f8      	bne.n	800f178 <SPI_Write+0x28>
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 800f186:	bf00      	nop
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	689b      	ldr	r3, [r3, #8]
 800f18e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f192:	2b80      	cmp	r3, #128	@ 0x80
 800f194:	d0f8      	beq.n	800f188 <SPI_Write+0x38>
}
 800f196:	bf00      	nop
 800f198:	bf00      	nop
 800f19a:	370c      	adds	r7, #12
 800f19c:	46bd      	mov	sp, r7
 800f19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a2:	4770      	bx	lr

0800f1a4 <I2C_SENSORTILE_Init>:
 * @param  None
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
static uint8_t I2C_SENSORTILE_Init( void )
{
 800f1a4:	b580      	push	{r7, lr}
 800f1a6:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState( &I2C_SENSORTILE_Handle) == HAL_I2C_STATE_RESET )
 800f1a8:	4810      	ldr	r0, [pc, #64]	@ (800f1ec <I2C_SENSORTILE_Init+0x48>)
 800f1aa:	f002 fe3f 	bl	8011e2c <HAL_I2C_GetState>
 800f1ae:	4603      	mov	r3, r0
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d110      	bne.n	800f1d6 <I2C_SENSORTILE_Init+0x32>
  {  
    /* I2C_SENSORTILE peripheral configuration */
    I2C_SENSORTILE_Handle.Init.Timing = I2C_SENSORTILE_TIMING_100KHZ;   /* 100KHz */
 800f1b4:	4b0d      	ldr	r3, [pc, #52]	@ (800f1ec <I2C_SENSORTILE_Init+0x48>)
 800f1b6:	4a0e      	ldr	r2, [pc, #56]	@ (800f1f0 <I2C_SENSORTILE_Init+0x4c>)
 800f1b8:	605a      	str	r2, [r3, #4]
    I2C_SENSORTILE_Handle.Init.OwnAddress1    = 0x33;
 800f1ba:	4b0c      	ldr	r3, [pc, #48]	@ (800f1ec <I2C_SENSORTILE_Init+0x48>)
 800f1bc:	2233      	movs	r2, #51	@ 0x33
 800f1be:	609a      	str	r2, [r3, #8]
    I2C_SENSORTILE_Handle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800f1c0:	4b0a      	ldr	r3, [pc, #40]	@ (800f1ec <I2C_SENSORTILE_Init+0x48>)
 800f1c2:	2201      	movs	r2, #1
 800f1c4:	60da      	str	r2, [r3, #12]
    I2C_SENSORTILE_Handle.Instance            = SENSORTILE_I2C_ONBOARD_SENSORS;
 800f1c6:	4b09      	ldr	r3, [pc, #36]	@ (800f1ec <I2C_SENSORTILE_Init+0x48>)
 800f1c8:	4a0a      	ldr	r2, [pc, #40]	@ (800f1f4 <I2C_SENSORTILE_Init+0x50>)
 800f1ca:	601a      	str	r2, [r3, #0]
    
    /* Init the I2C */
    I2C_SENSORTILE_MspInit();
 800f1cc:	f000 f884 	bl	800f2d8 <I2C_SENSORTILE_MspInit>
    HAL_I2C_Init( &I2C_SENSORTILE_Handle );
 800f1d0:	4806      	ldr	r0, [pc, #24]	@ (800f1ec <I2C_SENSORTILE_Init+0x48>)
 800f1d2:	f002 fb11 	bl	80117f8 <HAL_I2C_Init>
  }
  
  if( HAL_I2C_GetState( &I2C_SENSORTILE_Handle) == HAL_I2C_STATE_READY )
 800f1d6:	4805      	ldr	r0, [pc, #20]	@ (800f1ec <I2C_SENSORTILE_Init+0x48>)
 800f1d8:	f002 fe28 	bl	8011e2c <HAL_I2C_GetState>
 800f1dc:	4603      	mov	r3, r0
 800f1de:	2b20      	cmp	r3, #32
 800f1e0:	d101      	bne.n	800f1e6 <I2C_SENSORTILE_Init+0x42>
  {
    return 0;
 800f1e2:	2300      	movs	r3, #0
 800f1e4:	e000      	b.n	800f1e8 <I2C_SENSORTILE_Init+0x44>
  }
  else
  {
    return 1;
 800f1e6:	2301      	movs	r3, #1
  }
}
 800f1e8:	4618      	mov	r0, r3
 800f1ea:	bd80      	pop	{r7, pc}
 800f1ec:	20002c10 	.word	0x20002c10
 800f1f0:	10909cec 	.word	0x10909cec
 800f1f4:	40005c00 	.word	0x40005c00

0800f1f8 <I2C_SENSORTILE_WriteData>:
 * @param  Size Number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
static uint8_t I2C_SENSORTILE_WriteData( uint8_t Addr, uint8_t Reg, uint8_t* pBuffer, uint16_t Size )
{
 800f1f8:	b580      	push	{r7, lr}
 800f1fa:	b088      	sub	sp, #32
 800f1fc:	af04      	add	r7, sp, #16
 800f1fe:	603a      	str	r2, [r7, #0]
 800f200:	461a      	mov	r2, r3
 800f202:	4603      	mov	r3, r0
 800f204:	71fb      	strb	r3, [r7, #7]
 800f206:	460b      	mov	r3, r1
 800f208:	71bb      	strb	r3, [r7, #6]
 800f20a:	4613      	mov	r3, r2
 800f20c:	80bb      	strh	r3, [r7, #4]

  HAL_StatusTypeDef status = HAL_OK;
 800f20e:	2300      	movs	r3, #0
 800f210:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write( &I2C_SENSORTILE_Handle, Addr, ( uint16_t )Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Size, I2C_SENSORTILE_Timeout );
 800f212:	79fb      	ldrb	r3, [r7, #7]
 800f214:	b299      	uxth	r1, r3
 800f216:	79bb      	ldrb	r3, [r7, #6]
 800f218:	b29a      	uxth	r2, r3
 800f21a:	4b0d      	ldr	r3, [pc, #52]	@ (800f250 <I2C_SENSORTILE_WriteData+0x58>)
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	9302      	str	r3, [sp, #8]
 800f220:	88bb      	ldrh	r3, [r7, #4]
 800f222:	9301      	str	r3, [sp, #4]
 800f224:	683b      	ldr	r3, [r7, #0]
 800f226:	9300      	str	r3, [sp, #0]
 800f228:	2301      	movs	r3, #1
 800f22a:	480a      	ldr	r0, [pc, #40]	@ (800f254 <I2C_SENSORTILE_WriteData+0x5c>)
 800f22c:	f002 fbb2 	bl	8011994 <HAL_I2C_Mem_Write>
 800f230:	4603      	mov	r3, r0
 800f232:	73fb      	strb	r3, [r7, #15]
                              
  /* Check the communication status */
  if( status != HAL_OK )
 800f234:	7bfb      	ldrb	r3, [r7, #15]
 800f236:	2b00      	cmp	r3, #0
 800f238:	d005      	beq.n	800f246 <I2C_SENSORTILE_WriteData+0x4e>
  {
  
    /* Execute user timeout callback */
    I2C_SENSORTILE_Error( Addr );
 800f23a:	79fb      	ldrb	r3, [r7, #7]
 800f23c:	4618      	mov	r0, r3
 800f23e:	f000 f83b 	bl	800f2b8 <I2C_SENSORTILE_Error>
    return 1;
 800f242:	2301      	movs	r3, #1
 800f244:	e000      	b.n	800f248 <I2C_SENSORTILE_WriteData+0x50>
  }
  else
  {
    return 0;
 800f246:	2300      	movs	r3, #0
  }
}
 800f248:	4618      	mov	r0, r3
 800f24a:	3710      	adds	r7, #16
 800f24c:	46bd      	mov	sp, r7
 800f24e:	bd80      	pop	{r7, pc}
 800f250:	200003dc 	.word	0x200003dc
 800f254:	20002c10 	.word	0x20002c10

0800f258 <I2C_SENSORTILE_ReadData>:
 * @param  Size Number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
static uint8_t I2C_SENSORTILE_ReadData( uint8_t Addr, uint8_t Reg, uint8_t* pBuffer, uint16_t Size )
{
 800f258:	b580      	push	{r7, lr}
 800f25a:	b088      	sub	sp, #32
 800f25c:	af04      	add	r7, sp, #16
 800f25e:	603a      	str	r2, [r7, #0]
 800f260:	461a      	mov	r2, r3
 800f262:	4603      	mov	r3, r0
 800f264:	71fb      	strb	r3, [r7, #7]
 800f266:	460b      	mov	r3, r1
 800f268:	71bb      	strb	r3, [r7, #6]
 800f26a:	4613      	mov	r3, r2
 800f26c:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f26e:	2300      	movs	r3, #0
 800f270:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Read( &I2C_SENSORTILE_Handle, Addr, ( uint16_t )Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Size, I2C_SENSORTILE_Timeout );
 800f272:	79fb      	ldrb	r3, [r7, #7]
 800f274:	b299      	uxth	r1, r3
 800f276:	79bb      	ldrb	r3, [r7, #6]
 800f278:	b29a      	uxth	r2, r3
 800f27a:	4b0d      	ldr	r3, [pc, #52]	@ (800f2b0 <I2C_SENSORTILE_ReadData+0x58>)
 800f27c:	681b      	ldr	r3, [r3, #0]
 800f27e:	9302      	str	r3, [sp, #8]
 800f280:	88bb      	ldrh	r3, [r7, #4]
 800f282:	9301      	str	r3, [sp, #4]
 800f284:	683b      	ldr	r3, [r7, #0]
 800f286:	9300      	str	r3, [sp, #0]
 800f288:	2301      	movs	r3, #1
 800f28a:	480a      	ldr	r0, [pc, #40]	@ (800f2b4 <I2C_SENSORTILE_ReadData+0x5c>)
 800f28c:	f002 fca8 	bl	8011be0 <HAL_I2C_Mem_Read>
 800f290:	4603      	mov	r3, r0
 800f292:	73fb      	strb	r3, [r7, #15]
                             
  /* Check the communication status */
  if( status != HAL_OK )
 800f294:	7bfb      	ldrb	r3, [r7, #15]
 800f296:	2b00      	cmp	r3, #0
 800f298:	d005      	beq.n	800f2a6 <I2C_SENSORTILE_ReadData+0x4e>
  {
    /* Execute user timeout callback */
    I2C_SENSORTILE_Error( Addr );
 800f29a:	79fb      	ldrb	r3, [r7, #7]
 800f29c:	4618      	mov	r0, r3
 800f29e:	f000 f80b 	bl	800f2b8 <I2C_SENSORTILE_Error>
    return 1;
 800f2a2:	2301      	movs	r3, #1
 800f2a4:	e000      	b.n	800f2a8 <I2C_SENSORTILE_ReadData+0x50>
  }
  else
  {
    return 0;
 800f2a6:	2300      	movs	r3, #0
  }
}
 800f2a8:	4618      	mov	r0, r3
 800f2aa:	3710      	adds	r7, #16
 800f2ac:	46bd      	mov	sp, r7
 800f2ae:	bd80      	pop	{r7, pc}
 800f2b0:	200003dc 	.word	0x200003dc
 800f2b4:	20002c10 	.word	0x20002c10

0800f2b8 <I2C_SENSORTILE_Error>:
 * @brief  Manages error callback by re-initializing I2C
 * @param  Addr I2C Address
 * @retval None
 */
static void I2C_SENSORTILE_Error( uint8_t Addr )
{
 800f2b8:	b580      	push	{r7, lr}
 800f2ba:	b082      	sub	sp, #8
 800f2bc:	af00      	add	r7, sp, #0
 800f2be:	4603      	mov	r3, r0
 800f2c0:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C comunication bus */
  HAL_I2C_DeInit( &I2C_SENSORTILE_Handle );
 800f2c2:	4804      	ldr	r0, [pc, #16]	@ (800f2d4 <I2C_SENSORTILE_Error+0x1c>)
 800f2c4:	f002 fb23 	bl	801190e <HAL_I2C_DeInit>
  
  /* Re-Initiaize the I2C comunication bus */
  I2C_SENSORTILE_Init();
 800f2c8:	f7ff ff6c 	bl	800f1a4 <I2C_SENSORTILE_Init>
}
 800f2cc:	bf00      	nop
 800f2ce:	3708      	adds	r7, #8
 800f2d0:	46bd      	mov	sp, r7
 800f2d2:	bd80      	pop	{r7, pc}
 800f2d4:	20002c10 	.word	0x20002c10

0800f2d8 <I2C_SENSORTILE_MspInit>:
 * @brief I2C MSP Initialization
 * @param None
 * @retval None
 */
static void I2C_SENSORTILE_MspInit( void )
{
 800f2d8:	b580      	push	{r7, lr}
 800f2da:	b0aa      	sub	sp, #168	@ 0xa8
 800f2dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;
  
  /*##-1- Configure the I2C clock source. The clock is derived from the SYSCLK #*/
  RCC_PeriphCLKInitStruct.PeriphClockSelection = SENSORTILE_I2C_ONBOARD_SENSORS_RCC_PERIPHCLK;
 800f2de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f2e2:	60fb      	str	r3, [r7, #12]
  RCC_PeriphCLKInitStruct.I2c3ClockSelection = SENSORTILE_I2C_ONBOARD_SENSORS_I2CCLKSOURCE;
 800f2e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800f2e8:	667b      	str	r3, [r7, #100]	@ 0x64
  HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 800f2ea:	f107 030c 	add.w	r3, r7, #12
 800f2ee:	4618      	mov	r0, r3
 800f2f0:	f004 ff8a 	bl	8014208 <HAL_RCCEx_PeriphCLKConfig>
  
  /* Enable I2C GPIO clocks */
  SENSORTILE_I2C_ONBOARD_SENSORS_SCL_SDA_GPIO_CLK_ENABLE();
 800f2f4:	4b26      	ldr	r3, [pc, #152]	@ (800f390 <I2C_SENSORTILE_MspInit+0xb8>)
 800f2f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f2f8:	4a25      	ldr	r2, [pc, #148]	@ (800f390 <I2C_SENSORTILE_MspInit+0xb8>)
 800f2fa:	f043 0304 	orr.w	r3, r3, #4
 800f2fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f300:	4b23      	ldr	r3, [pc, #140]	@ (800f390 <I2C_SENSORTILE_MspInit+0xb8>)
 800f302:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f304:	f003 0304 	and.w	r3, r3, #4
 800f308:	60bb      	str	r3, [r7, #8]
 800f30a:	68bb      	ldr	r3, [r7, #8]
  
  /* I2C_SENSORTILE SCL and SDA pins configuration -------------------------------------*/
  GPIO_InitStruct.Pin        = SENSORTILE_I2C_ONBOARD_SENSORS_SCL_PIN | SENSORTILE_I2C_ONBOARD_SENSORS_SDA_PIN;
 800f30c:	2303      	movs	r3, #3
 800f30e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Mode       = GPIO_MODE_AF_OD;
 800f312:	2312      	movs	r3, #18
 800f314:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Speed      = GPIO_SPEED_FAST;
 800f318:	2302      	movs	r3, #2
 800f31a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  GPIO_InitStruct.Pull       = GPIO_PULLUP;
 800f31e:	2301      	movs	r3, #1
 800f320:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  GPIO_InitStruct.Alternate  = SENSORTILE_I2C_ONBOARD_SENSORS_SCL_SDA_AF;
 800f324:	2304      	movs	r3, #4
 800f326:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  
  HAL_GPIO_Init( SENSORTILE_I2C_ONBOARD_SENSORS_SCL_SDA_GPIO_PORT, &GPIO_InitStruct );
 800f32a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800f32e:	4619      	mov	r1, r3
 800f330:	4818      	ldr	r0, [pc, #96]	@ (800f394 <I2C_SENSORTILE_MspInit+0xbc>)
 800f332:	f002 f871 	bl	8011418 <HAL_GPIO_Init>
  
  /* Enable the I2C_SENSORTILE peripheral clock */
  SENSORTILE_I2C_ONBOARD_SENSORS_CLK_ENABLE();
 800f336:	4b16      	ldr	r3, [pc, #88]	@ (800f390 <I2C_SENSORTILE_MspInit+0xb8>)
 800f338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f33a:	4a15      	ldr	r2, [pc, #84]	@ (800f390 <I2C_SENSORTILE_MspInit+0xb8>)
 800f33c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f340:	6593      	str	r3, [r2, #88]	@ 0x58
 800f342:	4b13      	ldr	r3, [pc, #76]	@ (800f390 <I2C_SENSORTILE_MspInit+0xb8>)
 800f344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f346:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f34a:	607b      	str	r3, [r7, #4]
 800f34c:	687b      	ldr	r3, [r7, #4]
  
  /* Force the I2C peripheral clock reset */
  SENSORTILE_I2C_ONBOARD_SENSORS_FORCE_RESET();
 800f34e:	4b10      	ldr	r3, [pc, #64]	@ (800f390 <I2C_SENSORTILE_MspInit+0xb8>)
 800f350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f352:	4a0f      	ldr	r2, [pc, #60]	@ (800f390 <I2C_SENSORTILE_MspInit+0xb8>)
 800f354:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f358:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Release the I2C peripheral clock reset */
  SENSORTILE_I2C_ONBOARD_SENSORS_RELEASE_RESET();
 800f35a:	4b0d      	ldr	r3, [pc, #52]	@ (800f390 <I2C_SENSORTILE_MspInit+0xb8>)
 800f35c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f35e:	4a0c      	ldr	r2, [pc, #48]	@ (800f390 <I2C_SENSORTILE_MspInit+0xb8>)
 800f360:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f364:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Enable and set I2C_SENSORTILE Interrupt to the highest priority */
  HAL_NVIC_SetPriority(SENSORTILE_I2C_ONBOARD_SENSORS_EV_IRQn, 0, 0);
 800f366:	2200      	movs	r2, #0
 800f368:	2100      	movs	r1, #0
 800f36a:	2048      	movs	r0, #72	@ 0x48
 800f36c:	f002 f81d 	bl	80113aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SENSORTILE_I2C_ONBOARD_SENSORS_EV_IRQn);
 800f370:	2048      	movs	r0, #72	@ 0x48
 800f372:	f002 f836 	bl	80113e2 <HAL_NVIC_EnableIRQ>
  
  /* Enable and set I2C_SENSORTILE Interrupt to the highest priority */
  HAL_NVIC_SetPriority(SENSORTILE_I2C_ONBOARD_SENSORS_ER_IRQn, 0, 0);
 800f376:	2200      	movs	r2, #0
 800f378:	2100      	movs	r1, #0
 800f37a:	2049      	movs	r0, #73	@ 0x49
 800f37c:	f002 f815 	bl	80113aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SENSORTILE_I2C_ONBOARD_SENSORS_ER_IRQn);
 800f380:	2049      	movs	r0, #73	@ 0x49
 800f382:	f002 f82e 	bl	80113e2 <HAL_NVIC_EnableIRQ>
}
 800f386:	bf00      	nop
 800f388:	37a8      	adds	r7, #168	@ 0xa8
 800f38a:	46bd      	mov	sp, r7
 800f38c:	bd80      	pop	{r7, pc}
 800f38e:	bf00      	nop
 800f390:	40021000 	.word	0x40021000
 800f394:	48000800 	.word	0x48000800

0800f398 <SD_IO_SPI_MspInit>:
  * @brief  Initializes SPI MSP.
  * @param  None
  * @retval None
  */
static void SD_IO_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800f398:	b580      	push	{r7, lr}
 800f39a:	b08c      	sub	sp, #48	@ 0x30
 800f39c:	af00      	add	r7, sp, #0
 800f39e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;  
  
  /* Enable VddIO2 for GPIOG  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800f3a0:	4b2b      	ldr	r3, [pc, #172]	@ (800f450 <SD_IO_SPI_MspInit+0xb8>)
 800f3a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f3a4:	4a2a      	ldr	r2, [pc, #168]	@ (800f450 <SD_IO_SPI_MspInit+0xb8>)
 800f3a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f3aa:	6593      	str	r3, [r2, #88]	@ 0x58
 800f3ac:	4b28      	ldr	r3, [pc, #160]	@ (800f450 <SD_IO_SPI_MspInit+0xb8>)
 800f3ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f3b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f3b4:	61bb      	str	r3, [r7, #24]
 800f3b6:	69bb      	ldr	r3, [r7, #24]
  HAL_PWREx_EnableVddIO2();
 800f3b8:	f004 f8fe 	bl	80135b8 <HAL_PWREx_EnableVddIO2>
  
  /*** Configure the GPIOs ***/  
  /* Enable GPIO clock */
  SENSORTILE_SD_SPI_SCK_GPIO_CLK_ENABLE();
 800f3bc:	4b24      	ldr	r3, [pc, #144]	@ (800f450 <SD_IO_SPI_MspInit+0xb8>)
 800f3be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f3c0:	4a23      	ldr	r2, [pc, #140]	@ (800f450 <SD_IO_SPI_MspInit+0xb8>)
 800f3c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f3c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f3c8:	4b21      	ldr	r3, [pc, #132]	@ (800f450 <SD_IO_SPI_MspInit+0xb8>)
 800f3ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f3cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f3d0:	617b      	str	r3, [r7, #20]
 800f3d2:	697b      	ldr	r3, [r7, #20]
  SENSORTILE_SD_SPI_MISO_MOSI_GPIO_CLK_ENABLE();
 800f3d4:	4b1e      	ldr	r3, [pc, #120]	@ (800f450 <SD_IO_SPI_MspInit+0xb8>)
 800f3d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f3d8:	4a1d      	ldr	r2, [pc, #116]	@ (800f450 <SD_IO_SPI_MspInit+0xb8>)
 800f3da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f3de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f3e0:	4b1b      	ldr	r3, [pc, #108]	@ (800f450 <SD_IO_SPI_MspInit+0xb8>)
 800f3e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f3e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f3e8:	613b      	str	r3, [r7, #16]
 800f3ea:	693b      	ldr	r3, [r7, #16]
  
  /* configure SPI SCK */
  GPIO_InitStructure.Pin = SENSORTILE_SD_SPI_SCK_PIN;
 800f3ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f3f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800f3f2:	2302      	movs	r3, #2
 800f3f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800f3f6:	2300      	movs	r3, #0
 800f3f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800f3fa:	2303      	movs	r3, #3
 800f3fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate = SENSORTILE_SD_SPI_SCK_AF;
 800f3fe:	2306      	movs	r3, #6
 800f400:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(SENSORTILE_SD_SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 800f402:	f107 031c 	add.w	r3, r7, #28
 800f406:	4619      	mov	r1, r3
 800f408:	4812      	ldr	r0, [pc, #72]	@ (800f454 <SD_IO_SPI_MspInit+0xbc>)
 800f40a:	f002 f805 	bl	8011418 <HAL_GPIO_Init>

  /* configure SPI MISO and MOSI */
  GPIO_InitStructure.Pin = (SENSORTILE_SD_SPI_MISO_PIN | SENSORTILE_SD_SPI_MOSI_PIN);
 800f40e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800f412:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800f414:	2302      	movs	r3, #2
 800f416:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800f418:	2300      	movs	r3, #0
 800f41a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800f41c:	2303      	movs	r3, #3
 800f41e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate = SENSORTILE_SD_SPI_MISO_MOSI_AF;
 800f420:	2306      	movs	r3, #6
 800f422:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(SENSORTILE_SD_SPI_MISO_MOSI_GPIO_PORT, &GPIO_InitStructure);
 800f424:	f107 031c 	add.w	r3, r7, #28
 800f428:	4619      	mov	r1, r3
 800f42a:	480a      	ldr	r0, [pc, #40]	@ (800f454 <SD_IO_SPI_MspInit+0xbc>)
 800f42c:	f001 fff4 	bl	8011418 <HAL_GPIO_Init>

  /*** Configure the SPI peripheral ***/ 
  /* Enable SPI clock */
  SENSORTILE_SD_SPI_CLK_ENABLE();
 800f430:	4b07      	ldr	r3, [pc, #28]	@ (800f450 <SD_IO_SPI_MspInit+0xb8>)
 800f432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f434:	4a06      	ldr	r2, [pc, #24]	@ (800f450 <SD_IO_SPI_MspInit+0xb8>)
 800f436:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f43a:	6593      	str	r3, [r2, #88]	@ 0x58
 800f43c:	4b04      	ldr	r3, [pc, #16]	@ (800f450 <SD_IO_SPI_MspInit+0xb8>)
 800f43e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f440:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f444:	60fb      	str	r3, [r7, #12]
 800f446:	68fb      	ldr	r3, [r7, #12]
}
 800f448:	bf00      	nop
 800f44a:	3730      	adds	r7, #48	@ 0x30
 800f44c:	46bd      	mov	sp, r7
 800f44e:	bd80      	pop	{r7, pc}
 800f450:	40021000 	.word	0x40021000
 800f454:	48001800 	.word	0x48001800

0800f458 <SD_IO_SPI_Init_LS>:
* @brief  Initializes SPI HAL. Low baundrate for initializazion phase.
* @param  None
* @retval None
*/
static void SD_IO_SPI_Init_LS(void)
{
 800f458:	b580      	push	{r7, lr}
 800f45a:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SPI_SD_Handle) == HAL_SPI_STATE_RESET)
 800f45c:	481a      	ldr	r0, [pc, #104]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f45e:	f006 fb15 	bl	8015a8c <HAL_SPI_GetState>
 800f462:	4603      	mov	r3, r0
 800f464:	2b00      	cmp	r3, #0
 800f466:	d12c      	bne.n	800f4c2 <SD_IO_SPI_Init_LS+0x6a>
  {
    SPI_SD_Handle.Instance = SENSORTILE_SD_SPI;
 800f468:	4b17      	ldr	r3, [pc, #92]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f46a:	4a18      	ldr	r2, [pc, #96]	@ (800f4cc <SD_IO_SPI_Init_LS+0x74>)
 800f46c:	601a      	str	r2, [r3, #0]
    SPI_SD_Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;    /* SPI baudrate is PCLK2/SPI_BaudRatePrescaler */
 800f46e:	4b16      	ldr	r3, [pc, #88]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f470:	2230      	movs	r2, #48	@ 0x30
 800f472:	61da      	str	r2, [r3, #28]
    SPI_SD_Handle.Init.Direction = SPI_DIRECTION_2LINES;
 800f474:	4b14      	ldr	r3, [pc, #80]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f476:	2200      	movs	r2, #0
 800f478:	609a      	str	r2, [r3, #8]
    SPI_SD_Handle.Init.CLKPhase = SPI_PHASE_2EDGE;
 800f47a:	4b13      	ldr	r3, [pc, #76]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f47c:	2201      	movs	r2, #1
 800f47e:	615a      	str	r2, [r3, #20]
    SPI_SD_Handle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800f480:	4b11      	ldr	r3, [pc, #68]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f482:	2202      	movs	r2, #2
 800f484:	611a      	str	r2, [r3, #16]
    SPI_SD_Handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800f486:	4b10      	ldr	r3, [pc, #64]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f488:	2200      	movs	r2, #0
 800f48a:	629a      	str	r2, [r3, #40]	@ 0x28
    SPI_SD_Handle.Init.CRCPolynomial = 7;
 800f48c:	4b0e      	ldr	r3, [pc, #56]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f48e:	2207      	movs	r2, #7
 800f490:	62da      	str	r2, [r3, #44]	@ 0x2c
    SPI_SD_Handle.Init.DataSize = SPI_DATASIZE_8BIT;
 800f492:	4b0d      	ldr	r3, [pc, #52]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f494:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800f498:	60da      	str	r2, [r3, #12]
    SPI_SD_Handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800f49a:	4b0b      	ldr	r3, [pc, #44]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f49c:	2200      	movs	r2, #0
 800f49e:	621a      	str	r2, [r3, #32]
    SPI_SD_Handle.Init.NSS = SPI_NSS_SOFT;
 800f4a0:	4b09      	ldr	r3, [pc, #36]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f4a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f4a6:	619a      	str	r2, [r3, #24]
    SPI_SD_Handle.Init.TIMode = SPI_TIMODE_DISABLED;
 800f4a8:	4b07      	ldr	r3, [pc, #28]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f4aa:	2200      	movs	r2, #0
 800f4ac:	625a      	str	r2, [r3, #36]	@ 0x24
    SPI_SD_Handle.Init.Mode = SPI_MODE_MASTER;
 800f4ae:	4b06      	ldr	r3, [pc, #24]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f4b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800f4b4:	605a      	str	r2, [r3, #4]
    
    SD_IO_SPI_MspInit(&SPI_SD_Handle);
 800f4b6:	4804      	ldr	r0, [pc, #16]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f4b8:	f7ff ff6e 	bl	800f398 <SD_IO_SPI_MspInit>
    HAL_SPI_Init(&SPI_SD_Handle);
 800f4bc:	4802      	ldr	r0, [pc, #8]	@ (800f4c8 <SD_IO_SPI_Init_LS+0x70>)
 800f4be:	f005 fed6 	bl	801526e <HAL_SPI_Init>
  }
}
 800f4c2:	bf00      	nop
 800f4c4:	bd80      	pop	{r7, pc}
 800f4c6:	bf00      	nop
 800f4c8:	20002cc0 	.word	0x20002cc0
 800f4cc:	40003c00 	.word	0x40003c00

0800f4d0 <SD_IO_SPI_Init>:
* @brief  Initializes SPI HAL. High baundrate
* @param  None
* @retval None
*/
static void SD_IO_SPI_Init(void)
{
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SPI_SD_Handle) == HAL_SPI_STATE_RESET)
 800f4d4:	481a      	ldr	r0, [pc, #104]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f4d6:	f006 fad9 	bl	8015a8c <HAL_SPI_GetState>
 800f4da:	4603      	mov	r3, r0
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d12c      	bne.n	800f53a <SD_IO_SPI_Init+0x6a>
  {
    SPI_SD_Handle.Instance = SENSORTILE_SD_SPI;
 800f4e0:	4b17      	ldr	r3, [pc, #92]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f4e2:	4a18      	ldr	r2, [pc, #96]	@ (800f544 <SD_IO_SPI_Init+0x74>)
 800f4e4:	601a      	str	r2, [r3, #0]
    SPI_SD_Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;    /* SPI baudrate is PCLK2/SPI_BaudRatePrescaler */
 800f4e6:	4b16      	ldr	r3, [pc, #88]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f4e8:	2208      	movs	r2, #8
 800f4ea:	61da      	str	r2, [r3, #28]
    SPI_SD_Handle.Init.Direction = SPI_DIRECTION_2LINES;
 800f4ec:	4b14      	ldr	r3, [pc, #80]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	609a      	str	r2, [r3, #8]
    SPI_SD_Handle.Init.CLKPhase = SPI_PHASE_2EDGE;
 800f4f2:	4b13      	ldr	r3, [pc, #76]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f4f4:	2201      	movs	r2, #1
 800f4f6:	615a      	str	r2, [r3, #20]
    SPI_SD_Handle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800f4f8:	4b11      	ldr	r3, [pc, #68]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f4fa:	2202      	movs	r2, #2
 800f4fc:	611a      	str	r2, [r3, #16]
    SPI_SD_Handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800f4fe:	4b10      	ldr	r3, [pc, #64]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f500:	2200      	movs	r2, #0
 800f502:	629a      	str	r2, [r3, #40]	@ 0x28
    SPI_SD_Handle.Init.CRCPolynomial = 7;
 800f504:	4b0e      	ldr	r3, [pc, #56]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f506:	2207      	movs	r2, #7
 800f508:	62da      	str	r2, [r3, #44]	@ 0x2c
    SPI_SD_Handle.Init.DataSize = SPI_DATASIZE_8BIT;
 800f50a:	4b0d      	ldr	r3, [pc, #52]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f50c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800f510:	60da      	str	r2, [r3, #12]
    SPI_SD_Handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800f512:	4b0b      	ldr	r3, [pc, #44]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f514:	2200      	movs	r2, #0
 800f516:	621a      	str	r2, [r3, #32]
    SPI_SD_Handle.Init.NSS = SPI_NSS_SOFT;
 800f518:	4b09      	ldr	r3, [pc, #36]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f51a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f51e:	619a      	str	r2, [r3, #24]
    SPI_SD_Handle.Init.TIMode = SPI_TIMODE_DISABLED;
 800f520:	4b07      	ldr	r3, [pc, #28]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f522:	2200      	movs	r2, #0
 800f524:	625a      	str	r2, [r3, #36]	@ 0x24
    SPI_SD_Handle.Init.Mode = SPI_MODE_MASTER;
 800f526:	4b06      	ldr	r3, [pc, #24]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f528:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800f52c:	605a      	str	r2, [r3, #4]
    
    SD_IO_SPI_MspInit(&SPI_SD_Handle);
 800f52e:	4804      	ldr	r0, [pc, #16]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f530:	f7ff ff32 	bl	800f398 <SD_IO_SPI_MspInit>
    HAL_SPI_Init(&SPI_SD_Handle);
 800f534:	4802      	ldr	r0, [pc, #8]	@ (800f540 <SD_IO_SPI_Init+0x70>)
 800f536:	f005 fe9a 	bl	801526e <HAL_SPI_Init>
  }
}
 800f53a:	bf00      	nop
 800f53c:	bd80      	pop	{r7, pc}
 800f53e:	bf00      	nop
 800f540:	20002cc0 	.word	0x20002cc0
 800f544:	40003c00 	.word	0x40003c00

0800f548 <SD_IO_SPI_Read>:
  * @brief SPI Read 4 bytes from device
  * @param None
  * @retval Read data
*/
static uint32_t SD_IO_SPI_Read(void)
{
 800f548:	b580      	push	{r7, lr}
 800f54a:	b086      	sub	sp, #24
 800f54c:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef status = HAL_OK;
 800f54e:	2300      	movs	r3, #0
 800f550:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue = 0;
 800f552:	2300      	movs	r3, #0
 800f554:	60bb      	str	r3, [r7, #8]
  uint32_t writevalue = 0xFFFFFFFF;
 800f556:	f04f 33ff 	mov.w	r3, #4294967295
 800f55a:	607b      	str	r3, [r7, #4]
  
  status = HAL_SPI_TransmitReceive(&SPI_SD_Handle, (uint8_t*) &writevalue, (uint8_t*) &readvalue, 1, SpixTimeout);
 800f55c:	4b0a      	ldr	r3, [pc, #40]	@ (800f588 <SD_IO_SPI_Read+0x40>)
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	f107 0208 	add.w	r2, r7, #8
 800f564:	1d39      	adds	r1, r7, #4
 800f566:	9300      	str	r3, [sp, #0]
 800f568:	2301      	movs	r3, #1
 800f56a:	4808      	ldr	r0, [pc, #32]	@ (800f58c <SD_IO_SPI_Read+0x44>)
 800f56c:	f006 f87d 	bl	801566a <HAL_SPI_TransmitReceive>
 800f570:	4603      	mov	r3, r0
 800f572:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800f574:	7bfb      	ldrb	r3, [r7, #15]
 800f576:	2b00      	cmp	r3, #0
 800f578:	d001      	beq.n	800f57e <SD_IO_SPI_Read+0x36>
  {
    /* Execute user timeout callback */
    SD_IO_SPI_Error();
 800f57a:	f000 f827 	bl	800f5cc <SD_IO_SPI_Error>
  }

  return readvalue;
 800f57e:	68bb      	ldr	r3, [r7, #8]
}
 800f580:	4618      	mov	r0, r3
 800f582:	3710      	adds	r7, #16
 800f584:	46bd      	mov	sp, r7
 800f586:	bd80      	pop	{r7, pc}
 800f588:	200003e8 	.word	0x200003e8
 800f58c:	20002cc0 	.word	0x20002cc0

0800f590 <SD_IO_SPI_Write>:
  * @brief SPI Write a byte to device
  * @param Value: value to be written
  * @retval None
  */
static void SD_IO_SPI_Write(uint8_t Value)
{
 800f590:	b580      	push	{r7, lr}
 800f592:	b084      	sub	sp, #16
 800f594:	af00      	add	r7, sp, #0
 800f596:	4603      	mov	r3, r0
 800f598:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800f59a:	2300      	movs	r3, #0
 800f59c:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SPI_SD_Handle, (uint8_t*) &Value, 1, SpixTimeout);
 800f59e:	4b09      	ldr	r3, [pc, #36]	@ (800f5c4 <SD_IO_SPI_Write+0x34>)
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	1df9      	adds	r1, r7, #7
 800f5a4:	2201      	movs	r2, #1
 800f5a6:	4808      	ldr	r0, [pc, #32]	@ (800f5c8 <SD_IO_SPI_Write+0x38>)
 800f5a8:	f005 ff35 	bl	8015416 <HAL_SPI_Transmit>
 800f5ac:	4603      	mov	r3, r0
 800f5ae:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 800f5b0:	7bfb      	ldrb	r3, [r7, #15]
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d001      	beq.n	800f5ba <SD_IO_SPI_Write+0x2a>
  {
    /* Execute user timeout callback */
    SD_IO_SPI_Error();
 800f5b6:	f000 f809 	bl	800f5cc <SD_IO_SPI_Error>
  }
}
 800f5ba:	bf00      	nop
 800f5bc:	3710      	adds	r7, #16
 800f5be:	46bd      	mov	sp, r7
 800f5c0:	bd80      	pop	{r7, pc}
 800f5c2:	bf00      	nop
 800f5c4:	200003e8 	.word	0x200003e8
 800f5c8:	20002cc0 	.word	0x20002cc0

0800f5cc <SD_IO_SPI_Error>:
  * @brief SPI error treatment function
  * @param None
  * @retval None
  */
static void SD_IO_SPI_Error (void)
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SPI_SD_Handle);
 800f5d0:	4803      	ldr	r0, [pc, #12]	@ (800f5e0 <SD_IO_SPI_Error+0x14>)
 800f5d2:	f005 fee4 	bl	801539e <HAL_SPI_DeInit>
  
  /* Re- Initiaize the SPI communication BUS */
  SD_IO_SPI_Init();
 800f5d6:	f7ff ff7b 	bl	800f4d0 <SD_IO_SPI_Init>
}
 800f5da:	bf00      	nop
 800f5dc:	bd80      	pop	{r7, pc}
 800f5de:	bf00      	nop
 800f5e0:	20002cc0 	.word	0x20002cc0

0800f5e4 <SD_IO_Init>:
  *         data transfer).
  * @param  None
  * @retval None
  */
void SD_IO_Init(void)
{
 800f5e4:	b580      	push	{r7, lr}
 800f5e6:	b082      	sub	sp, #8
 800f5e8:	af00      	add	r7, sp, #0
  uint8_t counter;

  /* SD SPI Config */
  SD_IO_CS_Init();
 800f5ea:	f000 f83b 	bl	800f664 <SD_IO_CS_Init>
  
  /* SD SPI Config */
  SD_IO_SPI_Init();
 800f5ee:	f7ff ff6f 	bl	800f4d0 <SD_IO_SPI_Init>
  
  SENSORTILE_SD_CS_HIGH();
 800f5f2:	2201      	movs	r2, #1
 800f5f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f5f8:	4809      	ldr	r0, [pc, #36]	@ (800f620 <SD_IO_Init+0x3c>)
 800f5fa:	f002 f8bb 	bl	8011774 <HAL_GPIO_WritePin>
  
  /* Send dummy byte 0xFF, 10 times with CS high */
  /* Rise CS and MOSI for 80 clocks cycles */
  for (counter = 0; counter <= 9; counter++)
 800f5fe:	2300      	movs	r3, #0
 800f600:	71fb      	strb	r3, [r7, #7]
 800f602:	e005      	b.n	800f610 <SD_IO_Init+0x2c>
  {
    /* Send dummy byte 0xFF */
    SD_IO_WriteByte(SENSORTILE_SD_DUMMY_BYTE);
 800f604:	20ff      	movs	r0, #255	@ 0xff
 800f606:	f000 f853 	bl	800f6b0 <SD_IO_WriteByte>
  for (counter = 0; counter <= 9; counter++)
 800f60a:	79fb      	ldrb	r3, [r7, #7]
 800f60c:	3301      	adds	r3, #1
 800f60e:	71fb      	strb	r3, [r7, #7]
 800f610:	79fb      	ldrb	r3, [r7, #7]
 800f612:	2b09      	cmp	r3, #9
 800f614:	d9f6      	bls.n	800f604 <SD_IO_Init+0x20>
  }
}
 800f616:	bf00      	nop
 800f618:	bf00      	nop
 800f61a:	3708      	adds	r7, #8
 800f61c:	46bd      	mov	sp, r7
 800f61e:	bd80      	pop	{r7, pc}
 800f620:	48001800 	.word	0x48001800

0800f624 <SD_IO_Init_LS>:
  *         data transfer). Low baundrate
  * @param  None
  * @retval None
  */
void SD_IO_Init_LS()
{ 
 800f624:	b580      	push	{r7, lr}
 800f626:	b082      	sub	sp, #8
 800f628:	af00      	add	r7, sp, #0
  uint8_t counter;

  /* SD SPI Config */
  SD_IO_CS_Init();
 800f62a:	f000 f81b 	bl	800f664 <SD_IO_CS_Init>
  
  /* SD SPI Config */
  SD_IO_SPI_Init_LS();
 800f62e:	f7ff ff13 	bl	800f458 <SD_IO_SPI_Init_LS>
  
  SENSORTILE_SD_CS_HIGH();
 800f632:	2201      	movs	r2, #1
 800f634:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f638:	4809      	ldr	r0, [pc, #36]	@ (800f660 <SD_IO_Init_LS+0x3c>)
 800f63a:	f002 f89b 	bl	8011774 <HAL_GPIO_WritePin>
  
  /* Send dummy byte 0xFF, 10 times with CS high */
  /* Rise CS and MOSI for 80 clocks cycles */
  for (counter = 0; counter <= 9; counter++)
 800f63e:	2300      	movs	r3, #0
 800f640:	71fb      	strb	r3, [r7, #7]
 800f642:	e005      	b.n	800f650 <SD_IO_Init_LS+0x2c>
  {
    /* Send dummy byte 0xFF */
    SD_IO_WriteByte(SENSORTILE_SD_DUMMY_BYTE);
 800f644:	20ff      	movs	r0, #255	@ 0xff
 800f646:	f000 f833 	bl	800f6b0 <SD_IO_WriteByte>
  for (counter = 0; counter <= 9; counter++)
 800f64a:	79fb      	ldrb	r3, [r7, #7]
 800f64c:	3301      	adds	r3, #1
 800f64e:	71fb      	strb	r3, [r7, #7]
 800f650:	79fb      	ldrb	r3, [r7, #7]
 800f652:	2b09      	cmp	r3, #9
 800f654:	d9f6      	bls.n	800f644 <SD_IO_Init_LS+0x20>
  }
}
 800f656:	bf00      	nop
 800f658:	bf00      	nop
 800f65a:	3708      	adds	r7, #8
 800f65c:	46bd      	mov	sp, r7
 800f65e:	bd80      	pop	{r7, pc}
 800f660:	48001800 	.word	0x48001800

0800f664 <SD_IO_CS_Init>:

void SD_IO_CS_Init(void)
{
 800f664:	b580      	push	{r7, lr}
 800f666:	b086      	sub	sp, #24
 800f668:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* SD_CS_GPIO and SD_DETECT_GPIO Periph clock enable */
  SENSORTILE_SD_CS_GPIO_CLK_ENABLE();
 800f66a:	4b0f      	ldr	r3, [pc, #60]	@ (800f6a8 <SD_IO_CS_Init+0x44>)
 800f66c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f66e:	4a0e      	ldr	r2, [pc, #56]	@ (800f6a8 <SD_IO_CS_Init+0x44>)
 800f670:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f674:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f676:	4b0c      	ldr	r3, [pc, #48]	@ (800f6a8 <SD_IO_CS_Init+0x44>)
 800f678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f67a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f67e:	603b      	str	r3, [r7, #0]
 800f680:	683b      	ldr	r3, [r7, #0]

  /* Configure SD_CS_PIN pin: SD Card CS pin */
  GPIO_InitStructure.Pin = SENSORTILE_SD_CS_PIN;
 800f682:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f686:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800f688:	2301      	movs	r3, #1
 800f68a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull = GPIO_PULLUP;
 800f68c:	2301      	movs	r3, #1
 800f68e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800f690:	2303      	movs	r3, #3
 800f692:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(SENSORTILE_SD_CS_GPIO_PORT, &GPIO_InitStructure);
 800f694:	1d3b      	adds	r3, r7, #4
 800f696:	4619      	mov	r1, r3
 800f698:	4804      	ldr	r0, [pc, #16]	@ (800f6ac <SD_IO_CS_Init+0x48>)
 800f69a:	f001 febd 	bl	8011418 <HAL_GPIO_Init>
  
  /* SD chip select high */
//  SENSORTILE_SD_CS_HIGH();
}
 800f69e:	bf00      	nop
 800f6a0:	3718      	adds	r7, #24
 800f6a2:	46bd      	mov	sp, r7
 800f6a4:	bd80      	pop	{r7, pc}
 800f6a6:	bf00      	nop
 800f6a8:	40021000 	.word	0x40021000
 800f6ac:	48001800 	.word	0x48001800

0800f6b0 <SD_IO_WriteByte>:
  * @brief  Writes a byte on the SD.
  * @param  Data: byte to send.
  * @retval None
  */
void SD_IO_WriteByte(uint8_t Data)
{
 800f6b0:	b580      	push	{r7, lr}
 800f6b2:	b082      	sub	sp, #8
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	4603      	mov	r3, r0
 800f6b8:	71fb      	strb	r3, [r7, #7]
  /* Send the byte */
  SD_IO_SPI_Write(Data);
 800f6ba:	79fb      	ldrb	r3, [r7, #7]
 800f6bc:	4618      	mov	r0, r3
 800f6be:	f7ff ff67 	bl	800f590 <SD_IO_SPI_Write>
}
 800f6c2:	bf00      	nop
 800f6c4:	3708      	adds	r7, #8
 800f6c6:	46bd      	mov	sp, r7
 800f6c8:	bd80      	pop	{r7, pc}

0800f6ca <SD_IO_ReadByte>:
  * @brief  Reads a byte from the SD.
  * @param  None
  * @retval The received byte.
  */
uint8_t SD_IO_ReadByte(void)
{
 800f6ca:	b580      	push	{r7, lr}
 800f6cc:	b082      	sub	sp, #8
 800f6ce:	af00      	add	r7, sp, #0
  uint8_t data = 0;
 800f6d0:	2300      	movs	r3, #0
 800f6d2:	71fb      	strb	r3, [r7, #7]
  
  /* Get the received data */
  data = SD_IO_SPI_Read();
 800f6d4:	f7ff ff38 	bl	800f548 <SD_IO_SPI_Read>
 800f6d8:	4603      	mov	r3, r0
 800f6da:	71fb      	strb	r3, [r7, #7]

  /* Return the shifted data */
  return data;
 800f6dc:	79fb      	ldrb	r3, [r7, #7]
}
 800f6de:	4618      	mov	r0, r3
 800f6e0:	3708      	adds	r7, #8
 800f6e2:	46bd      	mov	sp, r7
 800f6e4:	bd80      	pop	{r7, pc}
	...

0800f6e8 <SD_IO_WriteCmd_wResp>:
  * @param  Crc: The CRC.
  * @param  Response: Expected response from the SD card
  * @retval  HAL_StatusTypeDef HAL Status
  */
uint8_t SD_IO_WriteCmd_wResp(uint8_t Cmd, uint32_t Arg, uint8_t Crc)
{
 800f6e8:	b580      	push	{r7, lr}
 800f6ea:	b086      	sub	sp, #24
 800f6ec:	af00      	add	r7, sp, #0
 800f6ee:	4603      	mov	r3, r0
 800f6f0:	6039      	str	r1, [r7, #0]
 800f6f2:	71fb      	strb	r3, [r7, #7]
 800f6f4:	4613      	mov	r3, r2
 800f6f6:	71bb      	strb	r3, [r7, #6]
  uint32_t n = 0x00, resp;
 800f6f8:	2300      	movs	r3, #0
 800f6fa:	617b      	str	r3, [r7, #20]
  uint8_t frame[6];

  /* Prepare Frame to send */
  frame[0] = (Cmd | 0x40); /* Construct byte 1 */
 800f6fc:	79fb      	ldrb	r3, [r7, #7]
 800f6fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f702:	b2db      	uxtb	r3, r3
 800f704:	723b      	strb	r3, [r7, #8]
  frame[1] = (uint8_t)(Arg >> 24); /* Construct byte 2 */
 800f706:	683b      	ldr	r3, [r7, #0]
 800f708:	0e1b      	lsrs	r3, r3, #24
 800f70a:	b2db      	uxtb	r3, r3
 800f70c:	727b      	strb	r3, [r7, #9]
  frame[2] = (uint8_t)(Arg >> 16); /* Construct byte 3 */
 800f70e:	683b      	ldr	r3, [r7, #0]
 800f710:	0c1b      	lsrs	r3, r3, #16
 800f712:	b2db      	uxtb	r3, r3
 800f714:	72bb      	strb	r3, [r7, #10]
  frame[3] = (uint8_t)(Arg >> 8); /* Construct byte 4 */
 800f716:	683b      	ldr	r3, [r7, #0]
 800f718:	0a1b      	lsrs	r3, r3, #8
 800f71a:	b2db      	uxtb	r3, r3
 800f71c:	72fb      	strb	r3, [r7, #11]
  frame[4] = (uint8_t)(Arg); /* Construct byte 5 */
 800f71e:	683b      	ldr	r3, [r7, #0]
 800f720:	b2db      	uxtb	r3, r3
 800f722:	733b      	strb	r3, [r7, #12]
  frame[5] = (Crc); /* Construct CRC: byte 6 */
 800f724:	79bb      	ldrb	r3, [r7, #6]
 800f726:	737b      	strb	r3, [r7, #13]
  
  /* SD chip select low */
  SENSORTILE_SD_CS_LOW();
 800f728:	2200      	movs	r2, #0
 800f72a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f72e:	4815      	ldr	r0, [pc, #84]	@ (800f784 <SD_IO_WriteCmd_wResp+0x9c>)
 800f730:	f002 f820 	bl	8011774 <HAL_GPIO_WritePin>
    
  /* Send Frame */
  for (n = 0; n < 6; n++)
 800f734:	2300      	movs	r3, #0
 800f736:	617b      	str	r3, [r7, #20]
 800f738:	e00a      	b.n	800f750 <SD_IO_WriteCmd_wResp+0x68>
  {
    SD_IO_WriteByte(frame[n]); /* Send the Cmd bytes */
 800f73a:	f107 0208 	add.w	r2, r7, #8
 800f73e:	697b      	ldr	r3, [r7, #20]
 800f740:	4413      	add	r3, r2
 800f742:	781b      	ldrb	r3, [r3, #0]
 800f744:	4618      	mov	r0, r3
 800f746:	f7ff ffb3 	bl	800f6b0 <SD_IO_WriteByte>
  for (n = 0; n < 6; n++)
 800f74a:	697b      	ldr	r3, [r7, #20]
 800f74c:	3301      	adds	r3, #1
 800f74e:	617b      	str	r3, [r7, #20]
 800f750:	697b      	ldr	r3, [r7, #20]
 800f752:	2b05      	cmp	r3, #5
 800f754:	d9f1      	bls.n	800f73a <SD_IO_WriteCmd_wResp+0x52>
  }

  n = 10; /* Wait for response (10 bytes max) */
 800f756:	230a      	movs	r3, #10
 800f758:	617b      	str	r3, [r7, #20]
  do {
    resp = SD_IO_ReadByte();
 800f75a:	f7ff ffb6 	bl	800f6ca <SD_IO_ReadByte>
 800f75e:	4603      	mov	r3, r0
 800f760:	613b      	str	r3, [r7, #16]
  } while ((resp & 0x80) && --n);
 800f762:	693b      	ldr	r3, [r7, #16]
 800f764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d005      	beq.n	800f778 <SD_IO_WriteCmd_wResp+0x90>
 800f76c:	697b      	ldr	r3, [r7, #20]
 800f76e:	3b01      	subs	r3, #1
 800f770:	617b      	str	r3, [r7, #20]
 800f772:	697b      	ldr	r3, [r7, #20]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d1f0      	bne.n	800f75a <SD_IO_WriteCmd_wResp+0x72>
  
  return resp;	/* Return received response */
 800f778:	693b      	ldr	r3, [r7, #16]
 800f77a:	b2db      	uxtb	r3, r3
}
 800f77c:	4618      	mov	r0, r3
 800f77e:	3718      	adds	r7, #24
 800f780:	46bd      	mov	sp, r7
 800f782:	bd80      	pop	{r7, pc}
 800f784:	48001800 	.word	0x48001800

0800f788 <SD_IO_WriteCmd>:
  * @param  Crc: The CRC.
  * @param  Response: Expected response from the SD card
  * @retval  HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef SD_IO_WriteCmd(uint8_t Cmd, uint32_t Arg, uint8_t Crc, uint8_t Response)
{
 800f788:	b580      	push	{r7, lr}
 800f78a:	b086      	sub	sp, #24
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	6039      	str	r1, [r7, #0]
 800f790:	4611      	mov	r1, r2
 800f792:	461a      	mov	r2, r3
 800f794:	4603      	mov	r3, r0
 800f796:	71fb      	strb	r3, [r7, #7]
 800f798:	460b      	mov	r3, r1
 800f79a:	71bb      	strb	r3, [r7, #6]
 800f79c:	4613      	mov	r3, r2
 800f79e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0x00;
 800f7a0:	2300      	movs	r3, #0
 800f7a2:	617b      	str	r3, [r7, #20]
  uint8_t frame[6];

  /* Prepare Frame to send */
  frame[0] = (Cmd | 0x40); /* Construct byte 1 */
 800f7a4:	79fb      	ldrb	r3, [r7, #7]
 800f7a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f7aa:	b2db      	uxtb	r3, r3
 800f7ac:	733b      	strb	r3, [r7, #12]
  frame[1] = (uint8_t)(Arg >> 24); /* Construct byte 2 */
 800f7ae:	683b      	ldr	r3, [r7, #0]
 800f7b0:	0e1b      	lsrs	r3, r3, #24
 800f7b2:	b2db      	uxtb	r3, r3
 800f7b4:	737b      	strb	r3, [r7, #13]
  frame[2] = (uint8_t)(Arg >> 16); /* Construct byte 3 */
 800f7b6:	683b      	ldr	r3, [r7, #0]
 800f7b8:	0c1b      	lsrs	r3, r3, #16
 800f7ba:	b2db      	uxtb	r3, r3
 800f7bc:	73bb      	strb	r3, [r7, #14]
  frame[3] = (uint8_t)(Arg >> 8); /* Construct byte 4 */
 800f7be:	683b      	ldr	r3, [r7, #0]
 800f7c0:	0a1b      	lsrs	r3, r3, #8
 800f7c2:	b2db      	uxtb	r3, r3
 800f7c4:	73fb      	strb	r3, [r7, #15]
  frame[4] = (uint8_t)(Arg); /* Construct byte 5 */
 800f7c6:	683b      	ldr	r3, [r7, #0]
 800f7c8:	b2db      	uxtb	r3, r3
 800f7ca:	743b      	strb	r3, [r7, #16]
  frame[5] = (Crc); /* Construct CRC: byte 6 */
 800f7cc:	79bb      	ldrb	r3, [r7, #6]
 800f7ce:	747b      	strb	r3, [r7, #17]
  
  /* SD chip select low */
  SENSORTILE_SD_CS_LOW();
 800f7d0:	2200      	movs	r2, #0
 800f7d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f7d6:	4811      	ldr	r0, [pc, #68]	@ (800f81c <SD_IO_WriteCmd+0x94>)
 800f7d8:	f001 ffcc 	bl	8011774 <HAL_GPIO_WritePin>
    
  /* Send Frame */
  for (counter = 0; counter < 6; counter++)
 800f7dc:	2300      	movs	r3, #0
 800f7de:	617b      	str	r3, [r7, #20]
 800f7e0:	e00a      	b.n	800f7f8 <SD_IO_WriteCmd+0x70>
  {
    SD_IO_WriteByte(frame[counter]); /* Send the Cmd bytes */
 800f7e2:	f107 020c 	add.w	r2, r7, #12
 800f7e6:	697b      	ldr	r3, [r7, #20]
 800f7e8:	4413      	add	r3, r2
 800f7ea:	781b      	ldrb	r3, [r3, #0]
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	f7ff ff5f 	bl	800f6b0 <SD_IO_WriteByte>
  for (counter = 0; counter < 6; counter++)
 800f7f2:	697b      	ldr	r3, [r7, #20]
 800f7f4:	3301      	adds	r3, #1
 800f7f6:	617b      	str	r3, [r7, #20]
 800f7f8:	697b      	ldr	r3, [r7, #20]
 800f7fa:	2b05      	cmp	r3, #5
 800f7fc:	d9f1      	bls.n	800f7e2 <SD_IO_WriteCmd+0x5a>
  }

  if(Response != SENSORTILE_SD_NO_RESPONSE_EXPECTED)
 800f7fe:	797b      	ldrb	r3, [r7, #5]
 800f800:	2b80      	cmp	r3, #128	@ 0x80
 800f802:	d005      	beq.n	800f810 <SD_IO_WriteCmd+0x88>
  {
    return SD_IO_WaitResponse(Response);
 800f804:	797b      	ldrb	r3, [r7, #5]
 800f806:	4618      	mov	r0, r3
 800f808:	f000 f80a 	bl	800f820 <SD_IO_WaitResponse>
 800f80c:	4603      	mov	r3, r0
 800f80e:	e000      	b.n	800f812 <SD_IO_WriteCmd+0x8a>
  }
  
  return HAL_OK;
 800f810:	2300      	movs	r3, #0
}
 800f812:	4618      	mov	r0, r3
 800f814:	3718      	adds	r7, #24
 800f816:	46bd      	mov	sp, r7
 800f818:	bd80      	pop	{r7, pc}
 800f81a:	bf00      	nop
 800f81c:	48001800 	.word	0x48001800

0800f820 <SD_IO_WaitResponse>:
  * @brief  Waits response from the SD card
  * @param  Response: Expected response from the SD card
  * @retval  HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef SD_IO_WaitResponse(uint8_t Response)
{
 800f820:	b580      	push	{r7, lr}
 800f822:	b084      	sub	sp, #16
 800f824:	af00      	add	r7, sp, #0
 800f826:	4603      	mov	r3, r0
 800f828:	71fb      	strb	r3, [r7, #7]
  uint32_t timeout = 0xFF;
 800f82a:	23ff      	movs	r3, #255	@ 0xff
 800f82c:	60fb      	str	r3, [r7, #12]

  /* Check if response is got or a timeout is happen */
  while ((SD_IO_ReadByte() != Response) && timeout)
 800f82e:	e002      	b.n	800f836 <SD_IO_WaitResponse+0x16>
  {
    timeout--;
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	3b01      	subs	r3, #1
 800f834:	60fb      	str	r3, [r7, #12]
  while ((SD_IO_ReadByte() != Response) && timeout)
 800f836:	f7ff ff48 	bl	800f6ca <SD_IO_ReadByte>
 800f83a:	4603      	mov	r3, r0
 800f83c:	461a      	mov	r2, r3
 800f83e:	79fb      	ldrb	r3, [r7, #7]
 800f840:	4293      	cmp	r3, r2
 800f842:	d002      	beq.n	800f84a <SD_IO_WaitResponse+0x2a>
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	2b00      	cmp	r3, #0
 800f848:	d1f2      	bne.n	800f830 <SD_IO_WaitResponse+0x10>
  }

  if (timeout == 0)
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d101      	bne.n	800f854 <SD_IO_WaitResponse+0x34>
  {
    /* After time out */
    return HAL_TIMEOUT;
 800f850:	2303      	movs	r3, #3
 800f852:	e000      	b.n	800f856 <SD_IO_WaitResponse+0x36>
  }
  else
  {
    /* Right response got */
    return HAL_OK;
 800f854:	2300      	movs	r3, #0
  }
}
 800f856:	4618      	mov	r0, r3
 800f858:	3710      	adds	r7, #16
 800f85a:	46bd      	mov	sp, r7
 800f85c:	bd80      	pop	{r7, pc}
	...

0800f860 <SD_IO_WriteDummy>:
  * @brief  Sends dummy byte with CS High
  * @param  None
  * @retval None
  */
void SD_IO_WriteDummy(void)
{
 800f860:	b580      	push	{r7, lr}
 800f862:	af00      	add	r7, sp, #0
    /* SD chip select high */
    SENSORTILE_SD_CS_HIGH();
 800f864:	2201      	movs	r2, #1
 800f866:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f86a:	4804      	ldr	r0, [pc, #16]	@ (800f87c <SD_IO_WriteDummy+0x1c>)
 800f86c:	f001 ff82 	bl	8011774 <HAL_GPIO_WritePin>
    
    /* Send Dummy byte 0xFF */
    SD_IO_WriteByte(SENSORTILE_SD_DUMMY_BYTE);
 800f870:	20ff      	movs	r0, #255	@ 0xff
 800f872:	f7ff ff1d 	bl	800f6b0 <SD_IO_WriteByte>
}
 800f876:	bf00      	nop
 800f878:	bd80      	pop	{r7, pc}
 800f87a:	bf00      	nop
 800f87c:	48001800 	.word	0x48001800

0800f880 <BSP_ACCELERO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Init( ACCELERO_ID_t id, void **handle )
{
 800f880:	b580      	push	{r7, lr}
 800f882:	b082      	sub	sp, #8
 800f884:	af00      	add	r7, sp, #0
 800f886:	4603      	mov	r3, r0
 800f888:	6039      	str	r1, [r7, #0]
 800f88a:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 800f88c:	683b      	ldr	r3, [r7, #0]
 800f88e:	2200      	movs	r2, #0
 800f890:	601a      	str	r2, [r3, #0]
  
  switch(id)
 800f892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f896:	2b00      	cmp	r3, #0
 800f898:	d00f      	beq.n	800f8ba <BSP_ACCELERO_Init+0x3a>
 800f89a:	2b01      	cmp	r3, #1
 800f89c:	d015      	beq.n	800f8ca <BSP_ACCELERO_Init+0x4a>
  {
    case ACCELERO_SENSORS_AUTO:
    default:
    {  
      /* Try to init the LSM6DSM before */
      if(BSP_LSM6DSM_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800f89e:	6838      	ldr	r0, [r7, #0]
 800f8a0:	f000 f826 	bl	800f8f0 <BSP_LSM6DSM_ACCELERO_Init>
 800f8a4:	4603      	mov	r3, r0
 800f8a6:	2b01      	cmp	r3, #1
 800f8a8:	d117      	bne.n	800f8da <BSP_ACCELERO_Init+0x5a>
      {
        /* Normally it must not happen */
        /* Try to init the LSM303AGR accelerometer */
        if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800f8aa:	6838      	ldr	r0, [r7, #0]
 800f8ac:	f000 f8c0 	bl	800fa30 <BSP_LSM303AGR_ACCELERO_Init>
 800f8b0:	4603      	mov	r3, r0
 800f8b2:	2b01      	cmp	r3, #1
 800f8b4:	d111      	bne.n	800f8da <BSP_ACCELERO_Init+0x5a>
        {
          return COMPONENT_ERROR;
 800f8b6:	2301      	movs	r3, #1
 800f8b8:	e015      	b.n	800f8e6 <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM6DSM_X_0:
    {
      if( BSP_LSM6DSM_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800f8ba:	6838      	ldr	r0, [r7, #0]
 800f8bc:	f000 f818 	bl	800f8f0 <BSP_LSM6DSM_ACCELERO_Init>
 800f8c0:	4603      	mov	r3, r0
 800f8c2:	2b01      	cmp	r3, #1
 800f8c4:	d10b      	bne.n	800f8de <BSP_ACCELERO_Init+0x5e>
      {
        return COMPONENT_ERROR;
 800f8c6:	2301      	movs	r3, #1
 800f8c8:	e00d      	b.n	800f8e6 <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM303AGR_X_0:
    {
      if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800f8ca:	6838      	ldr	r0, [r7, #0]
 800f8cc:	f000 f8b0 	bl	800fa30 <BSP_LSM303AGR_ACCELERO_Init>
 800f8d0:	4603      	mov	r3, r0
 800f8d2:	2b01      	cmp	r3, #1
 800f8d4:	d105      	bne.n	800f8e2 <BSP_ACCELERO_Init+0x62>
      {
        return COMPONENT_ERROR;
 800f8d6:	2301      	movs	r3, #1
 800f8d8:	e005      	b.n	800f8e6 <BSP_ACCELERO_Init+0x66>
      break;
 800f8da:	bf00      	nop
 800f8dc:	e002      	b.n	800f8e4 <BSP_ACCELERO_Init+0x64>
      break;
 800f8de:	bf00      	nop
 800f8e0:	e000      	b.n	800f8e4 <BSP_ACCELERO_Init+0x64>
      }
      break;
 800f8e2:	bf00      	nop
    }
  }
  
  return COMPONENT_OK;
 800f8e4:	2300      	movs	r3, #0
}
 800f8e6:	4618      	mov	r0, r3
 800f8e8:	3708      	adds	r7, #8
 800f8ea:	46bd      	mov	sp, r7
 800f8ec:	bd80      	pop	{r7, pc}
	...

0800f8f0 <BSP_LSM6DSM_ACCELERO_Init>:

static DrvStatusTypeDef BSP_LSM6DSM_ACCELERO_Init( void **handle )
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b084      	sub	sp, #16
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 800f8f8:	2300      	movs	r3, #0
 800f8fa:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 800f8fc:	230c      	movs	r3, #12
 800f8fe:	72fb      	strb	r3, [r7, #11]
    
  if(ACCELERO_SensorHandle[ LSM6DSM_X_0 ].isInitialized == 1)
 800f900:	4b45      	ldr	r3, [pc, #276]	@ (800fa18 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f902:	795b      	ldrb	r3, [r3, #5]
 800f904:	2b01      	cmp	r3, #1
 800f906:	d101      	bne.n	800f90c <BSP_LSM6DSM_ACCELERO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 800f908:	2301      	movs	r3, #1
 800f90a:	e080      	b.n	800fa0e <BSP_LSM6DSM_ACCELERO_Init+0x11e>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 800f90c:	f7ff f804 	bl	800e918 <Sensor_IO_SPI_Init>
 800f910:	4603      	mov	r3, r0
 800f912:	2b01      	cmp	r3, #1
 800f914:	d101      	bne.n	800f91a <BSP_LSM6DSM_ACCELERO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800f916:	2301      	movs	r3, #1
 800f918:	e079      	b.n	800fa0e <BSP_LSM6DSM_ACCELERO_Init+0x11e>
  }
  
  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].who_am_i      = LSM6DSM_ACC_GYRO_WHO_AM_I;
 800f91a:	4b3f      	ldr	r3, [pc, #252]	@ (800fa18 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f91c:	226a      	movs	r2, #106	@ 0x6a
 800f91e:	701a      	strb	r2, [r3, #0]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].ifType        = 1; // SPI interface
 800f920:	4b3d      	ldr	r3, [pc, #244]	@ (800fa18 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f922:	2201      	movs	r2, #1
 800f924:	705a      	strb	r2, [r3, #1]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].address       = LSM6DSM_ACC_GYRO_I2C_ADDRESS_HIGH;
 800f926:	4b3c      	ldr	r3, [pc, #240]	@ (800fa18 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f928:	22d6      	movs	r2, #214	@ 0xd6
 800f92a:	709a      	strb	r2, [r3, #2]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].spiDevice     = LSM6DSM;
 800f92c:	4b3a      	ldr	r3, [pc, #232]	@ (800fa18 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f92e:	2200      	movs	r2, #0
 800f930:	70da      	strb	r2, [r3, #3]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].instance      = LSM6DSM_X_0;
 800f932:	4b39      	ldr	r3, [pc, #228]	@ (800fa18 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f934:	2200      	movs	r2, #0
 800f936:	711a      	strb	r2, [r3, #4]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].isInitialized = 0;
 800f938:	4b37      	ldr	r3, [pc, #220]	@ (800fa18 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f93a:	2200      	movs	r2, #0
 800f93c:	715a      	strb	r2, [r3, #5]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].isEnabled     = 0;
 800f93e:	4b36      	ldr	r3, [pc, #216]	@ (800fa18 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f940:	2200      	movs	r2, #0
 800f942:	719a      	strb	r2, [r3, #6]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].isCombo       = 1;
 800f944:	4b34      	ldr	r3, [pc, #208]	@ (800fa18 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f946:	2201      	movs	r2, #1
 800f948:	71da      	strb	r2, [r3, #7]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM6DSM_X_0 ];
 800f94a:	4b33      	ldr	r3, [pc, #204]	@ (800fa18 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f94c:	4a33      	ldr	r2, [pc, #204]	@ (800fa1c <BSP_LSM6DSM_ACCELERO_Init+0x12c>)
 800f94e:	609a      	str	r2, [r3, #8]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].pVTable       = ( void * )&LSM6DSM_X_Drv;
 800f950:	4b31      	ldr	r3, [pc, #196]	@ (800fa18 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f952:	4a33      	ldr	r2, [pc, #204]	@ (800fa20 <BSP_LSM6DSM_ACCELERO_Init+0x130>)
 800f954:	60da      	str	r2, [r3, #12]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].pExtVTable    = ( void * )&LSM6DSM_X_ExtDrv;
 800f956:	4b30      	ldr	r3, [pc, #192]	@ (800fa18 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f958:	4a32      	ldr	r2, [pc, #200]	@ (800fa24 <BSP_LSM6DSM_ACCELERO_Init+0x134>)
 800f95a:	611a      	str	r2, [r3, #16]
 
  LSM6DSM_X_0_Data.comboData = &LSM6DSM_Combo_Data[0];
 800f95c:	4b32      	ldr	r3, [pc, #200]	@ (800fa28 <BSP_LSM6DSM_ACCELERO_Init+0x138>)
 800f95e:	4a33      	ldr	r2, [pc, #204]	@ (800fa2c <BSP_LSM6DSM_ACCELERO_Init+0x13c>)
 800f960:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSM_X_0 ].pComponentData = ( void * )&LSM6DSM_X_0_Data;
 800f962:	4b2e      	ldr	r3, [pc, #184]	@ (800fa1c <BSP_LSM6DSM_ACCELERO_Init+0x12c>)
 800f964:	4a30      	ldr	r2, [pc, #192]	@ (800fa28 <BSP_LSM6DSM_ACCELERO_Init+0x138>)
 800f966:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSM_X_0 ].pExtData       = 0;
 800f968:	4b2c      	ldr	r3, [pc, #176]	@ (800fa1c <BSP_LSM6DSM_ACCELERO_Init+0x12c>)
 800f96a:	2200      	movs	r2, #0
 800f96c:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&ACCELERO_SensorHandle[ LSM6DSM_X_0 ];
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	4a29      	ldr	r2, [pc, #164]	@ (800fa18 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f972:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	4618      	mov	r0, r3
 800f97a:	f7ff f8eb 	bl	800eb54 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSM_Combo_Data[0].isGyroInitialized == 0)
 800f97e:	4b2b      	ldr	r3, [pc, #172]	@ (800fa2c <BSP_LSM6DSM_ACCELERO_Init+0x13c>)
 800f980:	785b      	ldrb	r3, [r3, #1]
 800f982:	2b00      	cmp	r3, #0
 800f984:	d10c      	bne.n	800f9a0 <BSP_LSM6DSM_ACCELERO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSM_ACC_GYRO_CTRL3_C, &data, 1) )
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	6818      	ldr	r0, [r3, #0]
 800f98a:	f107 020b 	add.w	r2, r7, #11
 800f98e:	2301      	movs	r3, #1
 800f990:	2112      	movs	r1, #18
 800f992:	f7ff f975 	bl	800ec80 <Sensor_IO_Write>
 800f996:	4603      	mov	r3, r0
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d001      	beq.n	800f9a0 <BSP_LSM6DSM_ACCELERO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 800f99c:	2301      	movs	r3, #1
 800f99e:	e036      	b.n	800fa0e <BSP_LSM6DSM_ACCELERO_Init+0x11e>
    }
  }
 
  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	68db      	ldr	r3, [r3, #12]
 800f9a6:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d10b      	bne.n	800f9c8 <BSP_LSM6DSM_ACCELERO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	2214      	movs	r2, #20
 800f9b6:	2100      	movs	r1, #0
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f00b f846 	bl	801aa4a <memset>
    *handle = NULL;
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	2200      	movs	r2, #0
 800f9c2:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800f9c4:	2301      	movs	r3, #1
 800f9c6:	e022      	b.n	800fa0e <BSP_LSM6DSM_ACCELERO_Init+0x11e>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	687a      	ldr	r2, [r7, #4]
 800f9ce:	6812      	ldr	r2, [r2, #0]
 800f9d0:	4610      	mov	r0, r2
 800f9d2:	4798      	blx	r3
 800f9d4:	4603      	mov	r3, r0
 800f9d6:	2b01      	cmp	r3, #1
 800f9d8:	d10b      	bne.n	800f9f2 <BSP_LSM6DSM_ACCELERO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	2214      	movs	r2, #20
 800f9e0:	2100      	movs	r1, #0
 800f9e2:	4618      	mov	r0, r3
 800f9e4:	f00b f831 	bl	801aa4a <memset>
    *handle = NULL;
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	2200      	movs	r2, #0
 800f9ec:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800f9ee:	2301      	movs	r3, #1
 800f9f0:	e00d      	b.n	800fa0e <BSP_LSM6DSM_ACCELERO_Init+0x11e>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSM_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSM_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	2104      	movs	r1, #4
 800f9f8:	4618      	mov	r0, r3
 800f9fa:	f7fa ff06 	bl	800a80a <LSM6DSM_ACC_GYRO_W_I2C_DISABLE>
 800f9fe:	4603      	mov	r3, r0
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d101      	bne.n	800fa08 <BSP_LSM6DSM_ACCELERO_Init+0x118>
  {
    return COMPONENT_ERROR;
 800fa04:	2301      	movs	r3, #1
 800fa06:	e002      	b.n	800fa0e <BSP_LSM6DSM_ACCELERO_Init+0x11e>
  }
  
  /* Configure interrupt lines for LSM6DSM */
  LSM6DSM_Sensor_IO_ITConfig();
 800fa08:	f7ff fae2 	bl	800efd0 <LSM6DSM_Sensor_IO_ITConfig>
  
  return COMPONENT_OK;
 800fa0c:	2300      	movs	r3, #0
}
 800fa0e:	4618      	mov	r0, r3
 800fa10:	3710      	adds	r7, #16
 800fa12:	46bd      	mov	sp, r7
 800fa14:	bd80      	pop	{r7, pc}
 800fa16:	bf00      	nop
 800fa18:	20002d24 	.word	0x20002d24
 800fa1c:	20002d4c 	.word	0x20002d4c
 800fa20:	200002e0 	.word	0x200002e0
 800fa24:	2000024c 	.word	0x2000024c
 800fa28:	20002d5c 	.word	0x20002d5c
 800fa2c:	20002c0c 	.word	0x20002c0c

0800fa30 <BSP_LSM303AGR_ACCELERO_Init>:

static DrvStatusTypeDef BSP_LSM303AGR_ACCELERO_Init( void **handle )
{
 800fa30:	b580      	push	{r7, lr}
 800fa32:	b084      	sub	sp, #16
 800fa34:	af00      	add	r7, sp, #0
 800fa36:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 800fa38:	2300      	movs	r3, #0
 800fa3a:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 800fa3c:	2301      	movs	r3, #1
 800fa3e:	72fb      	strb	r3, [r7, #11]
    
  if(ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized == 1)
 800fa40:	4b3e      	ldr	r3, [pc, #248]	@ (800fb3c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa42:	7e5b      	ldrb	r3, [r3, #25]
 800fa44:	2b01      	cmp	r3, #1
 800fa46:	d101      	bne.n	800fa4c <BSP_LSM303AGR_ACCELERO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 800fa48:	2301      	movs	r3, #1
 800fa4a:	e073      	b.n	800fb34 <BSP_LSM303AGR_ACCELERO_Init+0x104>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 800fa4c:	f7fe ff64 	bl	800e918 <Sensor_IO_SPI_Init>
 800fa50:	4603      	mov	r3, r0
 800fa52:	2b01      	cmp	r3, #1
 800fa54:	d101      	bne.n	800fa5a <BSP_LSM303AGR_ACCELERO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800fa56:	2301      	movs	r3, #1
 800fa58:	e06c      	b.n	800fb34 <BSP_LSM303AGR_ACCELERO_Init+0x104>
  }
  
  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].who_am_i      = LSM303AGR_ACC_WHO_AM_I;
 800fa5a:	4b38      	ldr	r3, [pc, #224]	@ (800fb3c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa5c:	2233      	movs	r2, #51	@ 0x33
 800fa5e:	751a      	strb	r2, [r3, #20]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].ifType        = 1; // SPI interface
 800fa60:	4b36      	ldr	r3, [pc, #216]	@ (800fb3c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa62:	2201      	movs	r2, #1
 800fa64:	755a      	strb	r2, [r3, #21]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].address       = LSM303AGR_ACC_I2C_ADDRESS;
 800fa66:	4b35      	ldr	r3, [pc, #212]	@ (800fb3c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa68:	2232      	movs	r2, #50	@ 0x32
 800fa6a:	759a      	strb	r2, [r3, #22]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].spiDevice     = LSM303AGR_X;
 800fa6c:	4b33      	ldr	r3, [pc, #204]	@ (800fb3c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa6e:	2201      	movs	r2, #1
 800fa70:	75da      	strb	r2, [r3, #23]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].instance      = LSM303AGR_X_0;
 800fa72:	4b32      	ldr	r3, [pc, #200]	@ (800fb3c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa74:	2201      	movs	r2, #1
 800fa76:	761a      	strb	r2, [r3, #24]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized = 0;
 800fa78:	4b30      	ldr	r3, [pc, #192]	@ (800fb3c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa7a:	2200      	movs	r2, #0
 800fa7c:	765a      	strb	r2, [r3, #25]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isEnabled     = 0;
 800fa7e:	4b2f      	ldr	r3, [pc, #188]	@ (800fb3c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa80:	2200      	movs	r2, #0
 800fa82:	769a      	strb	r2, [r3, #26]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isCombo       = 1;
 800fa84:	4b2d      	ldr	r3, [pc, #180]	@ (800fb3c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa86:	2201      	movs	r2, #1
 800fa88:	76da      	strb	r2, [r3, #27]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM303AGR_X_0 ];
 800fa8a:	4b2c      	ldr	r3, [pc, #176]	@ (800fb3c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa8c:	4a2c      	ldr	r2, [pc, #176]	@ (800fb40 <BSP_LSM303AGR_ACCELERO_Init+0x110>)
 800fa8e:	61da      	str	r2, [r3, #28]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pVTable       = ( void * )&LSM303AGR_X_Drv;
 800fa90:	4b2a      	ldr	r3, [pc, #168]	@ (800fb3c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa92:	4a2c      	ldr	r2, [pc, #176]	@ (800fb44 <BSP_LSM303AGR_ACCELERO_Init+0x114>)
 800fa94:	621a      	str	r2, [r3, #32]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pExtVTable    = 0;
 800fa96:	4b29      	ldr	r3, [pc, #164]	@ (800fb3c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa98:	2200      	movs	r2, #0
 800fa9a:	625a      	str	r2, [r3, #36]	@ 0x24

  LSM303AGR_X_0_Data.comboData = &LSM303AGR_Combo_Data[0];  
 800fa9c:	4b2a      	ldr	r3, [pc, #168]	@ (800fb48 <BSP_LSM303AGR_ACCELERO_Init+0x118>)
 800fa9e:	4a2b      	ldr	r2, [pc, #172]	@ (800fb4c <BSP_LSM303AGR_ACCELERO_Init+0x11c>)
 800faa0:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM303AGR_X_0 ].pComponentData = ( void * )&LSM303AGR_X_0_Data;
 800faa2:	4b2b      	ldr	r3, [pc, #172]	@ (800fb50 <BSP_LSM303AGR_ACCELERO_Init+0x120>)
 800faa4:	4a28      	ldr	r2, [pc, #160]	@ (800fb48 <BSP_LSM303AGR_ACCELERO_Init+0x118>)
 800faa6:	609a      	str	r2, [r3, #8]
  ACCELERO_Data[ LSM303AGR_X_0 ].pExtData       = 0;
 800faa8:	4b29      	ldr	r3, [pc, #164]	@ (800fb50 <BSP_LSM303AGR_ACCELERO_Init+0x120>)
 800faaa:	2200      	movs	r2, #0
 800faac:	60da      	str	r2, [r3, #12]
  
  *handle = (void *)&ACCELERO_SensorHandle[ LSM303AGR_X_0 ];
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	4a28      	ldr	r2, [pc, #160]	@ (800fb54 <BSP_LSM303AGR_ACCELERO_Init+0x124>)
 800fab2:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	4618      	mov	r0, r3
 800faba:	f7ff f84b 	bl	800eb54 <Sensor_IO_SPI_CS_Init>

  if(LSM303AGR_Combo_Data[0].isMagInitialized == 0)
 800fabe:	4b23      	ldr	r3, [pc, #140]	@ (800fb4c <BSP_LSM303AGR_ACCELERO_Init+0x11c>)
 800fac0:	785b      	ldrb	r3, [r3, #1]
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d10c      	bne.n	800fae0 <BSP_LSM303AGR_ACCELERO_Init+0xb0>
  {  
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM303AGR_ACC_CTRL_REG4, &data, 1) )
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	6818      	ldr	r0, [r3, #0]
 800faca:	f107 020b 	add.w	r2, r7, #11
 800face:	2301      	movs	r3, #1
 800fad0:	2123      	movs	r1, #35	@ 0x23
 800fad2:	f7ff f8d5 	bl	800ec80 <Sensor_IO_Write>
 800fad6:	4603      	mov	r3, r0
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d001      	beq.n	800fae0 <BSP_LSM303AGR_ACCELERO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 800fadc:	2301      	movs	r3, #1
 800fade:	e029      	b.n	800fb34 <BSP_LSM303AGR_ACCELERO_Init+0x104>
    }
  }
 
  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	68db      	ldr	r3, [r3, #12]
 800fae6:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	2b00      	cmp	r3, #0
 800faee:	d10b      	bne.n	800fb08 <BSP_LSM303AGR_ACCELERO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	2214      	movs	r2, #20
 800faf6:	2100      	movs	r1, #0
 800faf8:	4618      	mov	r0, r3
 800fafa:	f00a ffa6 	bl	801aa4a <memset>
    *handle = NULL;
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	2200      	movs	r2, #0
 800fb02:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800fb04:	2301      	movs	r3, #1
 800fb06:	e015      	b.n	800fb34 <BSP_LSM303AGR_ACCELERO_Init+0x104>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	687a      	ldr	r2, [r7, #4]
 800fb0e:	6812      	ldr	r2, [r2, #0]
 800fb10:	4610      	mov	r0, r2
 800fb12:	4798      	blx	r3
 800fb14:	4603      	mov	r3, r0
 800fb16:	2b01      	cmp	r3, #1
 800fb18:	d10b      	bne.n	800fb32 <BSP_LSM303AGR_ACCELERO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	2214      	movs	r2, #20
 800fb20:	2100      	movs	r1, #0
 800fb22:	4618      	mov	r0, r3
 800fb24:	f00a ff91 	bl	801aa4a <memset>
    *handle = NULL;
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	2200      	movs	r2, #0
 800fb2c:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800fb2e:	2301      	movs	r3, #1
 800fb30:	e000      	b.n	800fb34 <BSP_LSM303AGR_ACCELERO_Init+0x104>
  }
  
  return COMPONENT_OK;
 800fb32:	2300      	movs	r3, #0
}
 800fb34:	4618      	mov	r0, r3
 800fb36:	3710      	adds	r7, #16
 800fb38:	46bd      	mov	sp, r7
 800fb3a:	bd80      	pop	{r7, pc}
 800fb3c:	20002d24 	.word	0x20002d24
 800fb40:	20002d54 	.word	0x20002d54
 800fb44:	200001b4 	.word	0x200001b4
 800fb48:	20002d64 	.word	0x20002d64
 800fb4c:	20002c08 	.word	0x20002c08
 800fb50:	20002d4c 	.word	0x20002d4c
 800fb54:	20002d38 	.word	0x20002d38

0800fb58 <BSP_ACCELERO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Sensor_Enable( void *handle )
{
 800fb58:	b580      	push	{r7, lr}
 800fb5a:	b084      	sub	sp, #16
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 800fb64:	2300      	movs	r3, #0
 800fb66:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d101      	bne.n	800fb72 <BSP_ACCELERO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 800fb6e:	2301      	movs	r3, #1
 800fb70:	e012      	b.n	800fb98 <BSP_ACCELERO_Sensor_Enable+0x40>
  }
  
  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	68db      	ldr	r3, [r3, #12]
 800fb76:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 800fb78:	68bb      	ldr	r3, [r7, #8]
 800fb7a:	689b      	ldr	r3, [r3, #8]
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d101      	bne.n	800fb84 <BSP_ACCELERO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 800fb80:	2301      	movs	r3, #1
 800fb82:	e009      	b.n	800fb98 <BSP_ACCELERO_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 800fb84:	68bb      	ldr	r3, [r7, #8]
 800fb86:	689b      	ldr	r3, [r3, #8]
 800fb88:	68f8      	ldr	r0, [r7, #12]
 800fb8a:	4798      	blx	r3
 800fb8c:	4603      	mov	r3, r0
 800fb8e:	2b01      	cmp	r3, #1
 800fb90:	d101      	bne.n	800fb96 <BSP_ACCELERO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 800fb92:	2301      	movs	r3, #1
 800fb94:	e000      	b.n	800fb98 <BSP_ACCELERO_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 800fb96:	2300      	movs	r3, #0
}
 800fb98:	4618      	mov	r0, r3
 800fb9a:	3710      	adds	r7, #16
 800fb9c:	46bd      	mov	sp, r7
 800fb9e:	bd80      	pop	{r7, pc}

0800fba0 <BSP_ACCELERO_IsInitialized>:
 * @param status the pointer to the initialization status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_IsInitialized( void *handle, uint8_t *status )
{
 800fba0:	b480      	push	{r7}
 800fba2:	b085      	sub	sp, #20
 800fba4:	af00      	add	r7, sp, #0
 800fba6:	6078      	str	r0, [r7, #4]
 800fba8:	6039      	str	r1, [r7, #0]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	60fb      	str	r3, [r7, #12]
  
  if(ctx == NULL)
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d101      	bne.n	800fbb8 <BSP_ACCELERO_IsInitialized+0x18>
  {
    return COMPONENT_ERROR;
 800fbb4:	2301      	movs	r3, #1
 800fbb6:	e009      	b.n	800fbcc <BSP_ACCELERO_IsInitialized+0x2c>
  }
  
  if ( status == NULL )
 800fbb8:	683b      	ldr	r3, [r7, #0]
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d101      	bne.n	800fbc2 <BSP_ACCELERO_IsInitialized+0x22>
  {
    return COMPONENT_ERROR;
 800fbbe:	2301      	movs	r3, #1
 800fbc0:	e004      	b.n	800fbcc <BSP_ACCELERO_IsInitialized+0x2c>
  }
  
  *status = ctx->isInitialized;
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	795a      	ldrb	r2, [r3, #5]
 800fbc6:	683b      	ldr	r3, [r7, #0]
 800fbc8:	701a      	strb	r2, [r3, #0]
  
  return COMPONENT_OK;
 800fbca:	2300      	movs	r3, #0
}
 800fbcc:	4618      	mov	r0, r3
 800fbce:	3714      	adds	r7, #20
 800fbd0:	46bd      	mov	sp, r7
 800fbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd6:	4770      	bx	lr

0800fbd8 <BSP_ACCELERO_Get_Instance>:
 * @param instance the pointer to the device instance
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Get_Instance( void *handle, uint8_t *instance )
{
 800fbd8:	b480      	push	{r7}
 800fbda:	b085      	sub	sp, #20
 800fbdc:	af00      	add	r7, sp, #0
 800fbde:	6078      	str	r0, [r7, #4]
 800fbe0:	6039      	str	r1, [r7, #0]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	60fb      	str	r3, [r7, #12]
  
  if(ctx == NULL)
 800fbe6:	68fb      	ldr	r3, [r7, #12]
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d101      	bne.n	800fbf0 <BSP_ACCELERO_Get_Instance+0x18>
  {
    return COMPONENT_ERROR;
 800fbec:	2301      	movs	r3, #1
 800fbee:	e009      	b.n	800fc04 <BSP_ACCELERO_Get_Instance+0x2c>
  }
  
  if ( instance == NULL )
 800fbf0:	683b      	ldr	r3, [r7, #0]
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d101      	bne.n	800fbfa <BSP_ACCELERO_Get_Instance+0x22>
  {
    return COMPONENT_ERROR;
 800fbf6:	2301      	movs	r3, #1
 800fbf8:	e004      	b.n	800fc04 <BSP_ACCELERO_Get_Instance+0x2c>
  }
  
  *instance = ctx->instance;
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	791a      	ldrb	r2, [r3, #4]
 800fbfe:	683b      	ldr	r3, [r7, #0]
 800fc00:	701a      	strb	r2, [r3, #0]
  
  return COMPONENT_OK;
 800fc02:	2300      	movs	r3, #0
}
 800fc04:	4618      	mov	r0, r3
 800fc06:	3714      	adds	r7, #20
 800fc08:	46bd      	mov	sp, r7
 800fc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc0e:	4770      	bx	lr

0800fc10 <BSP_ACCELERO_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written [mg]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Get_Axes( void *handle, SensorAxes_t *acceleration )
{
 800fc10:	b580      	push	{r7, lr}
 800fc12:	b084      	sub	sp, #16
 800fc14:	af00      	add	r7, sp, #0
 800fc16:	6078      	str	r0, [r7, #4]
 800fc18:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 800fc1e:	2300      	movs	r3, #0
 800fc20:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d101      	bne.n	800fc2c <BSP_ACCELERO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 800fc28:	2301      	movs	r3, #1
 800fc2a:	e018      	b.n	800fc5e <BSP_ACCELERO_Get_Axes+0x4e>
  }
  
  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	68db      	ldr	r3, [r3, #12]
 800fc30:	60bb      	str	r3, [r7, #8]
  
  if(acceleration == NULL)
 800fc32:	683b      	ldr	r3, [r7, #0]
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d101      	bne.n	800fc3c <BSP_ACCELERO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 800fc38:	2301      	movs	r3, #1
 800fc3a:	e010      	b.n	800fc5e <BSP_ACCELERO_Get_Axes+0x4e>
  }
  
  if ( driver->Get_Axes == NULL )
 800fc3c:	68bb      	ldr	r3, [r7, #8]
 800fc3e:	699b      	ldr	r3, [r3, #24]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d101      	bne.n	800fc48 <BSP_ACCELERO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 800fc44:	2301      	movs	r3, #1
 800fc46:	e00a      	b.n	800fc5e <BSP_ACCELERO_Get_Axes+0x4e>
  }
  
  if ( driver->Get_Axes( ctx, acceleration ) == COMPONENT_ERROR )
 800fc48:	68bb      	ldr	r3, [r7, #8]
 800fc4a:	699b      	ldr	r3, [r3, #24]
 800fc4c:	6839      	ldr	r1, [r7, #0]
 800fc4e:	68f8      	ldr	r0, [r7, #12]
 800fc50:	4798      	blx	r3
 800fc52:	4603      	mov	r3, r0
 800fc54:	2b01      	cmp	r3, #1
 800fc56:	d101      	bne.n	800fc5c <BSP_ACCELERO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 800fc58:	2301      	movs	r3, #1
 800fc5a:	e000      	b.n	800fc5e <BSP_ACCELERO_Get_Axes+0x4e>
  }
  
  return COMPONENT_OK;
 800fc5c:	2300      	movs	r3, #0
}
 800fc5e:	4618      	mov	r0, r3
 800fc60:	3710      	adds	r7, #16
 800fc62:	46bd      	mov	sp, r7
 800fc64:	bd80      	pop	{r7, pc}

0800fc66 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext>:
 * @note  This function sets the LSM6DS3 accelerometer ODR to 416Hz and the LSM6DS3 accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Enable_Double_Tap_Detection_Ext( void *handle )
{
 800fc66:	b580      	push	{r7, lr}
 800fc68:	b084      	sub	sp, #16
 800fc6a:	af00      	add	r7, sp, #0
 800fc6c:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	60fb      	str	r3, [r7, #12]
  
  if(ctx == NULL)
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d101      	bne.n	800fc7c <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x16>
  {
    return COMPONENT_ERROR;
 800fc78:	2301      	movs	r3, #1
 800fc7a:	e019      	b.n	800fcb0 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x4a>
  }
  
  if ( ctx->pExtVTable == NULL )
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	691b      	ldr	r3, [r3, #16]
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	d101      	bne.n	800fc88 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x22>
  {
    return COMPONENT_ERROR;
 800fc84:	2301      	movs	r3, #1
 800fc86:	e013      	b.n	800fcb0 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x4a>
  }
  
  /* At the moment this feature is only implemented for LSM6DS3 */
  if ( ctx->who_am_i == LSM6DSM_ACC_GYRO_WHO_AM_I )
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	781b      	ldrb	r3, [r3, #0]
 800fc8c:	2b6a      	cmp	r3, #106	@ 0x6a
 800fc8e:	d10e      	bne.n	800fcae <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x48>
  {
    LSM6DSM_X_ExtDrv_t *extDriver = ( LSM6DSM_X_ExtDrv_t * )ctx->pExtVTable;
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	691b      	ldr	r3, [r3, #16]
 800fc94:	60bb      	str	r3, [r7, #8]
    
    if ( extDriver->Enable_Double_Tap_Detection == NULL )
 800fc96:	68bb      	ldr	r3, [r7, #8]
 800fc98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d101      	bne.n	800fca2 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x3c>
    {
      return COMPONENT_ERROR;
 800fc9e:	2301      	movs	r3, #1
 800fca0:	e006      	b.n	800fcb0 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x4a>
    }
    
    else
    {
      return extDriver->Enable_Double_Tap_Detection( ctx );
 800fca2:	68bb      	ldr	r3, [r7, #8]
 800fca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fca6:	68f8      	ldr	r0, [r7, #12]
 800fca8:	4798      	blx	r3
 800fcaa:	4603      	mov	r3, r0
 800fcac:	e000      	b.n	800fcb0 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x4a>
    }
  }
  
  else
  {
    return COMPONENT_ERROR;
 800fcae:	2301      	movs	r3, #1
  }
}
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	3710      	adds	r7, #16
 800fcb4:	46bd      	mov	sp, r7
 800fcb6:	bd80      	pop	{r7, pc}

0800fcb8 <BSP_ACCELERO_Set_Tap_Threshold_Ext>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Set_Tap_Threshold_Ext( void *handle, uint8_t thr )
{
 800fcb8:	b580      	push	{r7, lr}
 800fcba:	b084      	sub	sp, #16
 800fcbc:	af00      	add	r7, sp, #0
 800fcbe:	6078      	str	r0, [r7, #4]
 800fcc0:	460b      	mov	r3, r1
 800fcc2:	70fb      	strb	r3, [r7, #3]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	60fb      	str	r3, [r7, #12]
  
  if(ctx == NULL)
 800fcc8:	68fb      	ldr	r3, [r7, #12]
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d101      	bne.n	800fcd2 <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x1a>
  {
    return COMPONENT_ERROR;
 800fcce:	2301      	movs	r3, #1
 800fcd0:	e01b      	b.n	800fd0a <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x52>
  }
  
  if ( ctx->pExtVTable == NULL )
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	691b      	ldr	r3, [r3, #16]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d101      	bne.n	800fcde <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x26>
  {
    return COMPONENT_ERROR;
 800fcda:	2301      	movs	r3, #1
 800fcdc:	e015      	b.n	800fd0a <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x52>
  }
  
  /* At the moment this feature is only implemented for LSM6DS3 */
  if ( ctx->who_am_i == LSM6DSM_ACC_GYRO_WHO_AM_I )
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	781b      	ldrb	r3, [r3, #0]
 800fce2:	2b6a      	cmp	r3, #106	@ 0x6a
 800fce4:	d110      	bne.n	800fd08 <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x50>
  {
    LSM6DSM_X_ExtDrv_t *extDriver = ( LSM6DSM_X_ExtDrv_t * )ctx->pExtVTable;
 800fce6:	68fb      	ldr	r3, [r7, #12]
 800fce8:	691b      	ldr	r3, [r3, #16]
 800fcea:	60bb      	str	r3, [r7, #8]
    
    if ( extDriver->Set_Tap_Threshold == NULL )
 800fcec:	68bb      	ldr	r3, [r7, #8]
 800fcee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d101      	bne.n	800fcf8 <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x40>
    {
      return COMPONENT_ERROR;
 800fcf4:	2301      	movs	r3, #1
 800fcf6:	e008      	b.n	800fd0a <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x52>
    }
    
    else
    {
      return extDriver->Set_Tap_Threshold( ctx, thr );
 800fcf8:	68bb      	ldr	r3, [r7, #8]
 800fcfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fcfc:	78fa      	ldrb	r2, [r7, #3]
 800fcfe:	4611      	mov	r1, r2
 800fd00:	68f8      	ldr	r0, [r7, #12]
 800fd02:	4798      	blx	r3
 800fd04:	4603      	mov	r3, r0
 800fd06:	e000      	b.n	800fd0a <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x52>
    }
  }
  
  else
  {
    return COMPONENT_ERROR;
 800fd08:	2301      	movs	r3, #1
  }
}
 800fd0a:	4618      	mov	r0, r3
 800fd0c:	3710      	adds	r7, #16
 800fd0e:	46bd      	mov	sp, r7
 800fd10:	bd80      	pop	{r7, pc}
	...

0800fd14 <BSP_GG_Init>:
 * @param handle pointer to the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GG_Init( void **handle )
{
 800fd14:	b580      	push	{r7, lr}
 800fd16:	b084      	sub	sp, #16
 800fd18:	af00      	add	r7, sp, #0
 800fd1a:	6078      	str	r0, [r7, #4]
  GG_Drv_t *driver = NULL;
 800fd1c:	2300      	movs	r3, #0
 800fd1e:	60fb      	str	r3, [r7, #12]
  
  if(GG_SensorHandle[ STC3115_0 ].isInitialized == 1)
 800fd20:	4b32      	ldr	r3, [pc, #200]	@ (800fdec <BSP_GG_Init+0xd8>)
 800fd22:	795b      	ldrb	r3, [r3, #5]
 800fd24:	2b01      	cmp	r3, #1
 800fd26:	d101      	bne.n	800fd2c <BSP_GG_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 800fd28:	2301      	movs	r3, #1
 800fd2a:	e05a      	b.n	800fde2 <BSP_GG_Init+0xce>
  }
  
  if ( Sensor_IO_I2C_Init() == COMPONENT_ERROR )
 800fd2c:	f7fe fde8 	bl	800e900 <Sensor_IO_I2C_Init>
 800fd30:	4603      	mov	r3, r0
 800fd32:	2b01      	cmp	r3, #1
 800fd34:	d101      	bne.n	800fd3a <BSP_GG_Init+0x26>
  {
    return COMPONENT_ERROR;
 800fd36:	2301      	movs	r3, #1
 800fd38:	e053      	b.n	800fde2 <BSP_GG_Init+0xce>
  }
  
  /* Setup sensor handle. */
  GG_SensorHandle[ STC3115_0 ].who_am_i      = STC3115_ID;
 800fd3a:	4b2c      	ldr	r3, [pc, #176]	@ (800fdec <BSP_GG_Init+0xd8>)
 800fd3c:	2214      	movs	r2, #20
 800fd3e:	701a      	strb	r2, [r3, #0]
  GG_SensorHandle[ STC3115_0 ].ifType        = 0; // SPI interface
 800fd40:	4b2a      	ldr	r3, [pc, #168]	@ (800fdec <BSP_GG_Init+0xd8>)
 800fd42:	2200      	movs	r2, #0
 800fd44:	705a      	strb	r2, [r3, #1]
  GG_SensorHandle[ STC3115_0 ].address       = STC3115_SLAVE_ADDRESS;
 800fd46:	4b29      	ldr	r3, [pc, #164]	@ (800fdec <BSP_GG_Init+0xd8>)
 800fd48:	22e0      	movs	r2, #224	@ 0xe0
 800fd4a:	709a      	strb	r2, [r3, #2]
  GG_SensorHandle[ STC3115_0 ].spiDevice     = 0;
 800fd4c:	4b27      	ldr	r3, [pc, #156]	@ (800fdec <BSP_GG_Init+0xd8>)
 800fd4e:	2200      	movs	r2, #0
 800fd50:	70da      	strb	r2, [r3, #3]
  GG_SensorHandle[ STC3115_0 ].instance      = STC3115_0;
 800fd52:	4b26      	ldr	r3, [pc, #152]	@ (800fdec <BSP_GG_Init+0xd8>)
 800fd54:	2200      	movs	r2, #0
 800fd56:	711a      	strb	r2, [r3, #4]
  GG_SensorHandle[ STC3115_0 ].isInitialized = 0;
 800fd58:	4b24      	ldr	r3, [pc, #144]	@ (800fdec <BSP_GG_Init+0xd8>)
 800fd5a:	2200      	movs	r2, #0
 800fd5c:	715a      	strb	r2, [r3, #5]
  GG_SensorHandle[ STC3115_0 ].isEnabled     = 0;
 800fd5e:	4b23      	ldr	r3, [pc, #140]	@ (800fdec <BSP_GG_Init+0xd8>)
 800fd60:	2200      	movs	r2, #0
 800fd62:	719a      	strb	r2, [r3, #6]
  GG_SensorHandle[ STC3115_0 ].isCombo       = 1;
 800fd64:	4b21      	ldr	r3, [pc, #132]	@ (800fdec <BSP_GG_Init+0xd8>)
 800fd66:	2201      	movs	r2, #1
 800fd68:	71da      	strb	r2, [r3, #7]
  GG_SensorHandle[ STC3115_0 ].pData         = ( void * )&GG_Data[ STC3115_0 ];
 800fd6a:	4b20      	ldr	r3, [pc, #128]	@ (800fdec <BSP_GG_Init+0xd8>)
 800fd6c:	4a20      	ldr	r2, [pc, #128]	@ (800fdf0 <BSP_GG_Init+0xdc>)
 800fd6e:	609a      	str	r2, [r3, #8]
  GG_SensorHandle[ STC3115_0 ].pVTable       = ( void * )&STC3115_Drv;
 800fd70:	4b1e      	ldr	r3, [pc, #120]	@ (800fdec <BSP_GG_Init+0xd8>)
 800fd72:	4a20      	ldr	r2, [pc, #128]	@ (800fdf4 <BSP_GG_Init+0xe0>)
 800fd74:	60da      	str	r2, [r3, #12]
  GG_SensorHandle[ STC3115_0 ].pExtVTable    = 0;
 800fd76:	4b1d      	ldr	r3, [pc, #116]	@ (800fdec <BSP_GG_Init+0xd8>)
 800fd78:	2200      	movs	r2, #0
 800fd7a:	611a      	str	r2, [r3, #16]
      
  GG_Data[ STC3115_0 ].pComponentData = ( void * )&STC3115_0_Data;
 800fd7c:	4b1c      	ldr	r3, [pc, #112]	@ (800fdf0 <BSP_GG_Init+0xdc>)
 800fd7e:	4a1e      	ldr	r2, [pc, #120]	@ (800fdf8 <BSP_GG_Init+0xe4>)
 800fd80:	601a      	str	r2, [r3, #0]
  GG_Data[ STC3115_0 ].pExtData       = 0;
 800fd82:	4b1b      	ldr	r3, [pc, #108]	@ (800fdf0 <BSP_GG_Init+0xdc>)
 800fd84:	2200      	movs	r2, #0
 800fd86:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&GG_SensorHandle[ STC3115_0 ];
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	4a18      	ldr	r2, [pc, #96]	@ (800fdec <BSP_GG_Init+0xd8>)
 800fd8c:	601a      	str	r2, [r3, #0]
//  *handle = (void *)GG_SensorHandle;
  
  driver = ( GG_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	681b      	ldr	r3, [r3, #0]
 800fd92:	68db      	ldr	r3, [r3, #12]
 800fd94:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d10b      	bne.n	800fdb6 <BSP_GG_Init+0xa2>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	2214      	movs	r2, #20
 800fda4:	2100      	movs	r1, #0
 800fda6:	4618      	mov	r0, r3
 800fda8:	f00a fe4f 	bl	801aa4a <memset>
    *handle = NULL;
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	2200      	movs	r2, #0
 800fdb0:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800fdb2:	2301      	movs	r3, #1
 800fdb4:	e015      	b.n	800fde2 <BSP_GG_Init+0xce>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	687a      	ldr	r2, [r7, #4]
 800fdbc:	6812      	ldr	r2, [r2, #0]
 800fdbe:	4610      	mov	r0, r2
 800fdc0:	4798      	blx	r3
 800fdc2:	4603      	mov	r3, r0
 800fdc4:	2b01      	cmp	r3, #1
 800fdc6:	d10b      	bne.n	800fde0 <BSP_GG_Init+0xcc>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	2214      	movs	r2, #20
 800fdce:	2100      	movs	r1, #0
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	f00a fe3a 	bl	801aa4a <memset>
    *handle = NULL;
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	2200      	movs	r2, #0
 800fdda:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800fddc:	2301      	movs	r3, #1
 800fdde:	e000      	b.n	800fde2 <BSP_GG_Init+0xce>
  }

  return COMPONENT_OK;
 800fde0:	2300      	movs	r3, #0
}
 800fde2:	4618      	mov	r0, r3
 800fde4:	3710      	adds	r7, #16
 800fde6:	46bd      	mov	sp, r7
 800fde8:	bd80      	pop	{r7, pc}
 800fdea:	bf00      	nop
 800fdec:	20002d6c 	.word	0x20002d6c
 800fdf0:	20002d80 	.word	0x20002d80
 800fdf4:	20000380 	.word	0x20000380
 800fdf8:	20002d88 	.word	0x20002d88

0800fdfc <BSP_GYRO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Init( GYRO_ID_t id, void **handle )
{
 800fdfc:	b580      	push	{r7, lr}
 800fdfe:	b082      	sub	sp, #8
 800fe00:	af00      	add	r7, sp, #0
 800fe02:	4603      	mov	r3, r0
 800fe04:	6039      	str	r1, [r7, #0]
 800fe06:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 800fe08:	683b      	ldr	r3, [r7, #0]
 800fe0a:	2200      	movs	r2, #0
 800fe0c:	601a      	str	r2, [r3, #0]
  
  switch(id)
 800fe0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d007      	beq.n	800fe26 <BSP_GYRO_Init+0x2a>
  {
    case GYRO_SENSORS_AUTO:
    default:
    {
      if( BSP_LSM6DSM_GYRO_Init(handle) == COMPONENT_ERROR )
 800fe16:	6838      	ldr	r0, [r7, #0]
 800fe18:	f000 f816 	bl	800fe48 <BSP_LSM6DSM_GYRO_Init>
 800fe1c:	4603      	mov	r3, r0
 800fe1e:	2b01      	cmp	r3, #1
 800fe20:	d109      	bne.n	800fe36 <BSP_GYRO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 800fe22:	2301      	movs	r3, #1
 800fe24:	e00b      	b.n	800fe3e <BSP_GYRO_Init+0x42>
      }
      break;
    }
    case LSM6DSM_G_0:
    {
      if( BSP_LSM6DSM_GYRO_Init(handle) == COMPONENT_ERROR )
 800fe26:	6838      	ldr	r0, [r7, #0]
 800fe28:	f000 f80e 	bl	800fe48 <BSP_LSM6DSM_GYRO_Init>
 800fe2c:	4603      	mov	r3, r0
 800fe2e:	2b01      	cmp	r3, #1
 800fe30:	d103      	bne.n	800fe3a <BSP_GYRO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 800fe32:	2301      	movs	r3, #1
 800fe34:	e003      	b.n	800fe3e <BSP_GYRO_Init+0x42>
      break;
 800fe36:	bf00      	nop
 800fe38:	e000      	b.n	800fe3c <BSP_GYRO_Init+0x40>
      }
      break;
 800fe3a:	bf00      	nop
    }
  }
  
  return COMPONENT_OK;
 800fe3c:	2300      	movs	r3, #0
}
 800fe3e:	4618      	mov	r0, r3
 800fe40:	3708      	adds	r7, #8
 800fe42:	46bd      	mov	sp, r7
 800fe44:	bd80      	pop	{r7, pc}
	...

0800fe48 <BSP_LSM6DSM_GYRO_Init>:



static DrvStatusTypeDef BSP_LSM6DSM_GYRO_Init( void **handle )
{
 800fe48:	b580      	push	{r7, lr}
 800fe4a:	b084      	sub	sp, #16
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	6078      	str	r0, [r7, #4]
  GYRO_Drv_t *driver = NULL;
 800fe50:	2300      	movs	r3, #0
 800fe52:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 800fe54:	230c      	movs	r3, #12
 800fe56:	72fb      	strb	r3, [r7, #11]
  
  if(GYRO_SensorHandle[ LSM6DSM_G_0 ].isInitialized == 1)
 800fe58:	4b44      	ldr	r3, [pc, #272]	@ (800ff6c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe5a:	795b      	ldrb	r3, [r3, #5]
 800fe5c:	2b01      	cmp	r3, #1
 800fe5e:	d101      	bne.n	800fe64 <BSP_LSM6DSM_GYRO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 800fe60:	2301      	movs	r3, #1
 800fe62:	e07e      	b.n	800ff62 <BSP_LSM6DSM_GYRO_Init+0x11a>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 800fe64:	f7fe fd58 	bl	800e918 <Sensor_IO_SPI_Init>
 800fe68:	4603      	mov	r3, r0
 800fe6a:	2b01      	cmp	r3, #1
 800fe6c:	d101      	bne.n	800fe72 <BSP_LSM6DSM_GYRO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800fe6e:	2301      	movs	r3, #1
 800fe70:	e077      	b.n	800ff62 <BSP_LSM6DSM_GYRO_Init+0x11a>
  }
  
  /* Setup sensor handle. */
  /* Gyroscope - sensor 0 */
  GYRO_SensorHandle[ LSM6DSM_G_0 ].who_am_i      = LSM6DSM_ACC_GYRO_WHO_AM_I;
 800fe72:	4b3e      	ldr	r3, [pc, #248]	@ (800ff6c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe74:	226a      	movs	r2, #106	@ 0x6a
 800fe76:	701a      	strb	r2, [r3, #0]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].ifType        = 1; // SPI interface
 800fe78:	4b3c      	ldr	r3, [pc, #240]	@ (800ff6c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe7a:	2201      	movs	r2, #1
 800fe7c:	705a      	strb	r2, [r3, #1]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].address       = LSM6DSM_ACC_GYRO_I2C_ADDRESS_HIGH;
 800fe7e:	4b3b      	ldr	r3, [pc, #236]	@ (800ff6c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe80:	22d6      	movs	r2, #214	@ 0xd6
 800fe82:	709a      	strb	r2, [r3, #2]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].spiDevice     = LSM6DSM;
 800fe84:	4b39      	ldr	r3, [pc, #228]	@ (800ff6c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe86:	2200      	movs	r2, #0
 800fe88:	70da      	strb	r2, [r3, #3]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].instance      = LSM6DSM_G_0;
 800fe8a:	4b38      	ldr	r3, [pc, #224]	@ (800ff6c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe8c:	2200      	movs	r2, #0
 800fe8e:	711a      	strb	r2, [r3, #4]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].isInitialized = 0;
 800fe90:	4b36      	ldr	r3, [pc, #216]	@ (800ff6c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe92:	2200      	movs	r2, #0
 800fe94:	715a      	strb	r2, [r3, #5]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].isEnabled     = 0;
 800fe96:	4b35      	ldr	r3, [pc, #212]	@ (800ff6c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe98:	2200      	movs	r2, #0
 800fe9a:	719a      	strb	r2, [r3, #6]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].isCombo       = 1;
 800fe9c:	4b33      	ldr	r3, [pc, #204]	@ (800ff6c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe9e:	2201      	movs	r2, #1
 800fea0:	71da      	strb	r2, [r3, #7]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].pData         = ( void * )&GYRO_Data[ LSM6DSM_G_0 ];
 800fea2:	4b32      	ldr	r3, [pc, #200]	@ (800ff6c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fea4:	4a32      	ldr	r2, [pc, #200]	@ (800ff70 <BSP_LSM6DSM_GYRO_Init+0x128>)
 800fea6:	609a      	str	r2, [r3, #8]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].pVTable       = ( void * )&LSM6DSM_G_Drv;
 800fea8:	4b30      	ldr	r3, [pc, #192]	@ (800ff6c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800feaa:	4a32      	ldr	r2, [pc, #200]	@ (800ff74 <BSP_LSM6DSM_GYRO_Init+0x12c>)
 800feac:	60da      	str	r2, [r3, #12]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].pExtVTable    = 0;
 800feae:	4b2f      	ldr	r3, [pc, #188]	@ (800ff6c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800feb0:	2200      	movs	r2, #0
 800feb2:	611a      	str	r2, [r3, #16]

  LSM6DSM_G_0_Data.comboData = &LSM6DSM_Combo_Data[0];
 800feb4:	4b30      	ldr	r3, [pc, #192]	@ (800ff78 <BSP_LSM6DSM_GYRO_Init+0x130>)
 800feb6:	4a31      	ldr	r2, [pc, #196]	@ (800ff7c <BSP_LSM6DSM_GYRO_Init+0x134>)
 800feb8:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSM_G_0 ].pComponentData = ( void * )&LSM6DSM_G_0_Data;
 800feba:	4b2d      	ldr	r3, [pc, #180]	@ (800ff70 <BSP_LSM6DSM_GYRO_Init+0x128>)
 800febc:	4a2e      	ldr	r2, [pc, #184]	@ (800ff78 <BSP_LSM6DSM_GYRO_Init+0x130>)
 800febe:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSM_G_0 ].pExtData       = 0;
 800fec0:	4b2b      	ldr	r3, [pc, #172]	@ (800ff70 <BSP_LSM6DSM_GYRO_Init+0x128>)
 800fec2:	2200      	movs	r2, #0
 800fec4:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&GYRO_SensorHandle[ LSM6DSM_G_0 ];
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	4a28      	ldr	r2, [pc, #160]	@ (800ff6c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800feca:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	4618      	mov	r0, r3
 800fed2:	f7fe fe3f 	bl	800eb54 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSM_Combo_Data[0].isAccInitialized == 0)
 800fed6:	4b29      	ldr	r3, [pc, #164]	@ (800ff7c <BSP_LSM6DSM_GYRO_Init+0x134>)
 800fed8:	781b      	ldrb	r3, [r3, #0]
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d10c      	bne.n	800fef8 <BSP_LSM6DSM_GYRO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSM_ACC_GYRO_CTRL3_C, &data, 1) )
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	6818      	ldr	r0, [r3, #0]
 800fee2:	f107 020b 	add.w	r2, r7, #11
 800fee6:	2301      	movs	r3, #1
 800fee8:	2112      	movs	r1, #18
 800feea:	f7fe fec9 	bl	800ec80 <Sensor_IO_Write>
 800feee:	4603      	mov	r3, r0
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d001      	beq.n	800fef8 <BSP_LSM6DSM_GYRO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 800fef4:	2301      	movs	r3, #1
 800fef6:	e034      	b.n	800ff62 <BSP_LSM6DSM_GYRO_Init+0x11a>
    }
  }
  
  driver = ( GYRO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	68db      	ldr	r3, [r3, #12]
 800fefe:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d10b      	bne.n	800ff20 <BSP_LSM6DSM_GYRO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	2214      	movs	r2, #20
 800ff0e:	2100      	movs	r1, #0
 800ff10:	4618      	mov	r0, r3
 800ff12:	f00a fd9a 	bl	801aa4a <memset>
    *handle = NULL;
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	2200      	movs	r2, #0
 800ff1a:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800ff1c:	2301      	movs	r3, #1
 800ff1e:	e020      	b.n	800ff62 <BSP_LSM6DSM_GYRO_Init+0x11a>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	687a      	ldr	r2, [r7, #4]
 800ff26:	6812      	ldr	r2, [r2, #0]
 800ff28:	4610      	mov	r0, r2
 800ff2a:	4798      	blx	r3
 800ff2c:	4603      	mov	r3, r0
 800ff2e:	2b01      	cmp	r3, #1
 800ff30:	d10b      	bne.n	800ff4a <BSP_LSM6DSM_GYRO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	2214      	movs	r2, #20
 800ff38:	2100      	movs	r1, #0
 800ff3a:	4618      	mov	r0, r3
 800ff3c:	f00a fd85 	bl	801aa4a <memset>
    *handle = NULL;
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	2200      	movs	r2, #0
 800ff44:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800ff46:	2301      	movs	r3, #1
 800ff48:	e00b      	b.n	800ff62 <BSP_LSM6DSM_GYRO_Init+0x11a>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSM_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSM_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	2104      	movs	r1, #4
 800ff50:	4618      	mov	r0, r3
 800ff52:	f7fa fc5a 	bl	800a80a <LSM6DSM_ACC_GYRO_W_I2C_DISABLE>
 800ff56:	4603      	mov	r3, r0
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d101      	bne.n	800ff60 <BSP_LSM6DSM_GYRO_Init+0x118>
  {
    return COMPONENT_ERROR;
 800ff5c:	2301      	movs	r3, #1
 800ff5e:	e000      	b.n	800ff62 <BSP_LSM6DSM_GYRO_Init+0x11a>
  }
  
  return COMPONENT_OK;
 800ff60:	2300      	movs	r3, #0
}
 800ff62:	4618      	mov	r0, r3
 800ff64:	3710      	adds	r7, #16
 800ff66:	46bd      	mov	sp, r7
 800ff68:	bd80      	pop	{r7, pc}
 800ff6a:	bf00      	nop
 800ff6c:	20002df4 	.word	0x20002df4
 800ff70:	20002e08 	.word	0x20002e08
 800ff74:	20000330 	.word	0x20000330
 800ff78:	20002e10 	.word	0x20002e10
 800ff7c:	20002c0c 	.word	0x20002c0c

0800ff80 <BSP_GYRO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Sensor_Enable( void *handle )
{
 800ff80:	b580      	push	{r7, lr}
 800ff82:	b084      	sub	sp, #16
 800ff84:	af00      	add	r7, sp, #0
 800ff86:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 800ff8c:	2300      	movs	r3, #0
 800ff8e:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d101      	bne.n	800ff9a <BSP_GYRO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 800ff96:	2301      	movs	r3, #1
 800ff98:	e012      	b.n	800ffc0 <BSP_GYRO_Sensor_Enable+0x40>
  }
  
  driver = ( GYRO_Drv_t * )ctx->pVTable;
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	68db      	ldr	r3, [r3, #12]
 800ff9e:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 800ffa0:	68bb      	ldr	r3, [r7, #8]
 800ffa2:	689b      	ldr	r3, [r3, #8]
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d101      	bne.n	800ffac <BSP_GYRO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 800ffa8:	2301      	movs	r3, #1
 800ffaa:	e009      	b.n	800ffc0 <BSP_GYRO_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 800ffac:	68bb      	ldr	r3, [r7, #8]
 800ffae:	689b      	ldr	r3, [r3, #8]
 800ffb0:	68f8      	ldr	r0, [r7, #12]
 800ffb2:	4798      	blx	r3
 800ffb4:	4603      	mov	r3, r0
 800ffb6:	2b01      	cmp	r3, #1
 800ffb8:	d101      	bne.n	800ffbe <BSP_GYRO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 800ffba:	2301      	movs	r3, #1
 800ffbc:	e000      	b.n	800ffc0 <BSP_GYRO_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 800ffbe:	2300      	movs	r3, #0
}
 800ffc0:	4618      	mov	r0, r3
 800ffc2:	3710      	adds	r7, #16
 800ffc4:	46bd      	mov	sp, r7
 800ffc6:	bd80      	pop	{r7, pc}

0800ffc8 <BSP_HUMIDITY_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_HUMIDITY_Init( HUMIDITY_ID_t id, void **handle )
{
 800ffc8:	b580      	push	{r7, lr}
 800ffca:	b082      	sub	sp, #8
 800ffcc:	af00      	add	r7, sp, #0
 800ffce:	4603      	mov	r3, r0
 800ffd0:	6039      	str	r1, [r7, #0]
 800ffd2:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 800ffd4:	683b      	ldr	r3, [r7, #0]
 800ffd6:	2200      	movs	r2, #0
 800ffd8:	601a      	str	r2, [r3, #0]
  
  switch(id)
 800ffda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d007      	beq.n	800fff2 <BSP_HUMIDITY_Init+0x2a>
  {
    case HUMIDITY_SENSORS_AUTO:
    default:
    {
      if( BSP_HTS221_HUMIDITY_Init(handle)  == COMPONENT_ERROR )
 800ffe2:	6838      	ldr	r0, [r7, #0]
 800ffe4:	f000 f816 	bl	8010014 <BSP_HTS221_HUMIDITY_Init>
 800ffe8:	4603      	mov	r3, r0
 800ffea:	2b01      	cmp	r3, #1
 800ffec:	d109      	bne.n	8010002 <BSP_HUMIDITY_Init+0x3a>
      {
        return COMPONENT_ERROR;
 800ffee:	2301      	movs	r3, #1
 800fff0:	e00b      	b.n	801000a <BSP_HUMIDITY_Init+0x42>
      }
      break;
    }
    case HTS221_H_0:
    {
      if( BSP_HTS221_HUMIDITY_Init(handle)  == COMPONENT_ERROR )
 800fff2:	6838      	ldr	r0, [r7, #0]
 800fff4:	f000 f80e 	bl	8010014 <BSP_HTS221_HUMIDITY_Init>
 800fff8:	4603      	mov	r3, r0
 800fffa:	2b01      	cmp	r3, #1
 800fffc:	d103      	bne.n	8010006 <BSP_HUMIDITY_Init+0x3e>
      {
        return COMPONENT_ERROR;
 800fffe:	2301      	movs	r3, #1
 8010000:	e003      	b.n	801000a <BSP_HUMIDITY_Init+0x42>
      break;
 8010002:	bf00      	nop
 8010004:	e000      	b.n	8010008 <BSP_HUMIDITY_Init+0x40>
      }
      break;
 8010006:	bf00      	nop
    }
  }
  
  return COMPONENT_OK;
 8010008:	2300      	movs	r3, #0
}
 801000a:	4618      	mov	r0, r3
 801000c:	3708      	adds	r7, #8
 801000e:	46bd      	mov	sp, r7
 8010010:	bd80      	pop	{r7, pc}
	...

08010014 <BSP_HTS221_HUMIDITY_Init>:



static DrvStatusTypeDef BSP_HTS221_HUMIDITY_Init( void **handle )
{
 8010014:	b580      	push	{r7, lr}
 8010016:	b084      	sub	sp, #16
 8010018:	af00      	add	r7, sp, #0
 801001a:	6078      	str	r0, [r7, #4]
  HUMIDITY_Drv_t *driver = NULL;
 801001c:	2300      	movs	r3, #0
 801001e:	60fb      	str	r3, [r7, #12]
  
  if(HUMIDITY_SensorHandle[ HTS221_H_0 ].isInitialized == 1)
 8010020:	4b32      	ldr	r3, [pc, #200]	@ (80100ec <BSP_HTS221_HUMIDITY_Init+0xd8>)
 8010022:	795b      	ldrb	r3, [r3, #5]
 8010024:	2b01      	cmp	r3, #1
 8010026:	d101      	bne.n	801002c <BSP_HTS221_HUMIDITY_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8010028:	2301      	movs	r3, #1
 801002a:	e05a      	b.n	80100e2 <BSP_HTS221_HUMIDITY_Init+0xce>
  }
  
  if ( Sensor_IO_I2C_Init() == COMPONENT_ERROR )
 801002c:	f7fe fc68 	bl	800e900 <Sensor_IO_I2C_Init>
 8010030:	4603      	mov	r3, r0
 8010032:	2b01      	cmp	r3, #1
 8010034:	d101      	bne.n	801003a <BSP_HTS221_HUMIDITY_Init+0x26>
  {
    return COMPONENT_ERROR;
 8010036:	2301      	movs	r3, #1
 8010038:	e053      	b.n	80100e2 <BSP_HTS221_HUMIDITY_Init+0xce>
  }
  
  /* Setup sensor handle. */
  HUMIDITY_SensorHandle[ HTS221_H_0 ].who_am_i      = HTS221_WHO_AM_I_VAL;
 801003a:	4b2c      	ldr	r3, [pc, #176]	@ (80100ec <BSP_HTS221_HUMIDITY_Init+0xd8>)
 801003c:	22bc      	movs	r2, #188	@ 0xbc
 801003e:	701a      	strb	r2, [r3, #0]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].ifType        = 0; // I2C interface
 8010040:	4b2a      	ldr	r3, [pc, #168]	@ (80100ec <BSP_HTS221_HUMIDITY_Init+0xd8>)
 8010042:	2200      	movs	r2, #0
 8010044:	705a      	strb	r2, [r3, #1]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].address       = HTS221_ADDRESS_DEFAULT;
 8010046:	4b29      	ldr	r3, [pc, #164]	@ (80100ec <BSP_HTS221_HUMIDITY_Init+0xd8>)
 8010048:	22be      	movs	r2, #190	@ 0xbe
 801004a:	709a      	strb	r2, [r3, #2]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].instance      = HTS221_H_0;
 801004c:	4b27      	ldr	r3, [pc, #156]	@ (80100ec <BSP_HTS221_HUMIDITY_Init+0xd8>)
 801004e:	2200      	movs	r2, #0
 8010050:	711a      	strb	r2, [r3, #4]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].isInitialized = 0;
 8010052:	4b26      	ldr	r3, [pc, #152]	@ (80100ec <BSP_HTS221_HUMIDITY_Init+0xd8>)
 8010054:	2200      	movs	r2, #0
 8010056:	715a      	strb	r2, [r3, #5]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].isEnabled     = 0;
 8010058:	4b24      	ldr	r3, [pc, #144]	@ (80100ec <BSP_HTS221_HUMIDITY_Init+0xd8>)
 801005a:	2200      	movs	r2, #0
 801005c:	719a      	strb	r2, [r3, #6]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].isCombo       = 1;
 801005e:	4b23      	ldr	r3, [pc, #140]	@ (80100ec <BSP_HTS221_HUMIDITY_Init+0xd8>)
 8010060:	2201      	movs	r2, #1
 8010062:	71da      	strb	r2, [r3, #7]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].pData         = ( void * )&HUMIDITY_Data[ HTS221_H_0 ];
 8010064:	4b21      	ldr	r3, [pc, #132]	@ (80100ec <BSP_HTS221_HUMIDITY_Init+0xd8>)
 8010066:	4a22      	ldr	r2, [pc, #136]	@ (80100f0 <BSP_HTS221_HUMIDITY_Init+0xdc>)
 8010068:	609a      	str	r2, [r3, #8]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].pVTable       = ( void * )&HTS221_H_Drv;
 801006a:	4b20      	ldr	r3, [pc, #128]	@ (80100ec <BSP_HTS221_HUMIDITY_Init+0xd8>)
 801006c:	4a21      	ldr	r2, [pc, #132]	@ (80100f4 <BSP_HTS221_HUMIDITY_Init+0xe0>)
 801006e:	60da      	str	r2, [r3, #12]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].pExtVTable    = 0;
 8010070:	4b1e      	ldr	r3, [pc, #120]	@ (80100ec <BSP_HTS221_HUMIDITY_Init+0xd8>)
 8010072:	2200      	movs	r2, #0
 8010074:	611a      	str	r2, [r3, #16]
  
  HTS221_H_0_Data.comboData = &HTS221_Combo_Data[0];
 8010076:	4b20      	ldr	r3, [pc, #128]	@ (80100f8 <BSP_HTS221_HUMIDITY_Init+0xe4>)
 8010078:	4a20      	ldr	r2, [pc, #128]	@ (80100fc <BSP_HTS221_HUMIDITY_Init+0xe8>)
 801007a:	601a      	str	r2, [r3, #0]
  HUMIDITY_Data[ HTS221_H_0 ].pComponentData = ( void * )&HTS221_H_0_Data;
 801007c:	4b1c      	ldr	r3, [pc, #112]	@ (80100f0 <BSP_HTS221_HUMIDITY_Init+0xdc>)
 801007e:	4a1e      	ldr	r2, [pc, #120]	@ (80100f8 <BSP_HTS221_HUMIDITY_Init+0xe4>)
 8010080:	601a      	str	r2, [r3, #0]
  HUMIDITY_Data[ HTS221_H_0 ].pExtData       = 0;
 8010082:	4b1b      	ldr	r3, [pc, #108]	@ (80100f0 <BSP_HTS221_HUMIDITY_Init+0xdc>)
 8010084:	2200      	movs	r2, #0
 8010086:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&HUMIDITY_SensorHandle[ HTS221_H_0 ];
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	4a18      	ldr	r2, [pc, #96]	@ (80100ec <BSP_HTS221_HUMIDITY_Init+0xd8>)
 801008c:	601a      	str	r2, [r3, #0]
  
  driver = ( HUMIDITY_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	68db      	ldr	r3, [r3, #12]
 8010094:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8010096:	68fb      	ldr	r3, [r7, #12]
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	2b00      	cmp	r3, #0
 801009c:	d10b      	bne.n	80100b6 <BSP_HTS221_HUMIDITY_Init+0xa2>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	681b      	ldr	r3, [r3, #0]
 80100a2:	2214      	movs	r2, #20
 80100a4:	2100      	movs	r1, #0
 80100a6:	4618      	mov	r0, r3
 80100a8:	f00a fccf 	bl	801aa4a <memset>
    *handle = NULL;
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	2200      	movs	r2, #0
 80100b0:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80100b2:	2301      	movs	r3, #1
 80100b4:	e015      	b.n	80100e2 <BSP_HTS221_HUMIDITY_Init+0xce>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	687a      	ldr	r2, [r7, #4]
 80100bc:	6812      	ldr	r2, [r2, #0]
 80100be:	4610      	mov	r0, r2
 80100c0:	4798      	blx	r3
 80100c2:	4603      	mov	r3, r0
 80100c4:	2b01      	cmp	r3, #1
 80100c6:	d10b      	bne.n	80100e0 <BSP_HTS221_HUMIDITY_Init+0xcc>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	2214      	movs	r2, #20
 80100ce:	2100      	movs	r1, #0
 80100d0:	4618      	mov	r0, r3
 80100d2:	f00a fcba 	bl	801aa4a <memset>
    *handle = NULL;
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	2200      	movs	r2, #0
 80100da:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80100dc:	2301      	movs	r3, #1
 80100de:	e000      	b.n	80100e2 <BSP_HTS221_HUMIDITY_Init+0xce>
  }
  
  return COMPONENT_OK;
 80100e0:	2300      	movs	r3, #0
}
 80100e2:	4618      	mov	r0, r3
 80100e4:	3710      	adds	r7, #16
 80100e6:	46bd      	mov	sp, r7
 80100e8:	bd80      	pop	{r7, pc}
 80100ea:	bf00      	nop
 80100ec:	20002e18 	.word	0x20002e18
 80100f0:	20002e2c 	.word	0x20002e2c
 80100f4:	2000006c 	.word	0x2000006c
 80100f8:	20002e34 	.word	0x20002e34
 80100fc:	20002bfc 	.word	0x20002bfc

08010100 <BSP_HUMIDITY_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_HUMIDITY_Sensor_Enable( void *handle )
{
 8010100:	b580      	push	{r7, lr}
 8010102:	b084      	sub	sp, #16
 8010104:	af00      	add	r7, sp, #0
 8010106:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	60fb      	str	r3, [r7, #12]
  HUMIDITY_Drv_t *driver = NULL;
 801010c:	2300      	movs	r3, #0
 801010e:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	2b00      	cmp	r3, #0
 8010114:	d101      	bne.n	801011a <BSP_HUMIDITY_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8010116:	2301      	movs	r3, #1
 8010118:	e012      	b.n	8010140 <BSP_HUMIDITY_Sensor_Enable+0x40>
  }
  
  driver = ( HUMIDITY_Drv_t * )ctx->pVTable;
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	68db      	ldr	r3, [r3, #12]
 801011e:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 8010120:	68bb      	ldr	r3, [r7, #8]
 8010122:	689b      	ldr	r3, [r3, #8]
 8010124:	2b00      	cmp	r3, #0
 8010126:	d101      	bne.n	801012c <BSP_HUMIDITY_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8010128:	2301      	movs	r3, #1
 801012a:	e009      	b.n	8010140 <BSP_HUMIDITY_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 801012c:	68bb      	ldr	r3, [r7, #8]
 801012e:	689b      	ldr	r3, [r3, #8]
 8010130:	68f8      	ldr	r0, [r7, #12]
 8010132:	4798      	blx	r3
 8010134:	4603      	mov	r3, r0
 8010136:	2b01      	cmp	r3, #1
 8010138:	d101      	bne.n	801013e <BSP_HUMIDITY_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 801013a:	2301      	movs	r3, #1
 801013c:	e000      	b.n	8010140 <BSP_HUMIDITY_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 801013e:	2300      	movs	r3, #0
}
 8010140:	4618      	mov	r0, r3
 8010142:	3710      	adds	r7, #16
 8010144:	46bd      	mov	sp, r7
 8010146:	bd80      	pop	{r7, pc}

08010148 <BSP_MAGNETO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Init( MAGNETO_ID_t id, void **handle )
{
 8010148:	b580      	push	{r7, lr}
 801014a:	b082      	sub	sp, #8
 801014c:	af00      	add	r7, sp, #0
 801014e:	4603      	mov	r3, r0
 8010150:	6039      	str	r1, [r7, #0]
 8010152:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8010154:	683b      	ldr	r3, [r7, #0]
 8010156:	2200      	movs	r2, #0
 8010158:	601a      	str	r2, [r3, #0]
  
  switch(id)
 801015a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801015e:	2b00      	cmp	r3, #0
 8010160:	d007      	beq.n	8010172 <BSP_MAGNETO_Init+0x2a>
  {
    case MAGNETO_SENSORS_AUTO:
    default:
    {
      if( BSP_LSM303AGR_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8010162:	6838      	ldr	r0, [r7, #0]
 8010164:	f000 f816 	bl	8010194 <BSP_LSM303AGR_MAGNETO_Init>
 8010168:	4603      	mov	r3, r0
 801016a:	2b01      	cmp	r3, #1
 801016c:	d109      	bne.n	8010182 <BSP_MAGNETO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 801016e:	2301      	movs	r3, #1
 8010170:	e00b      	b.n	801018a <BSP_MAGNETO_Init+0x42>
      }
      break;
    }
    case LSM303AGR_M_0:
    {
      if( BSP_LSM303AGR_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8010172:	6838      	ldr	r0, [r7, #0]
 8010174:	f000 f80e 	bl	8010194 <BSP_LSM303AGR_MAGNETO_Init>
 8010178:	4603      	mov	r3, r0
 801017a:	2b01      	cmp	r3, #1
 801017c:	d103      	bne.n	8010186 <BSP_MAGNETO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 801017e:	2301      	movs	r3, #1
 8010180:	e003      	b.n	801018a <BSP_MAGNETO_Init+0x42>
      break;
 8010182:	bf00      	nop
 8010184:	e000      	b.n	8010188 <BSP_MAGNETO_Init+0x40>
      }
      break;
 8010186:	bf00      	nop
    }
  }
  
  return COMPONENT_OK;
 8010188:	2300      	movs	r3, #0
}
 801018a:	4618      	mov	r0, r3
 801018c:	3708      	adds	r7, #8
 801018e:	46bd      	mov	sp, r7
 8010190:	bd80      	pop	{r7, pc}
	...

08010194 <BSP_LSM303AGR_MAGNETO_Init>:


static DrvStatusTypeDef BSP_LSM303AGR_MAGNETO_Init( void **handle )
{
 8010194:	b580      	push	{r7, lr}
 8010196:	b084      	sub	sp, #16
 8010198:	af00      	add	r7, sp, #0
 801019a:	6078      	str	r0, [r7, #4]
  MAGNETO_Drv_t *driver = NULL;
 801019c:	2300      	movs	r3, #0
 801019e:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 80101a0:	2301      	movs	r3, #1
 80101a2:	72fb      	strb	r3, [r7, #11]
  
  if(MAGNETO_SensorHandle[ LSM303AGR_M_0 ].isInitialized == 1)
 80101a4:	4b44      	ldr	r3, [pc, #272]	@ (80102b8 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101a6:	795b      	ldrb	r3, [r3, #5]
 80101a8:	2b01      	cmp	r3, #1
 80101aa:	d101      	bne.n	80101b0 <BSP_LSM303AGR_MAGNETO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 80101ac:	2301      	movs	r3, #1
 80101ae:	e07e      	b.n	80102ae <BSP_LSM303AGR_MAGNETO_Init+0x11a>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 80101b0:	f7fe fbb2 	bl	800e918 <Sensor_IO_SPI_Init>
 80101b4:	4603      	mov	r3, r0
 80101b6:	2b01      	cmp	r3, #1
 80101b8:	d101      	bne.n	80101be <BSP_LSM303AGR_MAGNETO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 80101ba:	2301      	movs	r3, #1
 80101bc:	e077      	b.n	80102ae <BSP_LSM303AGR_MAGNETO_Init+0x11a>
  }
  
  /* Setup sensor handle. */
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].who_am_i      = LSM303AGR_MAG_WHO_AM_I;
 80101be:	4b3e      	ldr	r3, [pc, #248]	@ (80102b8 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101c0:	2240      	movs	r2, #64	@ 0x40
 80101c2:	701a      	strb	r2, [r3, #0]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].ifType        = 1; // SPI interface
 80101c4:	4b3c      	ldr	r3, [pc, #240]	@ (80102b8 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101c6:	2201      	movs	r2, #1
 80101c8:	705a      	strb	r2, [r3, #1]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].address       = LSM303AGR_MAG_I2C_ADDRESS;
 80101ca:	4b3b      	ldr	r3, [pc, #236]	@ (80102b8 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101cc:	223c      	movs	r2, #60	@ 0x3c
 80101ce:	709a      	strb	r2, [r3, #2]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].spiDevice     = LSM303AGR_M;
 80101d0:	4b39      	ldr	r3, [pc, #228]	@ (80102b8 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101d2:	2202      	movs	r2, #2
 80101d4:	70da      	strb	r2, [r3, #3]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].instance      = LSM303AGR_M_0;
 80101d6:	4b38      	ldr	r3, [pc, #224]	@ (80102b8 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101d8:	2200      	movs	r2, #0
 80101da:	711a      	strb	r2, [r3, #4]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].isInitialized = 0;
 80101dc:	4b36      	ldr	r3, [pc, #216]	@ (80102b8 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101de:	2200      	movs	r2, #0
 80101e0:	715a      	strb	r2, [r3, #5]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].isEnabled     = 0;
 80101e2:	4b35      	ldr	r3, [pc, #212]	@ (80102b8 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101e4:	2200      	movs	r2, #0
 80101e6:	719a      	strb	r2, [r3, #6]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].isCombo       = 0;
 80101e8:	4b33      	ldr	r3, [pc, #204]	@ (80102b8 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101ea:	2200      	movs	r2, #0
 80101ec:	71da      	strb	r2, [r3, #7]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].pData         = ( void * )&MAGNETO_Data[ LSM303AGR_M_0 ];
 80101ee:	4b32      	ldr	r3, [pc, #200]	@ (80102b8 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101f0:	4a32      	ldr	r2, [pc, #200]	@ (80102bc <BSP_LSM303AGR_MAGNETO_Init+0x128>)
 80101f2:	609a      	str	r2, [r3, #8]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].pVTable       = ( void * )&LSM303AGR_M_Drv;
 80101f4:	4b30      	ldr	r3, [pc, #192]	@ (80102b8 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101f6:	4a32      	ldr	r2, [pc, #200]	@ (80102c0 <BSP_LSM303AGR_MAGNETO_Init+0x12c>)
 80101f8:	60da      	str	r2, [r3, #12]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].pExtVTable    = 0;
 80101fa:	4b2f      	ldr	r3, [pc, #188]	@ (80102b8 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101fc:	2200      	movs	r2, #0
 80101fe:	611a      	str	r2, [r3, #16]

  LSM303AGR_M_0_Data.comboData = &LSM303AGR_Combo_Data[0];  
 8010200:	4b30      	ldr	r3, [pc, #192]	@ (80102c4 <BSP_LSM303AGR_MAGNETO_Init+0x130>)
 8010202:	4a31      	ldr	r2, [pc, #196]	@ (80102c8 <BSP_LSM303AGR_MAGNETO_Init+0x134>)
 8010204:	601a      	str	r2, [r3, #0]
  MAGNETO_Data[ LSM303AGR_M_0 ].pComponentData = ( void * )&LSM303AGR_M_0_Data;
 8010206:	4b2d      	ldr	r3, [pc, #180]	@ (80102bc <BSP_LSM303AGR_MAGNETO_Init+0x128>)
 8010208:	4a2e      	ldr	r2, [pc, #184]	@ (80102c4 <BSP_LSM303AGR_MAGNETO_Init+0x130>)
 801020a:	601a      	str	r2, [r3, #0]
  MAGNETO_Data[ LSM303AGR_M_0 ].pExtData       = 0;
 801020c:	4b2b      	ldr	r3, [pc, #172]	@ (80102bc <BSP_LSM303AGR_MAGNETO_Init+0x128>)
 801020e:	2200      	movs	r2, #0
 8010210:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&MAGNETO_SensorHandle[ LSM303AGR_M_0 ];
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	4a28      	ldr	r2, [pc, #160]	@ (80102b8 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 8010216:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	4618      	mov	r0, r3
 801021e:	f7fe fc99 	bl	800eb54 <Sensor_IO_SPI_CS_Init>
  
  if(LSM303AGR_Combo_Data[0].isAccInitialized == 0)
 8010222:	4b29      	ldr	r3, [pc, #164]	@ (80102c8 <BSP_LSM303AGR_MAGNETO_Init+0x134>)
 8010224:	781b      	ldrb	r3, [r3, #0]
 8010226:	2b00      	cmp	r3, #0
 8010228:	d10c      	bne.n	8010244 <BSP_LSM303AGR_MAGNETO_Init+0xb0>
  {  
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, 0X23, &data, 1) )
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	6818      	ldr	r0, [r3, #0]
 801022e:	f107 020b 	add.w	r2, r7, #11
 8010232:	2301      	movs	r3, #1
 8010234:	2123      	movs	r1, #35	@ 0x23
 8010236:	f7fe fd23 	bl	800ec80 <Sensor_IO_Write>
 801023a:	4603      	mov	r3, r0
 801023c:	2b00      	cmp	r3, #0
 801023e:	d001      	beq.n	8010244 <BSP_LSM303AGR_MAGNETO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8010240:	2301      	movs	r3, #1
 8010242:	e034      	b.n	80102ae <BSP_LSM303AGR_MAGNETO_Init+0x11a>
    }
  }
  
  driver = ( MAGNETO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	681b      	ldr	r3, [r3, #0]
 8010248:	68db      	ldr	r3, [r3, #12]
 801024a:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	2b00      	cmp	r3, #0
 8010252:	d10b      	bne.n	801026c <BSP_LSM303AGR_MAGNETO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	681b      	ldr	r3, [r3, #0]
 8010258:	2214      	movs	r2, #20
 801025a:	2100      	movs	r1, #0
 801025c:	4618      	mov	r0, r3
 801025e:	f00a fbf4 	bl	801aa4a <memset>
    *handle = NULL;
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	2200      	movs	r2, #0
 8010266:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8010268:	2301      	movs	r3, #1
 801026a:	e020      	b.n	80102ae <BSP_LSM303AGR_MAGNETO_Init+0x11a>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	687a      	ldr	r2, [r7, #4]
 8010272:	6812      	ldr	r2, [r2, #0]
 8010274:	4610      	mov	r0, r2
 8010276:	4798      	blx	r3
 8010278:	4603      	mov	r3, r0
 801027a:	2b01      	cmp	r3, #1
 801027c:	d10b      	bne.n	8010296 <BSP_LSM303AGR_MAGNETO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	2214      	movs	r2, #20
 8010284:	2100      	movs	r1, #0
 8010286:	4618      	mov	r0, r3
 8010288:	f00a fbdf 	bl	801aa4a <memset>
    *handle = NULL;
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	2200      	movs	r2, #0
 8010290:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8010292:	2301      	movs	r3, #1
 8010294:	e00b      	b.n	80102ae <BSP_LSM303AGR_MAGNETO_Init+0x11a>
  }

  /* Disable I2C interface */
  if ( LSM303AGR_MAG_W_I2C_DIS( *handle, LSM303AGR_MAG_I2C_DISABLED ) == MEMS_ERROR )
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	2120      	movs	r1, #32
 801029c:	4618      	mov	r0, r3
 801029e:	f7f9 fd11 	bl	8009cc4 <LSM303AGR_MAG_W_I2C_DIS>
 80102a2:	4603      	mov	r3, r0
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d101      	bne.n	80102ac <BSP_LSM303AGR_MAGNETO_Init+0x118>
  {
    return COMPONENT_ERROR;
 80102a8:	2301      	movs	r3, #1
 80102aa:	e000      	b.n	80102ae <BSP_LSM303AGR_MAGNETO_Init+0x11a>
  }
  
  return COMPONENT_OK;
 80102ac:	2300      	movs	r3, #0
}
 80102ae:	4618      	mov	r0, r3
 80102b0:	3710      	adds	r7, #16
 80102b2:	46bd      	mov	sp, r7
 80102b4:	bd80      	pop	{r7, pc}
 80102b6:	bf00      	nop
 80102b8:	20002e38 	.word	0x20002e38
 80102bc:	20002e4c 	.word	0x20002e4c
 80102c0:	20000204 	.word	0x20000204
 80102c4:	20002e54 	.word	0x20002e54
 80102c8:	20002c08 	.word	0x20002c08

080102cc <BSP_MAGNETO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Sensor_Enable( void *handle )
{
 80102cc:	b580      	push	{r7, lr}
 80102ce:	b084      	sub	sp, #16
 80102d0:	af00      	add	r7, sp, #0
 80102d2:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 80102d8:	2300      	movs	r3, #0
 80102da:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 80102dc:	68fb      	ldr	r3, [r7, #12]
 80102de:	2b00      	cmp	r3, #0
 80102e0:	d101      	bne.n	80102e6 <BSP_MAGNETO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 80102e2:	2301      	movs	r3, #1
 80102e4:	e012      	b.n	801030c <BSP_MAGNETO_Sensor_Enable+0x40>
  }
  
  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	68db      	ldr	r3, [r3, #12]
 80102ea:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 80102ec:	68bb      	ldr	r3, [r7, #8]
 80102ee:	689b      	ldr	r3, [r3, #8]
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d101      	bne.n	80102f8 <BSP_MAGNETO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 80102f4:	2301      	movs	r3, #1
 80102f6:	e009      	b.n	801030c <BSP_MAGNETO_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 80102f8:	68bb      	ldr	r3, [r7, #8]
 80102fa:	689b      	ldr	r3, [r3, #8]
 80102fc:	68f8      	ldr	r0, [r7, #12]
 80102fe:	4798      	blx	r3
 8010300:	4603      	mov	r3, r0
 8010302:	2b01      	cmp	r3, #1
 8010304:	d101      	bne.n	801030a <BSP_MAGNETO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8010306:	2301      	movs	r3, #1
 8010308:	e000      	b.n	801030c <BSP_MAGNETO_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 801030a:	2300      	movs	r3, #0
}
 801030c:	4618      	mov	r0, r3
 801030e:	3710      	adds	r7, #16
 8010310:	46bd      	mov	sp, r7
 8010312:	bd80      	pop	{r7, pc}

08010314 <BSP_PRESSURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Init( PRESSURE_ID_t id, void **handle )
{
 8010314:	b580      	push	{r7, lr}
 8010316:	b082      	sub	sp, #8
 8010318:	af00      	add	r7, sp, #0
 801031a:	4603      	mov	r3, r0
 801031c:	6039      	str	r1, [r7, #0]
 801031e:	71fb      	strb	r3, [r7, #7]
  *handle = NULL;
 8010320:	683b      	ldr	r3, [r7, #0]
 8010322:	2200      	movs	r2, #0
 8010324:	601a      	str	r2, [r3, #0]
  
  switch(id)
 8010326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801032a:	2b00      	cmp	r3, #0
 801032c:	d007      	beq.n	801033e <BSP_PRESSURE_Init+0x2a>
  {
    case PRESSURE_SENSORS_AUTO:
    default:
    {
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 801032e:	6838      	ldr	r0, [r7, #0]
 8010330:	f000 f816 	bl	8010360 <BSP_LPS22HB_PRESSURE_Init>
 8010334:	4603      	mov	r3, r0
 8010336:	2b01      	cmp	r3, #1
 8010338:	d109      	bne.n	801034e <BSP_PRESSURE_Init+0x3a>
      {
        return COMPONENT_ERROR;
 801033a:	2301      	movs	r3, #1
 801033c:	e00b      	b.n	8010356 <BSP_PRESSURE_Init+0x42>
      }
      break;
    }
    case LPS22HB_P_0:
    {
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 801033e:	6838      	ldr	r0, [r7, #0]
 8010340:	f000 f80e 	bl	8010360 <BSP_LPS22HB_PRESSURE_Init>
 8010344:	4603      	mov	r3, r0
 8010346:	2b01      	cmp	r3, #1
 8010348:	d103      	bne.n	8010352 <BSP_PRESSURE_Init+0x3e>
      {
        return COMPONENT_ERROR;
 801034a:	2301      	movs	r3, #1
 801034c:	e003      	b.n	8010356 <BSP_PRESSURE_Init+0x42>
      break;
 801034e:	bf00      	nop
 8010350:	e000      	b.n	8010354 <BSP_PRESSURE_Init+0x40>
      }
      break;
 8010352:	bf00      	nop
    }
  }
  
  return COMPONENT_OK;
 8010354:	2300      	movs	r3, #0
}
 8010356:	4618      	mov	r0, r3
 8010358:	3708      	adds	r7, #8
 801035a:	46bd      	mov	sp, r7
 801035c:	bd80      	pop	{r7, pc}
	...

08010360 <BSP_LPS22HB_PRESSURE_Init>:

static DrvStatusTypeDef BSP_LPS22HB_PRESSURE_Init( void **handle )
{
 8010360:	b580      	push	{r7, lr}
 8010362:	b084      	sub	sp, #16
 8010364:	af00      	add	r7, sp, #0
 8010366:	6078      	str	r0, [r7, #4]
  PRESSURE_Drv_t *driver = NULL;
 8010368:	2300      	movs	r3, #0
 801036a:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 801036c:	2301      	movs	r3, #1
 801036e:	72fb      	strb	r3, [r7, #11]
  
  if(PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized == 1)
 8010370:	4b52      	ldr	r3, [pc, #328]	@ (80104bc <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8010372:	795b      	ldrb	r3, [r3, #5]
 8010374:	2b01      	cmp	r3, #1
 8010376:	d101      	bne.n	801037c <BSP_LPS22HB_PRESSURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8010378:	2301      	movs	r3, #1
 801037a:	e09b      	b.n	80104b4 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 801037c:	f7fe facc 	bl	800e918 <Sensor_IO_SPI_Init>
 8010380:	4603      	mov	r3, r0
 8010382:	2b01      	cmp	r3, #1
 8010384:	d101      	bne.n	801038a <BSP_LPS22HB_PRESSURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8010386:	2301      	movs	r3, #1
 8010388:	e094      	b.n	80104b4 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Setup sensor handle. */
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 801038a:	4b4c      	ldr	r3, [pc, #304]	@ (80104bc <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 801038c:	22b1      	movs	r2, #177	@ 0xb1
 801038e:	701a      	strb	r2, [r3, #0]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].ifType        = 1; // SPI interface
 8010390:	4b4a      	ldr	r3, [pc, #296]	@ (80104bc <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8010392:	2201      	movs	r2, #1
 8010394:	705a      	strb	r2, [r3, #1]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].address       = LPS22HB_ADDRESS_HIGH;
 8010396:	4b49      	ldr	r3, [pc, #292]	@ (80104bc <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8010398:	22ba      	movs	r2, #186	@ 0xba
 801039a:	709a      	strb	r2, [r3, #2]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].spiDevice     = LPS22HB;
 801039c:	4b47      	ldr	r3, [pc, #284]	@ (80104bc <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 801039e:	2203      	movs	r2, #3
 80103a0:	70da      	strb	r2, [r3, #3]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].instance      = LPS22HB_P_0;
 80103a2:	4b46      	ldr	r3, [pc, #280]	@ (80104bc <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80103a4:	2200      	movs	r2, #0
 80103a6:	711a      	strb	r2, [r3, #4]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized = 0;
 80103a8:	4b44      	ldr	r3, [pc, #272]	@ (80104bc <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80103aa:	2200      	movs	r2, #0
 80103ac:	715a      	strb	r2, [r3, #5]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isEnabled     = 0;
 80103ae:	4b43      	ldr	r3, [pc, #268]	@ (80104bc <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80103b0:	2200      	movs	r2, #0
 80103b2:	719a      	strb	r2, [r3, #6]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isCombo       = 1;
 80103b4:	4b41      	ldr	r3, [pc, #260]	@ (80104bc <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80103b6:	2201      	movs	r2, #1
 80103b8:	71da      	strb	r2, [r3, #7]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pData         = ( void * )&PRESSURE_Data[ LPS22HB_P_0 ];
 80103ba:	4b40      	ldr	r3, [pc, #256]	@ (80104bc <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80103bc:	4a40      	ldr	r2, [pc, #256]	@ (80104c0 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 80103be:	609a      	str	r2, [r3, #8]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pVTable       = ( void * )&LPS22HB_P_Drv;
 80103c0:	4b3e      	ldr	r3, [pc, #248]	@ (80104bc <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80103c2:	4a40      	ldr	r2, [pc, #256]	@ (80104c4 <BSP_LPS22HB_PRESSURE_Init+0x164>)
 80103c4:	60da      	str	r2, [r3, #12]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pExtVTable    = 0;
 80103c6:	4b3d      	ldr	r3, [pc, #244]	@ (80104bc <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80103c8:	2200      	movs	r2, #0
 80103ca:	611a      	str	r2, [r3, #16]
      
  LPS22HB_P_0_Data.comboData = &LPS22HB_Combo_Data[0];
 80103cc:	4b3e      	ldr	r3, [pc, #248]	@ (80104c8 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 80103ce:	4a3f      	ldr	r2, [pc, #252]	@ (80104cc <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 80103d0:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pComponentData = ( void * )&LPS22HB_P_0_Data;
 80103d2:	4b3b      	ldr	r3, [pc, #236]	@ (80104c0 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 80103d4:	4a3c      	ldr	r2, [pc, #240]	@ (80104c8 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 80103d6:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pExtData       = 0;
 80103d8:	4b39      	ldr	r3, [pc, #228]	@ (80104c0 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 80103da:	2200      	movs	r2, #0
 80103dc:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&PRESSURE_SensorHandle[ LPS22HB_P_0 ];
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	4a36      	ldr	r2, [pc, #216]	@ (80104bc <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80103e2:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	4618      	mov	r0, r3
 80103ea:	f7fe fbb3 	bl	800eb54 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isTempInitialized == 0)
 80103ee:	4b37      	ldr	r3, [pc, #220]	@ (80104cc <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 80103f0:	785b      	ldrb	r3, [r3, #1]
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	d129      	bne.n	801044a <BSP_LPS22HB_PRESSURE_Init+0xea>
  {
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	6818      	ldr	r0, [r3, #0]
 80103fa:	f107 020b 	add.w	r2, r7, #11
 80103fe:	2301      	movs	r3, #1
 8010400:	2110      	movs	r1, #16
 8010402:	f7fe fc3d 	bl	800ec80 <Sensor_IO_Write>
 8010406:	4603      	mov	r3, r0
 8010408:	2b00      	cmp	r3, #0
 801040a:	d001      	beq.n	8010410 <BSP_LPS22HB_PRESSURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 801040c:	2301      	movs	r3, #1
 801040e:	e051      	b.n	80104b4 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	4618      	mov	r0, r3
 8010416:	f7f6 ff34 	bl	8007282 <LPS22HB_SwResetAndMemoryBoot>
 801041a:	4603      	mov	r3, r0
 801041c:	2b00      	cmp	r3, #0
 801041e:	d001      	beq.n	8010424 <BSP_LPS22HB_PRESSURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 8010420:	2301      	movs	r3, #1
 8010422:	e047      	b.n	80104b4 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    HAL_Delay(1000);
 8010424:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8010428:	f000 fed0 	bl	80111cc <HAL_Delay>
    
    data = 0x01;
 801042c:	2301      	movs	r3, #1
 801042e:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	6818      	ldr	r0, [r3, #0]
 8010434:	f107 020b 	add.w	r2, r7, #11
 8010438:	2301      	movs	r3, #1
 801043a:	2110      	movs	r1, #16
 801043c:	f7fe fc20 	bl	800ec80 <Sensor_IO_Write>
 8010440:	4603      	mov	r3, r0
 8010442:	2b00      	cmp	r3, #0
 8010444:	d001      	beq.n	801044a <BSP_LPS22HB_PRESSURE_Init+0xea>
    {
      return COMPONENT_ERROR;
 8010446:	2301      	movs	r3, #1
 8010448:	e034      	b.n	80104b4 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
  }
  
  driver = ( PRESSURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	68db      	ldr	r3, [r3, #12]
 8010450:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	2b00      	cmp	r3, #0
 8010458:	d10b      	bne.n	8010472 <BSP_LPS22HB_PRESSURE_Init+0x112>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	2214      	movs	r2, #20
 8010460:	2100      	movs	r1, #0
 8010462:	4618      	mov	r0, r3
 8010464:	f00a faf1 	bl	801aa4a <memset>
    *handle = NULL;
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	2200      	movs	r2, #0
 801046c:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 801046e:	2301      	movs	r3, #1
 8010470:	e020      	b.n	80104b4 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8010472:	68fb      	ldr	r3, [r7, #12]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	687a      	ldr	r2, [r7, #4]
 8010478:	6812      	ldr	r2, [r2, #0]
 801047a:	4610      	mov	r0, r2
 801047c:	4798      	blx	r3
 801047e:	4603      	mov	r3, r0
 8010480:	2b01      	cmp	r3, #1
 8010482:	d10b      	bne.n	801049c <BSP_LPS22HB_PRESSURE_Init+0x13c>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	2214      	movs	r2, #20
 801048a:	2100      	movs	r1, #0
 801048c:	4618      	mov	r0, r3
 801048e:	f00a fadc 	bl	801aa4a <memset>
    *handle = NULL;
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	2200      	movs	r2, #0
 8010496:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8010498:	2301      	movs	r3, #1
 801049a:	e00b      	b.n	80104b4 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Disable I2C interface */
  if ( LPS22HB_Set_I2C( *handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	681b      	ldr	r3, [r3, #0]
 80104a0:	2100      	movs	r1, #0
 80104a2:	4618      	mov	r0, r3
 80104a4:	f7f6 ffa9 	bl	80073fa <LPS22HB_Set_I2C>
 80104a8:	4603      	mov	r3, r0
 80104aa:	2b01      	cmp	r3, #1
 80104ac:	d101      	bne.n	80104b2 <BSP_LPS22HB_PRESSURE_Init+0x152>
  {
    return COMPONENT_ERROR;
 80104ae:	2301      	movs	r3, #1
 80104b0:	e000      	b.n	80104b4 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }

  return COMPONENT_OK;
 80104b2:	2300      	movs	r3, #0
}
 80104b4:	4618      	mov	r0, r3
 80104b6:	3710      	adds	r7, #16
 80104b8:	46bd      	mov	sp, r7
 80104ba:	bd80      	pop	{r7, pc}
 80104bc:	20002e58 	.word	0x20002e58
 80104c0:	20002e6c 	.word	0x20002e6c
 80104c4:	200000d4 	.word	0x200000d4
 80104c8:	20002e74 	.word	0x20002e74
 80104cc:	20002c00 	.word	0x20002c00

080104d0 <BSP_PRESSURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Sensor_Enable( void *handle )
{
 80104d0:	b580      	push	{r7, lr}
 80104d2:	b084      	sub	sp, #16
 80104d4:	af00      	add	r7, sp, #0
 80104d6:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	60fb      	str	r3, [r7, #12]
  PRESSURE_Drv_t *driver = NULL;
 80104dc:	2300      	movs	r3, #0
 80104de:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d101      	bne.n	80104ea <BSP_PRESSURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 80104e6:	2301      	movs	r3, #1
 80104e8:	e012      	b.n	8010510 <BSP_PRESSURE_Sensor_Enable+0x40>
  }
  
  driver = ( PRESSURE_Drv_t * )ctx->pVTable;
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	68db      	ldr	r3, [r3, #12]
 80104ee:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 80104f0:	68bb      	ldr	r3, [r7, #8]
 80104f2:	689b      	ldr	r3, [r3, #8]
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d101      	bne.n	80104fc <BSP_PRESSURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 80104f8:	2301      	movs	r3, #1
 80104fa:	e009      	b.n	8010510 <BSP_PRESSURE_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 80104fc:	68bb      	ldr	r3, [r7, #8]
 80104fe:	689b      	ldr	r3, [r3, #8]
 8010500:	68f8      	ldr	r0, [r7, #12]
 8010502:	4798      	blx	r3
 8010504:	4603      	mov	r3, r0
 8010506:	2b01      	cmp	r3, #1
 8010508:	d101      	bne.n	801050e <BSP_PRESSURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 801050a:	2301      	movs	r3, #1
 801050c:	e000      	b.n	8010510 <BSP_PRESSURE_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 801050e:	2300      	movs	r3, #0
}
 8010510:	4618      	mov	r0, r3
 8010512:	3710      	adds	r7, #16
 8010514:	46bd      	mov	sp, r7
 8010516:	bd80      	pop	{r7, pc}

08010518 <BSP_SD_Init>:
  * @retval The SD Response: 
  *         - MSD_ERROR : Sequence failed
  *         - MSD_OK    : Sequence succeed
  */
uint8_t BSP_SD_Init(void)
{ 
 8010518:	b580      	push	{r7, lr}
 801051a:	af00      	add	r7, sp, #0
  /* Configure IO functionalities for SD pin */
  SD_IO_Init_LS();
 801051c:	f7ff f882 	bl	800f624 <SD_IO_Init_LS>
  
  if(SD_GoIdleState() == MSD_ERROR)
 8010520:	f000 fbc2 	bl	8010ca8 <SD_GoIdleState>
 8010524:	4603      	mov	r3, r0
 8010526:	2b01      	cmp	r3, #1
 8010528:	d104      	bne.n	8010534 <BSP_SD_Init+0x1c>
  {
    SdStatus = SD_NOT_PRESENT;
 801052a:	4b0a      	ldr	r3, [pc, #40]	@ (8010554 <BSP_SD_Init+0x3c>)
 801052c:	2200      	movs	r2, #0
 801052e:	701a      	strb	r2, [r3, #0]
    return MSD_ERROR;
 8010530:	2301      	movs	r3, #1
 8010532:	e00c      	b.n	801054e <BSP_SD_Init+0x36>
  }
  else
  {
    SdStatus = SD_PRESENT;
 8010534:	4b07      	ldr	r3, [pc, #28]	@ (8010554 <BSP_SD_Init+0x3c>)
 8010536:	2201      	movs	r2, #1
 8010538:	701a      	strb	r2, [r3, #0]
    
    if(SD_CardType != HIGH_CAPACITY_SD_CARD)
 801053a:	4b07      	ldr	r3, [pc, #28]	@ (8010558 <BSP_SD_Init+0x40>)
 801053c:	781b      	ldrb	r3, [r3, #0]
 801053e:	b2db      	uxtb	r3, r3
 8010540:	2b02      	cmp	r3, #2
 8010542:	d001      	beq.n	8010548 <BSP_SD_Init+0x30>
    {
      /* SD Card type not supported. Please use SDHC Card */
      return MSD_ERROR;
 8010544:	2301      	movs	r3, #1
 8010546:	e002      	b.n	801054e <BSP_SD_Init+0x36>
    }
    
    SD_IO_Init();
 8010548:	f7ff f84c 	bl	800f5e4 <SD_IO_Init>
    return MSD_OK;
 801054c:	2300      	movs	r3, #0
  }
}
 801054e:	4618      	mov	r0, r3
 8010550:	bd80      	pop	{r7, pc}
 8010552:	bf00      	nop
 8010554:	200003ec 	.word	0x200003ec
 8010558:	20002e78 	.word	0x20002e78

0801055c <BSP_SD_GetCardInfo>:
  * @retval The SD Response:
  *         - MSD_ERROR : Sequence failed
  *         - MSD_OK    : Sequence succeed
  */
uint8_t BSP_SD_GetCardInfo(SD_CardInfo *pCardInfo)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b084      	sub	sp, #16
 8010560:	af00      	add	r7, sp, #0
 8010562:	6078      	str	r0, [r7, #4]
  uint8_t status = MSD_ERROR;
 8010564:	2301      	movs	r3, #1
 8010566:	73fb      	strb	r3, [r7, #15]

  SD_GetCSDRegister(&(pCardInfo->Csd));
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	4618      	mov	r0, r3
 801056c:	f000 f91e 	bl	80107ac <SD_GetCSDRegister>
  status = SD_GetCIDRegister(&(pCardInfo->Cid));
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	332c      	adds	r3, #44	@ 0x2c
 8010574:	4618      	mov	r0, r3
 8010576:	f000 fa7f 	bl	8010a78 <SD_GetCIDRegister>
 801057a:	4603      	mov	r3, r0
 801057c:	73fb      	strb	r3, [r7, #15]
  pCardInfo->CardCapacity = (pCardInfo->Csd.DeviceSize + 1) ;
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	691b      	ldr	r3, [r3, #16]
 8010582:	1c5a      	adds	r2, r3, #1
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	645a      	str	r2, [r3, #68]	@ 0x44
  pCardInfo->CardCapacity *= (1 << (pCardInfo->Csd.DeviceSizeMul + 2));
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	7e1b      	ldrb	r3, [r3, #24]
 801058c:	b2db      	uxtb	r3, r3
 801058e:	3302      	adds	r3, #2
 8010590:	2201      	movs	r2, #1
 8010592:	409a      	lsls	r2, r3
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010598:	fb03 f202 	mul.w	r2, r3, r2
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	645a      	str	r2, [r3, #68]	@ 0x44
  pCardInfo->CardBlockSize = 1 << (pCardInfo->Csd.RdBlockLen);
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	7a1b      	ldrb	r3, [r3, #8]
 80105a4:	b2db      	uxtb	r3, r3
 80105a6:	461a      	mov	r2, r3
 80105a8:	2301      	movs	r3, #1
 80105aa:	4093      	lsls	r3, r2
 80105ac:	461a      	mov	r2, r3
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	649a      	str	r2, [r3, #72]	@ 0x48
  pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80105b6:	687a      	ldr	r2, [r7, #4]
 80105b8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80105ba:	fb03 f202 	mul.w	r2, r3, r2
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Returns the reponse */
  return status;
 80105c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80105c4:	4618      	mov	r0, r3
 80105c6:	3710      	adds	r7, #16
 80105c8:	46bd      	mov	sp, r7
 80105ca:	bd80      	pop	{r7, pc}

080105cc <BSP_SD_ReadBlocks>:
  * @param  BlockSize: SD card data block size, that should be 512
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t* p32Data, uint64_t Sector, uint16_t BlockSize, uint32_t NumberOfBlocks)
{
 80105cc:	b580      	push	{r7, lr}
 80105ce:	b088      	sub	sp, #32
 80105d0:	af00      	add	r7, sp, #0
 80105d2:	60f8      	str	r0, [r7, #12]
 80105d4:	e9c7 2300 	strd	r2, r3, [r7]
  uint32_t counter = 0, offset = 0;
 80105d8:	2300      	movs	r3, #0
 80105da:	61fb      	str	r3, [r7, #28]
 80105dc:	2300      	movs	r3, #0
 80105de:	61bb      	str	r3, [r7, #24]
  uint8_t rvalue = MSD_ERROR;
 80105e0:	2301      	movs	r3, #1
 80105e2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pData = (uint8_t *)p32Data;
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	613b      	str	r3, [r7, #16]
  
  /* Send CMD16 (SD_CMD_SET_BLOCKLEN) to set the size of the block and 
     Check if the SD acknowledged the set block length command: R1 response (0x00: no errors) */
  if (SD_IO_WriteCmd(SD_CMD_SET_BLOCKLEN, BlockSize, 0xFF, SD_RESPONSE_NO_ERROR) != HAL_OK)
 80105e8:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80105ea:	2300      	movs	r3, #0
 80105ec:	22ff      	movs	r2, #255	@ 0xff
 80105ee:	2010      	movs	r0, #16
 80105f0:	f7ff f8ca 	bl	800f788 <SD_IO_WriteCmd>
 80105f4:	4603      	mov	r3, r0
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d001      	beq.n	80105fe <BSP_SD_ReadBlocks+0x32>
  {
    return MSD_ERROR;
 80105fa:	2301      	movs	r3, #1
 80105fc:	e057      	b.n	80106ae <BSP_SD_ReadBlocks+0xe2>
  }

  if(SD_CardType != HIGH_CAPACITY_SD_CARD)
 80105fe:	4b2e      	ldr	r3, [pc, #184]	@ (80106b8 <BSP_SD_ReadBlocks+0xec>)
 8010600:	781b      	ldrb	r3, [r3, #0]
 8010602:	b2db      	uxtb	r3, r3
 8010604:	2b02      	cmp	r3, #2
 8010606:	d04a      	beq.n	801069e <BSP_SD_ReadBlocks+0xd2>
  {
    Sector *= 512;
 8010608:	e9d7 0100 	ldrd	r0, r1, [r7]
 801060c:	f04f 0200 	mov.w	r2, #0
 8010610:	f04f 0300 	mov.w	r3, #0
 8010614:	024b      	lsls	r3, r1, #9
 8010616:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 801061a:	0242      	lsls	r2, r0, #9
 801061c:	e9c7 2300 	strd	r2, r3, [r7]
  }
  
  /* Data transfer */
  while (NumberOfBlocks--)
 8010620:	e03d      	b.n	801069e <BSP_SD_ReadBlocks+0xd2>
  {
    /* Send dummy byte: 8 Clock pulses of delay */
    SD_IO_WriteDummy();
 8010622:	f7ff f91d 	bl	800f860 <SD_IO_WriteDummy>

    /* Send CMD17 (SD_CMD_READ_SINGLE_BLOCK) to read one block */
    /* Check if the SD acknowledged the read block command: R1 response (0x00: no errors) */
    if (SD_IO_WriteCmd(SD_CMD_READ_SINGLE_BLOCK, Sector + offset, 0xFF, SD_RESPONSE_NO_ERROR) != HAL_OK)
 8010626:	683a      	ldr	r2, [r7, #0]
 8010628:	69bb      	ldr	r3, [r7, #24]
 801062a:	18d1      	adds	r1, r2, r3
 801062c:	2300      	movs	r3, #0
 801062e:	22ff      	movs	r2, #255	@ 0xff
 8010630:	2011      	movs	r0, #17
 8010632:	f7ff f8a9 	bl	800f788 <SD_IO_WriteCmd>
 8010636:	4603      	mov	r3, r0
 8010638:	2b00      	cmp	r3, #0
 801063a:	d001      	beq.n	8010640 <BSP_SD_ReadBlocks+0x74>
    {
      return MSD_ERROR;
 801063c:	2301      	movs	r3, #1
 801063e:	e036      	b.n	80106ae <BSP_SD_ReadBlocks+0xe2>
    }

    /* Now look for the data token to signify the start of the data */
    if (SD_IO_WaitResponse(SD_START_DATA_SINGLE_BLOCK_READ) == HAL_OK)
 8010640:	20fe      	movs	r0, #254	@ 0xfe
 8010642:	f7ff f8ed 	bl	800f820 <SD_IO_WaitResponse>
 8010646:	4603      	mov	r3, r0
 8010648:	2b00      	cmp	r3, #0
 801064a:	d126      	bne.n	801069a <BSP_SD_ReadBlocks+0xce>
    {
      /* Read the SD block data : read NumByteToRead data */
      for (counter = 0; counter < BlockSize; counter++)
 801064c:	2300      	movs	r3, #0
 801064e:	61fb      	str	r3, [r7, #28]
 8010650:	e00b      	b.n	801066a <BSP_SD_ReadBlocks+0x9e>
      {
        /* Read the pointed data */
        *pData = SD_IO_ReadByte();
 8010652:	f7ff f83a 	bl	800f6ca <SD_IO_ReadByte>
 8010656:	4603      	mov	r3, r0
 8010658:	461a      	mov	r2, r3
 801065a:	693b      	ldr	r3, [r7, #16]
 801065c:	701a      	strb	r2, [r3, #0]
        /* Point to the next location where the byte read will be saved */
        pData++;
 801065e:	693b      	ldr	r3, [r7, #16]
 8010660:	3301      	adds	r3, #1
 8010662:	613b      	str	r3, [r7, #16]
      for (counter = 0; counter < BlockSize; counter++)
 8010664:	69fb      	ldr	r3, [r7, #28]
 8010666:	3301      	adds	r3, #1
 8010668:	61fb      	str	r3, [r7, #28]
 801066a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801066c:	69fa      	ldr	r2, [r7, #28]
 801066e:	429a      	cmp	r2, r3
 8010670:	d3ef      	bcc.n	8010652 <BSP_SD_ReadBlocks+0x86>
      }
      
      /* Set next write address */
      if(SD_CardType != HIGH_CAPACITY_SD_CARD)
 8010672:	4b11      	ldr	r3, [pc, #68]	@ (80106b8 <BSP_SD_ReadBlocks+0xec>)
 8010674:	781b      	ldrb	r3, [r3, #0]
 8010676:	b2db      	uxtb	r3, r3
 8010678:	2b02      	cmp	r3, #2
 801067a:	d004      	beq.n	8010686 <BSP_SD_ReadBlocks+0xba>
      {
        offset += BlockSize;
 801067c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801067e:	69ba      	ldr	r2, [r7, #24]
 8010680:	4413      	add	r3, r2
 8010682:	61bb      	str	r3, [r7, #24]
 8010684:	e002      	b.n	801068c <BSP_SD_ReadBlocks+0xc0>
      }
      else
      {
        offset += 1;
 8010686:	69bb      	ldr	r3, [r7, #24]
 8010688:	3301      	adds	r3, #1
 801068a:	61bb      	str	r3, [r7, #24]
      }
      /* get CRC bytes (not really needed by us, but required by SD) */
      SD_IO_ReadByte();
 801068c:	f7ff f81d 	bl	800f6ca <SD_IO_ReadByte>
      SD_IO_ReadByte();
 8010690:	f7ff f81b 	bl	800f6ca <SD_IO_ReadByte>
      /* Set response value to success */
      rvalue = MSD_OK;
 8010694:	2300      	movs	r3, #0
 8010696:	75fb      	strb	r3, [r7, #23]
 8010698:	e001      	b.n	801069e <BSP_SD_ReadBlocks+0xd2>
    }
    else
    {
      /* Set response value to failure */
      rvalue = MSD_ERROR;
 801069a:	2301      	movs	r3, #1
 801069c:	75fb      	strb	r3, [r7, #23]
  while (NumberOfBlocks--)
 801069e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106a0:	1e5a      	subs	r2, r3, #1
 80106a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d1bc      	bne.n	8010622 <BSP_SD_ReadBlocks+0x56>
    }
  }
  
  /* Send dummy byte: 8 Clock pulses of delay */
  SD_IO_WriteDummy();
 80106a8:	f7ff f8da 	bl	800f860 <SD_IO_WriteDummy>
  /* Returns the reponse */
  return rvalue;
 80106ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80106ae:	4618      	mov	r0, r3
 80106b0:	3720      	adds	r7, #32
 80106b2:	46bd      	mov	sp, r7
 80106b4:	bd80      	pop	{r7, pc}
 80106b6:	bf00      	nop
 80106b8:	20002e78 	.word	0x20002e78

080106bc <BSP_SD_WriteBlocks>:
  * @param  BlockSize: SD card data block size, that should be 512
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t* p32Data, uint64_t Sector, uint16_t BlockSize, uint32_t NumberOfBlocks)
{
 80106bc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80106c0:	b088      	sub	sp, #32
 80106c2:	af00      	add	r7, sp, #0
 80106c4:	60f8      	str	r0, [r7, #12]
 80106c6:	e9c7 2300 	strd	r2, r3, [r7]
  uint32_t counter = 0, offset = 0;
 80106ca:	2300      	movs	r3, #0
 80106cc:	61fb      	str	r3, [r7, #28]
 80106ce:	2300      	movs	r3, #0
 80106d0:	61bb      	str	r3, [r7, #24]
  uint8_t rvalue = MSD_ERROR;
 80106d2:	2301      	movs	r3, #1
 80106d4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pData = (uint8_t *)p32Data;
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	613b      	str	r3, [r7, #16]
  
  if(SD_CardType != HIGH_CAPACITY_SD_CARD)
 80106da:	4b33      	ldr	r3, [pc, #204]	@ (80107a8 <BSP_SD_WriteBlocks+0xec>)
 80106dc:	781b      	ldrb	r3, [r3, #0]
 80106de:	b2db      	uxtb	r3, r3
 80106e0:	2b02      	cmp	r3, #2
 80106e2:	d054      	beq.n	801078e <BSP_SD_WriteBlocks+0xd2>
  {
    Sector *= BlockSize;
 80106e4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80106e6:	2200      	movs	r2, #0
 80106e8:	4698      	mov	r8, r3
 80106ea:	4691      	mov	r9, r2
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	fb08 f203 	mul.w	r2, r8, r3
 80106f2:	683b      	ldr	r3, [r7, #0]
 80106f4:	fb09 f303 	mul.w	r3, r9, r3
 80106f8:	4413      	add	r3, r2
 80106fa:	683a      	ldr	r2, [r7, #0]
 80106fc:	fba2 4508 	umull	r4, r5, r2, r8
 8010700:	442b      	add	r3, r5
 8010702:	461d      	mov	r5, r3
 8010704:	e9c7 4500 	strd	r4, r5, [r7]
 8010708:	e9c7 4500 	strd	r4, r5, [r7]
  }
  
  /* Data transfer */
  while (NumberOfBlocks--)
 801070c:	e03f      	b.n	801078e <BSP_SD_WriteBlocks+0xd2>
  {
    /* Send CMD24 (SD_CMD_WRITE_SINGLE_BLOCK) to write blocks  and
       Check if the SD acknowledged the write block command: R1 response (0x00: no errors) */
    if (SD_IO_WriteCmd(SD_CMD_WRITE_SINGLE_BLOCK, Sector + offset, 0xFF, SD_RESPONSE_NO_ERROR) != HAL_OK)
 801070e:	683a      	ldr	r2, [r7, #0]
 8010710:	69bb      	ldr	r3, [r7, #24]
 8010712:	18d1      	adds	r1, r2, r3
 8010714:	2300      	movs	r3, #0
 8010716:	22ff      	movs	r2, #255	@ 0xff
 8010718:	2018      	movs	r0, #24
 801071a:	f7ff f835 	bl	800f788 <SD_IO_WriteCmd>
 801071e:	4603      	mov	r3, r0
 8010720:	2b00      	cmp	r3, #0
 8010722:	d001      	beq.n	8010728 <BSP_SD_WriteBlocks+0x6c>
    {
      return MSD_ERROR;
 8010724:	2301      	movs	r3, #1
 8010726:	e03a      	b.n	801079e <BSP_SD_WriteBlocks+0xe2>
    }

    /* Send dummy byte */
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 8010728:	20ff      	movs	r0, #255	@ 0xff
 801072a:	f7fe ffc1 	bl	800f6b0 <SD_IO_WriteByte>

    /* Send the data token to signify the start of the data */
    SD_IO_WriteByte(SD_START_DATA_SINGLE_BLOCK_WRITE);
 801072e:	20fe      	movs	r0, #254	@ 0xfe
 8010730:	f7fe ffbe 	bl	800f6b0 <SD_IO_WriteByte>

    /* Write the block data to SD : write count data by block */
    for (counter = 0; counter < BlockSize; counter++)
 8010734:	2300      	movs	r3, #0
 8010736:	61fb      	str	r3, [r7, #28]
 8010738:	e00a      	b.n	8010750 <BSP_SD_WriteBlocks+0x94>
    {
      /* Send the pointed byte */
      SD_IO_WriteByte(*pData);
 801073a:	693b      	ldr	r3, [r7, #16]
 801073c:	781b      	ldrb	r3, [r3, #0]
 801073e:	4618      	mov	r0, r3
 8010740:	f7fe ffb6 	bl	800f6b0 <SD_IO_WriteByte>
      
      /* Point to the next location where the byte read will be saved */
      pData++;
 8010744:	693b      	ldr	r3, [r7, #16]
 8010746:	3301      	adds	r3, #1
 8010748:	613b      	str	r3, [r7, #16]
    for (counter = 0; counter < BlockSize; counter++)
 801074a:	69fb      	ldr	r3, [r7, #28]
 801074c:	3301      	adds	r3, #1
 801074e:	61fb      	str	r3, [r7, #28]
 8010750:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8010752:	69fa      	ldr	r2, [r7, #28]
 8010754:	429a      	cmp	r2, r3
 8010756:	d3f0      	bcc.n	801073a <BSP_SD_WriteBlocks+0x7e>
    }

    /* Set next write address */
    if(SD_CardType != HIGH_CAPACITY_SD_CARD)
 8010758:	4b13      	ldr	r3, [pc, #76]	@ (80107a8 <BSP_SD_WriteBlocks+0xec>)
 801075a:	781b      	ldrb	r3, [r3, #0]
 801075c:	b2db      	uxtb	r3, r3
 801075e:	2b02      	cmp	r3, #2
 8010760:	d004      	beq.n	801076c <BSP_SD_WriteBlocks+0xb0>
    {
      offset += BlockSize;
 8010762:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8010764:	69ba      	ldr	r2, [r7, #24]
 8010766:	4413      	add	r3, r2
 8010768:	61bb      	str	r3, [r7, #24]
 801076a:	e002      	b.n	8010772 <BSP_SD_WriteBlocks+0xb6>
    }
    else
    {
      offset += 1;
 801076c:	69bb      	ldr	r3, [r7, #24]
 801076e:	3301      	adds	r3, #1
 8010770:	61bb      	str	r3, [r7, #24]
    }

    /* Put CRC bytes (not really needed by us, but required by SD) */
    SD_IO_ReadByte();
 8010772:	f7fe ffaa 	bl	800f6ca <SD_IO_ReadByte>
    SD_IO_ReadByte();
 8010776:	f7fe ffa8 	bl	800f6ca <SD_IO_ReadByte>

    /* Read data response */
    if (SD_GetDataResponse() == SD_DATA_OK)
 801077a:	f000 fa54 	bl	8010c26 <SD_GetDataResponse>
 801077e:	4603      	mov	r3, r0
 8010780:	2b05      	cmp	r3, #5
 8010782:	d102      	bne.n	801078a <BSP_SD_WriteBlocks+0xce>
    {
      /* Set response value to success */
      rvalue = MSD_OK;
 8010784:	2300      	movs	r3, #0
 8010786:	75fb      	strb	r3, [r7, #23]
 8010788:	e001      	b.n	801078e <BSP_SD_WriteBlocks+0xd2>
    }
    else
    {
      /* Set response value to failure */
      rvalue = MSD_ERROR;
 801078a:	2301      	movs	r3, #1
 801078c:	75fb      	strb	r3, [r7, #23]
  while (NumberOfBlocks--)
 801078e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010790:	1e5a      	subs	r2, r3, #1
 8010792:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8010794:	2b00      	cmp	r3, #0
 8010796:	d1ba      	bne.n	801070e <BSP_SD_WriteBlocks+0x52>
    }
  }

  /* Send dummy byte: 8 Clock pulses of delay */
  SD_IO_WriteDummy();
 8010798:	f7ff f862 	bl	800f860 <SD_IO_WriteDummy>

  /* Returns the reponse */
  return rvalue;
 801079c:	7dfb      	ldrb	r3, [r7, #23]
}
 801079e:	4618      	mov	r0, r3
 80107a0:	3720      	adds	r7, #32
 80107a2:	46bd      	mov	sp, r7
 80107a4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80107a8:	20002e78 	.word	0x20002e78

080107ac <SD_GetCSDRegister>:
  *         read-block transaction.
  * @param  Csd: pointer on an SCD register structure
  * @retval SD status
  */
uint8_t SD_GetCSDRegister(SD_CSD* Csd)
{
 80107ac:	b580      	push	{r7, lr}
 80107ae:	b088      	sub	sp, #32
 80107b0:	af00      	add	r7, sp, #0
 80107b2:	6078      	str	r0, [r7, #4]
  uint32_t counter = 0;
 80107b4:	2300      	movs	r3, #0
 80107b6:	61fb      	str	r3, [r7, #28]
  uint8_t rvalue = MSD_ERROR;
 80107b8:	2301      	movs	r3, #1
 80107ba:	76fb      	strb	r3, [r7, #27]
  uint8_t CSD_Tab[16];

  /* Send CMD9 (CSD register) or CMD10(CSD register) and Wait for response in the R1 format (0x00 is no errors) */
  if (SD_IO_WriteCmd(SD_CMD_SEND_CSD, 0, 0xFF, SD_RESPONSE_NO_ERROR) == HAL_OK)
 80107bc:	2300      	movs	r3, #0
 80107be:	22ff      	movs	r2, #255	@ 0xff
 80107c0:	2100      	movs	r1, #0
 80107c2:	2009      	movs	r0, #9
 80107c4:	f7fe ffe0 	bl	800f788 <SD_IO_WriteCmd>
 80107c8:	4603      	mov	r3, r0
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d120      	bne.n	8010810 <SD_GetCSDRegister+0x64>
  {
    if (SD_IO_WaitResponse(SD_START_DATA_SINGLE_BLOCK_READ) == HAL_OK)
 80107ce:	20fe      	movs	r0, #254	@ 0xfe
 80107d0:	f7ff f826 	bl	800f820 <SD_IO_WaitResponse>
 80107d4:	4603      	mov	r3, r0
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d11a      	bne.n	8010810 <SD_GetCSDRegister+0x64>
    {
      for (counter = 0; counter < 16; counter++)
 80107da:	2300      	movs	r3, #0
 80107dc:	61fb      	str	r3, [r7, #28]
 80107de:	e00c      	b.n	80107fa <SD_GetCSDRegister+0x4e>
      {
        /* Store CSD register value on CSD_Tab */
        CSD_Tab[counter] = SD_IO_ReadByte();
 80107e0:	f7fe ff73 	bl	800f6ca <SD_IO_ReadByte>
 80107e4:	4603      	mov	r3, r0
 80107e6:	4619      	mov	r1, r3
 80107e8:	f107 0208 	add.w	r2, r7, #8
 80107ec:	69fb      	ldr	r3, [r7, #28]
 80107ee:	4413      	add	r3, r2
 80107f0:	460a      	mov	r2, r1
 80107f2:	701a      	strb	r2, [r3, #0]
      for (counter = 0; counter < 16; counter++)
 80107f4:	69fb      	ldr	r3, [r7, #28]
 80107f6:	3301      	adds	r3, #1
 80107f8:	61fb      	str	r3, [r7, #28]
 80107fa:	69fb      	ldr	r3, [r7, #28]
 80107fc:	2b0f      	cmp	r3, #15
 80107fe:	d9ef      	bls.n	80107e0 <SD_GetCSDRegister+0x34>
      }

      /* Get CRC bytes (not really needed by us, but required by SD) */
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8010800:	20ff      	movs	r0, #255	@ 0xff
 8010802:	f7fe ff55 	bl	800f6b0 <SD_IO_WriteByte>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8010806:	20ff      	movs	r0, #255	@ 0xff
 8010808:	f7fe ff52 	bl	800f6b0 <SD_IO_WriteByte>

      /* Set response value to success */
      rvalue = MSD_OK;
 801080c:	2300      	movs	r3, #0
 801080e:	76fb      	strb	r3, [r7, #27]
    }
  }
  /* Send dummy byte: 8 Clock pulses of delay */
  SD_IO_WriteDummy();
 8010810:	f7ff f826 	bl	800f860 <SD_IO_WriteDummy>

  if(rvalue == SD_RESPONSE_NO_ERROR)
 8010814:	7efb      	ldrb	r3, [r7, #27]
 8010816:	2b00      	cmp	r3, #0
 8010818:	f040 8129 	bne.w	8010a6e <SD_GetCSDRegister+0x2c2>
  {
    /* Byte 0 */
    Csd->CSDStruct = (CSD_Tab[0] & 0xC0) >> 6;
 801081c:	7a3b      	ldrb	r3, [r7, #8]
 801081e:	099b      	lsrs	r3, r3, #6
 8010820:	b2da      	uxtb	r2, r3
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	701a      	strb	r2, [r3, #0]
    Csd->SysSpecVersion = (CSD_Tab[0] & 0x3C) >> 2;
 8010826:	7a3b      	ldrb	r3, [r7, #8]
 8010828:	109b      	asrs	r3, r3, #2
 801082a:	b2db      	uxtb	r3, r3
 801082c:	f003 030f 	and.w	r3, r3, #15
 8010830:	b2da      	uxtb	r2, r3
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	705a      	strb	r2, [r3, #1]
    Csd->Reserved1 = CSD_Tab[0] & 0x03;
 8010836:	7a3b      	ldrb	r3, [r7, #8]
 8010838:	f003 0303 	and.w	r3, r3, #3
 801083c:	b2da      	uxtb	r2, r3
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	709a      	strb	r2, [r3, #2]

    /* Byte 1 */
    Csd->TAAC = CSD_Tab[1];
 8010842:	7a7a      	ldrb	r2, [r7, #9]
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	70da      	strb	r2, [r3, #3]

    /* Byte 2 */
    Csd->NSAC = CSD_Tab[2];
 8010848:	7aba      	ldrb	r2, [r7, #10]
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	711a      	strb	r2, [r3, #4]

    /* Byte 3 */
    Csd->MaxBusClkFrec = CSD_Tab[3];
 801084e:	7afa      	ldrb	r2, [r7, #11]
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	715a      	strb	r2, [r3, #5]

    /* Byte 4 */
    Csd->CardComdClasses = CSD_Tab[4] << 4;
 8010854:	7b3b      	ldrb	r3, [r7, #12]
 8010856:	011b      	lsls	r3, r3, #4
 8010858:	b29a      	uxth	r2, r3
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	80da      	strh	r2, [r3, #6]

    /* Byte 5 */
    Csd->CardComdClasses |= (CSD_Tab[5] & 0xF0) >> 4;
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	88db      	ldrh	r3, [r3, #6]
 8010862:	b29b      	uxth	r3, r3
 8010864:	7b7a      	ldrb	r2, [r7, #13]
 8010866:	0912      	lsrs	r2, r2, #4
 8010868:	b2d2      	uxtb	r2, r2
 801086a:	4313      	orrs	r3, r2
 801086c:	b29a      	uxth	r2, r3
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	80da      	strh	r2, [r3, #6]
    Csd->RdBlockLen = CSD_Tab[5] & 0x0F;
 8010872:	7b7b      	ldrb	r3, [r7, #13]
 8010874:	f003 030f 	and.w	r3, r3, #15
 8010878:	b2da      	uxtb	r2, r3
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	721a      	strb	r2, [r3, #8]

    /* Byte 6 */
    Csd->PartBlockRead = (CSD_Tab[6] & 0x80) >> 7;
 801087e:	7bbb      	ldrb	r3, [r7, #14]
 8010880:	09db      	lsrs	r3, r3, #7
 8010882:	b2da      	uxtb	r2, r3
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	725a      	strb	r2, [r3, #9]
    Csd->WrBlockMisalign = (CSD_Tab[6] & 0x40) >> 6;
 8010888:	7bbb      	ldrb	r3, [r7, #14]
 801088a:	119b      	asrs	r3, r3, #6
 801088c:	b2db      	uxtb	r3, r3
 801088e:	f003 0301 	and.w	r3, r3, #1
 8010892:	b2da      	uxtb	r2, r3
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	729a      	strb	r2, [r3, #10]
    Csd->RdBlockMisalign = (CSD_Tab[6] & 0x20) >> 5;
 8010898:	7bbb      	ldrb	r3, [r7, #14]
 801089a:	115b      	asrs	r3, r3, #5
 801089c:	b2db      	uxtb	r3, r3
 801089e:	f003 0301 	and.w	r3, r3, #1
 80108a2:	b2da      	uxtb	r2, r3
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	72da      	strb	r2, [r3, #11]
    Csd->DSRImpl = (CSD_Tab[6] & 0x10) >> 4;
 80108a8:	7bbb      	ldrb	r3, [r7, #14]
 80108aa:	111b      	asrs	r3, r3, #4
 80108ac:	b2db      	uxtb	r3, r3
 80108ae:	f003 0301 	and.w	r3, r3, #1
 80108b2:	b2da      	uxtb	r2, r3
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	731a      	strb	r2, [r3, #12]
    Csd->Reserved2 = 0; /*!< Reserved */
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	2200      	movs	r2, #0
 80108bc:	735a      	strb	r2, [r3, #13]

    Csd->DeviceSize = (CSD_Tab[6] & 0x03) << 10;
 80108be:	7bbb      	ldrb	r3, [r7, #14]
 80108c0:	029b      	lsls	r3, r3, #10
 80108c2:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	611a      	str	r2, [r3, #16]

    /* Byte 7 */
    Csd->DeviceSize |= (CSD_Tab[7]) << 2;
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	691a      	ldr	r2, [r3, #16]
 80108ce:	7bfb      	ldrb	r3, [r7, #15]
 80108d0:	009b      	lsls	r3, r3, #2
 80108d2:	431a      	orrs	r2, r3
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	611a      	str	r2, [r3, #16]

    /* Byte 8 */
    Csd->DeviceSize |= (CSD_Tab[8] & 0xC0) >> 6;
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	691b      	ldr	r3, [r3, #16]
 80108dc:	7c3a      	ldrb	r2, [r7, #16]
 80108de:	0992      	lsrs	r2, r2, #6
 80108e0:	b2d2      	uxtb	r2, r2
 80108e2:	431a      	orrs	r2, r3
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	611a      	str	r2, [r3, #16]

    Csd->MaxRdCurrentVDDMin = (CSD_Tab[8] & 0x38) >> 3;
 80108e8:	7c3b      	ldrb	r3, [r7, #16]
 80108ea:	10db      	asrs	r3, r3, #3
 80108ec:	b2db      	uxtb	r3, r3
 80108ee:	f003 0307 	and.w	r3, r3, #7
 80108f2:	b2da      	uxtb	r2, r3
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	751a      	strb	r2, [r3, #20]
    Csd->MaxRdCurrentVDDMax = (CSD_Tab[8] & 0x07);
 80108f8:	7c3b      	ldrb	r3, [r7, #16]
 80108fa:	f003 0307 	and.w	r3, r3, #7
 80108fe:	b2da      	uxtb	r2, r3
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	755a      	strb	r2, [r3, #21]

    /* Byte 9 */
    Csd->MaxWrCurrentVDDMin = (CSD_Tab[9] & 0xE0) >> 5;
 8010904:	7c7b      	ldrb	r3, [r7, #17]
 8010906:	095b      	lsrs	r3, r3, #5
 8010908:	b2da      	uxtb	r2, r3
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	759a      	strb	r2, [r3, #22]
    Csd->MaxWrCurrentVDDMax = (CSD_Tab[9] & 0x1C) >> 2;
 801090e:	7c7b      	ldrb	r3, [r7, #17]
 8010910:	109b      	asrs	r3, r3, #2
 8010912:	b2db      	uxtb	r3, r3
 8010914:	f003 0307 	and.w	r3, r3, #7
 8010918:	b2da      	uxtb	r2, r3
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	75da      	strb	r2, [r3, #23]
    Csd->DeviceSizeMul = (CSD_Tab[9] & 0x03) << 1;
 801091e:	7c7b      	ldrb	r3, [r7, #17]
 8010920:	005b      	lsls	r3, r3, #1
 8010922:	b2db      	uxtb	r3, r3
 8010924:	f003 0306 	and.w	r3, r3, #6
 8010928:	b2da      	uxtb	r2, r3
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    Csd->DeviceSizeMul |= (CSD_Tab[10] & 0x80) >> 7;
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	7e1b      	ldrb	r3, [r3, #24]
 8010932:	b2da      	uxtb	r2, r3
 8010934:	7cbb      	ldrb	r3, [r7, #18]
 8010936:	09db      	lsrs	r3, r3, #7
 8010938:	b2db      	uxtb	r3, r3
 801093a:	4313      	orrs	r3, r2
 801093c:	b2da      	uxtb	r2, r3
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	761a      	strb	r2, [r3, #24]
      
    Csd->EraseGrSize = (CSD_Tab[10] & 0x40) >> 6;
 8010942:	7cbb      	ldrb	r3, [r7, #18]
 8010944:	119b      	asrs	r3, r3, #6
 8010946:	b2db      	uxtb	r3, r3
 8010948:	f003 0301 	and.w	r3, r3, #1
 801094c:	b2da      	uxtb	r2, r3
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	765a      	strb	r2, [r3, #25]
    Csd->EraseGrMul = (CSD_Tab[10] & 0x3F) << 1;
 8010952:	7cbb      	ldrb	r3, [r7, #18]
 8010954:	005b      	lsls	r3, r3, #1
 8010956:	b2db      	uxtb	r3, r3
 8010958:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 801095c:	b2da      	uxtb	r2, r3
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	769a      	strb	r2, [r3, #26]

    /* Byte 11 */
    Csd->EraseGrMul |= (CSD_Tab[11] & 0x80) >> 7;
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	7e9b      	ldrb	r3, [r3, #26]
 8010966:	b2da      	uxtb	r2, r3
 8010968:	7cfb      	ldrb	r3, [r7, #19]
 801096a:	09db      	lsrs	r3, r3, #7
 801096c:	b2db      	uxtb	r3, r3
 801096e:	4313      	orrs	r3, r2
 8010970:	b2da      	uxtb	r2, r3
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	769a      	strb	r2, [r3, #26]
    Csd->WrProtectGrSize = (CSD_Tab[11] & 0x7F);
 8010976:	7cfb      	ldrb	r3, [r7, #19]
 8010978:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801097c:	b2da      	uxtb	r2, r3
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	76da      	strb	r2, [r3, #27]

    /* Byte 12 */
    Csd->WrProtectGrEnable = (CSD_Tab[12] & 0x80) >> 7;
 8010982:	7d3b      	ldrb	r3, [r7, #20]
 8010984:	09db      	lsrs	r3, r3, #7
 8010986:	b2da      	uxtb	r2, r3
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	771a      	strb	r2, [r3, #28]
    Csd->ManDeflECC = (CSD_Tab[12] & 0x60) >> 5;
 801098c:	7d3b      	ldrb	r3, [r7, #20]
 801098e:	115b      	asrs	r3, r3, #5
 8010990:	b2db      	uxtb	r3, r3
 8010992:	f003 0303 	and.w	r3, r3, #3
 8010996:	b2da      	uxtb	r2, r3
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	775a      	strb	r2, [r3, #29]
    Csd->WrSpeedFact = (CSD_Tab[12] & 0x1C) >> 2;
 801099c:	7d3b      	ldrb	r3, [r7, #20]
 801099e:	109b      	asrs	r3, r3, #2
 80109a0:	b2db      	uxtb	r3, r3
 80109a2:	f003 0307 	and.w	r3, r3, #7
 80109a6:	b2da      	uxtb	r2, r3
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	779a      	strb	r2, [r3, #30]
    Csd->MaxWrBlockLen = (CSD_Tab[12] & 0x03) << 2;
 80109ac:	7d3b      	ldrb	r3, [r7, #20]
 80109ae:	009b      	lsls	r3, r3, #2
 80109b0:	b2db      	uxtb	r3, r3
 80109b2:	f003 030c 	and.w	r3, r3, #12
 80109b6:	b2da      	uxtb	r2, r3
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	77da      	strb	r2, [r3, #31]

    /* Byte 13 */
    Csd->MaxWrBlockLen |= (CSD_Tab[13] & 0xC0) >> 6;
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	7fdb      	ldrb	r3, [r3, #31]
 80109c0:	b2da      	uxtb	r2, r3
 80109c2:	7d7b      	ldrb	r3, [r7, #21]
 80109c4:	099b      	lsrs	r3, r3, #6
 80109c6:	b2db      	uxtb	r3, r3
 80109c8:	4313      	orrs	r3, r2
 80109ca:	b2da      	uxtb	r2, r3
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	77da      	strb	r2, [r3, #31]
    Csd->WriteBlockPaPartial = (CSD_Tab[13] & 0x20) >> 5;
 80109d0:	7d7b      	ldrb	r3, [r7, #21]
 80109d2:	115b      	asrs	r3, r3, #5
 80109d4:	b2db      	uxtb	r3, r3
 80109d6:	f003 0301 	and.w	r3, r3, #1
 80109da:	b2da      	uxtb	r2, r3
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	f883 2020 	strb.w	r2, [r3, #32]
    Csd->Reserved3 = 0;
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	2200      	movs	r2, #0
 80109e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    Csd->ContentProtectAppli = (CSD_Tab[13] & 0x01);
 80109ea:	7d7b      	ldrb	r3, [r7, #21]
 80109ec:	f003 0301 	and.w	r3, r3, #1
 80109f0:	b2da      	uxtb	r2, r3
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    /* Byte 14 */
    Csd->FileFormatGrouop = (CSD_Tab[14] & 0x80) >> 7;
 80109f8:	7dbb      	ldrb	r3, [r7, #22]
 80109fa:	09db      	lsrs	r3, r3, #7
 80109fc:	b2da      	uxtb	r2, r3
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    Csd->CopyFlag = (CSD_Tab[14] & 0x40) >> 6;
 8010a04:	7dbb      	ldrb	r3, [r7, #22]
 8010a06:	119b      	asrs	r3, r3, #6
 8010a08:	b2db      	uxtb	r3, r3
 8010a0a:	f003 0301 	and.w	r3, r3, #1
 8010a0e:	b2da      	uxtb	r2, r3
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    Csd->PermWrProtect = (CSD_Tab[14] & 0x20) >> 5;
 8010a16:	7dbb      	ldrb	r3, [r7, #22]
 8010a18:	115b      	asrs	r3, r3, #5
 8010a1a:	b2db      	uxtb	r3, r3
 8010a1c:	f003 0301 	and.w	r3, r3, #1
 8010a20:	b2da      	uxtb	r2, r3
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    Csd->TempWrProtect = (CSD_Tab[14] & 0x10) >> 4;
 8010a28:	7dbb      	ldrb	r3, [r7, #22]
 8010a2a:	111b      	asrs	r3, r3, #4
 8010a2c:	b2db      	uxtb	r3, r3
 8010a2e:	f003 0301 	and.w	r3, r3, #1
 8010a32:	b2da      	uxtb	r2, r3
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    Csd->FileFormat = (CSD_Tab[14] & 0x0C) >> 2;
 8010a3a:	7dbb      	ldrb	r3, [r7, #22]
 8010a3c:	109b      	asrs	r3, r3, #2
 8010a3e:	b2db      	uxtb	r3, r3
 8010a40:	f003 0303 	and.w	r3, r3, #3
 8010a44:	b2da      	uxtb	r2, r3
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
    Csd->ECC = (CSD_Tab[14] & 0x03);
 8010a4c:	7dbb      	ldrb	r3, [r7, #22]
 8010a4e:	f003 0303 	and.w	r3, r3, #3
 8010a52:	b2da      	uxtb	r2, r3
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    /* Byte 15 */
    Csd->CSD_CRC = (CSD_Tab[15] & 0xFE) >> 1;
 8010a5a:	7dfb      	ldrb	r3, [r7, #23]
 8010a5c:	085b      	lsrs	r3, r3, #1
 8010a5e:	b2da      	uxtb	r2, r3
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    Csd->Reserved4 = 1;
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	2201      	movs	r2, #1
 8010a6a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  }
  /* Return the reponse */
  return rvalue;
 8010a6e:	7efb      	ldrb	r3, [r7, #27]
}
 8010a70:	4618      	mov	r0, r3
 8010a72:	3720      	adds	r7, #32
 8010a74:	46bd      	mov	sp, r7
 8010a76:	bd80      	pop	{r7, pc}

08010a78 <SD_GetCIDRegister>:
  *         read-block transaction.
  * @param  Cid: pointer on an CID register structure
  * @retval SD status
  */
static uint8_t SD_GetCIDRegister(SD_CID* Cid)
{
 8010a78:	b580      	push	{r7, lr}
 8010a7a:	b088      	sub	sp, #32
 8010a7c:	af00      	add	r7, sp, #0
 8010a7e:	6078      	str	r0, [r7, #4]
  uint32_t counter = 0;
 8010a80:	2300      	movs	r3, #0
 8010a82:	61fb      	str	r3, [r7, #28]
  uint8_t rvalue = MSD_ERROR;
 8010a84:	2301      	movs	r3, #1
 8010a86:	76fb      	strb	r3, [r7, #27]
  uint8_t CID_Tab[16];
  
  /* Send CMD10 (CID register) and Wait for response in the R1 format (0x00 is no errors) */
  if (SD_IO_WriteCmd(SD_CMD_SEND_CID, 0, 0xFF, SD_RESPONSE_NO_ERROR) == HAL_OK)
 8010a88:	2300      	movs	r3, #0
 8010a8a:	22ff      	movs	r2, #255	@ 0xff
 8010a8c:	2100      	movs	r1, #0
 8010a8e:	200a      	movs	r0, #10
 8010a90:	f7fe fe7a 	bl	800f788 <SD_IO_WriteCmd>
 8010a94:	4603      	mov	r3, r0
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d120      	bne.n	8010adc <SD_GetCIDRegister+0x64>
  {
    if (SD_IO_WaitResponse(SD_START_DATA_SINGLE_BLOCK_READ) == HAL_OK)
 8010a9a:	20fe      	movs	r0, #254	@ 0xfe
 8010a9c:	f7fe fec0 	bl	800f820 <SD_IO_WaitResponse>
 8010aa0:	4603      	mov	r3, r0
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	d11a      	bne.n	8010adc <SD_GetCIDRegister+0x64>
    {
      /* Store CID register value on CID_Tab */
      for (counter = 0; counter < 16; counter++)
 8010aa6:	2300      	movs	r3, #0
 8010aa8:	61fb      	str	r3, [r7, #28]
 8010aaa:	e00c      	b.n	8010ac6 <SD_GetCIDRegister+0x4e>
      {
        CID_Tab[counter] = SD_IO_ReadByte();
 8010aac:	f7fe fe0d 	bl	800f6ca <SD_IO_ReadByte>
 8010ab0:	4603      	mov	r3, r0
 8010ab2:	4619      	mov	r1, r3
 8010ab4:	f107 0208 	add.w	r2, r7, #8
 8010ab8:	69fb      	ldr	r3, [r7, #28]
 8010aba:	4413      	add	r3, r2
 8010abc:	460a      	mov	r2, r1
 8010abe:	701a      	strb	r2, [r3, #0]
      for (counter = 0; counter < 16; counter++)
 8010ac0:	69fb      	ldr	r3, [r7, #28]
 8010ac2:	3301      	adds	r3, #1
 8010ac4:	61fb      	str	r3, [r7, #28]
 8010ac6:	69fb      	ldr	r3, [r7, #28]
 8010ac8:	2b0f      	cmp	r3, #15
 8010aca:	d9ef      	bls.n	8010aac <SD_GetCIDRegister+0x34>
      }

      /* Get CRC bytes (not really needed by us, but required by SD) */
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8010acc:	20ff      	movs	r0, #255	@ 0xff
 8010ace:	f7fe fdef 	bl	800f6b0 <SD_IO_WriteByte>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8010ad2:	20ff      	movs	r0, #255	@ 0xff
 8010ad4:	f7fe fdec 	bl	800f6b0 <SD_IO_WriteByte>

      /* Set response value to success */
      rvalue = MSD_OK;
 8010ad8:	2300      	movs	r3, #0
 8010ada:	76fb      	strb	r3, [r7, #27]
    }
  }

  /* Send dummy byte: 8 Clock pulses of delay */
  SD_IO_WriteDummy();
 8010adc:	f7fe fec0 	bl	800f860 <SD_IO_WriteDummy>

  if(rvalue == MSD_OK)
 8010ae0:	7efb      	ldrb	r3, [r7, #27]
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d167      	bne.n	8010bb6 <SD_GetCIDRegister+0x13e>
  {
    /* Byte 0 */
    Cid->ManufacturerID = CID_Tab[0];
 8010ae6:	7a3a      	ldrb	r2, [r7, #8]
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	701a      	strb	r2, [r3, #0]

    /* Byte 1 */
    Cid->OEM_AppliID = CID_Tab[1] << 8;
 8010aec:	7a7b      	ldrb	r3, [r7, #9]
 8010aee:	021b      	lsls	r3, r3, #8
 8010af0:	b29a      	uxth	r2, r3
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	805a      	strh	r2, [r3, #2]

    /* Byte 2 */
    Cid->OEM_AppliID |= CID_Tab[2];
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	885b      	ldrh	r3, [r3, #2]
 8010afa:	b29b      	uxth	r3, r3
 8010afc:	7aba      	ldrb	r2, [r7, #10]
 8010afe:	4313      	orrs	r3, r2
 8010b00:	b29a      	uxth	r2, r3
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	805a      	strh	r2, [r3, #2]

    /* Byte 3 */
    Cid->ProdName1 = CID_Tab[3] << 24;
 8010b06:	7afb      	ldrb	r3, [r7, #11]
 8010b08:	061a      	lsls	r2, r3, #24
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	605a      	str	r2, [r3, #4]

    /* Byte 4 */
    Cid->ProdName1 |= CID_Tab[4] << 16;
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	685a      	ldr	r2, [r3, #4]
 8010b12:	7b3b      	ldrb	r3, [r7, #12]
 8010b14:	041b      	lsls	r3, r3, #16
 8010b16:	431a      	orrs	r2, r3
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	605a      	str	r2, [r3, #4]

    /* Byte 5 */
    Cid->ProdName1 |= CID_Tab[5] << 8;
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	685a      	ldr	r2, [r3, #4]
 8010b20:	7b7b      	ldrb	r3, [r7, #13]
 8010b22:	021b      	lsls	r3, r3, #8
 8010b24:	431a      	orrs	r2, r3
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	605a      	str	r2, [r3, #4]

    /* Byte 6 */
    Cid->ProdName1 |= CID_Tab[6];
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	685b      	ldr	r3, [r3, #4]
 8010b2e:	7bba      	ldrb	r2, [r7, #14]
 8010b30:	431a      	orrs	r2, r3
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	605a      	str	r2, [r3, #4]

    /* Byte 7 */
    Cid->ProdName2 = CID_Tab[7];
 8010b36:	7bfa      	ldrb	r2, [r7, #15]
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	721a      	strb	r2, [r3, #8]

    /* Byte 8 */
    Cid->ProdRev = CID_Tab[8];
 8010b3c:	7c3a      	ldrb	r2, [r7, #16]
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	725a      	strb	r2, [r3, #9]

    /* Byte 9 */
    Cid->ProdSN = CID_Tab[9] << 24;
 8010b42:	7c7b      	ldrb	r3, [r7, #17]
 8010b44:	061a      	lsls	r2, r3, #24
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	60da      	str	r2, [r3, #12]

    /* Byte 10 */
    Cid->ProdSN |= CID_Tab[10] << 16;
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	68da      	ldr	r2, [r3, #12]
 8010b4e:	7cbb      	ldrb	r3, [r7, #18]
 8010b50:	041b      	lsls	r3, r3, #16
 8010b52:	431a      	orrs	r2, r3
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	60da      	str	r2, [r3, #12]

    /* Byte 11 */
    Cid->ProdSN |= CID_Tab[11] << 8;
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	68da      	ldr	r2, [r3, #12]
 8010b5c:	7cfb      	ldrb	r3, [r7, #19]
 8010b5e:	021b      	lsls	r3, r3, #8
 8010b60:	431a      	orrs	r2, r3
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	60da      	str	r2, [r3, #12]

    /* Byte 12 */
    Cid->ProdSN |= CID_Tab[12];
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	68db      	ldr	r3, [r3, #12]
 8010b6a:	7d3a      	ldrb	r2, [r7, #20]
 8010b6c:	431a      	orrs	r2, r3
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	60da      	str	r2, [r3, #12]

    /* Byte 13 */
    Cid->Reserved1 |= (CID_Tab[13] & 0xF0) >> 4;
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	7c1b      	ldrb	r3, [r3, #16]
 8010b76:	b2da      	uxtb	r2, r3
 8010b78:	7d7b      	ldrb	r3, [r7, #21]
 8010b7a:	091b      	lsrs	r3, r3, #4
 8010b7c:	b2db      	uxtb	r3, r3
 8010b7e:	4313      	orrs	r3, r2
 8010b80:	b2da      	uxtb	r2, r3
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	741a      	strb	r2, [r3, #16]
    Cid->ManufactDate = (CID_Tab[13] & 0x0F) << 8;
 8010b86:	7d7b      	ldrb	r3, [r7, #21]
 8010b88:	021b      	lsls	r3, r3, #8
 8010b8a:	b29b      	uxth	r3, r3
 8010b8c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8010b90:	b29a      	uxth	r2, r3
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	825a      	strh	r2, [r3, #18]

    /* Byte 14 */
    Cid->ManufactDate |= CID_Tab[14];
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	8a5b      	ldrh	r3, [r3, #18]
 8010b9a:	b29b      	uxth	r3, r3
 8010b9c:	7dba      	ldrb	r2, [r7, #22]
 8010b9e:	4313      	orrs	r3, r2
 8010ba0:	b29a      	uxth	r2, r3
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	825a      	strh	r2, [r3, #18]

    /* Byte 15 */
    Cid->CID_CRC = (CID_Tab[15] & 0xFE) >> 1;
 8010ba6:	7dfb      	ldrb	r3, [r7, #23]
 8010ba8:	085b      	lsrs	r3, r3, #1
 8010baa:	b2da      	uxtb	r2, r3
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	751a      	strb	r2, [r3, #20]
    Cid->Reserved2 = 1;
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	2201      	movs	r2, #1
 8010bb4:	755a      	strb	r2, [r3, #21]
  }
  /* Return the reponse */
  return rvalue;
 8010bb6:	7efb      	ldrb	r3, [r7, #27]
}
 8010bb8:	4618      	mov	r0, r3
 8010bba:	3720      	adds	r7, #32
 8010bbc:	46bd      	mov	sp, r7
 8010bbe:	bd80      	pop	{r7, pc}

08010bc0 <SD_SendCmd_wResp>:
  * @param  Crc: The CRC.
  * @param  Response: Expected response from the SD card
  * @retval SD status
  */
static uint8_t SD_SendCmd_wResp(uint8_t Cmd, uint32_t Arg, uint8_t Crc)
{
 8010bc0:	b580      	push	{r7, lr}
 8010bc2:	b082      	sub	sp, #8
 8010bc4:	af00      	add	r7, sp, #0
 8010bc6:	4603      	mov	r3, r0
 8010bc8:	6039      	str	r1, [r7, #0]
 8010bca:	71fb      	strb	r3, [r7, #7]
 8010bcc:	4613      	mov	r3, r2
 8010bce:	71bb      	strb	r3, [r7, #6]
  return SD_IO_WriteCmd_wResp(Cmd, Arg, Crc);
 8010bd0:	79ba      	ldrb	r2, [r7, #6]
 8010bd2:	79fb      	ldrb	r3, [r7, #7]
 8010bd4:	6839      	ldr	r1, [r7, #0]
 8010bd6:	4618      	mov	r0, r3
 8010bd8:	f7fe fd86 	bl	800f6e8 <SD_IO_WriteCmd_wResp>
 8010bdc:	4603      	mov	r3, r0
}
 8010bde:	4618      	mov	r0, r3
 8010be0:	3708      	adds	r7, #8
 8010be2:	46bd      	mov	sp, r7
 8010be4:	bd80      	pop	{r7, pc}

08010be6 <SD_SendCmd>:
  * @param  Crc: The CRC.
  * @param  Response: Expected response from the SD card
  * @retval SD status
  */
static uint8_t SD_SendCmd(uint8_t Cmd, uint32_t Arg, uint8_t Crc, uint8_t Response)
{
 8010be6:	b580      	push	{r7, lr}
 8010be8:	b084      	sub	sp, #16
 8010bea:	af00      	add	r7, sp, #0
 8010bec:	6039      	str	r1, [r7, #0]
 8010bee:	4611      	mov	r1, r2
 8010bf0:	461a      	mov	r2, r3
 8010bf2:	4603      	mov	r3, r0
 8010bf4:	71fb      	strb	r3, [r7, #7]
 8010bf6:	460b      	mov	r3, r1
 8010bf8:	71bb      	strb	r3, [r7, #6]
 8010bfa:	4613      	mov	r3, r2
 8010bfc:	717b      	strb	r3, [r7, #5]
  uint8_t status = MSD_ERROR;
 8010bfe:	2301      	movs	r3, #1
 8010c00:	73fb      	strb	r3, [r7, #15]
  
  if(SD_IO_WriteCmd(Cmd, Arg, Crc, Response) == HAL_OK)
 8010c02:	797b      	ldrb	r3, [r7, #5]
 8010c04:	79ba      	ldrb	r2, [r7, #6]
 8010c06:	79f8      	ldrb	r0, [r7, #7]
 8010c08:	6839      	ldr	r1, [r7, #0]
 8010c0a:	f7fe fdbd 	bl	800f788 <SD_IO_WriteCmd>
 8010c0e:	4603      	mov	r3, r0
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d101      	bne.n	8010c18 <SD_SendCmd+0x32>
  {
    status = MSD_OK;
 8010c14:	2300      	movs	r3, #0
 8010c16:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Send Dummy Byte */
  SD_IO_WriteDummy();
 8010c18:	f7fe fe22 	bl	800f860 <SD_IO_WriteDummy>

  return status;
 8010c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c1e:	4618      	mov	r0, r3
 8010c20:	3710      	adds	r7, #16
 8010c22:	46bd      	mov	sp, r7
 8010c24:	bd80      	pop	{r7, pc}

08010c26 <SD_GetDataResponse>:
  *         - status 101: Data rejected due to a crc error
  *         - status 110: Data rejected due to a Write error.
  *         - status 111: Data rejected due to other error.
  */
static SD_Info SD_GetDataResponse(void)
{
 8010c26:	b580      	push	{r7, lr}
 8010c28:	b082      	sub	sp, #8
 8010c2a:	af00      	add	r7, sp, #0
  uint32_t counter = 0;
 8010c2c:	2300      	movs	r3, #0
 8010c2e:	607b      	str	r3, [r7, #4]
  SD_Info response, rvalue;

  while (counter <= 64)
 8010c30:	e021      	b.n	8010c76 <SD_GetDataResponse+0x50>
  {
    /* Read response */
    response = (SD_Info)SD_IO_ReadByte();
 8010c32:	f7fe fd4a 	bl	800f6ca <SD_IO_ReadByte>
 8010c36:	4603      	mov	r3, r0
 8010c38:	70fb      	strb	r3, [r7, #3]
    /* Mask unused bits */
    response &= 0x1F;
 8010c3a:	78fb      	ldrb	r3, [r7, #3]
 8010c3c:	f003 031f 	and.w	r3, r3, #31
 8010c40:	70fb      	strb	r3, [r7, #3]
    switch (response)
 8010c42:	78fb      	ldrb	r3, [r7, #3]
 8010c44:	2b0d      	cmp	r3, #13
 8010c46:	d00b      	beq.n	8010c60 <SD_GetDataResponse+0x3a>
 8010c48:	2b0d      	cmp	r3, #13
 8010c4a:	dc0b      	bgt.n	8010c64 <SD_GetDataResponse+0x3e>
 8010c4c:	2b05      	cmp	r3, #5
 8010c4e:	d002      	beq.n	8010c56 <SD_GetDataResponse+0x30>
 8010c50:	2b0b      	cmp	r3, #11
 8010c52:	d003      	beq.n	8010c5c <SD_GetDataResponse+0x36>
 8010c54:	e006      	b.n	8010c64 <SD_GetDataResponse+0x3e>
    {
      case SD_DATA_OK:
      {
        rvalue = SD_DATA_OK;
 8010c56:	2305      	movs	r3, #5
 8010c58:	70bb      	strb	r3, [r7, #2]
        break;
 8010c5a:	e006      	b.n	8010c6a <SD_GetDataResponse+0x44>
      }
      case SD_DATA_CRC_ERROR:
        return SD_DATA_CRC_ERROR;
 8010c5c:	230b      	movs	r3, #11
 8010c5e:	e016      	b.n	8010c8e <SD_GetDataResponse+0x68>
      case SD_DATA_WRITE_ERROR:
        return SD_DATA_WRITE_ERROR;
 8010c60:	230d      	movs	r3, #13
 8010c62:	e014      	b.n	8010c8e <SD_GetDataResponse+0x68>
      default:
      {
        rvalue = SD_DATA_OTHER_ERROR;
 8010c64:	23ff      	movs	r3, #255	@ 0xff
 8010c66:	70bb      	strb	r3, [r7, #2]
        break;
 8010c68:	bf00      	nop
      }
    }
    /* Exit loop in case of data ok */
    if (rvalue == SD_DATA_OK)
 8010c6a:	78bb      	ldrb	r3, [r7, #2]
 8010c6c:	2b05      	cmp	r3, #5
 8010c6e:	d006      	beq.n	8010c7e <SD_GetDataResponse+0x58>
      break;
    /* Increment loop counter */
    counter++;
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	3301      	adds	r3, #1
 8010c74:	607b      	str	r3, [r7, #4]
  while (counter <= 64)
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	2b40      	cmp	r3, #64	@ 0x40
 8010c7a:	d9da      	bls.n	8010c32 <SD_GetDataResponse+0xc>
 8010c7c:	e000      	b.n	8010c80 <SD_GetDataResponse+0x5a>
      break;
 8010c7e:	bf00      	nop
  }

  /* Wait null data */
  while (SD_IO_ReadByte() == 0);
 8010c80:	bf00      	nop
 8010c82:	f7fe fd22 	bl	800f6ca <SD_IO_ReadByte>
 8010c86:	4603      	mov	r3, r0
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d0fa      	beq.n	8010c82 <SD_GetDataResponse+0x5c>

  /* Return response */
  return response;
 8010c8c:	78fb      	ldrb	r3, [r7, #3]
}
 8010c8e:	4618      	mov	r0, r3
 8010c90:	3708      	adds	r7, #8
 8010c92:	46bd      	mov	sp, r7
 8010c94:	bd80      	pop	{r7, pc}

08010c96 <BSP_SD_GetStatus>:
  * @brief  Returns the SD status.
  * @param  None
  * @retval The SD status.
  */
uint8_t BSP_SD_GetStatus(void)
{
 8010c96:	b480      	push	{r7}
 8010c98:	af00      	add	r7, sp, #0
  return MSD_OK;
 8010c9a:	2300      	movs	r3, #0
}
 8010c9c:	4618      	mov	r0, r3
 8010c9e:	46bd      	mov	sp, r7
 8010ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ca4:	4770      	bx	lr
	...

08010ca8 <SD_GoIdleState>:
  * @brief  Put SD in Idle state.
  * @param  None
  * @retval SD status
  */
static uint8_t SD_GoIdleState(void)
{
 8010ca8:	b590      	push	{r4, r7, lr}
 8010caa:	b083      	sub	sp, #12
 8010cac:	af00      	add	r7, sp, #0
  uint8_t n, resp[4];
  
  /* Send CMD0 (SD_CMD_GO_IDLE_STATE) to put SD in SPI mode and 
     Wait for In Idle State Response (R1 Format) equal to 0x01 */
  if (SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0, 0x95, SD_IN_IDLE_STATE) != MSD_OK)
 8010cae:	2301      	movs	r3, #1
 8010cb0:	2295      	movs	r2, #149	@ 0x95
 8010cb2:	2100      	movs	r1, #0
 8010cb4:	2000      	movs	r0, #0
 8010cb6:	f7ff ff96 	bl	8010be6 <SD_SendCmd>
 8010cba:	4603      	mov	r3, r0
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d001      	beq.n	8010cc4 <SD_GoIdleState+0x1c>
  {
    /* No Idle State Response: return an error */
    return MSD_ERROR;
 8010cc0:	2301      	movs	r3, #1
 8010cc2:	e070      	b.n	8010da6 <SD_GoIdleState+0xfe>
  }

  /* Send CMD8 */
  if(SD_SendCmd_wResp(SD_CMD_HS_SEND_EXT_CSD, 0x000001AA, 0x87) == 1)  /* SDv2? */
 8010cc4:	2287      	movs	r2, #135	@ 0x87
 8010cc6:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8010cca:	2008      	movs	r0, #8
 8010ccc:	f7ff ff78 	bl	8010bc0 <SD_SendCmd_wResp>
 8010cd0:	4603      	mov	r3, r0
 8010cd2:	2b01      	cmp	r3, #1
 8010cd4:	d161      	bne.n	8010d9a <SD_GoIdleState+0xf2>
  {
    for (n = 0; n < 4; n++)
 8010cd6:	2300      	movs	r3, #0
 8010cd8:	71fb      	strb	r3, [r7, #7]
 8010cda:	e00c      	b.n	8010cf6 <SD_GoIdleState+0x4e>
    {
      resp[n] = SD_IO_ReadByte();	/* Get 32 bit return value of R7 resp */
 8010cdc:	79fc      	ldrb	r4, [r7, #7]
 8010cde:	f7fe fcf4 	bl	800f6ca <SD_IO_ReadByte>
 8010ce2:	4603      	mov	r3, r0
 8010ce4:	461a      	mov	r2, r3
 8010ce6:	f104 0308 	add.w	r3, r4, #8
 8010cea:	443b      	add	r3, r7
 8010cec:	f803 2c08 	strb.w	r2, [r3, #-8]
    for (n = 0; n < 4; n++)
 8010cf0:	79fb      	ldrb	r3, [r7, #7]
 8010cf2:	3301      	adds	r3, #1
 8010cf4:	71fb      	strb	r3, [r7, #7]
 8010cf6:	79fb      	ldrb	r3, [r7, #7]
 8010cf8:	2b03      	cmp	r3, #3
 8010cfa:	d9ef      	bls.n	8010cdc <SD_GoIdleState+0x34>
    }
    SD_IO_WriteDummy();
 8010cfc:	f7fe fdb0 	bl	800f860 <SD_IO_WriteDummy>
    
    if (resp[2] == 0x01 && resp[3] == 0xAA)  /* the card supports vcc of 2.7-3.6V? */
 8010d00:	78bb      	ldrb	r3, [r7, #2]
 8010d02:	2b01      	cmp	r3, #1
 8010d04:	d14c      	bne.n	8010da0 <SD_GoIdleState+0xf8>
 8010d06:	78fb      	ldrb	r3, [r7, #3]
 8010d08:	2baa      	cmp	r3, #170	@ 0xaa
 8010d0a:	d149      	bne.n	8010da0 <SD_GoIdleState+0xf8>
    {	
      do /* Wait for end of initialization with ACMD41(HCS) */
      {
        HAL_Delay(100);
 8010d0c:	2064      	movs	r0, #100	@ 0x64
 8010d0e:	f000 fa5d 	bl	80111cc <HAL_Delay>
        if(SD_SendCmd(SD_CMD_APP_CMD, 0, 0xFF, 1) != MSD_OK) /* CMD55 because following command id SD Card Specific */
 8010d12:	2301      	movs	r3, #1
 8010d14:	22ff      	movs	r2, #255	@ 0xff
 8010d16:	2100      	movs	r1, #0
 8010d18:	2037      	movs	r0, #55	@ 0x37
 8010d1a:	f7ff ff64 	bl	8010be6 <SD_SendCmd>
 8010d1e:	4603      	mov	r3, r0
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d001      	beq.n	8010d28 <SD_GoIdleState+0x80>
        {
          return MSD_ERROR;
 8010d24:	2301      	movs	r3, #1
 8010d26:	e03e      	b.n	8010da6 <SD_GoIdleState+0xfe>
        }
      } while(SD_SendCmd(SD_CMD_SD_APP_OP_COND, 1UL << 30, 0xFF, SD_RESPONSE_NO_ERROR) != MSD_OK); /* ACMD41 */
 8010d28:	2300      	movs	r3, #0
 8010d2a:	22ff      	movs	r2, #255	@ 0xff
 8010d2c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8010d30:	2029      	movs	r0, #41	@ 0x29
 8010d32:	f7ff ff58 	bl	8010be6 <SD_SendCmd>
 8010d36:	4603      	mov	r3, r0
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d1e7      	bne.n	8010d0c <SD_GoIdleState+0x64>
      
      HAL_Delay(10);
 8010d3c:	200a      	movs	r0, #10
 8010d3e:	f000 fa45 	bl	80111cc <HAL_Delay>
      
      /* Read OCR register with CMD58 and check CCS flag (bit 30) */
      resp[0] = SD_SendCmd_wResp(SD_CMD_SDMMC_READ_OCR, 0, 0xFF);
 8010d42:	22ff      	movs	r2, #255	@ 0xff
 8010d44:	2100      	movs	r1, #0
 8010d46:	203a      	movs	r0, #58	@ 0x3a
 8010d48:	f7ff ff3a 	bl	8010bc0 <SD_SendCmd_wResp>
 8010d4c:	4603      	mov	r3, r0
 8010d4e:	703b      	strb	r3, [r7, #0]
      if(resp[0] == 0)
 8010d50:	783b      	ldrb	r3, [r7, #0]
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d11e      	bne.n	8010d94 <SD_GoIdleState+0xec>
      {
        for (n = 0; n < 4; n++)
 8010d56:	2300      	movs	r3, #0
 8010d58:	71fb      	strb	r3, [r7, #7]
 8010d5a:	e00c      	b.n	8010d76 <SD_GoIdleState+0xce>
        {
          resp[n] = SD_IO_ReadByte();	/* Get 32 bit return value of R7 resp */
 8010d5c:	79fc      	ldrb	r4, [r7, #7]
 8010d5e:	f7fe fcb4 	bl	800f6ca <SD_IO_ReadByte>
 8010d62:	4603      	mov	r3, r0
 8010d64:	461a      	mov	r2, r3
 8010d66:	f104 0308 	add.w	r3, r4, #8
 8010d6a:	443b      	add	r3, r7
 8010d6c:	f803 2c08 	strb.w	r2, [r3, #-8]
        for (n = 0; n < 4; n++)
 8010d70:	79fb      	ldrb	r3, [r7, #7]
 8010d72:	3301      	adds	r3, #1
 8010d74:	71fb      	strb	r3, [r7, #7]
 8010d76:	79fb      	ldrb	r3, [r7, #7]
 8010d78:	2b03      	cmp	r3, #3
 8010d7a:	d9ef      	bls.n	8010d5c <SD_GoIdleState+0xb4>
        }
        if(resp[0]&0x40)
 8010d7c:	783b      	ldrb	r3, [r7, #0]
 8010d7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d003      	beq.n	8010d8e <SD_GoIdleState+0xe6>
        {
          SD_CardType = HIGH_CAPACITY_SD_CARD;  /* Card id SDv2 and High Capacity */
 8010d86:	4b0a      	ldr	r3, [pc, #40]	@ (8010db0 <SD_GoIdleState+0x108>)
 8010d88:	2202      	movs	r2, #2
 8010d8a:	701a      	strb	r2, [r3, #0]
 8010d8c:	e002      	b.n	8010d94 <SD_GoIdleState+0xec>
        }
        else
        {
          SD_CardType = STD_CAPACITY_SD_CARD_V2_0;  /* Card id SDv2 */
 8010d8e:	4b08      	ldr	r3, [pc, #32]	@ (8010db0 <SD_GoIdleState+0x108>)
 8010d90:	2201      	movs	r2, #1
 8010d92:	701a      	strb	r2, [r3, #0]
        }
      }
      SD_IO_WriteDummy();
 8010d94:	f7fe fd64 	bl	800f860 <SD_IO_WriteDummy>
 8010d98:	e002      	b.n	8010da0 <SD_GoIdleState+0xf8>
    }
  }
  else /* Not SDv2 card */
  {
    SD_CardType = STD_CAPACITY_SD_CARD_V1_1;
 8010d9a:	4b05      	ldr	r3, [pc, #20]	@ (8010db0 <SD_GoIdleState+0x108>)
 8010d9c:	2200      	movs	r2, #0
 8010d9e:	701a      	strb	r2, [r3, #0]
  }
  
  SD_IO_WriteDummy();
 8010da0:	f7fe fd5e 	bl	800f860 <SD_IO_WriteDummy>
  return MSD_OK;
 8010da4:	2300      	movs	r3, #0
}
 8010da6:	4618      	mov	r0, r3
 8010da8:	370c      	adds	r7, #12
 8010daa:	46bd      	mov	sp, r7
 8010dac:	bd90      	pop	{r4, r7, pc}
 8010dae:	bf00      	nop
 8010db0:	20002e78 	.word	0x20002e78

08010db4 <BSP_TEMPERATURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Init( TEMPERATURE_ID_t id, void **handle )
{
 8010db4:	b580      	push	{r7, lr}
 8010db6:	b082      	sub	sp, #8
 8010db8:	af00      	add	r7, sp, #0
 8010dba:	4603      	mov	r3, r0
 8010dbc:	6039      	str	r1, [r7, #0]
 8010dbe:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8010dc0:	683b      	ldr	r3, [r7, #0]
 8010dc2:	2200      	movs	r2, #0
 8010dc4:	601a      	str	r2, [r3, #0]
  
  switch(id)
 8010dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d00f      	beq.n	8010dee <BSP_TEMPERATURE_Init+0x3a>
 8010dce:	2b01      	cmp	r3, #1
 8010dd0:	d015      	beq.n	8010dfe <BSP_TEMPERATURE_Init+0x4a>
  {
    case TEMPERATURE_SENSORS_AUTO:
    default:
    {
      /* Try to init the HTS221 on motherboard before */
      if(BSP_HTS221_TEMPERATURE_Init(handle) == COMPONENT_ERROR )
 8010dd2:	6838      	ldr	r0, [r7, #0]
 8010dd4:	f000 f8d2 	bl	8010f7c <BSP_HTS221_TEMPERATURE_Init>
 8010dd8:	4603      	mov	r3, r0
 8010dda:	2b01      	cmp	r3, #1
 8010ddc:	d117      	bne.n	8010e0e <BSP_TEMPERATURE_Init+0x5a>
      {
        if( BSP_LPS22HB_TEMPERATURE_Init(handle) == COMPONENT_ERROR )
 8010dde:	6838      	ldr	r0, [r7, #0]
 8010de0:	f000 f820 	bl	8010e24 <BSP_LPS22HB_TEMPERATURE_Init>
 8010de4:	4603      	mov	r3, r0
 8010de6:	2b01      	cmp	r3, #1
 8010de8:	d111      	bne.n	8010e0e <BSP_TEMPERATURE_Init+0x5a>
        {
          return COMPONENT_ERROR;
 8010dea:	2301      	movs	r3, #1
 8010dec:	e015      	b.n	8010e1a <BSP_TEMPERATURE_Init+0x66>
      }
      break;
    }
    case LPS22HB_T_0:
    {
      if(BSP_LPS22HB_TEMPERATURE_Init(handle) == COMPONENT_ERROR )
 8010dee:	6838      	ldr	r0, [r7, #0]
 8010df0:	f000 f818 	bl	8010e24 <BSP_LPS22HB_TEMPERATURE_Init>
 8010df4:	4603      	mov	r3, r0
 8010df6:	2b01      	cmp	r3, #1
 8010df8:	d10b      	bne.n	8010e12 <BSP_TEMPERATURE_Init+0x5e>
      {
        return COMPONENT_ERROR;
 8010dfa:	2301      	movs	r3, #1
 8010dfc:	e00d      	b.n	8010e1a <BSP_TEMPERATURE_Init+0x66>
      }
      break;
    }
    case HTS221_T_0:
    {
      if(BSP_HTS221_TEMPERATURE_Init(handle) == COMPONENT_ERROR )
 8010dfe:	6838      	ldr	r0, [r7, #0]
 8010e00:	f000 f8bc 	bl	8010f7c <BSP_HTS221_TEMPERATURE_Init>
 8010e04:	4603      	mov	r3, r0
 8010e06:	2b01      	cmp	r3, #1
 8010e08:	d105      	bne.n	8010e16 <BSP_TEMPERATURE_Init+0x62>
      {
        return COMPONENT_ERROR;
 8010e0a:	2301      	movs	r3, #1
 8010e0c:	e005      	b.n	8010e1a <BSP_TEMPERATURE_Init+0x66>
      break;
 8010e0e:	bf00      	nop
 8010e10:	e002      	b.n	8010e18 <BSP_TEMPERATURE_Init+0x64>
      break;
 8010e12:	bf00      	nop
 8010e14:	e000      	b.n	8010e18 <BSP_TEMPERATURE_Init+0x64>
      }
      break;
 8010e16:	bf00      	nop
    }
  }
  
  return COMPONENT_OK;
 8010e18:	2300      	movs	r3, #0
}
 8010e1a:	4618      	mov	r0, r3
 8010e1c:	3708      	adds	r7, #8
 8010e1e:	46bd      	mov	sp, r7
 8010e20:	bd80      	pop	{r7, pc}
	...

08010e24 <BSP_LPS22HB_TEMPERATURE_Init>:



static DrvStatusTypeDef BSP_LPS22HB_TEMPERATURE_Init( void **handle )
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b084      	sub	sp, #16
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	6078      	str	r0, [r7, #4]
  TEMPERATURE_Drv_t *driver = NULL;
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 8010e30:	2301      	movs	r3, #1
 8010e32:	72fb      	strb	r3, [r7, #11]
  
  if(TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isInitialized == 1)
 8010e34:	4b4c      	ldr	r3, [pc, #304]	@ (8010f68 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e36:	795b      	ldrb	r3, [r3, #5]
 8010e38:	2b01      	cmp	r3, #1
 8010e3a:	d101      	bne.n	8010e40 <BSP_LPS22HB_TEMPERATURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8010e3c:	2301      	movs	r3, #1
 8010e3e:	e08f      	b.n	8010f60 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8010e40:	f7fd fd6a 	bl	800e918 <Sensor_IO_SPI_Init>
 8010e44:	4603      	mov	r3, r0
 8010e46:	2b01      	cmp	r3, #1
 8010e48:	d101      	bne.n	8010e4e <BSP_LPS22HB_TEMPERATURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8010e4a:	2301      	movs	r3, #1
 8010e4c:	e088      	b.n	8010f60 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  /* Setup sensor handle. */
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 8010e4e:	4b46      	ldr	r3, [pc, #280]	@ (8010f68 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e50:	22b1      	movs	r2, #177	@ 0xb1
 8010e52:	701a      	strb	r2, [r3, #0]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].ifType        = 1; // SPI interface
 8010e54:	4b44      	ldr	r3, [pc, #272]	@ (8010f68 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e56:	2201      	movs	r2, #1
 8010e58:	705a      	strb	r2, [r3, #1]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].address       = LPS22HB_ADDRESS_HIGH;
 8010e5a:	4b43      	ldr	r3, [pc, #268]	@ (8010f68 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e5c:	22ba      	movs	r2, #186	@ 0xba
 8010e5e:	709a      	strb	r2, [r3, #2]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].spiDevice     = LPS22HB;
 8010e60:	4b41      	ldr	r3, [pc, #260]	@ (8010f68 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e62:	2203      	movs	r2, #3
 8010e64:	70da      	strb	r2, [r3, #3]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].instance      = LPS22HB_T_0;
 8010e66:	4b40      	ldr	r3, [pc, #256]	@ (8010f68 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e68:	2200      	movs	r2, #0
 8010e6a:	711a      	strb	r2, [r3, #4]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isInitialized = 0;
 8010e6c:	4b3e      	ldr	r3, [pc, #248]	@ (8010f68 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e6e:	2200      	movs	r2, #0
 8010e70:	715a      	strb	r2, [r3, #5]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isEnabled     = 0;
 8010e72:	4b3d      	ldr	r3, [pc, #244]	@ (8010f68 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e74:	2200      	movs	r2, #0
 8010e76:	719a      	strb	r2, [r3, #6]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isCombo       = 1;
 8010e78:	4b3b      	ldr	r3, [pc, #236]	@ (8010f68 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e7a:	2201      	movs	r2, #1
 8010e7c:	71da      	strb	r2, [r3, #7]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pData         = ( void * )&TEMPERATURE_Data[ LPS22HB_T_0 ];
 8010e7e:	4b3a      	ldr	r3, [pc, #232]	@ (8010f68 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e80:	4a3a      	ldr	r2, [pc, #232]	@ (8010f6c <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 8010e82:	609a      	str	r2, [r3, #8]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pVTable       = ( void * )&LPS22HB_T_Drv;
 8010e84:	4b38      	ldr	r3, [pc, #224]	@ (8010f68 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e86:	4a3a      	ldr	r2, [pc, #232]	@ (8010f70 <BSP_LPS22HB_TEMPERATURE_Init+0x14c>)
 8010e88:	60da      	str	r2, [r3, #12]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pExtVTable    = 0;
 8010e8a:	4b37      	ldr	r3, [pc, #220]	@ (8010f68 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e8c:	2200      	movs	r2, #0
 8010e8e:	611a      	str	r2, [r3, #16]
      
  LPS22HB_T_0_Data.comboData = &LPS22HB_Combo_Data[0];
 8010e90:	4b38      	ldr	r3, [pc, #224]	@ (8010f74 <BSP_LPS22HB_TEMPERATURE_Init+0x150>)
 8010e92:	4a39      	ldr	r2, [pc, #228]	@ (8010f78 <BSP_LPS22HB_TEMPERATURE_Init+0x154>)
 8010e94:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ LPS22HB_T_0 ].pComponentData = ( void * )&LPS22HB_T_0_Data;
 8010e96:	4b35      	ldr	r3, [pc, #212]	@ (8010f6c <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 8010e98:	4a36      	ldr	r2, [pc, #216]	@ (8010f74 <BSP_LPS22HB_TEMPERATURE_Init+0x150>)
 8010e9a:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ LPS22HB_T_0 ].pExtData       = 0;
 8010e9c:	4b33      	ldr	r3, [pc, #204]	@ (8010f6c <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 8010e9e:	2200      	movs	r2, #0
 8010ea0:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&TEMPERATURE_SensorHandle[ LPS22HB_T_0 ];
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	4a30      	ldr	r2, [pc, #192]	@ (8010f68 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010ea6:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	681b      	ldr	r3, [r3, #0]
 8010eac:	4618      	mov	r0, r3
 8010eae:	f7fd fe51 	bl	800eb54 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isPressInitialized == 0)
 8010eb2:	4b31      	ldr	r3, [pc, #196]	@ (8010f78 <BSP_LPS22HB_TEMPERATURE_Init+0x154>)
 8010eb4:	781b      	ldrb	r3, [r3, #0]
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d128      	bne.n	8010f0c <BSP_LPS22HB_TEMPERATURE_Init+0xe8>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	6818      	ldr	r0, [r3, #0]
 8010ebe:	f107 020b 	add.w	r2, r7, #11
 8010ec2:	2301      	movs	r3, #1
 8010ec4:	2110      	movs	r1, #16
 8010ec6:	f7fd fedb 	bl	800ec80 <Sensor_IO_Write>
 8010eca:	4603      	mov	r3, r0
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d001      	beq.n	8010ed4 <BSP_LPS22HB_TEMPERATURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8010ed0:	2301      	movs	r3, #1
 8010ed2:	e045      	b.n	8010f60 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	4618      	mov	r0, r3
 8010eda:	f7f6 f9d2 	bl	8007282 <LPS22HB_SwResetAndMemoryBoot>
 8010ede:	4603      	mov	r3, r0
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	d001      	beq.n	8010ee8 <BSP_LPS22HB_TEMPERATURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 8010ee4:	2301      	movs	r3, #1
 8010ee6:	e03b      	b.n	8010f60 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
    
    HAL_Delay(100);
 8010ee8:	2064      	movs	r0, #100	@ 0x64
 8010eea:	f000 f96f 	bl	80111cc <HAL_Delay>
    
    data = 0x01;
 8010eee:	2301      	movs	r3, #1
 8010ef0:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	6818      	ldr	r0, [r3, #0]
 8010ef6:	f107 020b 	add.w	r2, r7, #11
 8010efa:	2301      	movs	r3, #1
 8010efc:	2110      	movs	r1, #16
 8010efe:	f7fd febf 	bl	800ec80 <Sensor_IO_Write>
 8010f02:	4603      	mov	r3, r0
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d001      	beq.n	8010f0c <BSP_LPS22HB_TEMPERATURE_Init+0xe8>
    {
      return COMPONENT_ERROR;
 8010f08:	2301      	movs	r3, #1
 8010f0a:	e029      	b.n	8010f60 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
  }
  
  driver = ( TEMPERATURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	68db      	ldr	r3, [r3, #12]
 8010f12:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d10b      	bne.n	8010f34 <BSP_LPS22HB_TEMPERATURE_Init+0x110>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	681b      	ldr	r3, [r3, #0]
 8010f20:	2214      	movs	r2, #20
 8010f22:	2100      	movs	r1, #0
 8010f24:	4618      	mov	r0, r3
 8010f26:	f009 fd90 	bl	801aa4a <memset>
    *handle = NULL;
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	2200      	movs	r2, #0
 8010f2e:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8010f30:	2301      	movs	r3, #1
 8010f32:	e015      	b.n	8010f60 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	687a      	ldr	r2, [r7, #4]
 8010f3a:	6812      	ldr	r2, [r2, #0]
 8010f3c:	4610      	mov	r0, r2
 8010f3e:	4798      	blx	r3
 8010f40:	4603      	mov	r3, r0
 8010f42:	2b01      	cmp	r3, #1
 8010f44:	d10b      	bne.n	8010f5e <BSP_LPS22HB_TEMPERATURE_Init+0x13a>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	2214      	movs	r2, #20
 8010f4c:	2100      	movs	r1, #0
 8010f4e:	4618      	mov	r0, r3
 8010f50:	f009 fd7b 	bl	801aa4a <memset>
    *handle = NULL;
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	2200      	movs	r2, #0
 8010f58:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8010f5a:	2301      	movs	r3, #1
 8010f5c:	e000      	b.n	8010f60 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  return COMPONENT_OK;
 8010f5e:	2300      	movs	r3, #0
  
}
 8010f60:	4618      	mov	r0, r3
 8010f62:	3710      	adds	r7, #16
 8010f64:	46bd      	mov	sp, r7
 8010f66:	bd80      	pop	{r7, pc}
 8010f68:	20002e7c 	.word	0x20002e7c
 8010f6c:	20002ea4 	.word	0x20002ea4
 8010f70:	20000108 	.word	0x20000108
 8010f74:	20002eb4 	.word	0x20002eb4
 8010f78:	20002c00 	.word	0x20002c00

08010f7c <BSP_HTS221_TEMPERATURE_Init>:



static DrvStatusTypeDef BSP_HTS221_TEMPERATURE_Init( void **handle )
{
 8010f7c:	b580      	push	{r7, lr}
 8010f7e:	b084      	sub	sp, #16
 8010f80:	af00      	add	r7, sp, #0
 8010f82:	6078      	str	r0, [r7, #4]
  TEMPERATURE_Drv_t *driver = NULL;
 8010f84:	2300      	movs	r3, #0
 8010f86:	60fb      	str	r3, [r7, #12]
  
  if(TEMPERATURE_SensorHandle[ HTS221_T_0 ].isInitialized == 1)
 8010f88:	4b32      	ldr	r3, [pc, #200]	@ (8011054 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010f8a:	7e5b      	ldrb	r3, [r3, #25]
 8010f8c:	2b01      	cmp	r3, #1
 8010f8e:	d101      	bne.n	8010f94 <BSP_HTS221_TEMPERATURE_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8010f90:	2301      	movs	r3, #1
 8010f92:	e05a      	b.n	801104a <BSP_HTS221_TEMPERATURE_Init+0xce>
  }
  
  if ( Sensor_IO_I2C_Init() == COMPONENT_ERROR )
 8010f94:	f7fd fcb4 	bl	800e900 <Sensor_IO_I2C_Init>
 8010f98:	4603      	mov	r3, r0
 8010f9a:	2b01      	cmp	r3, #1
 8010f9c:	d101      	bne.n	8010fa2 <BSP_HTS221_TEMPERATURE_Init+0x26>
  {
    return COMPONENT_ERROR;
 8010f9e:	2301      	movs	r3, #1
 8010fa0:	e053      	b.n	801104a <BSP_HTS221_TEMPERATURE_Init+0xce>
  }
  
  /* Setup sensor handle. */
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].who_am_i      = HTS221_WHO_AM_I_VAL;
 8010fa2:	4b2c      	ldr	r3, [pc, #176]	@ (8011054 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010fa4:	22bc      	movs	r2, #188	@ 0xbc
 8010fa6:	751a      	strb	r2, [r3, #20]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].ifType        = 0; // I2C interface
 8010fa8:	4b2a      	ldr	r3, [pc, #168]	@ (8011054 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010faa:	2200      	movs	r2, #0
 8010fac:	755a      	strb	r2, [r3, #21]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].address       = HTS221_ADDRESS_DEFAULT;
 8010fae:	4b29      	ldr	r3, [pc, #164]	@ (8011054 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010fb0:	22be      	movs	r2, #190	@ 0xbe
 8010fb2:	759a      	strb	r2, [r3, #22]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].instance      = HTS221_T_0;
 8010fb4:	4b27      	ldr	r3, [pc, #156]	@ (8011054 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010fb6:	2201      	movs	r2, #1
 8010fb8:	761a      	strb	r2, [r3, #24]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].isInitialized = 0;
 8010fba:	4b26      	ldr	r3, [pc, #152]	@ (8011054 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010fbc:	2200      	movs	r2, #0
 8010fbe:	765a      	strb	r2, [r3, #25]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].isEnabled     = 0;
 8010fc0:	4b24      	ldr	r3, [pc, #144]	@ (8011054 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	769a      	strb	r2, [r3, #26]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].isCombo       = 1;
 8010fc6:	4b23      	ldr	r3, [pc, #140]	@ (8011054 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010fc8:	2201      	movs	r2, #1
 8010fca:	76da      	strb	r2, [r3, #27]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].pData         = ( void * )&TEMPERATURE_Data[ HTS221_T_0 ];
 8010fcc:	4b21      	ldr	r3, [pc, #132]	@ (8011054 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010fce:	4a22      	ldr	r2, [pc, #136]	@ (8011058 <BSP_HTS221_TEMPERATURE_Init+0xdc>)
 8010fd0:	61da      	str	r2, [r3, #28]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].pVTable       = ( void * )&HTS221_T_Drv;
 8010fd2:	4b20      	ldr	r3, [pc, #128]	@ (8011054 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010fd4:	4a21      	ldr	r2, [pc, #132]	@ (801105c <BSP_HTS221_TEMPERATURE_Init+0xe0>)
 8010fd6:	621a      	str	r2, [r3, #32]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].pExtVTable    = 0;
 8010fd8:	4b1e      	ldr	r3, [pc, #120]	@ (8011054 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010fda:	2200      	movs	r2, #0
 8010fdc:	625a      	str	r2, [r3, #36]	@ 0x24
  
  HTS221_T_0_Data.comboData = &HTS221_Combo_Data[0];
 8010fde:	4b20      	ldr	r3, [pc, #128]	@ (8011060 <BSP_HTS221_TEMPERATURE_Init+0xe4>)
 8010fe0:	4a20      	ldr	r2, [pc, #128]	@ (8011064 <BSP_HTS221_TEMPERATURE_Init+0xe8>)
 8010fe2:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ HTS221_T_0 ].pComponentData = ( void * )&HTS221_T_0_Data;
 8010fe4:	4b20      	ldr	r3, [pc, #128]	@ (8011068 <BSP_HTS221_TEMPERATURE_Init+0xec>)
 8010fe6:	4a1e      	ldr	r2, [pc, #120]	@ (8011060 <BSP_HTS221_TEMPERATURE_Init+0xe4>)
 8010fe8:	609a      	str	r2, [r3, #8]
  TEMPERATURE_Data[ HTS221_T_0 ].pExtData       = 0;
 8010fea:	4b1f      	ldr	r3, [pc, #124]	@ (8011068 <BSP_HTS221_TEMPERATURE_Init+0xec>)
 8010fec:	2200      	movs	r2, #0
 8010fee:	60da      	str	r2, [r3, #12]
  
  *handle = (void *)&TEMPERATURE_SensorHandle[ HTS221_T_0 ];
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	4a1e      	ldr	r2, [pc, #120]	@ (801106c <BSP_HTS221_TEMPERATURE_Init+0xf0>)
 8010ff4:	601a      	str	r2, [r3, #0]
  
  driver = ( TEMPERATURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	681b      	ldr	r3, [r3, #0]
 8010ffa:	68db      	ldr	r3, [r3, #12]
 8010ffc:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	2b00      	cmp	r3, #0
 8011004:	d10b      	bne.n	801101e <BSP_HTS221_TEMPERATURE_Init+0xa2>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	2214      	movs	r2, #20
 801100c:	2100      	movs	r1, #0
 801100e:	4618      	mov	r0, r3
 8011010:	f009 fd1b 	bl	801aa4a <memset>
    *handle = NULL;
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	2200      	movs	r2, #0
 8011018:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 801101a:	2301      	movs	r3, #1
 801101c:	e015      	b.n	801104a <BSP_HTS221_TEMPERATURE_Init+0xce>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 801101e:	68fb      	ldr	r3, [r7, #12]
 8011020:	681b      	ldr	r3, [r3, #0]
 8011022:	687a      	ldr	r2, [r7, #4]
 8011024:	6812      	ldr	r2, [r2, #0]
 8011026:	4610      	mov	r0, r2
 8011028:	4798      	blx	r3
 801102a:	4603      	mov	r3, r0
 801102c:	2b01      	cmp	r3, #1
 801102e:	d10b      	bne.n	8011048 <BSP_HTS221_TEMPERATURE_Init+0xcc>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	681b      	ldr	r3, [r3, #0]
 8011034:	2214      	movs	r2, #20
 8011036:	2100      	movs	r1, #0
 8011038:	4618      	mov	r0, r3
 801103a:	f009 fd06 	bl	801aa4a <memset>
    *handle = NULL;
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	2200      	movs	r2, #0
 8011042:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8011044:	2301      	movs	r3, #1
 8011046:	e000      	b.n	801104a <BSP_HTS221_TEMPERATURE_Init+0xce>
  }
  
  return COMPONENT_OK;
 8011048:	2300      	movs	r3, #0
}
 801104a:	4618      	mov	r0, r3
 801104c:	3710      	adds	r7, #16
 801104e:	46bd      	mov	sp, r7
 8011050:	bd80      	pop	{r7, pc}
 8011052:	bf00      	nop
 8011054:	20002e7c 	.word	0x20002e7c
 8011058:	20002eac 	.word	0x20002eac
 801105c:	200000a0 	.word	0x200000a0
 8011060:	20002eb8 	.word	0x20002eb8
 8011064:	20002bfc 	.word	0x20002bfc
 8011068:	20002ea4 	.word	0x20002ea4
 801106c:	20002e90 	.word	0x20002e90

08011070 <BSP_TEMPERATURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Sensor_Enable( void *handle )
{
 8011070:	b580      	push	{r7, lr}
 8011072:	b084      	sub	sp, #16
 8011074:	af00      	add	r7, sp, #0
 8011076:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	60fb      	str	r3, [r7, #12]
  TEMPERATURE_Drv_t *driver = NULL;
 801107c:	2300      	movs	r3, #0
 801107e:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 8011080:	68fb      	ldr	r3, [r7, #12]
 8011082:	2b00      	cmp	r3, #0
 8011084:	d101      	bne.n	801108a <BSP_TEMPERATURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8011086:	2301      	movs	r3, #1
 8011088:	e012      	b.n	80110b0 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  driver = ( TEMPERATURE_Drv_t * )ctx->pVTable;
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	68db      	ldr	r3, [r3, #12]
 801108e:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 8011090:	68bb      	ldr	r3, [r7, #8]
 8011092:	689b      	ldr	r3, [r3, #8]
 8011094:	2b00      	cmp	r3, #0
 8011096:	d101      	bne.n	801109c <BSP_TEMPERATURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8011098:	2301      	movs	r3, #1
 801109a:	e009      	b.n	80110b0 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 801109c:	68bb      	ldr	r3, [r7, #8]
 801109e:	689b      	ldr	r3, [r3, #8]
 80110a0:	68f8      	ldr	r0, [r7, #12]
 80110a2:	4798      	blx	r3
 80110a4:	4603      	mov	r3, r0
 80110a6:	2b01      	cmp	r3, #1
 80110a8:	d101      	bne.n	80110ae <BSP_TEMPERATURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 80110aa:	2301      	movs	r3, #1
 80110ac:	e000      	b.n	80110b0 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 80110ae:	2300      	movs	r3, #0
}
 80110b0:	4618      	mov	r0, r3
 80110b2:	3710      	adds	r7, #16
 80110b4:	46bd      	mov	sp, r7
 80110b6:	bd80      	pop	{r7, pc}

080110b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80110b8:	b480      	push	{r7}
 80110ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80110bc:	4b16      	ldr	r3, [pc, #88]	@ (8011118 <SystemInit+0x60>)
 80110be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80110c2:	4a15      	ldr	r2, [pc, #84]	@ (8011118 <SystemInit+0x60>)
 80110c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80110c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80110cc:	4b13      	ldr	r3, [pc, #76]	@ (801111c <SystemInit+0x64>)
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	4a12      	ldr	r2, [pc, #72]	@ (801111c <SystemInit+0x64>)
 80110d2:	f043 0301 	orr.w	r3, r3, #1
 80110d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80110d8:	4b10      	ldr	r3, [pc, #64]	@ (801111c <SystemInit+0x64>)
 80110da:	2200      	movs	r2, #0
 80110dc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 80110de:	4b0f      	ldr	r3, [pc, #60]	@ (801111c <SystemInit+0x64>)
 80110e0:	681b      	ldr	r3, [r3, #0]
 80110e2:	4a0e      	ldr	r2, [pc, #56]	@ (801111c <SystemInit+0x64>)
 80110e4:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80110e8:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80110ec:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 80110ee:	4b0b      	ldr	r3, [pc, #44]	@ (801111c <SystemInit+0x64>)
 80110f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80110f4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80110f6:	4b09      	ldr	r3, [pc, #36]	@ (801111c <SystemInit+0x64>)
 80110f8:	681b      	ldr	r3, [r3, #0]
 80110fa:	4a08      	ldr	r2, [pc, #32]	@ (801111c <SystemInit+0x64>)
 80110fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8011100:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8011102:	4b06      	ldr	r3, [pc, #24]	@ (801111c <SystemInit+0x64>)
 8011104:	2200      	movs	r2, #0
 8011106:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8011108:	4b03      	ldr	r3, [pc, #12]	@ (8011118 <SystemInit+0x60>)
 801110a:	4a05      	ldr	r2, [pc, #20]	@ (8011120 <SystemInit+0x68>)
 801110c:	609a      	str	r2, [r3, #8]
#endif
}
 801110e:	bf00      	nop
 8011110:	46bd      	mov	sp, r7
 8011112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011116:	4770      	bx	lr
 8011118:	e000ed00 	.word	0xe000ed00
 801111c:	40021000 	.word	0x40021000
 8011120:	08004000 	.word	0x08004000

08011124 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8011124:	b580      	push	{r7, lr}
 8011126:	af00      	add	r7, sp, #0
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8011128:	4b08      	ldr	r3, [pc, #32]	@ (801114c <HAL_Init+0x28>)
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	4a07      	ldr	r2, [pc, #28]	@ (801114c <HAL_Init+0x28>)
 801112e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011132:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8011134:	2003      	movs	r0, #3
 8011136:	f000 f92d 	bl	8011394 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 801113a:	200f      	movs	r0, #15
 801113c:	f000 f810 	bl	8011160 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8011140:	f000 f806 	bl	8011150 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8011144:	2300      	movs	r3, #0
}
 8011146:	4618      	mov	r0, r3
 8011148:	bd80      	pop	{r7, pc}
 801114a:	bf00      	nop
 801114c:	40022000 	.word	0x40022000

08011150 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8011150:	b480      	push	{r7}
 8011152:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8011154:	bf00      	nop
 8011156:	46bd      	mov	sp, r7
 8011158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801115c:	4770      	bx	lr
	...

08011160 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8011160:	b580      	push	{r7, lr}
 8011162:	b082      	sub	sp, #8
 8011164:	af00      	add	r7, sp, #0
 8011166:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8011168:	4b09      	ldr	r3, [pc, #36]	@ (8011190 <HAL_InitTick+0x30>)
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	4a09      	ldr	r2, [pc, #36]	@ (8011194 <HAL_InitTick+0x34>)
 801116e:	fba2 2303 	umull	r2, r3, r2, r3
 8011172:	099b      	lsrs	r3, r3, #6
 8011174:	4618      	mov	r0, r3
 8011176:	f000 f942 	bl	80113fe <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 801117a:	2200      	movs	r2, #0
 801117c:	6879      	ldr	r1, [r7, #4]
 801117e:	f04f 30ff 	mov.w	r0, #4294967295
 8011182:	f000 f912 	bl	80113aa <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8011186:	2300      	movs	r3, #0
}
 8011188:	4618      	mov	r0, r3
 801118a:	3708      	adds	r7, #8
 801118c:	46bd      	mov	sp, r7
 801118e:	bd80      	pop	{r7, pc}
 8011190:	200003f0 	.word	0x200003f0
 8011194:	10624dd3 	.word	0x10624dd3

08011198 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8011198:	b480      	push	{r7}
 801119a:	af00      	add	r7, sp, #0
  uwTick++;
 801119c:	4b04      	ldr	r3, [pc, #16]	@ (80111b0 <HAL_IncTick+0x18>)
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	3301      	adds	r3, #1
 80111a2:	4a03      	ldr	r2, [pc, #12]	@ (80111b0 <HAL_IncTick+0x18>)
 80111a4:	6013      	str	r3, [r2, #0]
}
 80111a6:	bf00      	nop
 80111a8:	46bd      	mov	sp, r7
 80111aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ae:	4770      	bx	lr
 80111b0:	20002ebc 	.word	0x20002ebc

080111b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80111b4:	b480      	push	{r7}
 80111b6:	af00      	add	r7, sp, #0
  return uwTick;
 80111b8:	4b03      	ldr	r3, [pc, #12]	@ (80111c8 <HAL_GetTick+0x14>)
 80111ba:	681b      	ldr	r3, [r3, #0]
}
 80111bc:	4618      	mov	r0, r3
 80111be:	46bd      	mov	sp, r7
 80111c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111c4:	4770      	bx	lr
 80111c6:	bf00      	nop
 80111c8:	20002ebc 	.word	0x20002ebc

080111cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80111cc:	b580      	push	{r7, lr}
 80111ce:	b084      	sub	sp, #16
 80111d0:	af00      	add	r7, sp, #0
 80111d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80111d4:	2300      	movs	r3, #0
 80111d6:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 80111d8:	f7ff ffec 	bl	80111b4 <HAL_GetTick>
 80111dc:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 80111de:	bf00      	nop
 80111e0:	f7ff ffe8 	bl	80111b4 <HAL_GetTick>
 80111e4:	4602      	mov	r2, r0
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	1ad3      	subs	r3, r2, r3
 80111ea:	687a      	ldr	r2, [r7, #4]
 80111ec:	429a      	cmp	r2, r3
 80111ee:	d8f7      	bhi.n	80111e0 <HAL_Delay+0x14>
  {
  }
}
 80111f0:	bf00      	nop
 80111f2:	bf00      	nop
 80111f4:	3710      	adds	r7, #16
 80111f6:	46bd      	mov	sp, r7
 80111f8:	bd80      	pop	{r7, pc}
	...

080111fc <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80111fc:	b480      	push	{r7}
 80111fe:	b085      	sub	sp, #20
 8011200:	af00      	add	r7, sp, #0
 8011202:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	f003 0307 	and.w	r3, r3, #7
 801120a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 801120c:	4b0c      	ldr	r3, [pc, #48]	@ (8011240 <NVIC_SetPriorityGrouping+0x44>)
 801120e:	68db      	ldr	r3, [r3, #12]
 8011210:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8011212:	68ba      	ldr	r2, [r7, #8]
 8011214:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8011218:	4013      	ands	r3, r2
 801121a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8011220:	68bb      	ldr	r3, [r7, #8]
 8011222:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8011224:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8011228:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801122c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 801122e:	4a04      	ldr	r2, [pc, #16]	@ (8011240 <NVIC_SetPriorityGrouping+0x44>)
 8011230:	68bb      	ldr	r3, [r7, #8]
 8011232:	60d3      	str	r3, [r2, #12]
}
 8011234:	bf00      	nop
 8011236:	3714      	adds	r7, #20
 8011238:	46bd      	mov	sp, r7
 801123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801123e:	4770      	bx	lr
 8011240:	e000ed00 	.word	0xe000ed00

08011244 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8011244:	b480      	push	{r7}
 8011246:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8011248:	4b04      	ldr	r3, [pc, #16]	@ (801125c <NVIC_GetPriorityGrouping+0x18>)
 801124a:	68db      	ldr	r3, [r3, #12]
 801124c:	0a1b      	lsrs	r3, r3, #8
 801124e:	f003 0307 	and.w	r3, r3, #7
}
 8011252:	4618      	mov	r0, r3
 8011254:	46bd      	mov	sp, r7
 8011256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801125a:	4770      	bx	lr
 801125c:	e000ed00 	.word	0xe000ed00

08011260 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8011260:	b480      	push	{r7}
 8011262:	b083      	sub	sp, #12
 8011264:	af00      	add	r7, sp, #0
 8011266:	4603      	mov	r3, r0
 8011268:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 801126a:	79fb      	ldrb	r3, [r7, #7]
 801126c:	f003 021f 	and.w	r2, r3, #31
 8011270:	4907      	ldr	r1, [pc, #28]	@ (8011290 <NVIC_EnableIRQ+0x30>)
 8011272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011276:	095b      	lsrs	r3, r3, #5
 8011278:	2001      	movs	r0, #1
 801127a:	fa00 f202 	lsl.w	r2, r0, r2
 801127e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8011282:	bf00      	nop
 8011284:	370c      	adds	r7, #12
 8011286:	46bd      	mov	sp, r7
 8011288:	f85d 7b04 	ldr.w	r7, [sp], #4
 801128c:	4770      	bx	lr
 801128e:	bf00      	nop
 8011290:	e000e100 	.word	0xe000e100

08011294 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8011294:	b480      	push	{r7}
 8011296:	b083      	sub	sp, #12
 8011298:	af00      	add	r7, sp, #0
 801129a:	4603      	mov	r3, r0
 801129c:	6039      	str	r1, [r7, #0]
 801129e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80112a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	da0b      	bge.n	80112c0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80112a8:	683b      	ldr	r3, [r7, #0]
 80112aa:	b2da      	uxtb	r2, r3
 80112ac:	490c      	ldr	r1, [pc, #48]	@ (80112e0 <NVIC_SetPriority+0x4c>)
 80112ae:	79fb      	ldrb	r3, [r7, #7]
 80112b0:	f003 030f 	and.w	r3, r3, #15
 80112b4:	3b04      	subs	r3, #4
 80112b6:	0112      	lsls	r2, r2, #4
 80112b8:	b2d2      	uxtb	r2, r2
 80112ba:	440b      	add	r3, r1
 80112bc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80112be:	e009      	b.n	80112d4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80112c0:	683b      	ldr	r3, [r7, #0]
 80112c2:	b2da      	uxtb	r2, r3
 80112c4:	4907      	ldr	r1, [pc, #28]	@ (80112e4 <NVIC_SetPriority+0x50>)
 80112c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80112ca:	0112      	lsls	r2, r2, #4
 80112cc:	b2d2      	uxtb	r2, r2
 80112ce:	440b      	add	r3, r1
 80112d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80112d4:	bf00      	nop
 80112d6:	370c      	adds	r7, #12
 80112d8:	46bd      	mov	sp, r7
 80112da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112de:	4770      	bx	lr
 80112e0:	e000ed00 	.word	0xe000ed00
 80112e4:	e000e100 	.word	0xe000e100

080112e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80112e8:	b480      	push	{r7}
 80112ea:	b089      	sub	sp, #36	@ 0x24
 80112ec:	af00      	add	r7, sp, #0
 80112ee:	60f8      	str	r0, [r7, #12]
 80112f0:	60b9      	str	r1, [r7, #8]
 80112f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80112f4:	68fb      	ldr	r3, [r7, #12]
 80112f6:	f003 0307 	and.w	r3, r3, #7
 80112fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80112fc:	69fb      	ldr	r3, [r7, #28]
 80112fe:	f1c3 0307 	rsb	r3, r3, #7
 8011302:	2b04      	cmp	r3, #4
 8011304:	bf28      	it	cs
 8011306:	2304      	movcs	r3, #4
 8011308:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 801130a:	69fb      	ldr	r3, [r7, #28]
 801130c:	3304      	adds	r3, #4
 801130e:	2b06      	cmp	r3, #6
 8011310:	d902      	bls.n	8011318 <NVIC_EncodePriority+0x30>
 8011312:	69fb      	ldr	r3, [r7, #28]
 8011314:	3b03      	subs	r3, #3
 8011316:	e000      	b.n	801131a <NVIC_EncodePriority+0x32>
 8011318:	2300      	movs	r3, #0
 801131a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 801131c:	f04f 32ff 	mov.w	r2, #4294967295
 8011320:	69bb      	ldr	r3, [r7, #24]
 8011322:	fa02 f303 	lsl.w	r3, r2, r3
 8011326:	43da      	mvns	r2, r3
 8011328:	68bb      	ldr	r3, [r7, #8]
 801132a:	401a      	ands	r2, r3
 801132c:	697b      	ldr	r3, [r7, #20]
 801132e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8011330:	f04f 31ff 	mov.w	r1, #4294967295
 8011334:	697b      	ldr	r3, [r7, #20]
 8011336:	fa01 f303 	lsl.w	r3, r1, r3
 801133a:	43d9      	mvns	r1, r3
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8011340:	4313      	orrs	r3, r2
         );
}
 8011342:	4618      	mov	r0, r3
 8011344:	3724      	adds	r7, #36	@ 0x24
 8011346:	46bd      	mov	sp, r7
 8011348:	f85d 7b04 	ldr.w	r7, [sp], #4
 801134c:	4770      	bx	lr
	...

08011350 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8011350:	b580      	push	{r7, lr}
 8011352:	b082      	sub	sp, #8
 8011354:	af00      	add	r7, sp, #0
 8011356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	3b01      	subs	r3, #1
 801135c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011360:	d301      	bcc.n	8011366 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8011362:	2301      	movs	r3, #1
 8011364:	e00f      	b.n	8011386 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8011366:	4a0a      	ldr	r2, [pc, #40]	@ (8011390 <SysTick_Config+0x40>)
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	3b01      	subs	r3, #1
 801136c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 801136e:	210f      	movs	r1, #15
 8011370:	f04f 30ff 	mov.w	r0, #4294967295
 8011374:	f7ff ff8e 	bl	8011294 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8011378:	4b05      	ldr	r3, [pc, #20]	@ (8011390 <SysTick_Config+0x40>)
 801137a:	2200      	movs	r2, #0
 801137c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 801137e:	4b04      	ldr	r3, [pc, #16]	@ (8011390 <SysTick_Config+0x40>)
 8011380:	2207      	movs	r2, #7
 8011382:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8011384:	2300      	movs	r3, #0
}
 8011386:	4618      	mov	r0, r3
 8011388:	3708      	adds	r7, #8
 801138a:	46bd      	mov	sp, r7
 801138c:	bd80      	pop	{r7, pc}
 801138e:	bf00      	nop
 8011390:	e000e010 	.word	0xe000e010

08011394 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8011394:	b580      	push	{r7, lr}
 8011396:	b082      	sub	sp, #8
 8011398:	af00      	add	r7, sp, #0
 801139a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 801139c:	6878      	ldr	r0, [r7, #4]
 801139e:	f7ff ff2d 	bl	80111fc <NVIC_SetPriorityGrouping>
}
 80113a2:	bf00      	nop
 80113a4:	3708      	adds	r7, #8
 80113a6:	46bd      	mov	sp, r7
 80113a8:	bd80      	pop	{r7, pc}

080113aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80113aa:	b580      	push	{r7, lr}
 80113ac:	b086      	sub	sp, #24
 80113ae:	af00      	add	r7, sp, #0
 80113b0:	4603      	mov	r3, r0
 80113b2:	60b9      	str	r1, [r7, #8]
 80113b4:	607a      	str	r2, [r7, #4]
 80113b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80113b8:	2300      	movs	r3, #0
 80113ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80113bc:	f7ff ff42 	bl	8011244 <NVIC_GetPriorityGrouping>
 80113c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80113c2:	687a      	ldr	r2, [r7, #4]
 80113c4:	68b9      	ldr	r1, [r7, #8]
 80113c6:	6978      	ldr	r0, [r7, #20]
 80113c8:	f7ff ff8e 	bl	80112e8 <NVIC_EncodePriority>
 80113cc:	4602      	mov	r2, r0
 80113ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80113d2:	4611      	mov	r1, r2
 80113d4:	4618      	mov	r0, r3
 80113d6:	f7ff ff5d 	bl	8011294 <NVIC_SetPriority>
}
 80113da:	bf00      	nop
 80113dc:	3718      	adds	r7, #24
 80113de:	46bd      	mov	sp, r7
 80113e0:	bd80      	pop	{r7, pc}

080113e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80113e2:	b580      	push	{r7, lr}
 80113e4:	b082      	sub	sp, #8
 80113e6:	af00      	add	r7, sp, #0
 80113e8:	4603      	mov	r3, r0
 80113ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80113ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80113f0:	4618      	mov	r0, r3
 80113f2:	f7ff ff35 	bl	8011260 <NVIC_EnableIRQ>
}
 80113f6:	bf00      	nop
 80113f8:	3708      	adds	r7, #8
 80113fa:	46bd      	mov	sp, r7
 80113fc:	bd80      	pop	{r7, pc}

080113fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80113fe:	b580      	push	{r7, lr}
 8011400:	b082      	sub	sp, #8
 8011402:	af00      	add	r7, sp, #0
 8011404:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8011406:	6878      	ldr	r0, [r7, #4]
 8011408:	f7ff ffa2 	bl	8011350 <SysTick_Config>
 801140c:	4603      	mov	r3, r0
}
 801140e:	4618      	mov	r0, r3
 8011410:	3708      	adds	r7, #8
 8011412:	46bd      	mov	sp, r7
 8011414:	bd80      	pop	{r7, pc}
	...

08011418 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8011418:	b480      	push	{r7}
 801141a:	b087      	sub	sp, #28
 801141c:	af00      	add	r7, sp, #0
 801141e:	6078      	str	r0, [r7, #4]
 8011420:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8011422:	2300      	movs	r3, #0
 8011424:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8011426:	2300      	movs	r3, #0
 8011428:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 801142a:	2300      	movs	r3, #0
 801142c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 801142e:	e17f      	b.n	8011730 <HAL_GPIO_Init+0x318>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8011430:	683b      	ldr	r3, [r7, #0]
 8011432:	681a      	ldr	r2, [r3, #0]
 8011434:	2101      	movs	r1, #1
 8011436:	697b      	ldr	r3, [r7, #20]
 8011438:	fa01 f303 	lsl.w	r3, r1, r3
 801143c:	4013      	ands	r3, r2
 801143e:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	2b00      	cmp	r3, #0
 8011444:	f000 8171 	beq.w	801172a <HAL_GPIO_Init+0x312>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011448:	683b      	ldr	r3, [r7, #0]
 801144a:	685b      	ldr	r3, [r3, #4]
 801144c:	2b02      	cmp	r3, #2
 801144e:	d003      	beq.n	8011458 <HAL_GPIO_Init+0x40>
 8011450:	683b      	ldr	r3, [r7, #0]
 8011452:	685b      	ldr	r3, [r3, #4]
 8011454:	2b12      	cmp	r3, #18
 8011456:	d123      	bne.n	80114a0 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8011458:	697b      	ldr	r3, [r7, #20]
 801145a:	08da      	lsrs	r2, r3, #3
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	3208      	adds	r2, #8
 8011460:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011464:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8011466:	697b      	ldr	r3, [r7, #20]
 8011468:	f003 0307 	and.w	r3, r3, #7
 801146c:	009b      	lsls	r3, r3, #2
 801146e:	220f      	movs	r2, #15
 8011470:	fa02 f303 	lsl.w	r3, r2, r3
 8011474:	43db      	mvns	r3, r3
 8011476:	693a      	ldr	r2, [r7, #16]
 8011478:	4013      	ands	r3, r2
 801147a:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 801147c:	683b      	ldr	r3, [r7, #0]
 801147e:	691a      	ldr	r2, [r3, #16]
 8011480:	697b      	ldr	r3, [r7, #20]
 8011482:	f003 0307 	and.w	r3, r3, #7
 8011486:	009b      	lsls	r3, r3, #2
 8011488:	fa02 f303 	lsl.w	r3, r2, r3
 801148c:	693a      	ldr	r2, [r7, #16]
 801148e:	4313      	orrs	r3, r2
 8011490:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8011492:	697b      	ldr	r3, [r7, #20]
 8011494:	08da      	lsrs	r2, r3, #3
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	3208      	adds	r2, #8
 801149a:	6939      	ldr	r1, [r7, #16]
 801149c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 80114a6:	697b      	ldr	r3, [r7, #20]
 80114a8:	005b      	lsls	r3, r3, #1
 80114aa:	2203      	movs	r2, #3
 80114ac:	fa02 f303 	lsl.w	r3, r2, r3
 80114b0:	43db      	mvns	r3, r3
 80114b2:	693a      	ldr	r2, [r7, #16]
 80114b4:	4013      	ands	r3, r2
 80114b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80114b8:	683b      	ldr	r3, [r7, #0]
 80114ba:	685b      	ldr	r3, [r3, #4]
 80114bc:	f003 0203 	and.w	r2, r3, #3
 80114c0:	697b      	ldr	r3, [r7, #20]
 80114c2:	005b      	lsls	r3, r3, #1
 80114c4:	fa02 f303 	lsl.w	r3, r2, r3
 80114c8:	693a      	ldr	r2, [r7, #16]
 80114ca:	4313      	orrs	r3, r2
 80114cc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	693a      	ldr	r2, [r7, #16]
 80114d2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80114d4:	683b      	ldr	r3, [r7, #0]
 80114d6:	685b      	ldr	r3, [r3, #4]
 80114d8:	2b01      	cmp	r3, #1
 80114da:	d00b      	beq.n	80114f4 <HAL_GPIO_Init+0xdc>
 80114dc:	683b      	ldr	r3, [r7, #0]
 80114de:	685b      	ldr	r3, [r3, #4]
 80114e0:	2b02      	cmp	r3, #2
 80114e2:	d007      	beq.n	80114f4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80114e4:	683b      	ldr	r3, [r7, #0]
 80114e6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80114e8:	2b11      	cmp	r3, #17
 80114ea:	d003      	beq.n	80114f4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80114ec:	683b      	ldr	r3, [r7, #0]
 80114ee:	685b      	ldr	r3, [r3, #4]
 80114f0:	2b12      	cmp	r3, #18
 80114f2:	d130      	bne.n	8011556 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	689b      	ldr	r3, [r3, #8]
 80114f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 80114fa:	697b      	ldr	r3, [r7, #20]
 80114fc:	005b      	lsls	r3, r3, #1
 80114fe:	2203      	movs	r2, #3
 8011500:	fa02 f303 	lsl.w	r3, r2, r3
 8011504:	43db      	mvns	r3, r3
 8011506:	693a      	ldr	r2, [r7, #16]
 8011508:	4013      	ands	r3, r2
 801150a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 801150c:	683b      	ldr	r3, [r7, #0]
 801150e:	68da      	ldr	r2, [r3, #12]
 8011510:	697b      	ldr	r3, [r7, #20]
 8011512:	005b      	lsls	r3, r3, #1
 8011514:	fa02 f303 	lsl.w	r3, r2, r3
 8011518:	693a      	ldr	r2, [r7, #16]
 801151a:	4313      	orrs	r3, r2
 801151c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	693a      	ldr	r2, [r7, #16]
 8011522:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	685b      	ldr	r3, [r3, #4]
 8011528:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 801152a:	2201      	movs	r2, #1
 801152c:	697b      	ldr	r3, [r7, #20]
 801152e:	fa02 f303 	lsl.w	r3, r2, r3
 8011532:	43db      	mvns	r3, r3
 8011534:	693a      	ldr	r2, [r7, #16]
 8011536:	4013      	ands	r3, r2
 8011538:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 801153a:	683b      	ldr	r3, [r7, #0]
 801153c:	685b      	ldr	r3, [r3, #4]
 801153e:	091b      	lsrs	r3, r3, #4
 8011540:	f003 0201 	and.w	r2, r3, #1
 8011544:	697b      	ldr	r3, [r7, #20]
 8011546:	fa02 f303 	lsl.w	r3, r2, r3
 801154a:	693a      	ldr	r2, [r7, #16]
 801154c:	4313      	orrs	r3, r2
 801154e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	693a      	ldr	r2, [r7, #16]
 8011554:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8011556:	683b      	ldr	r3, [r7, #0]
 8011558:	685b      	ldr	r3, [r3, #4]
 801155a:	f003 0303 	and.w	r3, r3, #3
 801155e:	2b03      	cmp	r3, #3
 8011560:	d118      	bne.n	8011594 <HAL_GPIO_Init+0x17c>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011566:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8011568:	2201      	movs	r2, #1
 801156a:	697b      	ldr	r3, [r7, #20]
 801156c:	fa02 f303 	lsl.w	r3, r2, r3
 8011570:	43db      	mvns	r3, r3
 8011572:	693a      	ldr	r2, [r7, #16]
 8011574:	4013      	ands	r3, r2
 8011576:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8011578:	683b      	ldr	r3, [r7, #0]
 801157a:	685b      	ldr	r3, [r3, #4]
 801157c:	08db      	lsrs	r3, r3, #3
 801157e:	f003 0201 	and.w	r2, r3, #1
 8011582:	697b      	ldr	r3, [r7, #20]
 8011584:	fa02 f303 	lsl.w	r3, r2, r3
 8011588:	693a      	ldr	r2, [r7, #16]
 801158a:	4313      	orrs	r3, r2
 801158c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	693a      	ldr	r2, [r7, #16]
 8011592:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	68db      	ldr	r3, [r3, #12]
 8011598:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 801159a:	697b      	ldr	r3, [r7, #20]
 801159c:	005b      	lsls	r3, r3, #1
 801159e:	2203      	movs	r2, #3
 80115a0:	fa02 f303 	lsl.w	r3, r2, r3
 80115a4:	43db      	mvns	r3, r3
 80115a6:	693a      	ldr	r2, [r7, #16]
 80115a8:	4013      	ands	r3, r2
 80115aa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80115ac:	683b      	ldr	r3, [r7, #0]
 80115ae:	689a      	ldr	r2, [r3, #8]
 80115b0:	697b      	ldr	r3, [r7, #20]
 80115b2:	005b      	lsls	r3, r3, #1
 80115b4:	fa02 f303 	lsl.w	r3, r2, r3
 80115b8:	693a      	ldr	r2, [r7, #16]
 80115ba:	4313      	orrs	r3, r2
 80115bc:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	693a      	ldr	r2, [r7, #16]
 80115c2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80115c4:	683b      	ldr	r3, [r7, #0]
 80115c6:	685b      	ldr	r3, [r3, #4]
 80115c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	f000 80ac 	beq.w	801172a <HAL_GPIO_Init+0x312>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80115d2:	4b5f      	ldr	r3, [pc, #380]	@ (8011750 <HAL_GPIO_Init+0x338>)
 80115d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80115d6:	4a5e      	ldr	r2, [pc, #376]	@ (8011750 <HAL_GPIO_Init+0x338>)
 80115d8:	f043 0301 	orr.w	r3, r3, #1
 80115dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80115de:	4b5c      	ldr	r3, [pc, #368]	@ (8011750 <HAL_GPIO_Init+0x338>)
 80115e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80115e2:	f003 0301 	and.w	r3, r3, #1
 80115e6:	60bb      	str	r3, [r7, #8]
 80115e8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80115ea:	4a5a      	ldr	r2, [pc, #360]	@ (8011754 <HAL_GPIO_Init+0x33c>)
 80115ec:	697b      	ldr	r3, [r7, #20]
 80115ee:	089b      	lsrs	r3, r3, #2
 80115f0:	3302      	adds	r3, #2
 80115f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80115f6:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80115f8:	697b      	ldr	r3, [r7, #20]
 80115fa:	f003 0303 	and.w	r3, r3, #3
 80115fe:	009b      	lsls	r3, r3, #2
 8011600:	220f      	movs	r2, #15
 8011602:	fa02 f303 	lsl.w	r3, r2, r3
 8011606:	43db      	mvns	r3, r3
 8011608:	693a      	ldr	r2, [r7, #16]
 801160a:	4013      	ands	r3, r2
 801160c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8011614:	d025      	beq.n	8011662 <HAL_GPIO_Init+0x24a>
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	4a4f      	ldr	r2, [pc, #316]	@ (8011758 <HAL_GPIO_Init+0x340>)
 801161a:	4293      	cmp	r3, r2
 801161c:	d01f      	beq.n	801165e <HAL_GPIO_Init+0x246>
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	4a4e      	ldr	r2, [pc, #312]	@ (801175c <HAL_GPIO_Init+0x344>)
 8011622:	4293      	cmp	r3, r2
 8011624:	d019      	beq.n	801165a <HAL_GPIO_Init+0x242>
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	4a4d      	ldr	r2, [pc, #308]	@ (8011760 <HAL_GPIO_Init+0x348>)
 801162a:	4293      	cmp	r3, r2
 801162c:	d013      	beq.n	8011656 <HAL_GPIO_Init+0x23e>
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	4a4c      	ldr	r2, [pc, #304]	@ (8011764 <HAL_GPIO_Init+0x34c>)
 8011632:	4293      	cmp	r3, r2
 8011634:	d00d      	beq.n	8011652 <HAL_GPIO_Init+0x23a>
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	4a4b      	ldr	r2, [pc, #300]	@ (8011768 <HAL_GPIO_Init+0x350>)
 801163a:	4293      	cmp	r3, r2
 801163c:	d007      	beq.n	801164e <HAL_GPIO_Init+0x236>
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	4a4a      	ldr	r2, [pc, #296]	@ (801176c <HAL_GPIO_Init+0x354>)
 8011642:	4293      	cmp	r3, r2
 8011644:	d101      	bne.n	801164a <HAL_GPIO_Init+0x232>
 8011646:	2306      	movs	r3, #6
 8011648:	e00c      	b.n	8011664 <HAL_GPIO_Init+0x24c>
 801164a:	2307      	movs	r3, #7
 801164c:	e00a      	b.n	8011664 <HAL_GPIO_Init+0x24c>
 801164e:	2305      	movs	r3, #5
 8011650:	e008      	b.n	8011664 <HAL_GPIO_Init+0x24c>
 8011652:	2304      	movs	r3, #4
 8011654:	e006      	b.n	8011664 <HAL_GPIO_Init+0x24c>
 8011656:	2303      	movs	r3, #3
 8011658:	e004      	b.n	8011664 <HAL_GPIO_Init+0x24c>
 801165a:	2302      	movs	r3, #2
 801165c:	e002      	b.n	8011664 <HAL_GPIO_Init+0x24c>
 801165e:	2301      	movs	r3, #1
 8011660:	e000      	b.n	8011664 <HAL_GPIO_Init+0x24c>
 8011662:	2300      	movs	r3, #0
 8011664:	697a      	ldr	r2, [r7, #20]
 8011666:	f002 0203 	and.w	r2, r2, #3
 801166a:	0092      	lsls	r2, r2, #2
 801166c:	4093      	lsls	r3, r2
 801166e:	693a      	ldr	r2, [r7, #16]
 8011670:	4313      	orrs	r3, r2
 8011672:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8011674:	4937      	ldr	r1, [pc, #220]	@ (8011754 <HAL_GPIO_Init+0x33c>)
 8011676:	697b      	ldr	r3, [r7, #20]
 8011678:	089b      	lsrs	r3, r3, #2
 801167a:	3302      	adds	r3, #2
 801167c:	693a      	ldr	r2, [r7, #16]
 801167e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8011682:	4b3b      	ldr	r3, [pc, #236]	@ (8011770 <HAL_GPIO_Init+0x358>)
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8011688:	68fb      	ldr	r3, [r7, #12]
 801168a:	43db      	mvns	r3, r3
 801168c:	693a      	ldr	r2, [r7, #16]
 801168e:	4013      	ands	r3, r2
 8011690:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8011692:	683b      	ldr	r3, [r7, #0]
 8011694:	685b      	ldr	r3, [r3, #4]
 8011696:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801169a:	2b00      	cmp	r3, #0
 801169c:	d003      	beq.n	80116a6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 801169e:	693a      	ldr	r2, [r7, #16]
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	4313      	orrs	r3, r2
 80116a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80116a6:	4a32      	ldr	r2, [pc, #200]	@ (8011770 <HAL_GPIO_Init+0x358>)
 80116a8:	693b      	ldr	r3, [r7, #16]
 80116aa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80116ac:	4b30      	ldr	r3, [pc, #192]	@ (8011770 <HAL_GPIO_Init+0x358>)
 80116ae:	685b      	ldr	r3, [r3, #4]
 80116b0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	43db      	mvns	r3, r3
 80116b6:	693a      	ldr	r2, [r7, #16]
 80116b8:	4013      	ands	r3, r2
 80116ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80116bc:	683b      	ldr	r3, [r7, #0]
 80116be:	685b      	ldr	r3, [r3, #4]
 80116c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80116c4:	2b00      	cmp	r3, #0
 80116c6:	d003      	beq.n	80116d0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80116c8:	693a      	ldr	r2, [r7, #16]
 80116ca:	68fb      	ldr	r3, [r7, #12]
 80116cc:	4313      	orrs	r3, r2
 80116ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80116d0:	4a27      	ldr	r2, [pc, #156]	@ (8011770 <HAL_GPIO_Init+0x358>)
 80116d2:	693b      	ldr	r3, [r7, #16]
 80116d4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80116d6:	4b26      	ldr	r3, [pc, #152]	@ (8011770 <HAL_GPIO_Init+0x358>)
 80116d8:	689b      	ldr	r3, [r3, #8]
 80116da:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80116dc:	68fb      	ldr	r3, [r7, #12]
 80116de:	43db      	mvns	r3, r3
 80116e0:	693a      	ldr	r2, [r7, #16]
 80116e2:	4013      	ands	r3, r2
 80116e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80116e6:	683b      	ldr	r3, [r7, #0]
 80116e8:	685b      	ldr	r3, [r3, #4]
 80116ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	d003      	beq.n	80116fa <HAL_GPIO_Init+0x2e2>
        {
          temp |= iocurrent;
 80116f2:	693a      	ldr	r2, [r7, #16]
 80116f4:	68fb      	ldr	r3, [r7, #12]
 80116f6:	4313      	orrs	r3, r2
 80116f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80116fa:	4a1d      	ldr	r2, [pc, #116]	@ (8011770 <HAL_GPIO_Init+0x358>)
 80116fc:	693b      	ldr	r3, [r7, #16]
 80116fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8011700:	4b1b      	ldr	r3, [pc, #108]	@ (8011770 <HAL_GPIO_Init+0x358>)
 8011702:	68db      	ldr	r3, [r3, #12]
 8011704:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	43db      	mvns	r3, r3
 801170a:	693a      	ldr	r2, [r7, #16]
 801170c:	4013      	ands	r3, r2
 801170e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8011710:	683b      	ldr	r3, [r7, #0]
 8011712:	685b      	ldr	r3, [r3, #4]
 8011714:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011718:	2b00      	cmp	r3, #0
 801171a:	d003      	beq.n	8011724 <HAL_GPIO_Init+0x30c>
        {
          temp |= iocurrent;
 801171c:	693a      	ldr	r2, [r7, #16]
 801171e:	68fb      	ldr	r3, [r7, #12]
 8011720:	4313      	orrs	r3, r2
 8011722:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8011724:	4a12      	ldr	r2, [pc, #72]	@ (8011770 <HAL_GPIO_Init+0x358>)
 8011726:	693b      	ldr	r3, [r7, #16]
 8011728:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 801172a:	697b      	ldr	r3, [r7, #20]
 801172c:	3301      	adds	r3, #1
 801172e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8011730:	683b      	ldr	r3, [r7, #0]
 8011732:	681a      	ldr	r2, [r3, #0]
 8011734:	697b      	ldr	r3, [r7, #20]
 8011736:	fa22 f303 	lsr.w	r3, r2, r3
 801173a:	2b00      	cmp	r3, #0
 801173c:	f47f ae78 	bne.w	8011430 <HAL_GPIO_Init+0x18>
  }
}
 8011740:	bf00      	nop
 8011742:	bf00      	nop
 8011744:	371c      	adds	r7, #28
 8011746:	46bd      	mov	sp, r7
 8011748:	f85d 7b04 	ldr.w	r7, [sp], #4
 801174c:	4770      	bx	lr
 801174e:	bf00      	nop
 8011750:	40021000 	.word	0x40021000
 8011754:	40010000 	.word	0x40010000
 8011758:	48000400 	.word	0x48000400
 801175c:	48000800 	.word	0x48000800
 8011760:	48000c00 	.word	0x48000c00
 8011764:	48001000 	.word	0x48001000
 8011768:	48001400 	.word	0x48001400
 801176c:	48001800 	.word	0x48001800
 8011770:	40010400 	.word	0x40010400

08011774 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011774:	b480      	push	{r7}
 8011776:	b083      	sub	sp, #12
 8011778:	af00      	add	r7, sp, #0
 801177a:	6078      	str	r0, [r7, #4]
 801177c:	460b      	mov	r3, r1
 801177e:	807b      	strh	r3, [r7, #2]
 8011780:	4613      	mov	r3, r2
 8011782:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8011784:	787b      	ldrb	r3, [r7, #1]
 8011786:	2b00      	cmp	r3, #0
 8011788:	d003      	beq.n	8011792 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 801178a:	887a      	ldrh	r2, [r7, #2]
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8011790:	e002      	b.n	8011798 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8011792:	887a      	ldrh	r2, [r7, #2]
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8011798:	bf00      	nop
 801179a:	370c      	adds	r7, #12
 801179c:	46bd      	mov	sp, r7
 801179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117a2:	4770      	bx	lr

080117a4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80117a4:	b480      	push	{r7}
 80117a6:	b083      	sub	sp, #12
 80117a8:	af00      	add	r7, sp, #0
 80117aa:	6078      	str	r0, [r7, #4]
 80117ac:	460b      	mov	r3, r1
 80117ae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	695a      	ldr	r2, [r3, #20]
 80117b4:	887b      	ldrh	r3, [r7, #2]
 80117b6:	405a      	eors	r2, r3
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	615a      	str	r2, [r3, #20]
}
 80117bc:	bf00      	nop
 80117be:	370c      	adds	r7, #12
 80117c0:	46bd      	mov	sp, r7
 80117c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c6:	4770      	bx	lr

080117c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80117c8:	b580      	push	{r7, lr}
 80117ca:	b082      	sub	sp, #8
 80117cc:	af00      	add	r7, sp, #0
 80117ce:	4603      	mov	r3, r0
 80117d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80117d2:	4b08      	ldr	r3, [pc, #32]	@ (80117f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80117d4:	695a      	ldr	r2, [r3, #20]
 80117d6:	88fb      	ldrh	r3, [r7, #6]
 80117d8:	4013      	ands	r3, r2
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d006      	beq.n	80117ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80117de:	4a05      	ldr	r2, [pc, #20]	@ (80117f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80117e0:	88fb      	ldrh	r3, [r7, #6]
 80117e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80117e4:	88fb      	ldrh	r3, [r7, #6]
 80117e6:	4618      	mov	r0, r3
 80117e8:	f7f3 ff96 	bl	8005718 <HAL_GPIO_EXTI_Callback>
  }
}
 80117ec:	bf00      	nop
 80117ee:	3708      	adds	r7, #8
 80117f0:	46bd      	mov	sp, r7
 80117f2:	bd80      	pop	{r7, pc}
 80117f4:	40010400 	.word	0x40010400

080117f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80117f8:	b580      	push	{r7, lr}
 80117fa:	b082      	sub	sp, #8
 80117fc:	af00      	add	r7, sp, #0
 80117fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	2b00      	cmp	r3, #0
 8011804:	d101      	bne.n	801180a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8011806:	2301      	movs	r3, #1
 8011808:	e07d      	b.n	8011906 <HAL_I2C_Init+0x10e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011810:	b2db      	uxtb	r3, r3
 8011812:	2b00      	cmp	r3, #0
 8011814:	d106      	bne.n	8011824 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	2200      	movs	r2, #0
 801181a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 801181e:	6878      	ldr	r0, [r7, #4]
 8011820:	f000 f8a4 	bl	801196c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	2224      	movs	r2, #36	@ 0x24
 8011828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	681a      	ldr	r2, [r3, #0]
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	681b      	ldr	r3, [r3, #0]
 8011836:	f022 0201 	bic.w	r2, r2, #1
 801183a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	685a      	ldr	r2, [r3, #4]
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	681b      	ldr	r3, [r3, #0]
 8011844:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8011848:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	681b      	ldr	r3, [r3, #0]
 801184e:	689a      	ldr	r2, [r3, #8]
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011858:	609a      	str	r2, [r3, #8]
  if(hi2c->Init.OwnAddress1 != 0U)
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	689b      	ldr	r3, [r3, #8]
 801185e:	2b00      	cmp	r3, #0
 8011860:	d012      	beq.n	8011888 <HAL_I2C_Init+0x90>
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	68db      	ldr	r3, [r3, #12]
 8011866:	2b01      	cmp	r3, #1
 8011868:	d107      	bne.n	801187a <HAL_I2C_Init+0x82>
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	689a      	ldr	r2, [r3, #8]
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	681b      	ldr	r3, [r3, #0]
 8011872:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011876:	609a      	str	r2, [r3, #8]
 8011878:	e006      	b.n	8011888 <HAL_I2C_Init+0x90>
    }
    else /* I2C_ADDRESSINGMODE_10BIT */
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	689a      	ldr	r2, [r3, #8]
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8011886:	609a      	str	r2, [r3, #8]
    }
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	68db      	ldr	r3, [r3, #12]
 801188c:	2b02      	cmp	r3, #2
 801188e:	d104      	bne.n	801189a <HAL_I2C_Init+0xa2>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011898:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	685b      	ldr	r3, [r3, #4]
 80118a0:	687a      	ldr	r2, [r7, #4]
 80118a2:	6812      	ldr	r2, [r2, #0]
 80118a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80118a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80118ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	691a      	ldr	r2, [r3, #16]
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	695b      	ldr	r3, [r3, #20]
 80118b6:	ea42 0103 	orr.w	r1, r2, r3
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	699b      	ldr	r3, [r3, #24]
 80118be:	021a      	lsls	r2, r3, #8
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	430a      	orrs	r2, r1
 80118c6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	69d9      	ldr	r1, [r3, #28]
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	6a1a      	ldr	r2, [r3, #32]
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	681b      	ldr	r3, [r3, #0]
 80118d4:	430a      	orrs	r2, r1
 80118d6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	681a      	ldr	r2, [r3, #0]
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	f042 0201 	orr.w	r2, r2, #1
 80118e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	2200      	movs	r2, #0
 80118ec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	2220      	movs	r2, #32
 80118f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	2200      	movs	r2, #0
 80118fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	2200      	movs	r2, #0
 8011900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8011904:	2300      	movs	r3, #0
}
 8011906:	4618      	mov	r0, r3
 8011908:	3708      	adds	r7, #8
 801190a:	46bd      	mov	sp, r7
 801190c:	bd80      	pop	{r7, pc}

0801190e <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 801190e:	b580      	push	{r7, lr}
 8011910:	b082      	sub	sp, #8
 8011912:	af00      	add	r7, sp, #0
 8011914:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	2b00      	cmp	r3, #0
 801191a:	d101      	bne.n	8011920 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 801191c:	2301      	movs	r3, #1
 801191e:	e021      	b.n	8011964 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	2224      	movs	r2, #36	@ 0x24
 8011924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	681b      	ldr	r3, [r3, #0]
 801192c:	681a      	ldr	r2, [r3, #0]
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	f022 0201 	bic.w	r2, r2, #1
 8011936:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8011938:	6878      	ldr	r0, [r7, #4]
 801193a:	f000 f821 	bl	8011980 <HAL_I2C_MspDeInit>

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	2200      	movs	r2, #0
 8011942:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	2200      	movs	r2, #0
 8011948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	2200      	movs	r2, #0
 8011950:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	2200      	movs	r2, #0
 8011956:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	2200      	movs	r2, #0
 801195e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8011962:	2300      	movs	r3, #0
}
 8011964:	4618      	mov	r0, r3
 8011966:	3708      	adds	r7, #8
 8011968:	46bd      	mov	sp, r7
 801196a:	bd80      	pop	{r7, pc}

0801196c <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 801196c:	b480      	push	{r7}
 801196e:	b083      	sub	sp, #12
 8011970:	af00      	add	r7, sp, #0
 8011972:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8011974:	bf00      	nop
 8011976:	370c      	adds	r7, #12
 8011978:	46bd      	mov	sp, r7
 801197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801197e:	4770      	bx	lr

08011980 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8011980:	b480      	push	{r7}
 8011982:	b083      	sub	sp, #12
 8011984:	af00      	add	r7, sp, #0
 8011986:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8011988:	bf00      	nop
 801198a:	370c      	adds	r7, #12
 801198c:	46bd      	mov	sp, r7
 801198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011992:	4770      	bx	lr

08011994 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011994:	b580      	push	{r7, lr}
 8011996:	b088      	sub	sp, #32
 8011998:	af02      	add	r7, sp, #8
 801199a:	60f8      	str	r0, [r7, #12]
 801199c:	4608      	mov	r0, r1
 801199e:	4611      	mov	r1, r2
 80119a0:	461a      	mov	r2, r3
 80119a2:	4603      	mov	r3, r0
 80119a4:	817b      	strh	r3, [r7, #10]
 80119a6:	460b      	mov	r3, r1
 80119a8:	813b      	strh	r3, [r7, #8]
 80119aa:	4613      	mov	r3, r2
 80119ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80119ae:	2300      	movs	r3, #0
 80119b0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 80119b2:	68fb      	ldr	r3, [r7, #12]
 80119b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80119b8:	b2db      	uxtb	r3, r3
 80119ba:	2b20      	cmp	r3, #32
 80119bc:	f040 8109 	bne.w	8011bd2 <HAL_I2C_Mem_Write+0x23e>
  {
    if((pData == NULL) || (Size == 0U))
 80119c0:	6a3b      	ldr	r3, [r7, #32]
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	d002      	beq.n	80119cc <HAL_I2C_Mem_Write+0x38>
 80119c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d101      	bne.n	80119d0 <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 80119cc:	2301      	movs	r3, #1
 80119ce:	e101      	b.n	8011bd4 <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80119d0:	68fb      	ldr	r3, [r7, #12]
 80119d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80119d6:	2b01      	cmp	r3, #1
 80119d8:	d101      	bne.n	80119de <HAL_I2C_Mem_Write+0x4a>
 80119da:	2302      	movs	r3, #2
 80119dc:	e0fa      	b.n	8011bd4 <HAL_I2C_Mem_Write+0x240>
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	2201      	movs	r2, #1
 80119e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80119e6:	f7ff fbe5 	bl	80111b4 <HAL_GetTick>
 80119ea:	6178      	str	r0, [r7, #20]

    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80119ec:	697b      	ldr	r3, [r7, #20]
 80119ee:	9300      	str	r3, [sp, #0]
 80119f0:	2319      	movs	r3, #25
 80119f2:	2201      	movs	r2, #1
 80119f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80119f8:	68f8      	ldr	r0, [r7, #12]
 80119fa:	f000 fb06 	bl	801200a <I2C_WaitOnFlagUntilTimeout>
 80119fe:	4603      	mov	r3, r0
 8011a00:	2b00      	cmp	r3, #0
 8011a02:	d001      	beq.n	8011a08 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 8011a04:	2303      	movs	r3, #3
 8011a06:	e0e5      	b.n	8011bd4 <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	2221      	movs	r2, #33	@ 0x21
 8011a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8011a10:	68fb      	ldr	r3, [r7, #12]
 8011a12:	2240      	movs	r2, #64	@ 0x40
 8011a14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	2200      	movs	r2, #0
 8011a1c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8011a1e:	68fb      	ldr	r3, [r7, #12]
 8011a20:	6a3a      	ldr	r2, [r7, #32]
 8011a22:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8011a24:	68fb      	ldr	r3, [r7, #12]
 8011a26:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8011a28:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	2200      	movs	r2, #0
 8011a2e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8011a30:	88f8      	ldrh	r0, [r7, #6]
 8011a32:	893a      	ldrh	r2, [r7, #8]
 8011a34:	8979      	ldrh	r1, [r7, #10]
 8011a36:	697b      	ldr	r3, [r7, #20]
 8011a38:	9301      	str	r3, [sp, #4]
 8011a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a3c:	9300      	str	r3, [sp, #0]
 8011a3e:	4603      	mov	r3, r0
 8011a40:	68f8      	ldr	r0, [r7, #12]
 8011a42:	f000 fa01 	bl	8011e48 <I2C_RequestMemoryWrite>
 8011a46:	4603      	mov	r3, r0
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d00f      	beq.n	8011a6c <HAL_I2C_Mem_Write+0xd8>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011a4c:	68fb      	ldr	r3, [r7, #12]
 8011a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011a50:	2b04      	cmp	r3, #4
 8011a52:	d105      	bne.n	8011a60 <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8011a54:	68fb      	ldr	r3, [r7, #12]
 8011a56:	2200      	movs	r2, #0
 8011a58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8011a5c:	2301      	movs	r3, #1
 8011a5e:	e0b9      	b.n	8011bd4 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	2200      	movs	r2, #0
 8011a64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_TIMEOUT;
 8011a68:	2303      	movs	r3, #3
 8011a6a:	e0b3      	b.n	8011bd4 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8011a6c:	68fb      	ldr	r3, [r7, #12]
 8011a6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011a70:	b29b      	uxth	r3, r3
 8011a72:	2bff      	cmp	r3, #255	@ 0xff
 8011a74:	d90e      	bls.n	8011a94 <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	22ff      	movs	r2, #255	@ 0xff
 8011a7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8011a7c:	68fb      	ldr	r3, [r7, #12]
 8011a7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011a80:	b2da      	uxtb	r2, r3
 8011a82:	8979      	ldrh	r1, [r7, #10]
 8011a84:	2300      	movs	r3, #0
 8011a86:	9300      	str	r3, [sp, #0]
 8011a88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011a8c:	68f8      	ldr	r0, [r7, #12]
 8011a8e:	f000 fbd1 	bl	8012234 <I2C_TransferConfig>
 8011a92:	e00f      	b.n	8011ab4 <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8011a94:	68fb      	ldr	r3, [r7, #12]
 8011a96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011a98:	b29a      	uxth	r2, r3
 8011a9a:	68fb      	ldr	r3, [r7, #12]
 8011a9c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011aa2:	b2da      	uxtb	r2, r3
 8011aa4:	8979      	ldrh	r1, [r7, #10]
 8011aa6:	2300      	movs	r3, #0
 8011aa8:	9300      	str	r3, [sp, #0]
 8011aaa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011aae:	68f8      	ldr	r0, [r7, #12]
 8011ab0:	f000 fbc0 	bl	8012234 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011ab4:	697a      	ldr	r2, [r7, #20]
 8011ab6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011ab8:	68f8      	ldr	r0, [r7, #12]
 8011aba:	f000 fae0 	bl	801207e <I2C_WaitOnTXISFlagUntilTimeout>
 8011abe:	4603      	mov	r3, r0
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d007      	beq.n	8011ad4 <HAL_I2C_Mem_Write+0x140>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011ac4:	68fb      	ldr	r3, [r7, #12]
 8011ac6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011ac8:	2b04      	cmp	r3, #4
 8011aca:	d101      	bne.n	8011ad0 <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 8011acc:	2301      	movs	r3, #1
 8011ace:	e081      	b.n	8011bd4 <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 8011ad0:	2303      	movs	r3, #3
 8011ad2:	e07f      	b.n	8011bd4 <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8011ad4:	68fb      	ldr	r3, [r7, #12]
 8011ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ad8:	1c59      	adds	r1, r3, #1
 8011ada:	68fa      	ldr	r2, [r7, #12]
 8011adc:	6251      	str	r1, [r2, #36]	@ 0x24
 8011ade:	781a      	ldrb	r2, [r3, #0]
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	681b      	ldr	r3, [r3, #0]
 8011ae4:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8011ae6:	68fb      	ldr	r3, [r7, #12]
 8011ae8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011aea:	b29b      	uxth	r3, r3
 8011aec:	3b01      	subs	r3, #1
 8011aee:	b29a      	uxth	r2, r3
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8011af4:	68fb      	ldr	r3, [r7, #12]
 8011af6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011af8:	3b01      	subs	r3, #1
 8011afa:	b29a      	uxth	r2, r3
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	851a      	strh	r2, [r3, #40]	@ 0x28

      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	d135      	bne.n	8011b74 <HAL_I2C_Mem_Write+0x1e0>
 8011b08:	68fb      	ldr	r3, [r7, #12]
 8011b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011b0c:	b29b      	uxth	r3, r3
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	d030      	beq.n	8011b74 <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8011b12:	697b      	ldr	r3, [r7, #20]
 8011b14:	9300      	str	r3, [sp, #0]
 8011b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b18:	2200      	movs	r2, #0
 8011b1a:	2180      	movs	r1, #128	@ 0x80
 8011b1c:	68f8      	ldr	r0, [r7, #12]
 8011b1e:	f000 fa74 	bl	801200a <I2C_WaitOnFlagUntilTimeout>
 8011b22:	4603      	mov	r3, r0
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d001      	beq.n	8011b2c <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 8011b28:	2303      	movs	r3, #3
 8011b2a:	e053      	b.n	8011bd4 <HAL_I2C_Mem_Write+0x240>
        }

        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8011b2c:	68fb      	ldr	r3, [r7, #12]
 8011b2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011b30:	b29b      	uxth	r3, r3
 8011b32:	2bff      	cmp	r3, #255	@ 0xff
 8011b34:	d90e      	bls.n	8011b54 <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8011b36:	68fb      	ldr	r3, [r7, #12]
 8011b38:	22ff      	movs	r2, #255	@ 0xff
 8011b3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8011b3c:	68fb      	ldr	r3, [r7, #12]
 8011b3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011b40:	b2da      	uxtb	r2, r3
 8011b42:	8979      	ldrh	r1, [r7, #10]
 8011b44:	2300      	movs	r3, #0
 8011b46:	9300      	str	r3, [sp, #0]
 8011b48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011b4c:	68f8      	ldr	r0, [r7, #12]
 8011b4e:	f000 fb71 	bl	8012234 <I2C_TransferConfig>
 8011b52:	e00f      	b.n	8011b74 <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011b58:	b29a      	uxth	r2, r3
 8011b5a:	68fb      	ldr	r3, [r7, #12]
 8011b5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8011b5e:	68fb      	ldr	r3, [r7, #12]
 8011b60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011b62:	b2da      	uxtb	r2, r3
 8011b64:	8979      	ldrh	r1, [r7, #10]
 8011b66:	2300      	movs	r3, #0
 8011b68:	9300      	str	r3, [sp, #0]
 8011b6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011b6e:	68f8      	ldr	r0, [r7, #12]
 8011b70:	f000 fb60 	bl	8012234 <I2C_TransferConfig>
        }
      }

    }while(hi2c->XferCount > 0U);
 8011b74:	68fb      	ldr	r3, [r7, #12]
 8011b76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011b78:	b29b      	uxth	r3, r3
 8011b7a:	2b00      	cmp	r3, #0
 8011b7c:	d19a      	bne.n	8011ab4 <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011b7e:	697a      	ldr	r2, [r7, #20]
 8011b80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011b82:	68f8      	ldr	r0, [r7, #12]
 8011b84:	f000 fabb 	bl	80120fe <I2C_WaitOnSTOPFlagUntilTimeout>
 8011b88:	4603      	mov	r3, r0
 8011b8a:	2b00      	cmp	r3, #0
 8011b8c:	d007      	beq.n	8011b9e <HAL_I2C_Mem_Write+0x20a>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011b8e:	68fb      	ldr	r3, [r7, #12]
 8011b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011b92:	2b04      	cmp	r3, #4
 8011b94:	d101      	bne.n	8011b9a <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 8011b96:	2301      	movs	r3, #1
 8011b98:	e01c      	b.n	8011bd4 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8011b9a:	2303      	movs	r3, #3
 8011b9c:	e01a      	b.n	8011bd4 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	2220      	movs	r2, #32
 8011ba4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8011ba6:	68fb      	ldr	r3, [r7, #12]
 8011ba8:	681b      	ldr	r3, [r3, #0]
 8011baa:	6859      	ldr	r1, [r3, #4]
 8011bac:	68fb      	ldr	r3, [r7, #12]
 8011bae:	681a      	ldr	r2, [r3, #0]
 8011bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8011bdc <HAL_I2C_Mem_Write+0x248>)
 8011bb2:	400b      	ands	r3, r1
 8011bb4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8011bb6:	68fb      	ldr	r3, [r7, #12]
 8011bb8:	2220      	movs	r2, #32
 8011bba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8011bbe:	68fb      	ldr	r3, [r7, #12]
 8011bc0:	2200      	movs	r2, #0
 8011bc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011bc6:	68fb      	ldr	r3, [r7, #12]
 8011bc8:	2200      	movs	r2, #0
 8011bca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8011bce:	2300      	movs	r3, #0
 8011bd0:	e000      	b.n	8011bd4 <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 8011bd2:	2302      	movs	r3, #2
  }
}
 8011bd4:	4618      	mov	r0, r3
 8011bd6:	3718      	adds	r7, #24
 8011bd8:	46bd      	mov	sp, r7
 8011bda:	bd80      	pop	{r7, pc}
 8011bdc:	fe00e800 	.word	0xfe00e800

08011be0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011be0:	b580      	push	{r7, lr}
 8011be2:	b088      	sub	sp, #32
 8011be4:	af02      	add	r7, sp, #8
 8011be6:	60f8      	str	r0, [r7, #12]
 8011be8:	4608      	mov	r0, r1
 8011bea:	4611      	mov	r1, r2
 8011bec:	461a      	mov	r2, r3
 8011bee:	4603      	mov	r3, r0
 8011bf0:	817b      	strh	r3, [r7, #10]
 8011bf2:	460b      	mov	r3, r1
 8011bf4:	813b      	strh	r3, [r7, #8]
 8011bf6:	4613      	mov	r3, r2
 8011bf8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8011bfa:	2300      	movs	r3, #0
 8011bfc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8011bfe:	68fb      	ldr	r3, [r7, #12]
 8011c00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011c04:	b2db      	uxtb	r3, r3
 8011c06:	2b20      	cmp	r3, #32
 8011c08:	f040 8109 	bne.w	8011e1e <HAL_I2C_Mem_Read+0x23e>
  {
    if((pData == NULL) || (Size == 0U))
 8011c0c:	6a3b      	ldr	r3, [r7, #32]
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d002      	beq.n	8011c18 <HAL_I2C_Mem_Read+0x38>
 8011c12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011c14:	2b00      	cmp	r3, #0
 8011c16:	d101      	bne.n	8011c1c <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 8011c18:	2301      	movs	r3, #1
 8011c1a:	e101      	b.n	8011e20 <HAL_I2C_Mem_Read+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011c1c:	68fb      	ldr	r3, [r7, #12]
 8011c1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011c22:	2b01      	cmp	r3, #1
 8011c24:	d101      	bne.n	8011c2a <HAL_I2C_Mem_Read+0x4a>
 8011c26:	2302      	movs	r3, #2
 8011c28:	e0fa      	b.n	8011e20 <HAL_I2C_Mem_Read+0x240>
 8011c2a:	68fb      	ldr	r3, [r7, #12]
 8011c2c:	2201      	movs	r2, #1
 8011c2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8011c32:	f7ff fabf 	bl	80111b4 <HAL_GetTick>
 8011c36:	6178      	str	r0, [r7, #20]

    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8011c38:	697b      	ldr	r3, [r7, #20]
 8011c3a:	9300      	str	r3, [sp, #0]
 8011c3c:	2319      	movs	r3, #25
 8011c3e:	2201      	movs	r2, #1
 8011c40:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8011c44:	68f8      	ldr	r0, [r7, #12]
 8011c46:	f000 f9e0 	bl	801200a <I2C_WaitOnFlagUntilTimeout>
 8011c4a:	4603      	mov	r3, r0
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d001      	beq.n	8011c54 <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 8011c50:	2303      	movs	r3, #3
 8011c52:	e0e5      	b.n	8011e20 <HAL_I2C_Mem_Read+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8011c54:	68fb      	ldr	r3, [r7, #12]
 8011c56:	2222      	movs	r2, #34	@ 0x22
 8011c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8011c5c:	68fb      	ldr	r3, [r7, #12]
 8011c5e:	2240      	movs	r2, #64	@ 0x40
 8011c60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011c64:	68fb      	ldr	r3, [r7, #12]
 8011c66:	2200      	movs	r2, #0
 8011c68:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8011c6a:	68fb      	ldr	r3, [r7, #12]
 8011c6c:	6a3a      	ldr	r2, [r7, #32]
 8011c6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8011c70:	68fb      	ldr	r3, [r7, #12]
 8011c72:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8011c74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8011c76:	68fb      	ldr	r3, [r7, #12]
 8011c78:	2200      	movs	r2, #0
 8011c7a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8011c7c:	88f8      	ldrh	r0, [r7, #6]
 8011c7e:	893a      	ldrh	r2, [r7, #8]
 8011c80:	8979      	ldrh	r1, [r7, #10]
 8011c82:	697b      	ldr	r3, [r7, #20]
 8011c84:	9301      	str	r3, [sp, #4]
 8011c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c88:	9300      	str	r3, [sp, #0]
 8011c8a:	4603      	mov	r3, r0
 8011c8c:	68f8      	ldr	r0, [r7, #12]
 8011c8e:	f000 f93a 	bl	8011f06 <I2C_RequestMemoryRead>
 8011c92:	4603      	mov	r3, r0
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	d00f      	beq.n	8011cb8 <HAL_I2C_Mem_Read+0xd8>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011c9c:	2b04      	cmp	r3, #4
 8011c9e:	d105      	bne.n	8011cac <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8011ca0:	68fb      	ldr	r3, [r7, #12]
 8011ca2:	2200      	movs	r2, #0
 8011ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8011ca8:	2301      	movs	r3, #1
 8011caa:	e0b9      	b.n	8011e20 <HAL_I2C_Mem_Read+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8011cac:	68fb      	ldr	r3, [r7, #12]
 8011cae:	2200      	movs	r2, #0
 8011cb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_TIMEOUT;
 8011cb4:	2303      	movs	r3, #3
 8011cb6:	e0b3      	b.n	8011e20 <HAL_I2C_Mem_Read+0x240>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8011cb8:	68fb      	ldr	r3, [r7, #12]
 8011cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011cbc:	b29b      	uxth	r3, r3
 8011cbe:	2bff      	cmp	r3, #255	@ 0xff
 8011cc0:	d90f      	bls.n	8011ce2 <HAL_I2C_Mem_Read+0x102>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8011cc2:	68fb      	ldr	r3, [r7, #12]
 8011cc4:	22ff      	movs	r2, #255	@ 0xff
 8011cc6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8011cc8:	68fb      	ldr	r3, [r7, #12]
 8011cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011ccc:	b2da      	uxtb	r2, r3
 8011cce:	8979      	ldrh	r1, [r7, #10]
 8011cd0:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8011cd4:	9300      	str	r3, [sp, #0]
 8011cd6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011cda:	68f8      	ldr	r0, [r7, #12]
 8011cdc:	f000 faaa 	bl	8012234 <I2C_TransferConfig>
 8011ce0:	e010      	b.n	8011d04 <HAL_I2C_Mem_Read+0x124>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8011ce2:	68fb      	ldr	r3, [r7, #12]
 8011ce4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011ce6:	b29a      	uxth	r2, r3
 8011ce8:	68fb      	ldr	r3, [r7, #12]
 8011cea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8011cec:	68fb      	ldr	r3, [r7, #12]
 8011cee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011cf0:	b2da      	uxtb	r2, r3
 8011cf2:	8979      	ldrh	r1, [r7, #10]
 8011cf4:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8011cf8:	9300      	str	r3, [sp, #0]
 8011cfa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011cfe:	68f8      	ldr	r0, [r7, #12]
 8011d00:	f000 fa98 	bl	8012234 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8011d04:	697b      	ldr	r3, [r7, #20]
 8011d06:	9300      	str	r3, [sp, #0]
 8011d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d0a:	2200      	movs	r2, #0
 8011d0c:	2104      	movs	r1, #4
 8011d0e:	68f8      	ldr	r0, [r7, #12]
 8011d10:	f000 f97b 	bl	801200a <I2C_WaitOnFlagUntilTimeout>
 8011d14:	4603      	mov	r3, r0
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d001      	beq.n	8011d1e <HAL_I2C_Mem_Read+0x13e>
      {
        return HAL_TIMEOUT;
 8011d1a:	2303      	movs	r3, #3
 8011d1c:	e080      	b.n	8011e20 <HAL_I2C_Mem_Read+0x240>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8011d1e:	68fb      	ldr	r3, [r7, #12]
 8011d20:	681b      	ldr	r3, [r3, #0]
 8011d22:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011d28:	1c59      	adds	r1, r3, #1
 8011d2a:	68fa      	ldr	r2, [r7, #12]
 8011d2c:	6251      	str	r1, [r2, #36]	@ 0x24
 8011d2e:	b2c2      	uxtb	r2, r0
 8011d30:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8011d32:	68fb      	ldr	r3, [r7, #12]
 8011d34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011d36:	3b01      	subs	r3, #1
 8011d38:	b29a      	uxth	r2, r3
 8011d3a:	68fb      	ldr	r3, [r7, #12]
 8011d3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8011d3e:	68fb      	ldr	r3, [r7, #12]
 8011d40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011d42:	b29b      	uxth	r3, r3
 8011d44:	3b01      	subs	r3, #1
 8011d46:	b29a      	uxth	r2, r3
 8011d48:	68fb      	ldr	r3, [r7, #12]
 8011d4a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8011d4c:	68fb      	ldr	r3, [r7, #12]
 8011d4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d135      	bne.n	8011dc0 <HAL_I2C_Mem_Read+0x1e0>
 8011d54:	68fb      	ldr	r3, [r7, #12]
 8011d56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011d58:	b29b      	uxth	r3, r3
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d030      	beq.n	8011dc0 <HAL_I2C_Mem_Read+0x1e0>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8011d5e:	697b      	ldr	r3, [r7, #20]
 8011d60:	9300      	str	r3, [sp, #0]
 8011d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d64:	2200      	movs	r2, #0
 8011d66:	2180      	movs	r1, #128	@ 0x80
 8011d68:	68f8      	ldr	r0, [r7, #12]
 8011d6a:	f000 f94e 	bl	801200a <I2C_WaitOnFlagUntilTimeout>
 8011d6e:	4603      	mov	r3, r0
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d001      	beq.n	8011d78 <HAL_I2C_Mem_Read+0x198>
        {
          return HAL_TIMEOUT;
 8011d74:	2303      	movs	r3, #3
 8011d76:	e053      	b.n	8011e20 <HAL_I2C_Mem_Read+0x240>
        }

        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8011d78:	68fb      	ldr	r3, [r7, #12]
 8011d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011d7c:	b29b      	uxth	r3, r3
 8011d7e:	2bff      	cmp	r3, #255	@ 0xff
 8011d80:	d90e      	bls.n	8011da0 <HAL_I2C_Mem_Read+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8011d82:	68fb      	ldr	r3, [r7, #12]
 8011d84:	22ff      	movs	r2, #255	@ 0xff
 8011d86:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8011d88:	68fb      	ldr	r3, [r7, #12]
 8011d8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011d8c:	b2da      	uxtb	r2, r3
 8011d8e:	8979      	ldrh	r1, [r7, #10]
 8011d90:	2300      	movs	r3, #0
 8011d92:	9300      	str	r3, [sp, #0]
 8011d94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011d98:	68f8      	ldr	r0, [r7, #12]
 8011d9a:	f000 fa4b 	bl	8012234 <I2C_TransferConfig>
 8011d9e:	e00f      	b.n	8011dc0 <HAL_I2C_Mem_Read+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011da0:	68fb      	ldr	r3, [r7, #12]
 8011da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011da4:	b29a      	uxth	r2, r3
 8011da6:	68fb      	ldr	r3, [r7, #12]
 8011da8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8011daa:	68fb      	ldr	r3, [r7, #12]
 8011dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011dae:	b2da      	uxtb	r2, r3
 8011db0:	8979      	ldrh	r1, [r7, #10]
 8011db2:	2300      	movs	r3, #0
 8011db4:	9300      	str	r3, [sp, #0]
 8011db6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011dba:	68f8      	ldr	r0, [r7, #12]
 8011dbc:	f000 fa3a 	bl	8012234 <I2C_TransferConfig>
        }
      }
    }while(hi2c->XferCount > 0U);
 8011dc0:	68fb      	ldr	r3, [r7, #12]
 8011dc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011dc4:	b29b      	uxth	r3, r3
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	d19c      	bne.n	8011d04 <HAL_I2C_Mem_Read+0x124>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011dca:	697a      	ldr	r2, [r7, #20]
 8011dcc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011dce:	68f8      	ldr	r0, [r7, #12]
 8011dd0:	f000 f995 	bl	80120fe <I2C_WaitOnSTOPFlagUntilTimeout>
 8011dd4:	4603      	mov	r3, r0
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d007      	beq.n	8011dea <HAL_I2C_Mem_Read+0x20a>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011dda:	68fb      	ldr	r3, [r7, #12]
 8011ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011dde:	2b04      	cmp	r3, #4
 8011de0:	d101      	bne.n	8011de6 <HAL_I2C_Mem_Read+0x206>
      {
        return HAL_ERROR;
 8011de2:	2301      	movs	r3, #1
 8011de4:	e01c      	b.n	8011e20 <HAL_I2C_Mem_Read+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8011de6:	2303      	movs	r3, #3
 8011de8:	e01a      	b.n	8011e20 <HAL_I2C_Mem_Read+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011dea:	68fb      	ldr	r3, [r7, #12]
 8011dec:	681b      	ldr	r3, [r3, #0]
 8011dee:	2220      	movs	r2, #32
 8011df0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8011df2:	68fb      	ldr	r3, [r7, #12]
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	6859      	ldr	r1, [r3, #4]
 8011df8:	68fb      	ldr	r3, [r7, #12]
 8011dfa:	681a      	ldr	r2, [r3, #0]
 8011dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8011e28 <HAL_I2C_Mem_Read+0x248>)
 8011dfe:	400b      	ands	r3, r1
 8011e00:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8011e02:	68fb      	ldr	r3, [r7, #12]
 8011e04:	2220      	movs	r2, #32
 8011e06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8011e0a:	68fb      	ldr	r3, [r7, #12]
 8011e0c:	2200      	movs	r2, #0
 8011e0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011e12:	68fb      	ldr	r3, [r7, #12]
 8011e14:	2200      	movs	r2, #0
 8011e16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8011e1a:	2300      	movs	r3, #0
 8011e1c:	e000      	b.n	8011e20 <HAL_I2C_Mem_Read+0x240>
  }
  else
  {
    return HAL_BUSY;
 8011e1e:	2302      	movs	r3, #2
  }
}
 8011e20:	4618      	mov	r0, r3
 8011e22:	3718      	adds	r7, #24
 8011e24:	46bd      	mov	sp, r7
 8011e26:	bd80      	pop	{r7, pc}
 8011e28:	fe00e800 	.word	0xfe00e800

08011e2c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8011e2c:	b480      	push	{r7}
 8011e2e:	b083      	sub	sp, #12
 8011e30:	af00      	add	r7, sp, #0
 8011e32:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011e3a:	b2db      	uxtb	r3, r3
}
 8011e3c:	4618      	mov	r0, r3
 8011e3e:	370c      	adds	r7, #12
 8011e40:	46bd      	mov	sp, r7
 8011e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e46:	4770      	bx	lr

08011e48 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8011e48:	b580      	push	{r7, lr}
 8011e4a:	b086      	sub	sp, #24
 8011e4c:	af02      	add	r7, sp, #8
 8011e4e:	60f8      	str	r0, [r7, #12]
 8011e50:	4608      	mov	r0, r1
 8011e52:	4611      	mov	r1, r2
 8011e54:	461a      	mov	r2, r3
 8011e56:	4603      	mov	r3, r0
 8011e58:	817b      	strh	r3, [r7, #10]
 8011e5a:	460b      	mov	r3, r1
 8011e5c:	813b      	strh	r3, [r7, #8]
 8011e5e:	4613      	mov	r3, r2
 8011e60:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8011e62:	88fb      	ldrh	r3, [r7, #6]
 8011e64:	b2da      	uxtb	r2, r3
 8011e66:	8979      	ldrh	r1, [r7, #10]
 8011e68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011e6c:	9300      	str	r3, [sp, #0]
 8011e6e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011e72:	68f8      	ldr	r0, [r7, #12]
 8011e74:	f000 f9de 	bl	8012234 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8011e78:	69fa      	ldr	r2, [r7, #28]
 8011e7a:	69b9      	ldr	r1, [r7, #24]
 8011e7c:	68f8      	ldr	r0, [r7, #12]
 8011e7e:	f000 f8fe 	bl	801207e <I2C_WaitOnTXISFlagUntilTimeout>
 8011e82:	4603      	mov	r3, r0
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d007      	beq.n	8011e98 <I2C_RequestMemoryWrite+0x50>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011e8c:	2b04      	cmp	r3, #4
 8011e8e:	d101      	bne.n	8011e94 <I2C_RequestMemoryWrite+0x4c>
    {
      return HAL_ERROR;
 8011e90:	2301      	movs	r3, #1
 8011e92:	e034      	b.n	8011efe <I2C_RequestMemoryWrite+0xb6>
    }
    else
    {
      return HAL_TIMEOUT;
 8011e94:	2303      	movs	r3, #3
 8011e96:	e032      	b.n	8011efe <I2C_RequestMemoryWrite+0xb6>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8011e98:	88fb      	ldrh	r3, [r7, #6]
 8011e9a:	2b01      	cmp	r3, #1
 8011e9c:	d105      	bne.n	8011eaa <I2C_RequestMemoryWrite+0x62>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8011e9e:	893b      	ldrh	r3, [r7, #8]
 8011ea0:	b2da      	uxtb	r2, r3
 8011ea2:	68fb      	ldr	r3, [r7, #12]
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	629a      	str	r2, [r3, #40]	@ 0x28
 8011ea8:	e01b      	b.n	8011ee2 <I2C_RequestMemoryWrite+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8011eaa:	893b      	ldrh	r3, [r7, #8]
 8011eac:	0a1b      	lsrs	r3, r3, #8
 8011eae:	b29b      	uxth	r3, r3
 8011eb0:	b2da      	uxtb	r2, r3
 8011eb2:	68fb      	ldr	r3, [r7, #12]
 8011eb4:	681b      	ldr	r3, [r3, #0]
 8011eb6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8011eb8:	69fa      	ldr	r2, [r7, #28]
 8011eba:	69b9      	ldr	r1, [r7, #24]
 8011ebc:	68f8      	ldr	r0, [r7, #12]
 8011ebe:	f000 f8de 	bl	801207e <I2C_WaitOnTXISFlagUntilTimeout>
 8011ec2:	4603      	mov	r3, r0
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d007      	beq.n	8011ed8 <I2C_RequestMemoryWrite+0x90>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011ecc:	2b04      	cmp	r3, #4
 8011ece:	d101      	bne.n	8011ed4 <I2C_RequestMemoryWrite+0x8c>
      {
        return HAL_ERROR;
 8011ed0:	2301      	movs	r3, #1
 8011ed2:	e014      	b.n	8011efe <I2C_RequestMemoryWrite+0xb6>
      }
      else
      {
        return HAL_TIMEOUT;
 8011ed4:	2303      	movs	r3, #3
 8011ed6:	e012      	b.n	8011efe <I2C_RequestMemoryWrite+0xb6>
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8011ed8:	893b      	ldrh	r3, [r7, #8]
 8011eda:	b2da      	uxtb	r2, r3
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	681b      	ldr	r3, [r3, #0]
 8011ee0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8011ee2:	69fb      	ldr	r3, [r7, #28]
 8011ee4:	9300      	str	r3, [sp, #0]
 8011ee6:	69bb      	ldr	r3, [r7, #24]
 8011ee8:	2200      	movs	r2, #0
 8011eea:	2180      	movs	r1, #128	@ 0x80
 8011eec:	68f8      	ldr	r0, [r7, #12]
 8011eee:	f000 f88c 	bl	801200a <I2C_WaitOnFlagUntilTimeout>
 8011ef2:	4603      	mov	r3, r0
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	d001      	beq.n	8011efc <I2C_RequestMemoryWrite+0xb4>
  {
    return HAL_TIMEOUT;
 8011ef8:	2303      	movs	r3, #3
 8011efa:	e000      	b.n	8011efe <I2C_RequestMemoryWrite+0xb6>
  }

return HAL_OK;
 8011efc:	2300      	movs	r3, #0
}
 8011efe:	4618      	mov	r0, r3
 8011f00:	3710      	adds	r7, #16
 8011f02:	46bd      	mov	sp, r7
 8011f04:	bd80      	pop	{r7, pc}

08011f06 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8011f06:	b580      	push	{r7, lr}
 8011f08:	b086      	sub	sp, #24
 8011f0a:	af02      	add	r7, sp, #8
 8011f0c:	60f8      	str	r0, [r7, #12]
 8011f0e:	4608      	mov	r0, r1
 8011f10:	4611      	mov	r1, r2
 8011f12:	461a      	mov	r2, r3
 8011f14:	4603      	mov	r3, r0
 8011f16:	817b      	strh	r3, [r7, #10]
 8011f18:	460b      	mov	r3, r1
 8011f1a:	813b      	strh	r3, [r7, #8]
 8011f1c:	4613      	mov	r3, r2
 8011f1e:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8011f20:	88fb      	ldrh	r3, [r7, #6]
 8011f22:	b2da      	uxtb	r2, r3
 8011f24:	8979      	ldrh	r1, [r7, #10]
 8011f26:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011f2a:	9300      	str	r3, [sp, #0]
 8011f2c:	2300      	movs	r3, #0
 8011f2e:	68f8      	ldr	r0, [r7, #12]
 8011f30:	f000 f980 	bl	8012234 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8011f34:	69fa      	ldr	r2, [r7, #28]
 8011f36:	69b9      	ldr	r1, [r7, #24]
 8011f38:	68f8      	ldr	r0, [r7, #12]
 8011f3a:	f000 f8a0 	bl	801207e <I2C_WaitOnTXISFlagUntilTimeout>
 8011f3e:	4603      	mov	r3, r0
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d007      	beq.n	8011f54 <I2C_RequestMemoryRead+0x4e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011f44:	68fb      	ldr	r3, [r7, #12]
 8011f46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011f48:	2b04      	cmp	r3, #4
 8011f4a:	d101      	bne.n	8011f50 <I2C_RequestMemoryRead+0x4a>
    {
      return HAL_ERROR;
 8011f4c:	2301      	movs	r3, #1
 8011f4e:	e034      	b.n	8011fba <I2C_RequestMemoryRead+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 8011f50:	2303      	movs	r3, #3
 8011f52:	e032      	b.n	8011fba <I2C_RequestMemoryRead+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8011f54:	88fb      	ldrh	r3, [r7, #6]
 8011f56:	2b01      	cmp	r3, #1
 8011f58:	d105      	bne.n	8011f66 <I2C_RequestMemoryRead+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8011f5a:	893b      	ldrh	r3, [r7, #8]
 8011f5c:	b2da      	uxtb	r2, r3
 8011f5e:	68fb      	ldr	r3, [r7, #12]
 8011f60:	681b      	ldr	r3, [r3, #0]
 8011f62:	629a      	str	r2, [r3, #40]	@ 0x28
 8011f64:	e01b      	b.n	8011f9e <I2C_RequestMemoryRead+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8011f66:	893b      	ldrh	r3, [r7, #8]
 8011f68:	0a1b      	lsrs	r3, r3, #8
 8011f6a:	b29b      	uxth	r3, r3
 8011f6c:	b2da      	uxtb	r2, r3
 8011f6e:	68fb      	ldr	r3, [r7, #12]
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8011f74:	69fa      	ldr	r2, [r7, #28]
 8011f76:	69b9      	ldr	r1, [r7, #24]
 8011f78:	68f8      	ldr	r0, [r7, #12]
 8011f7a:	f000 f880 	bl	801207e <I2C_WaitOnTXISFlagUntilTimeout>
 8011f7e:	4603      	mov	r3, r0
 8011f80:	2b00      	cmp	r3, #0
 8011f82:	d007      	beq.n	8011f94 <I2C_RequestMemoryRead+0x8e>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011f84:	68fb      	ldr	r3, [r7, #12]
 8011f86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011f88:	2b04      	cmp	r3, #4
 8011f8a:	d101      	bne.n	8011f90 <I2C_RequestMemoryRead+0x8a>
      {
        return HAL_ERROR;
 8011f8c:	2301      	movs	r3, #1
 8011f8e:	e014      	b.n	8011fba <I2C_RequestMemoryRead+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 8011f90:	2303      	movs	r3, #3
 8011f92:	e012      	b.n	8011fba <I2C_RequestMemoryRead+0xb4>
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8011f94:	893b      	ldrh	r3, [r7, #8]
 8011f96:	b2da      	uxtb	r2, r3
 8011f98:	68fb      	ldr	r3, [r7, #12]
 8011f9a:	681b      	ldr	r3, [r3, #0]
 8011f9c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8011f9e:	69fb      	ldr	r3, [r7, #28]
 8011fa0:	9300      	str	r3, [sp, #0]
 8011fa2:	69bb      	ldr	r3, [r7, #24]
 8011fa4:	2200      	movs	r2, #0
 8011fa6:	2140      	movs	r1, #64	@ 0x40
 8011fa8:	68f8      	ldr	r0, [r7, #12]
 8011faa:	f000 f82e 	bl	801200a <I2C_WaitOnFlagUntilTimeout>
 8011fae:	4603      	mov	r3, r0
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d001      	beq.n	8011fb8 <I2C_RequestMemoryRead+0xb2>
  {
    return HAL_TIMEOUT;
 8011fb4:	2303      	movs	r3, #3
 8011fb6:	e000      	b.n	8011fba <I2C_RequestMemoryRead+0xb4>
  }
  
  return HAL_OK;
 8011fb8:	2300      	movs	r3, #0
}
 8011fba:	4618      	mov	r0, r3
 8011fbc:	3710      	adds	r7, #16
 8011fbe:	46bd      	mov	sp, r7
 8011fc0:	bd80      	pop	{r7, pc}

08011fc2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8011fc2:	b480      	push	{r7}
 8011fc4:	b083      	sub	sp, #12
 8011fc6:	af00      	add	r7, sp, #0
 8011fc8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	681b      	ldr	r3, [r3, #0]
 8011fce:	699b      	ldr	r3, [r3, #24]
 8011fd0:	f003 0302 	and.w	r3, r3, #2
 8011fd4:	2b02      	cmp	r3, #2
 8011fd6:	d103      	bne.n	8011fe0 <I2C_Flush_TXDR+0x1e>
  {
     hi2c->Instance->TXDR = 0x00U;
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	681b      	ldr	r3, [r3, #0]
 8011fdc:	2200      	movs	r2, #0
 8011fde:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	699b      	ldr	r3, [r3, #24]
 8011fe6:	f003 0301 	and.w	r3, r3, #1
 8011fea:	2b01      	cmp	r3, #1
 8011fec:	d007      	beq.n	8011ffe <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8011fee:	687b      	ldr	r3, [r7, #4]
 8011ff0:	681b      	ldr	r3, [r3, #0]
 8011ff2:	699a      	ldr	r2, [r3, #24]
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	681b      	ldr	r3, [r3, #0]
 8011ff8:	f042 0201 	orr.w	r2, r2, #1
 8011ffc:	619a      	str	r2, [r3, #24]
  }
}
 8011ffe:	bf00      	nop
 8012000:	370c      	adds	r7, #12
 8012002:	46bd      	mov	sp, r7
 8012004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012008:	4770      	bx	lr

0801200a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 801200a:	b580      	push	{r7, lr}
 801200c:	b084      	sub	sp, #16
 801200e:	af00      	add	r7, sp, #0
 8012010:	60f8      	str	r0, [r7, #12]
 8012012:	60b9      	str	r1, [r7, #8]
 8012014:	603b      	str	r3, [r7, #0]
 8012016:	4613      	mov	r3, r2
 8012018:	71fb      	strb	r3, [r7, #7]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 801201a:	e01c      	b.n	8012056 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 801201c:	683b      	ldr	r3, [r7, #0]
 801201e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012022:	d018      	beq.n	8012056 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8012024:	683b      	ldr	r3, [r7, #0]
 8012026:	2b00      	cmp	r3, #0
 8012028:	d007      	beq.n	801203a <I2C_WaitOnFlagUntilTimeout+0x30>
 801202a:	f7ff f8c3 	bl	80111b4 <HAL_GetTick>
 801202e:	4602      	mov	r2, r0
 8012030:	69bb      	ldr	r3, [r7, #24]
 8012032:	1ad3      	subs	r3, r2, r3
 8012034:	683a      	ldr	r2, [r7, #0]
 8012036:	429a      	cmp	r2, r3
 8012038:	d20d      	bcs.n	8012056 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State= HAL_I2C_STATE_READY;
 801203a:	68fb      	ldr	r3, [r7, #12]
 801203c:	2220      	movs	r2, #32
 801203e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8012042:	68fb      	ldr	r3, [r7, #12]
 8012044:	2200      	movs	r2, #0
 8012046:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 801204a:	68fb      	ldr	r3, [r7, #12]
 801204c:	2200      	movs	r2, #0
 801204e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_TIMEOUT;
 8012052:	2303      	movs	r3, #3
 8012054:	e00f      	b.n	8012076 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8012056:	68fb      	ldr	r3, [r7, #12]
 8012058:	681b      	ldr	r3, [r3, #0]
 801205a:	699a      	ldr	r2, [r3, #24]
 801205c:	68bb      	ldr	r3, [r7, #8]
 801205e:	4013      	ands	r3, r2
 8012060:	68ba      	ldr	r2, [r7, #8]
 8012062:	429a      	cmp	r2, r3
 8012064:	bf0c      	ite	eq
 8012066:	2301      	moveq	r3, #1
 8012068:	2300      	movne	r3, #0
 801206a:	b2db      	uxtb	r3, r3
 801206c:	461a      	mov	r2, r3
 801206e:	79fb      	ldrb	r3, [r7, #7]
 8012070:	429a      	cmp	r2, r3
 8012072:	d0d3      	beq.n	801201c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8012074:	2300      	movs	r3, #0
}
 8012076:	4618      	mov	r0, r3
 8012078:	3710      	adds	r7, #16
 801207a:	46bd      	mov	sp, r7
 801207c:	bd80      	pop	{r7, pc}

0801207e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 801207e:	b580      	push	{r7, lr}
 8012080:	b084      	sub	sp, #16
 8012082:	af00      	add	r7, sp, #0
 8012084:	60f8      	str	r0, [r7, #12]
 8012086:	60b9      	str	r1, [r7, #8]
 8012088:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 801208a:	e02c      	b.n	80120e6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 801208c:	687a      	ldr	r2, [r7, #4]
 801208e:	68b9      	ldr	r1, [r7, #8]
 8012090:	68f8      	ldr	r0, [r7, #12]
 8012092:	f000 f871 	bl	8012178 <I2C_IsAcknowledgeFailed>
 8012096:	4603      	mov	r3, r0
 8012098:	2b00      	cmp	r3, #0
 801209a:	d001      	beq.n	80120a0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801209c:	2301      	movs	r3, #1
 801209e:	e02a      	b.n	80120f6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80120a0:	68bb      	ldr	r3, [r7, #8]
 80120a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120a6:	d01e      	beq.n	80120e6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80120a8:	68bb      	ldr	r3, [r7, #8]
 80120aa:	2b00      	cmp	r3, #0
 80120ac:	d007      	beq.n	80120be <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80120ae:	f7ff f881 	bl	80111b4 <HAL_GetTick>
 80120b2:	4602      	mov	r2, r0
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	1ad3      	subs	r3, r2, r3
 80120b8:	68ba      	ldr	r2, [r7, #8]
 80120ba:	429a      	cmp	r2, r3
 80120bc:	d213      	bcs.n	80120e6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80120be:	68fb      	ldr	r3, [r7, #12]
 80120c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80120c2:	f043 0220 	orr.w	r2, r3, #32
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State= HAL_I2C_STATE_READY;
 80120ca:	68fb      	ldr	r3, [r7, #12]
 80120cc:	2220      	movs	r2, #32
 80120ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80120d2:	68fb      	ldr	r3, [r7, #12]
 80120d4:	2200      	movs	r2, #0
 80120d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80120da:	68fb      	ldr	r3, [r7, #12]
 80120dc:	2200      	movs	r2, #0
 80120de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 80120e2:	2303      	movs	r3, #3
 80120e4:	e007      	b.n	80120f6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80120e6:	68fb      	ldr	r3, [r7, #12]
 80120e8:	681b      	ldr	r3, [r3, #0]
 80120ea:	699b      	ldr	r3, [r3, #24]
 80120ec:	f003 0302 	and.w	r3, r3, #2
 80120f0:	2b02      	cmp	r3, #2
 80120f2:	d1cb      	bne.n	801208c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80120f4:	2300      	movs	r3, #0
}
 80120f6:	4618      	mov	r0, r3
 80120f8:	3710      	adds	r7, #16
 80120fa:	46bd      	mov	sp, r7
 80120fc:	bd80      	pop	{r7, pc}

080120fe <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80120fe:	b580      	push	{r7, lr}
 8012100:	b084      	sub	sp, #16
 8012102:	af00      	add	r7, sp, #0
 8012104:	60f8      	str	r0, [r7, #12]
 8012106:	60b9      	str	r1, [r7, #8]
 8012108:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801210a:	e028      	b.n	801215e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 801210c:	687a      	ldr	r2, [r7, #4]
 801210e:	68b9      	ldr	r1, [r7, #8]
 8012110:	68f8      	ldr	r0, [r7, #12]
 8012112:	f000 f831 	bl	8012178 <I2C_IsAcknowledgeFailed>
 8012116:	4603      	mov	r3, r0
 8012118:	2b00      	cmp	r3, #0
 801211a:	d001      	beq.n	8012120 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801211c:	2301      	movs	r3, #1
 801211e:	e026      	b.n	801216e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8012120:	68bb      	ldr	r3, [r7, #8]
 8012122:	2b00      	cmp	r3, #0
 8012124:	d007      	beq.n	8012136 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8012126:	f7ff f845 	bl	80111b4 <HAL_GetTick>
 801212a:	4602      	mov	r2, r0
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	1ad3      	subs	r3, r2, r3
 8012130:	68ba      	ldr	r2, [r7, #8]
 8012132:	429a      	cmp	r2, r3
 8012134:	d213      	bcs.n	801215e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012136:	68fb      	ldr	r3, [r7, #12]
 8012138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801213a:	f043 0220 	orr.w	r2, r3, #32
 801213e:	68fb      	ldr	r3, [r7, #12]
 8012140:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 8012142:	68fb      	ldr	r3, [r7, #12]
 8012144:	2220      	movs	r2, #32
 8012146:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	2200      	movs	r2, #0
 801214e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8012152:	68fb      	ldr	r3, [r7, #12]
 8012154:	2200      	movs	r2, #0
 8012156:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_TIMEOUT;
 801215a:	2303      	movs	r3, #3
 801215c:	e007      	b.n	801216e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801215e:	68fb      	ldr	r3, [r7, #12]
 8012160:	681b      	ldr	r3, [r3, #0]
 8012162:	699b      	ldr	r3, [r3, #24]
 8012164:	f003 0320 	and.w	r3, r3, #32
 8012168:	2b20      	cmp	r3, #32
 801216a:	d1cf      	bne.n	801210c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 801216c:	2300      	movs	r3, #0
}
 801216e:	4618      	mov	r0, r3
 8012170:	3710      	adds	r7, #16
 8012172:	46bd      	mov	sp, r7
 8012174:	bd80      	pop	{r7, pc}
	...

08012178 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8012178:	b580      	push	{r7, lr}
 801217a:	b084      	sub	sp, #16
 801217c:	af00      	add	r7, sp, #0
 801217e:	60f8      	str	r0, [r7, #12]
 8012180:	60b9      	str	r1, [r7, #8]
 8012182:	607a      	str	r2, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8012184:	68fb      	ldr	r3, [r7, #12]
 8012186:	681b      	ldr	r3, [r3, #0]
 8012188:	699b      	ldr	r3, [r3, #24]
 801218a:	f003 0310 	and.w	r3, r3, #16
 801218e:	2b10      	cmp	r3, #16
 8012190:	d148      	bne.n	8012224 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8012192:	e01c      	b.n	80121ce <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8012194:	68bb      	ldr	r3, [r7, #8]
 8012196:	f1b3 3fff 	cmp.w	r3, #4294967295
 801219a:	d018      	beq.n	80121ce <I2C_IsAcknowledgeFailed+0x56>
      {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 801219c:	68bb      	ldr	r3, [r7, #8]
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d007      	beq.n	80121b2 <I2C_IsAcknowledgeFailed+0x3a>
 80121a2:	f7ff f807 	bl	80111b4 <HAL_GetTick>
 80121a6:	4602      	mov	r2, r0
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	1ad3      	subs	r3, r2, r3
 80121ac:	68ba      	ldr	r2, [r7, #8]
 80121ae:	429a      	cmp	r2, r3
 80121b0:	d20d      	bcs.n	80121ce <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 80121b2:	68fb      	ldr	r3, [r7, #12]
 80121b4:	2220      	movs	r2, #32
 80121b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80121ba:	68fb      	ldr	r3, [r7, #12]
 80121bc:	2200      	movs	r2, #0
 80121be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	2200      	movs	r2, #0
 80121c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_TIMEOUT;
 80121ca:	2303      	movs	r3, #3
 80121cc:	e02b      	b.n	8012226 <I2C_IsAcknowledgeFailed+0xae>
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80121ce:	68fb      	ldr	r3, [r7, #12]
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	699b      	ldr	r3, [r3, #24]
 80121d4:	f003 0320 	and.w	r3, r3, #32
 80121d8:	2b20      	cmp	r3, #32
 80121da:	d1db      	bne.n	8012194 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80121dc:	68fb      	ldr	r3, [r7, #12]
 80121de:	681b      	ldr	r3, [r3, #0]
 80121e0:	2210      	movs	r2, #16
 80121e2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80121e4:	68fb      	ldr	r3, [r7, #12]
 80121e6:	681b      	ldr	r3, [r3, #0]
 80121e8:	2220      	movs	r2, #32
 80121ea:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80121ec:	68f8      	ldr	r0, [r7, #12]
 80121ee:	f7ff fee8 	bl	8011fc2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80121f2:	68fb      	ldr	r3, [r7, #12]
 80121f4:	681b      	ldr	r3, [r3, #0]
 80121f6:	6859      	ldr	r1, [r3, #4]
 80121f8:	68fb      	ldr	r3, [r7, #12]
 80121fa:	681a      	ldr	r2, [r3, #0]
 80121fc:	4b0c      	ldr	r3, [pc, #48]	@ (8012230 <I2C_IsAcknowledgeFailed+0xb8>)
 80121fe:	400b      	ands	r3, r1
 8012200:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8012202:	68fb      	ldr	r3, [r7, #12]
 8012204:	2204      	movs	r2, #4
 8012206:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State= HAL_I2C_STATE_READY;
 8012208:	68fb      	ldr	r3, [r7, #12]
 801220a:	2220      	movs	r2, #32
 801220c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8012210:	68fb      	ldr	r3, [r7, #12]
 8012212:	2200      	movs	r2, #0
 8012214:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	2200      	movs	r2, #0
 801221c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8012220:	2301      	movs	r3, #1
 8012222:	e000      	b.n	8012226 <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8012224:	2300      	movs	r3, #0
}
 8012226:	4618      	mov	r0, r3
 8012228:	3710      	adds	r7, #16
 801222a:	46bd      	mov	sp, r7
 801222c:	bd80      	pop	{r7, pc}
 801222e:	bf00      	nop
 8012230:	fe00e800 	.word	0xfe00e800

08012234 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8012234:	b480      	push	{r7}
 8012236:	b087      	sub	sp, #28
 8012238:	af00      	add	r7, sp, #0
 801223a:	60f8      	str	r0, [r7, #12]
 801223c:	607b      	str	r3, [r7, #4]
 801223e:	460b      	mov	r3, r1
 8012240:	817b      	strh	r3, [r7, #10]
 8012242:	4613      	mov	r3, r2
 8012244:	727b      	strb	r3, [r7, #9]
  uint32_t tmpreg = 0U;
 8012246:	2300      	movs	r3, #0
 8012248:	617b      	str	r3, [r7, #20]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	681b      	ldr	r3, [r3, #0]
 801224e:	685b      	ldr	r3, [r3, #4]
 8012250:	617b      	str	r3, [r7, #20]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8012252:	697a      	ldr	r2, [r7, #20]
 8012254:	4b0d      	ldr	r3, [pc, #52]	@ (801228c <I2C_TransferConfig+0x58>)
 8012256:	4013      	ands	r3, r2
 8012258:	617b      	str	r3, [r7, #20]

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 801225a:	897b      	ldrh	r3, [r7, #10]
 801225c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8012260:	7a7b      	ldrb	r3, [r7, #9]
 8012262:	041b      	lsls	r3, r3, #16
 8012264:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012268:	431a      	orrs	r2, r3
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	431a      	orrs	r2, r3
 801226e:	6a3b      	ldr	r3, [r7, #32]
 8012270:	4313      	orrs	r3, r2
 8012272:	697a      	ldr	r2, [r7, #20]
 8012274:	4313      	orrs	r3, r2
 8012276:	617b      	str	r3, [r7, #20]
            (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	697a      	ldr	r2, [r7, #20]
 801227e:	605a      	str	r2, [r3, #4]
}
 8012280:	bf00      	nop
 8012282:	371c      	adds	r7, #28
 8012284:	46bd      	mov	sp, r7
 8012286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801228a:	4770      	bx	lr
 801228c:	fc009800 	.word	0xfc009800

08012290 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8012290:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012292:	b08f      	sub	sp, #60	@ 0x3c
 8012294:	af0a      	add	r7, sp, #40	@ 0x28
 8012296:	6078      	str	r0, [r7, #4]
  uint32_t index = 0;
 8012298:	2300      	movs	r3, #0
 801229a:	60fb      	str	r3, [r7, #12]
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d101      	bne.n	80122a6 <HAL_PCD_Init+0x16>
  {
    return HAL_ERROR;
 80122a2:	2301      	movs	r3, #1
 80122a4:	e10d      	b.n	80124c2 <HAL_PCD_Init+0x232>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
  
  if(hpcd->State == HAL_PCD_STATE_RESET)
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	f893 3385 	ldrb.w	r3, [r3, #901]	@ 0x385
 80122ac:	b2db      	uxtb	r3, r3
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	d106      	bne.n	80122c0 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	2200      	movs	r2, #0
 80122b6:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80122ba:	6878      	ldr	r0, [r7, #4]
 80122bc:	f7f3 fcb2 	bl	8005c24 <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	2203      	movs	r2, #3
 80122c4:	f883 2385 	strb.w	r2, [r3, #901]	@ 0x385

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	681b      	ldr	r3, [r3, #0]
 80122cc:	4618      	mov	r0, r3
 80122ce:	f003 ff4a 	bl	8016166 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	681b      	ldr	r3, [r3, #0]
 80122d6:	603b      	str	r3, [r7, #0]
 80122d8:	687e      	ldr	r6, [r7, #4]
 80122da:	466d      	mov	r5, sp
 80122dc:	f106 0410 	add.w	r4, r6, #16
 80122e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80122e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80122e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80122e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80122e8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80122ec:	e885 0003 	stmia.w	r5, {r0, r1}
 80122f0:	1d33      	adds	r3, r6, #4
 80122f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80122f4:	6838      	ldr	r0, [r7, #0]
 80122f6:	f003 ff07 	bl	8016108 <USB_CoreInit>

  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	681b      	ldr	r3, [r3, #0]
 80122fe:	2100      	movs	r1, #0
 8012300:	4618      	mov	r0, r3
 8012302:	f003 ff41 	bl	8016188 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8012306:	2300      	movs	r3, #0
 8012308:	60fb      	str	r3, [r7, #12]
 801230a:	e04c      	b.n	80123a6 <HAL_PCD_Init+0x116>
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 801230c:	6879      	ldr	r1, [r7, #4]
 801230e:	68fa      	ldr	r2, [r7, #12]
 8012310:	4613      	mov	r3, r2
 8012312:	00db      	lsls	r3, r3, #3
 8012314:	1a9b      	subs	r3, r3, r2
 8012316:	009b      	lsls	r3, r3, #2
 8012318:	440b      	add	r3, r1
 801231a:	333d      	adds	r3, #61	@ 0x3d
 801231c:	2201      	movs	r2, #1
 801231e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].num = index;
 8012320:	68fb      	ldr	r3, [r7, #12]
 8012322:	b2d8      	uxtb	r0, r3
 8012324:	6879      	ldr	r1, [r7, #4]
 8012326:	68fa      	ldr	r2, [r7, #12]
 8012328:	4613      	mov	r3, r2
 801232a:	00db      	lsls	r3, r3, #3
 801232c:	1a9b      	subs	r3, r3, r2
 801232e:	009b      	lsls	r3, r3, #2
 8012330:	440b      	add	r3, r1
 8012332:	333c      	adds	r3, #60	@ 0x3c
 8012334:	4602      	mov	r2, r0
 8012336:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].tx_fifo_num = index;
 8012338:	68fb      	ldr	r3, [r7, #12]
 801233a:	b298      	uxth	r0, r3
 801233c:	6879      	ldr	r1, [r7, #4]
 801233e:	68fa      	ldr	r2, [r7, #12]
 8012340:	4613      	mov	r3, r2
 8012342:	00db      	lsls	r3, r3, #3
 8012344:	1a9b      	subs	r3, r3, r2
 8012346:	009b      	lsls	r3, r3, #2
 8012348:	440b      	add	r3, r1
 801234a:	3342      	adds	r3, #66	@ 0x42
 801234c:	4602      	mov	r2, r0
 801234e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8012350:	6879      	ldr	r1, [r7, #4]
 8012352:	68fa      	ldr	r2, [r7, #12]
 8012354:	4613      	mov	r3, r2
 8012356:	00db      	lsls	r3, r3, #3
 8012358:	1a9b      	subs	r3, r3, r2
 801235a:	009b      	lsls	r3, r3, #2
 801235c:	440b      	add	r3, r1
 801235e:	333f      	adds	r3, #63	@ 0x3f
 8012360:	2200      	movs	r2, #0
 8012362:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].maxpacket =  0;
 8012364:	6879      	ldr	r1, [r7, #4]
 8012366:	68fa      	ldr	r2, [r7, #12]
 8012368:	4613      	mov	r3, r2
 801236a:	00db      	lsls	r3, r3, #3
 801236c:	1a9b      	subs	r3, r3, r2
 801236e:	009b      	lsls	r3, r3, #2
 8012370:	440b      	add	r3, r1
 8012372:	3344      	adds	r3, #68	@ 0x44
 8012374:	2200      	movs	r2, #0
 8012376:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[index].xfer_buff = 0;
 8012378:	6879      	ldr	r1, [r7, #4]
 801237a:	68fa      	ldr	r2, [r7, #12]
 801237c:	4613      	mov	r3, r2
 801237e:	00db      	lsls	r3, r3, #3
 8012380:	1a9b      	subs	r3, r3, r2
 8012382:	009b      	lsls	r3, r3, #2
 8012384:	440b      	add	r3, r1
 8012386:	3348      	adds	r3, #72	@ 0x48
 8012388:	2200      	movs	r2, #0
 801238a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[index].xfer_len = 0;
 801238c:	6879      	ldr	r1, [r7, #4]
 801238e:	68fa      	ldr	r2, [r7, #12]
 8012390:	4613      	mov	r3, r2
 8012392:	00db      	lsls	r3, r3, #3
 8012394:	1a9b      	subs	r3, r3, r2
 8012396:	009b      	lsls	r3, r3, #2
 8012398:	440b      	add	r3, r1
 801239a:	3350      	adds	r3, #80	@ 0x50
 801239c:	2200      	movs	r2, #0
 801239e:	601a      	str	r2, [r3, #0]
  for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 80123a0:	68fb      	ldr	r3, [r7, #12]
 80123a2:	3301      	adds	r3, #1
 80123a4:	60fb      	str	r3, [r7, #12]
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	685b      	ldr	r3, [r3, #4]
 80123aa:	68fa      	ldr	r2, [r7, #12]
 80123ac:	429a      	cmp	r2, r3
 80123ae:	d3ad      	bcc.n	801230c <HAL_PCD_Init+0x7c>
  }
  
  for (index = 0; index < 15 ; index++)
 80123b0:	2300      	movs	r3, #0
 80123b2:	60fb      	str	r3, [r7, #12]
 80123b4:	e052      	b.n	801245c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[index].is_in = 0;
 80123b6:	6879      	ldr	r1, [r7, #4]
 80123b8:	68fa      	ldr	r2, [r7, #12]
 80123ba:	4613      	mov	r3, r2
 80123bc:	00db      	lsls	r3, r3, #3
 80123be:	1a9b      	subs	r3, r3, r2
 80123c0:	009b      	lsls	r3, r3, #2
 80123c2:	440b      	add	r3, r1
 80123c4:	f203 13e1 	addw	r3, r3, #481	@ 0x1e1
 80123c8:	2200      	movs	r2, #0
 80123ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[index].num = index;
 80123cc:	68fb      	ldr	r3, [r7, #12]
 80123ce:	b2d8      	uxtb	r0, r3
 80123d0:	6879      	ldr	r1, [r7, #4]
 80123d2:	68fa      	ldr	r2, [r7, #12]
 80123d4:	4613      	mov	r3, r2
 80123d6:	00db      	lsls	r3, r3, #3
 80123d8:	1a9b      	subs	r3, r3, r2
 80123da:	009b      	lsls	r3, r3, #2
 80123dc:	440b      	add	r3, r1
 80123de:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80123e2:	4602      	mov	r2, r0
 80123e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].tx_fifo_num = index;
 80123e6:	68fb      	ldr	r3, [r7, #12]
 80123e8:	b298      	uxth	r0, r3
 80123ea:	6879      	ldr	r1, [r7, #4]
 80123ec:	68fa      	ldr	r2, [r7, #12]
 80123ee:	4613      	mov	r3, r2
 80123f0:	00db      	lsls	r3, r3, #3
 80123f2:	1a9b      	subs	r3, r3, r2
 80123f4:	009b      	lsls	r3, r3, #2
 80123f6:	440b      	add	r3, r1
 80123f8:	3342      	adds	r3, #66	@ 0x42
 80123fa:	4602      	mov	r2, r0
 80123fc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 80123fe:	6879      	ldr	r1, [r7, #4]
 8012400:	68fa      	ldr	r2, [r7, #12]
 8012402:	4613      	mov	r3, r2
 8012404:	00db      	lsls	r3, r3, #3
 8012406:	1a9b      	subs	r3, r3, r2
 8012408:	009b      	lsls	r3, r3, #2
 801240a:	440b      	add	r3, r1
 801240c:	f203 13e3 	addw	r3, r3, #483	@ 0x1e3
 8012410:	2200      	movs	r2, #0
 8012412:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[index].maxpacket = 0;
 8012414:	6879      	ldr	r1, [r7, #4]
 8012416:	68fa      	ldr	r2, [r7, #12]
 8012418:	4613      	mov	r3, r2
 801241a:	00db      	lsls	r3, r3, #3
 801241c:	1a9b      	subs	r3, r3, r2
 801241e:	009b      	lsls	r3, r3, #2
 8012420:	440b      	add	r3, r1
 8012422:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8012426:	2200      	movs	r2, #0
 8012428:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[index].xfer_buff = 0;
 801242a:	6879      	ldr	r1, [r7, #4]
 801242c:	68fa      	ldr	r2, [r7, #12]
 801242e:	4613      	mov	r3, r2
 8012430:	00db      	lsls	r3, r3, #3
 8012432:	1a9b      	subs	r3, r3, r2
 8012434:	009b      	lsls	r3, r3, #2
 8012436:	440b      	add	r3, r1
 8012438:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 801243c:	2200      	movs	r2, #0
 801243e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[index].xfer_len = 0;
 8012440:	6879      	ldr	r1, [r7, #4]
 8012442:	68fa      	ldr	r2, [r7, #12]
 8012444:	4613      	mov	r3, r2
 8012446:	00db      	lsls	r3, r3, #3
 8012448:	1a9b      	subs	r3, r3, r2
 801244a:	009b      	lsls	r3, r3, #2
 801244c:	440b      	add	r3, r1
 801244e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012452:	2200      	movs	r2, #0
 8012454:	601a      	str	r2, [r3, #0]
  for (index = 0; index < 15 ; index++)
 8012456:	68fb      	ldr	r3, [r7, #12]
 8012458:	3301      	adds	r3, #1
 801245a:	60fb      	str	r3, [r7, #12]
 801245c:	68fb      	ldr	r3, [r7, #12]
 801245e:	2b0e      	cmp	r3, #14
 8012460:	d9a9      	bls.n	80123b6 <HAL_PCD_Init+0x126>
  }

  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	681b      	ldr	r3, [r3, #0]
 8012466:	603b      	str	r3, [r7, #0]
 8012468:	687e      	ldr	r6, [r7, #4]
 801246a:	466d      	mov	r5, sp
 801246c:	f106 0410 	add.w	r4, r6, #16
 8012470:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8012472:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8012474:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8012476:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8012478:	e894 0003 	ldmia.w	r4, {r0, r1}
 801247c:	e885 0003 	stmia.w	r5, {r0, r1}
 8012480:	1d33      	adds	r3, r6, #4
 8012482:	cb0e      	ldmia	r3, {r1, r2, r3}
 8012484:	6838      	ldr	r0, [r7, #0]
 8012486:	f003 fea7 	bl	80161d8 <USB_DevInit>

  hpcd->USB_Address = 0;
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	2200      	movs	r2, #0
 801248e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  hpcd->State= HAL_PCD_STATE_READY;
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	2201      	movs	r2, #1
 8012496:	f883 2385 	strb.w	r2, [r3, #901]	@ 0x385
  
   /* Activate LPM */
  if (hpcd->Init.lpm_enable ==1)
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801249e:	2b01      	cmp	r3, #1
 80124a0:	d102      	bne.n	80124a8 <HAL_PCD_Init+0x218>
  {
    HAL_PCDEx_ActivateLPM(hpcd);
 80124a2:	6878      	ldr	r0, [r7, #4]
 80124a4:	f001 f811 	bl	80134ca <HAL_PCDEx_ActivateLPM>
  }  
  /* Activate Battery charging */
  if (hpcd->Init.battery_charging_enable ==1)
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80124ac:	2b01      	cmp	r3, #1
 80124ae:	d102      	bne.n	80124b6 <HAL_PCD_Init+0x226>
  {
    HAL_PCDEx_ActivateBCD(hpcd);
 80124b0:	6878      	ldr	r0, [r7, #4]
 80124b2:	f001 f82e 	bl	8013512 <HAL_PCDEx_ActivateBCD>
  }
  USB_DevDisconnect (hpcd->Instance);  
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	4618      	mov	r0, r3
 80124bc:	f004 fdc4 	bl	8017048 <USB_DevDisconnect>
  return HAL_OK;
 80124c0:	2300      	movs	r3, #0
}
 80124c2:	4618      	mov	r0, r3
 80124c4:	3714      	adds	r7, #20
 80124c6:	46bd      	mov	sp, r7
 80124c8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080124ca <HAL_PCD_Start>:
  * @brief  Start The USB OTG Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
 80124ca:	b580      	push	{r7, lr}
 80124cc:	b082      	sub	sp, #8
 80124ce:	af00      	add	r7, sp, #0
 80124d0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd); 
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 80124d8:	2b01      	cmp	r3, #1
 80124da:	d101      	bne.n	80124e0 <HAL_PCD_Start+0x16>
 80124dc:	2302      	movs	r3, #2
 80124de:	e012      	b.n	8012506 <HAL_PCD_Start+0x3c>
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	2201      	movs	r2, #1
 80124e4:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  USB_DevConnect (hpcd->Instance);
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	681b      	ldr	r3, [r3, #0]
 80124ec:	4618      	mov	r0, r3
 80124ee:	f004 fd95 	bl	801701c <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	681b      	ldr	r3, [r3, #0]
 80124f6:	4618      	mov	r0, r3
 80124f8:	f003 fe24 	bl	8016144 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd); 
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	2200      	movs	r2, #0
 8012500:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  return HAL_OK;
 8012504:	2300      	movs	r3, #0
}
 8012506:	4618      	mov	r0, r3
 8012508:	3708      	adds	r7, #8
 801250a:	46bd      	mov	sp, r7
 801250c:	bd80      	pop	{r7, pc}
	...

08012510 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8012510:	b580      	push	{r7, lr}
 8012512:	b08c      	sub	sp, #48	@ 0x30
 8012514:	af00      	add	r7, sp, #0
 8012516:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	681b      	ldr	r3, [r3, #0]
 801251c:	623b      	str	r3, [r7, #32]
  uint32_t index = 0, ep_intr = 0, epint = 0, epnum = 0;
 801251e:	2300      	movs	r3, #0
 8012520:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012522:	2300      	movs	r3, #0
 8012524:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012526:	2300      	movs	r3, #0
 8012528:	61fb      	str	r3, [r7, #28]
 801252a:	2300      	movs	r3, #0
 801252c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t fifoemptymsk = 0, temp = 0;
 801252e:	2300      	movs	r3, #0
 8012530:	61bb      	str	r3, [r7, #24]
 8012532:	2300      	movs	r3, #0
 8012534:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep = NULL;
 8012536:	2300      	movs	r3, #0
 8012538:	613b      	str	r3, [r7, #16]
  uint32_t hclk = 80000000;
 801253a:	4b86      	ldr	r3, [pc, #536]	@ (8012754 <HAL_PCD_IRQHandler+0x244>)
 801253c:	60fb      	str	r3, [r7, #12]
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	681b      	ldr	r3, [r3, #0]
 8012542:	4618      	mov	r0, r3
 8012544:	f004 fe27 	bl	8017196 <USB_GetMode>
 8012548:	4603      	mov	r3, r0
 801254a:	2b00      	cmp	r3, #0
 801254c:	f040 8496 	bne.w	8012e7c <HAL_PCD_IRQHandler+0x96c>
  {
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	681b      	ldr	r3, [r3, #0]
 8012554:	4618      	mov	r0, r3
 8012556:	f004 fd8d 	bl	8017074 <USB_ReadInterrupts>
 801255a:	4603      	mov	r3, r0
 801255c:	2b00      	cmp	r3, #0
 801255e:	f000 848c 	beq.w	8012e7a <HAL_PCD_IRQHandler+0x96a>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	681b      	ldr	r3, [r3, #0]
 8012566:	4618      	mov	r0, r3
 8012568:	f004 fd84 	bl	8017074 <USB_ReadInterrupts>
 801256c:	4603      	mov	r3, r0
 801256e:	f003 0302 	and.w	r3, r3, #2
 8012572:	2b02      	cmp	r3, #2
 8012574:	d107      	bne.n	8012586 <HAL_PCD_IRQHandler+0x76>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	681b      	ldr	r3, [r3, #0]
 801257a:	695a      	ldr	r2, [r3, #20]
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	681b      	ldr	r3, [r3, #0]
 8012580:	f002 0202 	and.w	r2, r2, #2
 8012584:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	681b      	ldr	r3, [r3, #0]
 801258a:	4618      	mov	r0, r3
 801258c:	f004 fd72 	bl	8017074 <USB_ReadInterrupts>
 8012590:	4603      	mov	r3, r0
 8012592:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8012596:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 801259a:	f040 80c6 	bne.w	801272a <HAL_PCD_IRQHandler+0x21a>
    {
      epnum = 0;
 801259e:	2300      	movs	r3, #0
 80125a0:	627b      	str	r3, [r7, #36]	@ 0x24
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	4618      	mov	r0, r3
 80125a8:	f004 fd79 	bl	801709e <USB_ReadDevAllOutEpInterrupt>
 80125ac:	62b8      	str	r0, [r7, #40]	@ 0x28
      
      while ( ep_intr )
 80125ae:	e0b8      	b.n	8012722 <HAL_PCD_IRQHandler+0x212>
      {
        if (ep_intr & 0x1)
 80125b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125b2:	f003 0301 	and.w	r3, r3, #1
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	f000 80ad 	beq.w	8012716 <HAL_PCD_IRQHandler+0x206>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	681b      	ldr	r3, [r3, #0]
 80125c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80125c2:	b2d2      	uxtb	r2, r2
 80125c4:	4611      	mov	r1, r2
 80125c6:	4618      	mov	r0, r3
 80125c8:	f004 fd99 	bl	80170fe <USB_ReadDevOutEPInterrupt>
 80125cc:	61f8      	str	r0, [r7, #28]
          
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80125ce:	69fb      	ldr	r3, [r7, #28]
 80125d0:	f003 0301 	and.w	r3, r3, #1
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d07f      	beq.n	80126d8 <HAL_PCD_IRQHandler+0x1c8>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80125d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125da:	015a      	lsls	r2, r3, #5
 80125dc:	6a3b      	ldr	r3, [r7, #32]
 80125de:	4413      	add	r3, r2
 80125e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80125e4:	461a      	mov	r2, r3
 80125e6:	2301      	movs	r3, #1
 80125e8:	6093      	str	r3, [r2, #8]
            
            if ((( (USBx_OUTEP(0)->DOEPINT & 0x8000) == 0)) )
 80125ea:	6a3b      	ldr	r3, [r7, #32]
 80125ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80125f0:	689b      	ldr	r3, [r3, #8]
 80125f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d162      	bne.n	80126c0 <HAL_PCD_IRQHandler+0x1b0>
            {
              
              if(hpcd->Init.dma_enable == 1)
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	691b      	ldr	r3, [r3, #16]
 80125fe:	2b01      	cmp	r3, #1
 8012600:	d13c      	bne.n	801267c <HAL_PCD_IRQHandler+0x16c>
              {
                hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 8012602:	6879      	ldr	r1, [r7, #4]
 8012604:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012606:	4613      	mov	r3, r2
 8012608:	00db      	lsls	r3, r3, #3
 801260a:	1a9b      	subs	r3, r3, r2
 801260c:	009b      	lsls	r3, r3, #2
 801260e:	440b      	add	r3, r1
 8012610:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8012614:	681a      	ldr	r2, [r3, #0]
 8012616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012618:	0159      	lsls	r1, r3, #5
 801261a:	6a3b      	ldr	r3, [r7, #32]
 801261c:	440b      	add	r3, r1
 801261e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012622:	691b      	ldr	r3, [r3, #16]
 8012624:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012628:	1ad1      	subs	r1, r2, r3
 801262a:	6878      	ldr	r0, [r7, #4]
 801262c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801262e:	4613      	mov	r3, r2
 8012630:	00db      	lsls	r3, r3, #3
 8012632:	1a9b      	subs	r3, r3, r2
 8012634:	009b      	lsls	r3, r3, #2
 8012636:	4403      	add	r3, r0
 8012638:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 801263c:	6019      	str	r1, [r3, #0]
                hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 801263e:	6879      	ldr	r1, [r7, #4]
 8012640:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012642:	4613      	mov	r3, r2
 8012644:	00db      	lsls	r3, r3, #3
 8012646:	1a9b      	subs	r3, r3, r2
 8012648:	009b      	lsls	r3, r3, #2
 801264a:	440b      	add	r3, r1
 801264c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8012650:	6819      	ldr	r1, [r3, #0]
 8012652:	6878      	ldr	r0, [r7, #4]
 8012654:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012656:	4613      	mov	r3, r2
 8012658:	00db      	lsls	r3, r3, #3
 801265a:	1a9b      	subs	r3, r3, r2
 801265c:	009b      	lsls	r3, r3, #2
 801265e:	4403      	add	r3, r0
 8012660:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8012664:	681b      	ldr	r3, [r3, #0]
 8012666:	4419      	add	r1, r3
 8012668:	6878      	ldr	r0, [r7, #4]
 801266a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801266c:	4613      	mov	r3, r2
 801266e:	00db      	lsls	r3, r3, #3
 8012670:	1a9b      	subs	r3, r3, r2
 8012672:	009b      	lsls	r3, r3, #2
 8012674:	4403      	add	r3, r0
 8012676:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 801267a:	6019      	str	r1, [r3, #0]
              }
              
              HAL_PCD_DataOutStageCallback(hpcd, epnum);
 801267c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801267e:	b2db      	uxtb	r3, r3
 8012680:	4619      	mov	r1, r3
 8012682:	6878      	ldr	r0, [r7, #4]
 8012684:	f7f3 fb1c 	bl	8005cc0 <HAL_PCD_DataOutStageCallback>
              
              if(hpcd->Init.dma_enable == 1)
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	691b      	ldr	r3, [r3, #16]
 801268c:	2b01      	cmp	r3, #1
 801268e:	d117      	bne.n	80126c0 <HAL_PCD_IRQHandler+0x1b0>
              {
                if((epnum == 0) && (hpcd->OUT_ep[epnum].xfer_len == 0))
 8012690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012692:	2b00      	cmp	r3, #0
 8012694:	d114      	bne.n	80126c0 <HAL_PCD_IRQHandler+0x1b0>
 8012696:	6879      	ldr	r1, [r7, #4]
 8012698:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801269a:	4613      	mov	r3, r2
 801269c:	00db      	lsls	r3, r3, #3
 801269e:	1a9b      	subs	r3, r3, r2
 80126a0:	009b      	lsls	r3, r3, #2
 80126a2:	440b      	add	r3, r1
 80126a4:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80126a8:	681b      	ldr	r3, [r3, #0]
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d108      	bne.n	80126c0 <HAL_PCD_IRQHandler+0x1b0>
                {
                  /* this is ZLP, so prepare EP0 for next setup */
                  USB_EP0_OutStart(hpcd->Instance, 1, (uint8_t *)hpcd->Setup);
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	6818      	ldr	r0, [r3, #0]
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 80126b8:	461a      	mov	r2, r3
 80126ba:	2101      	movs	r1, #1
 80126bc:	f004 fdac 	bl	8017218 <USB_EP0_OutStart>
                }              
              }
            }
            /* Clear the SetPktRcvd flag*/ 
            USBx_OUTEP(0)->DOEPINT |= 0x8020;
 80126c0:	6a3b      	ldr	r3, [r7, #32]
 80126c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80126c6:	689b      	ldr	r3, [r3, #8]
 80126c8:	6a3a      	ldr	r2, [r7, #32]
 80126ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80126ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80126d2:	f043 0320 	orr.w	r3, r3, #32
 80126d6:	6093      	str	r3, [r2, #8]
          }
          
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80126d8:	69fb      	ldr	r3, [r7, #28]
 80126da:	f003 0308 	and.w	r3, r3, #8
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d00b      	beq.n	80126fa <HAL_PCD_IRQHandler+0x1ea>
          {
            /* Inform the upper layer that a setup packet is available */
            HAL_PCD_SetupStageCallback(hpcd);
 80126e2:	6878      	ldr	r0, [r7, #4]
 80126e4:	f7f3 fada 	bl	8005c9c <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80126e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80126ea:	015a      	lsls	r2, r3, #5
 80126ec:	6a3b      	ldr	r3, [r7, #32]
 80126ee:	4413      	add	r3, r2
 80126f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80126f4:	461a      	mov	r2, r3
 80126f6:	2308      	movs	r3, #8
 80126f8:	6093      	str	r3, [r2, #8]
          }
          
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80126fa:	69fb      	ldr	r3, [r7, #28]
 80126fc:	f003 0310 	and.w	r3, r3, #16
 8012700:	2b00      	cmp	r3, #0
 8012702:	d008      	beq.n	8012716 <HAL_PCD_IRQHandler+0x206>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8012704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012706:	015a      	lsls	r2, r3, #5
 8012708:	6a3b      	ldr	r3, [r7, #32]
 801270a:	4413      	add	r3, r2
 801270c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012710:	461a      	mov	r2, r3
 8012712:	2310      	movs	r3, #16
 8012714:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8012716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012718:	3301      	adds	r3, #1
 801271a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1;
 801271c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801271e:	085b      	lsrs	r3, r3, #1
 8012720:	62bb      	str	r3, [r7, #40]	@ 0x28
      while ( ep_intr )
 8012722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012724:	2b00      	cmp	r3, #0
 8012726:	f47f af43 	bne.w	80125b0 <HAL_PCD_IRQHandler+0xa0>
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	681b      	ldr	r3, [r3, #0]
 801272e:	4618      	mov	r0, r3
 8012730:	f004 fca0 	bl	8017074 <USB_ReadInterrupts>
 8012734:	4603      	mov	r3, r0
 8012736:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801273a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801273e:	f040 80c4 	bne.w	80128ca <HAL_PCD_IRQHandler+0x3ba>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	681b      	ldr	r3, [r3, #0]
 8012746:	4618      	mov	r0, r3
 8012748:	f004 fcc1 	bl	80170ce <USB_ReadDevAllInEpInterrupt>
 801274c:	62b8      	str	r0, [r7, #40]	@ 0x28
      
      epnum = 0;
 801274e:	2300      	movs	r3, #0
 8012750:	627b      	str	r3, [r7, #36]	@ 0x24
      
      while ( ep_intr )
 8012752:	e0b6      	b.n	80128c2 <HAL_PCD_IRQHandler+0x3b2>
 8012754:	04c4b400 	.word	0x04c4b400
      {
        if (ep_intr & 0x1) /* In ITR */
 8012758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801275a:	f003 0301 	and.w	r3, r3, #1
 801275e:	2b00      	cmp	r3, #0
 8012760:	f000 80a9 	beq.w	80128b6 <HAL_PCD_IRQHandler+0x3a6>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801276a:	b2d2      	uxtb	r2, r2
 801276c:	4611      	mov	r1, r2
 801276e:	4618      	mov	r0, r3
 8012770:	f004 fce1 	bl	8017136 <USB_ReadDevInEPInterrupt>
 8012774:	61f8      	str	r0, [r7, #28]
          
          if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8012776:	69fb      	ldr	r3, [r7, #28]
 8012778:	f003 0301 	and.w	r3, r3, #1
 801277c:	2b00      	cmp	r3, #0
 801277e:	d059      	beq.n	8012834 <HAL_PCD_IRQHandler+0x324>
          {
            fifoemptymsk = 0x1 << epnum;
 8012780:	2201      	movs	r2, #1
 8012782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012784:	fa02 f303 	lsl.w	r3, r2, r3
 8012788:	61bb      	str	r3, [r7, #24]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 801278a:	6a3b      	ldr	r3, [r7, #32]
 801278c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012790:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012792:	69bb      	ldr	r3, [r7, #24]
 8012794:	43db      	mvns	r3, r3
 8012796:	6a39      	ldr	r1, [r7, #32]
 8012798:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801279c:	4013      	ands	r3, r2
 801279e:	634b      	str	r3, [r1, #52]	@ 0x34
            
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80127a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127a2:	015a      	lsls	r2, r3, #5
 80127a4:	6a3b      	ldr	r3, [r7, #32]
 80127a6:	4413      	add	r3, r2
 80127a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80127ac:	461a      	mov	r2, r3
 80127ae:	2301      	movs	r3, #1
 80127b0:	6093      	str	r3, [r2, #8]
            
            if (hpcd->Init.dma_enable == 1)
 80127b2:	687b      	ldr	r3, [r7, #4]
 80127b4:	691b      	ldr	r3, [r3, #16]
 80127b6:	2b01      	cmp	r3, #1
 80127b8:	d11b      	bne.n	80127f2 <HAL_PCD_IRQHandler+0x2e2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 80127ba:	6879      	ldr	r1, [r7, #4]
 80127bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80127be:	4613      	mov	r3, r2
 80127c0:	00db      	lsls	r3, r3, #3
 80127c2:	1a9b      	subs	r3, r3, r2
 80127c4:	009b      	lsls	r3, r3, #2
 80127c6:	440b      	add	r3, r1
 80127c8:	3348      	adds	r3, #72	@ 0x48
 80127ca:	6819      	ldr	r1, [r3, #0]
 80127cc:	6878      	ldr	r0, [r7, #4]
 80127ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80127d0:	4613      	mov	r3, r2
 80127d2:	00db      	lsls	r3, r3, #3
 80127d4:	1a9b      	subs	r3, r3, r2
 80127d6:	009b      	lsls	r3, r3, #2
 80127d8:	4403      	add	r3, r0
 80127da:	3344      	adds	r3, #68	@ 0x44
 80127dc:	681b      	ldr	r3, [r3, #0]
 80127de:	4419      	add	r1, r3
 80127e0:	6878      	ldr	r0, [r7, #4]
 80127e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80127e4:	4613      	mov	r3, r2
 80127e6:	00db      	lsls	r3, r3, #3
 80127e8:	1a9b      	subs	r3, r3, r2
 80127ea:	009b      	lsls	r3, r3, #2
 80127ec:	4403      	add	r3, r0
 80127ee:	3348      	adds	r3, #72	@ 0x48
 80127f0:	6019      	str	r1, [r3, #0]
            }
            
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 80127f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127f4:	b2db      	uxtb	r3, r3
 80127f6:	4619      	mov	r1, r3
 80127f8:	6878      	ldr	r0, [r7, #4]
 80127fa:	f7f3 fa7c 	bl	8005cf6 <HAL_PCD_DataInStageCallback>
            
            if (hpcd->Init.dma_enable == 1)
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	691b      	ldr	r3, [r3, #16]
 8012802:	2b01      	cmp	r3, #1
 8012804:	d116      	bne.n	8012834 <HAL_PCD_IRQHandler+0x324>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if((epnum == 0) && (hpcd->IN_ep[epnum].xfer_len == 0))
 8012806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012808:	2b00      	cmp	r3, #0
 801280a:	d113      	bne.n	8012834 <HAL_PCD_IRQHandler+0x324>
 801280c:	6879      	ldr	r1, [r7, #4]
 801280e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012810:	4613      	mov	r3, r2
 8012812:	00db      	lsls	r3, r3, #3
 8012814:	1a9b      	subs	r3, r3, r2
 8012816:	009b      	lsls	r3, r3, #2
 8012818:	440b      	add	r3, r1
 801281a:	3350      	adds	r3, #80	@ 0x50
 801281c:	681b      	ldr	r3, [r3, #0]
 801281e:	2b00      	cmp	r3, #0
 8012820:	d108      	bne.n	8012834 <HAL_PCD_IRQHandler+0x324>
              {
                /* prepare to rx more setup packets */
                USB_EP0_OutStart(hpcd->Instance, 1, (uint8_t *)hpcd->Setup);
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	6818      	ldr	r0, [r3, #0]
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 801282c:	461a      	mov	r2, r3
 801282e:	2101      	movs	r1, #1
 8012830:	f004 fcf2 	bl	8017218 <USB_EP0_OutStart>
              }
            }           
          }
          if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8012834:	69fb      	ldr	r3, [r7, #28]
 8012836:	f003 0308 	and.w	r3, r3, #8
 801283a:	2b00      	cmp	r3, #0
 801283c:	d008      	beq.n	8012850 <HAL_PCD_IRQHandler+0x340>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 801283e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012840:	015a      	lsls	r2, r3, #5
 8012842:	6a3b      	ldr	r3, [r7, #32]
 8012844:	4413      	add	r3, r2
 8012846:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801284a:	461a      	mov	r2, r3
 801284c:	2308      	movs	r3, #8
 801284e:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8012850:	69fb      	ldr	r3, [r7, #28]
 8012852:	f003 0310 	and.w	r3, r3, #16
 8012856:	2b00      	cmp	r3, #0
 8012858:	d008      	beq.n	801286c <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 801285a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801285c:	015a      	lsls	r2, r3, #5
 801285e:	6a3b      	ldr	r3, [r7, #32]
 8012860:	4413      	add	r3, r2
 8012862:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012866:	461a      	mov	r2, r3
 8012868:	2310      	movs	r3, #16
 801286a:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 801286c:	69fb      	ldr	r3, [r7, #28]
 801286e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012872:	2b00      	cmp	r3, #0
 8012874:	d008      	beq.n	8012888 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8012876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012878:	015a      	lsls	r2, r3, #5
 801287a:	6a3b      	ldr	r3, [r7, #32]
 801287c:	4413      	add	r3, r2
 801287e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012882:	461a      	mov	r2, r3
 8012884:	2340      	movs	r3, #64	@ 0x40
 8012886:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8012888:	69fb      	ldr	r3, [r7, #28]
 801288a:	f003 0302 	and.w	r3, r3, #2
 801288e:	2b00      	cmp	r3, #0
 8012890:	d008      	beq.n	80128a4 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8012892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012894:	015a      	lsls	r2, r3, #5
 8012896:	6a3b      	ldr	r3, [r7, #32]
 8012898:	4413      	add	r3, r2
 801289a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801289e:	461a      	mov	r2, r3
 80128a0:	2302      	movs	r3, #2
 80128a2:	6093      	str	r3, [r2, #8]
          }       
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80128a4:	69fb      	ldr	r3, [r7, #28]
 80128a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d003      	beq.n	80128b6 <HAL_PCD_IRQHandler+0x3a6>
          {
            PCD_WriteEmptyTxFifo(hpcd , epnum);
 80128ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80128b0:	6878      	ldr	r0, [r7, #4]
 80128b2:	f000 fd22 	bl	80132fa <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80128b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80128b8:	3301      	adds	r3, #1
 80128ba:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1;
 80128bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128be:	085b      	lsrs	r3, r3, #1
 80128c0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while ( ep_intr )
 80128c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	f47f af47 	bne.w	8012758 <HAL_PCD_IRQHandler+0x248>
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	681b      	ldr	r3, [r3, #0]
 80128ce:	4618      	mov	r0, r3
 80128d0:	f004 fbd0 	bl	8017074 <USB_ReadInterrupts>
 80128d4:	4603      	mov	r3, r0
 80128d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80128da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80128de:	d122      	bne.n	8012926 <HAL_PCD_IRQHandler+0x416>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80128e0:	6a3b      	ldr	r3, [r7, #32]
 80128e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80128e6:	685b      	ldr	r3, [r3, #4]
 80128e8:	6a3a      	ldr	r2, [r7, #32]
 80128ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80128ee:	f023 0301 	bic.w	r3, r3, #1
 80128f2:	6053      	str	r3, [r2, #4]
      
      if(hpcd->LPM_State == LPM_L1)
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	f893 33b8 	ldrb.w	r3, [r3, #952]	@ 0x3b8
 80128fa:	2b01      	cmp	r3, #1
 80128fc:	d108      	bne.n	8012910 <HAL_PCD_IRQHandler+0x400>
      {
        hpcd->LPM_State = LPM_L0;
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	2200      	movs	r2, #0
 8012902:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8012906:	2100      	movs	r1, #0
 8012908:	6878      	ldr	r0, [r7, #4]
 801290a:	f000 fe1a 	bl	8013542 <HAL_PCDEx_LPM_Callback>
 801290e:	e002      	b.n	8012916 <HAL_PCD_IRQHandler+0x406>
      }
      else
      {
        HAL_PCD_ResumeCallback(hpcd);
 8012910:	6878      	ldr	r0, [r7, #4]
 8012912:	f7f3 fa3b 	bl	8005d8c <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	695a      	ldr	r2, [r3, #20]
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	681b      	ldr	r3, [r3, #0]
 8012920:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8012924:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	681b      	ldr	r3, [r3, #0]
 801292a:	4618      	mov	r0, r3
 801292c:	f004 fba2 	bl	8017074 <USB_ReadInterrupts>
 8012930:	4603      	mov	r3, r0
 8012932:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012936:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801293a:	d112      	bne.n	8012962 <HAL_PCD_IRQHandler+0x452>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 801293c:	6a3b      	ldr	r3, [r7, #32]
 801293e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012942:	689b      	ldr	r3, [r3, #8]
 8012944:	f003 0301 	and.w	r3, r3, #1
 8012948:	2b01      	cmp	r3, #1
 801294a:	d102      	bne.n	8012952 <HAL_PCD_IRQHandler+0x442>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 801294c:	6878      	ldr	r0, [r7, #4]
 801294e:	f7f3 fa0f 	bl	8005d70 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	695a      	ldr	r2, [r3, #20]
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	681b      	ldr	r3, [r3, #0]
 801295c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8012960:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */ 
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	681b      	ldr	r3, [r3, #0]
 8012966:	4618      	mov	r0, r3
 8012968:	f004 fb84 	bl	8017074 <USB_ReadInterrupts>
 801296c:	4603      	mov	r3, r0
 801296e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8012972:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8012976:	d121      	bne.n	80129bc <HAL_PCD_IRQHandler+0x4ac>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);      
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	695a      	ldr	r2, [r3, #20]
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8012986:	615a      	str	r2, [r3, #20]
      if( hpcd->LPM_State == LPM_L0)
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	f893 33b8 	ldrb.w	r3, [r3, #952]	@ 0x3b8
 801298e:	2b00      	cmp	r3, #0
 8012990:	d111      	bne.n	80129b6 <HAL_PCD_IRQHandler+0x4a6>
      {   
        hpcd->LPM_State = LPM_L1;
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	2201      	movs	r2, #1
 8012996:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >>2 ;  
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	681b      	ldr	r3, [r3, #0]
 801299e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80129a0:	089b      	lsrs	r3, r3, #2
 80129a2:	f003 020f 	and.w	r2, r3, #15
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	f8c3 23bc 	str.w	r2, [r3, #956]	@ 0x3bc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80129ac:	2101      	movs	r1, #1
 80129ae:	6878      	ldr	r0, [r7, #4]
 80129b0:	f000 fdc7 	bl	8013542 <HAL_PCDEx_LPM_Callback>
 80129b4:	e002      	b.n	80129bc <HAL_PCD_IRQHandler+0x4ac>
      }
      else
      {
        HAL_PCD_SuspendCallback(hpcd);
 80129b6:	6878      	ldr	r0, [r7, #4]
 80129b8:	f7f3 f9da 	bl	8005d70 <HAL_PCD_SuspendCallback>
      }
    }
    
    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	681b      	ldr	r3, [r3, #0]
 80129c0:	4618      	mov	r0, r3
 80129c2:	f004 fb57 	bl	8017074 <USB_ReadInterrupts>
 80129c6:	4603      	mov	r3, r0
 80129c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80129cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80129d0:	f040 808a 	bne.w	8012ae8 <HAL_PCD_IRQHandler+0x5d8>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 80129d4:	6a3b      	ldr	r3, [r7, #32]
 80129d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80129da:	685b      	ldr	r3, [r3, #4]
 80129dc:	6a3a      	ldr	r2, [r7, #32]
 80129de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80129e2:	f023 0301 	bic.w	r3, r3, #1
 80129e6:	6053      	str	r3, [r2, #4]
      USB_FlushTxFifo(hpcd->Instance ,  0 );
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	681b      	ldr	r3, [r3, #0]
 80129ec:	2100      	movs	r1, #0
 80129ee:	4618      	mov	r0, r3
 80129f0:	f003 fd1e 	bl	8016430 <USB_FlushTxFifo>
      
      for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 80129f4:	2300      	movs	r3, #0
 80129f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80129f8:	e014      	b.n	8012a24 <HAL_PCD_IRQHandler+0x514>
      {
        USBx_INEP(index)->DIEPINT = 0xFF;
 80129fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129fc:	015a      	lsls	r2, r3, #5
 80129fe:	6a3b      	ldr	r3, [r7, #32]
 8012a00:	4413      	add	r3, r2
 8012a02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012a06:	461a      	mov	r2, r3
 8012a08:	23ff      	movs	r3, #255	@ 0xff
 8012a0a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(index)->DOEPINT = 0xFF;
 8012a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a0e:	015a      	lsls	r2, r3, #5
 8012a10:	6a3b      	ldr	r3, [r7, #32]
 8012a12:	4413      	add	r3, r2
 8012a14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012a18:	461a      	mov	r2, r3
 8012a1a:	23ff      	movs	r3, #255	@ 0xff
 8012a1c:	6093      	str	r3, [r2, #8]
      for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8012a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a20:	3301      	adds	r3, #1
 8012a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	685b      	ldr	r3, [r3, #4]
 8012a28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012a2a:	429a      	cmp	r2, r3
 8012a2c:	d3e5      	bcc.n	80129fa <HAL_PCD_IRQHandler+0x4ea>
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFF;
 8012a2e:	6a3b      	ldr	r3, [r7, #32]
 8012a30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a34:	461a      	mov	r2, r3
 8012a36:	f04f 33ff 	mov.w	r3, #4294967295
 8012a3a:	6193      	str	r3, [r2, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001;
 8012a3c:	6a3b      	ldr	r3, [r7, #32]
 8012a3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a42:	69db      	ldr	r3, [r3, #28]
 8012a44:	6a3a      	ldr	r2, [r7, #32]
 8012a46:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012a4a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8012a4e:	61d3      	str	r3, [r2, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	d016      	beq.n	8012a86 <HAL_PCD_IRQHandler+0x576>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 8012a58:	6a3b      	ldr	r3, [r7, #32]
 8012a5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012a62:	6a3a      	ldr	r2, [r7, #32]
 8012a64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012a68:	f043 030b 	orr.w	r3, r3, #11
 8012a6c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 8012a70:	6a3b      	ldr	r3, [r7, #32]
 8012a72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012a78:	6a3a      	ldr	r2, [r7, #32]
 8012a7a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012a7e:	f043 030b 	orr.w	r3, r3, #11
 8012a82:	6453      	str	r3, [r2, #68]	@ 0x44
 8012a84:	e013      	b.n	8012aae <HAL_PCD_IRQHandler+0x59e>
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 8012a86:	6a3b      	ldr	r3, [r7, #32]
 8012a88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a8c:	695b      	ldr	r3, [r3, #20]
 8012a8e:	6a3a      	ldr	r2, [r7, #32]
 8012a90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012a94:	f043 030b 	orr.w	r3, r3, #11
 8012a98:	6153      	str	r3, [r2, #20]
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 8012a9a:	6a3b      	ldr	r3, [r7, #32]
 8012a9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012aa0:	691b      	ldr	r3, [r3, #16]
 8012aa2:	6a3a      	ldr	r2, [r7, #32]
 8012aa4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012aa8:	f043 030b 	orr.w	r3, r3, #11
 8012aac:	6113      	str	r3, [r2, #16]
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8012aae:	6a3b      	ldr	r3, [r7, #32]
 8012ab0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012ab4:	681b      	ldr	r3, [r3, #0]
 8012ab6:	6a3a      	ldr	r2, [r7, #32]
 8012ab8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012abc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8012ac0:	6013      	str	r3, [r2, #0]
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	6818      	ldr	r0, [r3, #0]
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	691b      	ldr	r3, [r3, #16]
 8012aca:	b2d9      	uxtb	r1, r3
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 8012ad2:	461a      	mov	r2, r3
 8012ad4:	f004 fba0 	bl	8017218 <USB_EP0_OutStart>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	681b      	ldr	r3, [r3, #0]
 8012adc:	695a      	ldr	r2, [r3, #20]
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	681b      	ldr	r3, [r3, #0]
 8012ae2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8012ae6:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	681b      	ldr	r3, [r3, #0]
 8012aec:	4618      	mov	r0, r3
 8012aee:	f004 fac1 	bl	8017074 <USB_ReadInterrupts>
 8012af2:	4603      	mov	r3, r0
 8012af4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8012af8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012afc:	f040 80c2 	bne.w	8012c84 <HAL_PCD_IRQHandler+0x774>
    {
      USB_ActivateSetup(hpcd->Instance);
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	681b      	ldr	r3, [r3, #0]
 8012b04:	4618      	mov	r0, r3
 8012b06:	f004 fb54 	bl	80171b2 <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	681b      	ldr	r3, [r3, #0]
 8012b0e:	68da      	ldr	r2, [r3, #12]
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	f422 5270 	bic.w	r2, r2, #15360	@ 0x3c00
 8012b18:	60da      	str	r2, [r3, #12]
      
      hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	2203      	movs	r2, #3
 8012b1e:	60da      	str	r2, [r3, #12]
      hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ; 
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	2240      	movs	r2, #64	@ 0x40
 8012b24:	615a      	str	r2, [r3, #20]
        used by application. In the low AHB frequency range it is used to stretch enough the USB response 
        time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access 
        latency to the Data FIFO */

      /* Get hclk frequency value */
      hclk = HAL_RCC_GetHCLKFreq();
 8012b26:	f001 fb01 	bl	801412c <HAL_RCC_GetHCLKFreq>
 8012b2a:	60f8      	str	r0, [r7, #12]
    
      if((hclk >= 14200000)&&(hclk < 15000000))
 8012b2c:	68fb      	ldr	r3, [r7, #12]
 8012b2e:	4a7b      	ldr	r2, [pc, #492]	@ (8012d1c <HAL_PCD_IRQHandler+0x80c>)
 8012b30:	4293      	cmp	r3, r2
 8012b32:	d90c      	bls.n	8012b4e <HAL_PCD_IRQHandler+0x63e>
 8012b34:	68fb      	ldr	r3, [r7, #12]
 8012b36:	4a7a      	ldr	r2, [pc, #488]	@ (8012d20 <HAL_PCD_IRQHandler+0x810>)
 8012b38:	4293      	cmp	r3, r2
 8012b3a:	d208      	bcs.n	8012b4e <HAL_PCD_IRQHandler+0x63e>
      {
        /* hclk Clock Range between 14.2-15 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xF << 10) & USB_OTG_GUSBCFG_TRDT);
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	681b      	ldr	r3, [r3, #0]
 8012b40:	68da      	ldr	r2, [r3, #12]
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	681b      	ldr	r3, [r3, #0]
 8012b46:	f442 5270 	orr.w	r2, r2, #15360	@ 0x3c00
 8012b4a:	60da      	str	r2, [r3, #12]
 8012b4c:	e08f      	b.n	8012c6e <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 15000000)&&(hclk < 16000000))
 8012b4e:	68fb      	ldr	r3, [r7, #12]
 8012b50:	4a73      	ldr	r2, [pc, #460]	@ (8012d20 <HAL_PCD_IRQHandler+0x810>)
 8012b52:	4293      	cmp	r3, r2
 8012b54:	d30c      	bcc.n	8012b70 <HAL_PCD_IRQHandler+0x660>
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	4a72      	ldr	r2, [pc, #456]	@ (8012d24 <HAL_PCD_IRQHandler+0x814>)
 8012b5a:	4293      	cmp	r3, r2
 8012b5c:	d208      	bcs.n	8012b70 <HAL_PCD_IRQHandler+0x660>
      {
        /* hclk Clock Range between 15-16 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xE << 10) & USB_OTG_GUSBCFG_TRDT);
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	681b      	ldr	r3, [r3, #0]
 8012b62:	68da      	ldr	r2, [r3, #12]
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	f442 5260 	orr.w	r2, r2, #14336	@ 0x3800
 8012b6c:	60da      	str	r2, [r3, #12]
 8012b6e:	e07e      	b.n	8012c6e <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 16000000)&&(hclk < 17200000))
 8012b70:	68fb      	ldr	r3, [r7, #12]
 8012b72:	4a6c      	ldr	r2, [pc, #432]	@ (8012d24 <HAL_PCD_IRQHandler+0x814>)
 8012b74:	4293      	cmp	r3, r2
 8012b76:	d30c      	bcc.n	8012b92 <HAL_PCD_IRQHandler+0x682>
 8012b78:	68fb      	ldr	r3, [r7, #12]
 8012b7a:	4a6b      	ldr	r2, [pc, #428]	@ (8012d28 <HAL_PCD_IRQHandler+0x818>)
 8012b7c:	4293      	cmp	r3, r2
 8012b7e:	d208      	bcs.n	8012b92 <HAL_PCD_IRQHandler+0x682>
      {
        /* hclk Clock Range between 16-17.2 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xD << 10) & USB_OTG_GUSBCFG_TRDT);
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	681b      	ldr	r3, [r3, #0]
 8012b84:	68da      	ldr	r2, [r3, #12]
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	f442 5250 	orr.w	r2, r2, #13312	@ 0x3400
 8012b8e:	60da      	str	r2, [r3, #12]
 8012b90:	e06d      	b.n	8012c6e <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 17200000)&&(hclk < 18500000))
 8012b92:	68fb      	ldr	r3, [r7, #12]
 8012b94:	4a64      	ldr	r2, [pc, #400]	@ (8012d28 <HAL_PCD_IRQHandler+0x818>)
 8012b96:	4293      	cmp	r3, r2
 8012b98:	d30c      	bcc.n	8012bb4 <HAL_PCD_IRQHandler+0x6a4>
 8012b9a:	68fb      	ldr	r3, [r7, #12]
 8012b9c:	4a63      	ldr	r2, [pc, #396]	@ (8012d2c <HAL_PCD_IRQHandler+0x81c>)
 8012b9e:	4293      	cmp	r3, r2
 8012ba0:	d808      	bhi.n	8012bb4 <HAL_PCD_IRQHandler+0x6a4>
      {
        /* hclk Clock Range between 17.2-18.5 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xC << 10) & USB_OTG_GUSBCFG_TRDT);
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	681b      	ldr	r3, [r3, #0]
 8012ba6:	68da      	ldr	r2, [r3, #12]
 8012ba8:	687b      	ldr	r3, [r7, #4]
 8012baa:	681b      	ldr	r3, [r3, #0]
 8012bac:	f442 5240 	orr.w	r2, r2, #12288	@ 0x3000
 8012bb0:	60da      	str	r2, [r3, #12]
 8012bb2:	e05c      	b.n	8012c6e <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 18500000)&&(hclk < 20000000))
 8012bb4:	68fb      	ldr	r3, [r7, #12]
 8012bb6:	4a5d      	ldr	r2, [pc, #372]	@ (8012d2c <HAL_PCD_IRQHandler+0x81c>)
 8012bb8:	4293      	cmp	r3, r2
 8012bba:	d90c      	bls.n	8012bd6 <HAL_PCD_IRQHandler+0x6c6>
 8012bbc:	68fb      	ldr	r3, [r7, #12]
 8012bbe:	4a5c      	ldr	r2, [pc, #368]	@ (8012d30 <HAL_PCD_IRQHandler+0x820>)
 8012bc0:	4293      	cmp	r3, r2
 8012bc2:	d808      	bhi.n	8012bd6 <HAL_PCD_IRQHandler+0x6c6>
      {
        /* hclk Clock Range between 18.5-20 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xB << 10) & USB_OTG_GUSBCFG_TRDT);
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	681b      	ldr	r3, [r3, #0]
 8012bc8:	68da      	ldr	r2, [r3, #12]
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	681b      	ldr	r3, [r3, #0]
 8012bce:	f442 5230 	orr.w	r2, r2, #11264	@ 0x2c00
 8012bd2:	60da      	str	r2, [r3, #12]
 8012bd4:	e04b      	b.n	8012c6e <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 20000000)&&(hclk < 21800000))
 8012bd6:	68fb      	ldr	r3, [r7, #12]
 8012bd8:	4a55      	ldr	r2, [pc, #340]	@ (8012d30 <HAL_PCD_IRQHandler+0x820>)
 8012bda:	4293      	cmp	r3, r2
 8012bdc:	d90c      	bls.n	8012bf8 <HAL_PCD_IRQHandler+0x6e8>
 8012bde:	68fb      	ldr	r3, [r7, #12]
 8012be0:	4a54      	ldr	r2, [pc, #336]	@ (8012d34 <HAL_PCD_IRQHandler+0x824>)
 8012be2:	4293      	cmp	r3, r2
 8012be4:	d808      	bhi.n	8012bf8 <HAL_PCD_IRQHandler+0x6e8>
      {
        /* hclk Clock Range between 20-21.8 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xA << 10) & USB_OTG_GUSBCFG_TRDT);
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	681b      	ldr	r3, [r3, #0]
 8012bea:	68da      	ldr	r2, [r3, #12]
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	f442 5220 	orr.w	r2, r2, #10240	@ 0x2800
 8012bf4:	60da      	str	r2, [r3, #12]
 8012bf6:	e03a      	b.n	8012c6e <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 21800000)&&(hclk < 24000000))
 8012bf8:	68fb      	ldr	r3, [r7, #12]
 8012bfa:	4a4e      	ldr	r2, [pc, #312]	@ (8012d34 <HAL_PCD_IRQHandler+0x824>)
 8012bfc:	4293      	cmp	r3, r2
 8012bfe:	d90c      	bls.n	8012c1a <HAL_PCD_IRQHandler+0x70a>
 8012c00:	68fb      	ldr	r3, [r7, #12]
 8012c02:	4a4d      	ldr	r2, [pc, #308]	@ (8012d38 <HAL_PCD_IRQHandler+0x828>)
 8012c04:	4293      	cmp	r3, r2
 8012c06:	d208      	bcs.n	8012c1a <HAL_PCD_IRQHandler+0x70a>
      {
        /* hclk Clock Range between 21.8-24 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x9 << 10) & USB_OTG_GUSBCFG_TRDT);
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	681b      	ldr	r3, [r3, #0]
 8012c0c:	68da      	ldr	r2, [r3, #12]
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	681b      	ldr	r3, [r3, #0]
 8012c12:	f442 5210 	orr.w	r2, r2, #9216	@ 0x2400
 8012c16:	60da      	str	r2, [r3, #12]
 8012c18:	e029      	b.n	8012c6e <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 24000000)&&(hclk < 27700000))
 8012c1a:	68fb      	ldr	r3, [r7, #12]
 8012c1c:	4a46      	ldr	r2, [pc, #280]	@ (8012d38 <HAL_PCD_IRQHandler+0x828>)
 8012c1e:	4293      	cmp	r3, r2
 8012c20:	d30c      	bcc.n	8012c3c <HAL_PCD_IRQHandler+0x72c>
 8012c22:	68fb      	ldr	r3, [r7, #12]
 8012c24:	4a45      	ldr	r2, [pc, #276]	@ (8012d3c <HAL_PCD_IRQHandler+0x82c>)
 8012c26:	4293      	cmp	r3, r2
 8012c28:	d808      	bhi.n	8012c3c <HAL_PCD_IRQHandler+0x72c>
      {
        /* hclk Clock Range between 24-27.7 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x8 << 10) & USB_OTG_GUSBCFG_TRDT);
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	681b      	ldr	r3, [r3, #0]
 8012c2e:	68da      	ldr	r2, [r3, #12]
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8012c38:	60da      	str	r2, [r3, #12]
 8012c3a:	e018      	b.n	8012c6e <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 27700000)&&(hclk < 32000000))
 8012c3c:	68fb      	ldr	r3, [r7, #12]
 8012c3e:	4a3f      	ldr	r2, [pc, #252]	@ (8012d3c <HAL_PCD_IRQHandler+0x82c>)
 8012c40:	4293      	cmp	r3, r2
 8012c42:	d90c      	bls.n	8012c5e <HAL_PCD_IRQHandler+0x74e>
 8012c44:	68fb      	ldr	r3, [r7, #12]
 8012c46:	4a3e      	ldr	r2, [pc, #248]	@ (8012d40 <HAL_PCD_IRQHandler+0x830>)
 8012c48:	4293      	cmp	r3, r2
 8012c4a:	d208      	bcs.n	8012c5e <HAL_PCD_IRQHandler+0x74e>
      {
        /* hclk Clock Range between 27.7-32 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x7 << 10) & USB_OTG_GUSBCFG_TRDT);
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	681b      	ldr	r3, [r3, #0]
 8012c50:	68da      	ldr	r2, [r3, #12]
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	681b      	ldr	r3, [r3, #0]
 8012c56:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8012c5a:	60da      	str	r2, [r3, #12]
 8012c5c:	e007      	b.n	8012c6e <HAL_PCD_IRQHandler+0x75e>
      }
      
      else /* if(hclk >= 32000000) */
      {
        /* hclk Clock Range between 32-80 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x6 << 10) & USB_OTG_GUSBCFG_TRDT);
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	68da      	ldr	r2, [r3, #12]
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	681b      	ldr	r3, [r3, #0]
 8012c68:	f442 52c0 	orr.w	r2, r2, #6144	@ 0x1800
 8012c6c:	60da      	str	r2, [r3, #12]
      }  
      
      HAL_PCD_ResetCallback(hpcd);
 8012c6e:	6878      	ldr	r0, [r7, #4]
 8012c70:	f7f3 f869 	bl	8005d46 <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	681b      	ldr	r3, [r3, #0]
 8012c78:	695a      	ldr	r2, [r3, #20]
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	681b      	ldr	r3, [r3, #0]
 8012c7e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8012c82:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	4618      	mov	r0, r3
 8012c8a:	f004 f9f3 	bl	8017074 <USB_ReadInterrupts>
 8012c8e:	4603      	mov	r3, r0
 8012c90:	f003 0310 	and.w	r3, r3, #16
 8012c94:	2b10      	cmp	r3, #16
 8012c96:	d174      	bne.n	8012d82 <HAL_PCD_IRQHandler+0x872>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	681b      	ldr	r3, [r3, #0]
 8012c9c:	699a      	ldr	r2, [r3, #24]
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	681b      	ldr	r3, [r3, #0]
 8012ca2:	f022 0210 	bic.w	r2, r2, #16
 8012ca6:	619a      	str	r2, [r3, #24]
      
      temp = USBx->GRXSTSP;
 8012ca8:	6a3b      	ldr	r3, [r7, #32]
 8012caa:	6a1b      	ldr	r3, [r3, #32]
 8012cac:	617b      	str	r3, [r7, #20]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8012cae:	697b      	ldr	r3, [r7, #20]
 8012cb0:	f003 020f 	and.w	r2, r3, #15
 8012cb4:	4613      	mov	r3, r2
 8012cb6:	00db      	lsls	r3, r3, #3
 8012cb8:	1a9b      	subs	r3, r3, r2
 8012cba:	009b      	lsls	r3, r3, #2
 8012cbc:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8012cc0:	687a      	ldr	r2, [r7, #4]
 8012cc2:	4413      	add	r3, r2
 8012cc4:	613b      	str	r3, [r7, #16]
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8012cc6:	697b      	ldr	r3, [r7, #20]
 8012cc8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8012ccc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8012cd0:	d138      	bne.n	8012d44 <HAL_PCD_IRQHandler+0x834>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0)
 8012cd2:	697a      	ldr	r2, [r7, #20]
 8012cd4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8012cd8:	4013      	ands	r3, r2
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d049      	beq.n	8012d72 <HAL_PCD_IRQHandler+0x862>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4);
 8012cde:	693b      	ldr	r3, [r7, #16]
 8012ce0:	68d9      	ldr	r1, [r3, #12]
 8012ce2:	697b      	ldr	r3, [r7, #20]
 8012ce4:	091b      	lsrs	r3, r3, #4
 8012ce6:	b29b      	uxth	r3, r3
 8012ce8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8012cec:	b29b      	uxth	r3, r3
 8012cee:	461a      	mov	r2, r3
 8012cf0:	6a38      	ldr	r0, [r7, #32]
 8012cf2:	f004 f86f 	bl	8016dd4 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8012cf6:	693b      	ldr	r3, [r7, #16]
 8012cf8:	68da      	ldr	r2, [r3, #12]
 8012cfa:	697b      	ldr	r3, [r7, #20]
 8012cfc:	091b      	lsrs	r3, r3, #4
 8012cfe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8012d02:	441a      	add	r2, r3
 8012d04:	693b      	ldr	r3, [r7, #16]
 8012d06:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8012d08:	693b      	ldr	r3, [r7, #16]
 8012d0a:	699a      	ldr	r2, [r3, #24]
 8012d0c:	697b      	ldr	r3, [r7, #20]
 8012d0e:	091b      	lsrs	r3, r3, #4
 8012d10:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8012d14:	441a      	add	r2, r3
 8012d16:	693b      	ldr	r3, [r7, #16]
 8012d18:	619a      	str	r2, [r3, #24]
 8012d1a:	e02a      	b.n	8012d72 <HAL_PCD_IRQHandler+0x862>
 8012d1c:	00d8acbf 	.word	0x00d8acbf
 8012d20:	00e4e1c0 	.word	0x00e4e1c0
 8012d24:	00f42400 	.word	0x00f42400
 8012d28:	01067380 	.word	0x01067380
 8012d2c:	011a499f 	.word	0x011a499f
 8012d30:	01312cff 	.word	0x01312cff
 8012d34:	014ca43f 	.word	0x014ca43f
 8012d38:	016e3600 	.word	0x016e3600
 8012d3c:	01a6ab1f 	.word	0x01a6ab1f
 8012d40:	01e84800 	.word	0x01e84800
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8012d44:	697b      	ldr	r3, [r7, #20]
 8012d46:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8012d4a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8012d4e:	d110      	bne.n	8012d72 <HAL_PCD_IRQHandler+0x862>
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8);
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 8012d56:	2208      	movs	r2, #8
 8012d58:	4619      	mov	r1, r3
 8012d5a:	6a38      	ldr	r0, [r7, #32]
 8012d5c:	f004 f83a 	bl	8016dd4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8012d60:	693b      	ldr	r3, [r7, #16]
 8012d62:	699a      	ldr	r2, [r3, #24]
 8012d64:	697b      	ldr	r3, [r7, #20]
 8012d66:	091b      	lsrs	r3, r3, #4
 8012d68:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8012d6c:	441a      	add	r2, r3
 8012d6e:	693b      	ldr	r3, [r7, #16]
 8012d70:	619a      	str	r2, [r3, #24]
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	681b      	ldr	r3, [r3, #0]
 8012d76:	699a      	ldr	r2, [r3, #24]
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	681b      	ldr	r3, [r3, #0]
 8012d7c:	f042 0210 	orr.w	r2, r2, #16
 8012d80:	619a      	str	r2, [r3, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	681b      	ldr	r3, [r3, #0]
 8012d86:	4618      	mov	r0, r3
 8012d88:	f004 f974 	bl	8017074 <USB_ReadInterrupts>
 8012d8c:	4603      	mov	r3, r0
 8012d8e:	f003 0308 	and.w	r3, r3, #8
 8012d92:	2b08      	cmp	r3, #8
 8012d94:	d10a      	bne.n	8012dac <HAL_PCD_IRQHandler+0x89c>
    {
      HAL_PCD_SOFCallback(hpcd);
 8012d96:	6878      	ldr	r0, [r7, #4]
 8012d98:	f7f2 ffc7 	bl	8005d2a <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	681b      	ldr	r3, [r3, #0]
 8012da0:	695a      	ldr	r2, [r3, #20]
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	681b      	ldr	r3, [r3, #0]
 8012da6:	f002 0208 	and.w	r2, r2, #8
 8012daa:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	681b      	ldr	r3, [r3, #0]
 8012db0:	4618      	mov	r0, r3
 8012db2:	f004 f95f 	bl	8017074 <USB_ReadInterrupts>
 8012db6:	4603      	mov	r3, r0
 8012db8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8012dbc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012dc0:	d10d      	bne.n	8012dde <HAL_PCD_IRQHandler+0x8ce>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 8012dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012dc4:	b2db      	uxtb	r3, r3
 8012dc6:	4619      	mov	r1, r3
 8012dc8:	6878      	ldr	r0, [r7, #4]
 8012dca:	f7f2 ffff 	bl	8005dcc <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	681b      	ldr	r3, [r3, #0]
 8012dd2:	695a      	ldr	r2, [r3, #20]
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	681b      	ldr	r3, [r3, #0]
 8012dd8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8012ddc:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	4618      	mov	r0, r3
 8012de4:	f004 f946 	bl	8017074 <USB_ReadInterrupts>
 8012de8:	4603      	mov	r3, r0
 8012dea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8012dee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8012df2:	d10d      	bne.n	8012e10 <HAL_PCD_IRQHandler+0x900>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 8012df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012df6:	b2db      	uxtb	r3, r3
 8012df8:	4619      	mov	r1, r3
 8012dfa:	6878      	ldr	r0, [r7, #4]
 8012dfc:	f7f2 ffd4 	bl	8005da8 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	681b      	ldr	r3, [r3, #0]
 8012e04:	695a      	ldr	r2, [r3, #20]
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	681b      	ldr	r3, [r3, #0]
 8012e0a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8012e0e:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	681b      	ldr	r3, [r3, #0]
 8012e14:	4618      	mov	r0, r3
 8012e16:	f004 f92d 	bl	8017074 <USB_ReadInterrupts>
 8012e1a:	4603      	mov	r3, r0
 8012e1c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8012e20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012e24:	d10a      	bne.n	8012e3c <HAL_PCD_IRQHandler+0x92c>
    {
      HAL_PCD_ConnectCallback(hpcd);
 8012e26:	6878      	ldr	r0, [r7, #4]
 8012e28:	f7f2 ffe2 	bl	8005df0 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	681b      	ldr	r3, [r3, #0]
 8012e30:	695a      	ldr	r2, [r3, #20]
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	681b      	ldr	r3, [r3, #0]
 8012e36:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8012e3a:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	681b      	ldr	r3, [r3, #0]
 8012e40:	4618      	mov	r0, r3
 8012e42:	f004 f917 	bl	8017074 <USB_ReadInterrupts>
 8012e46:	4603      	mov	r3, r0
 8012e48:	f003 0304 	and.w	r3, r3, #4
 8012e4c:	2b04      	cmp	r3, #4
 8012e4e:	d115      	bne.n	8012e7c <HAL_PCD_IRQHandler+0x96c>
    {
      temp = hpcd->Instance->GOTGINT;
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	681b      	ldr	r3, [r3, #0]
 8012e54:	685b      	ldr	r3, [r3, #4]
 8012e56:	617b      	str	r3, [r7, #20]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8012e58:	697b      	ldr	r3, [r7, #20]
 8012e5a:	f003 0304 	and.w	r3, r3, #4
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d002      	beq.n	8012e68 <HAL_PCD_IRQHandler+0x958>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 8012e62:	6878      	ldr	r0, [r7, #4]
 8012e64:	f7f2 ffd2 	bl	8005e0c <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	6859      	ldr	r1, [r3, #4]
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	681b      	ldr	r3, [r3, #0]
 8012e72:	697a      	ldr	r2, [r7, #20]
 8012e74:	430a      	orrs	r2, r1
 8012e76:	605a      	str	r2, [r3, #4]
 8012e78:	e000      	b.n	8012e7c <HAL_PCD_IRQHandler+0x96c>
      return;
 8012e7a:	bf00      	nop
    }
  }
}
 8012e7c:	3730      	adds	r7, #48	@ 0x30
 8012e7e:	46bd      	mov	sp, r7
 8012e80:	bd80      	pop	{r7, pc}
 8012e82:	bf00      	nop

08012e84 <HAL_PCD_SetAddress>:
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8012e84:	b580      	push	{r7, lr}
 8012e86:	b082      	sub	sp, #8
 8012e88:	af00      	add	r7, sp, #0
 8012e8a:	6078      	str	r0, [r7, #4]
 8012e8c:	460b      	mov	r3, r1
 8012e8e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd); 
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8012e96:	2b01      	cmp	r3, #1
 8012e98:	d101      	bne.n	8012e9e <HAL_PCD_SetAddress+0x1a>
 8012e9a:	2302      	movs	r3, #2
 8012e9c:	e013      	b.n	8012ec6 <HAL_PCD_SetAddress+0x42>
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	2201      	movs	r2, #1
 8012ea2:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  hpcd->USB_Address = address;
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	78fa      	ldrb	r2, [r7, #3]
 8012eaa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  USB_SetDevAddress(hpcd->Instance, address);
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	681b      	ldr	r3, [r3, #0]
 8012eb2:	78fa      	ldrb	r2, [r7, #3]
 8012eb4:	4611      	mov	r1, r2
 8012eb6:	4618      	mov	r0, r3
 8012eb8:	f004 f88c 	bl	8016fd4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	2200      	movs	r2, #0
 8012ec0:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  return HAL_OK;
 8012ec4:	2300      	movs	r3, #0
}
 8012ec6:	4618      	mov	r0, r3
 8012ec8:	3708      	adds	r7, #8
 8012eca:	46bd      	mov	sp, r7
 8012ecc:	bd80      	pop	{r7, pc}

08012ece <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8012ece:	b580      	push	{r7, lr}
 8012ed0:	b084      	sub	sp, #16
 8012ed2:	af00      	add	r7, sp, #0
 8012ed4:	6078      	str	r0, [r7, #4]
 8012ed6:	4608      	mov	r0, r1
 8012ed8:	4611      	mov	r1, r2
 8012eda:	461a      	mov	r2, r3
 8012edc:	4603      	mov	r3, r0
 8012ede:	70fb      	strb	r3, [r7, #3]
 8012ee0:	460b      	mov	r3, r1
 8012ee2:	803b      	strh	r3, [r7, #0]
 8012ee4:	4613      	mov	r3, r2
 8012ee6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8012ee8:	2300      	movs	r3, #0
 8012eea:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8012eec:	2300      	movs	r3, #0
 8012eee:	60fb      	str	r3, [r7, #12]
  
  if ((ep_addr & 0x80) == 0x80)
 8012ef0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012ef4:	2b00      	cmp	r3, #0
 8012ef6:	da0c      	bge.n	8012f12 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8012ef8:	78fb      	ldrb	r3, [r7, #3]
 8012efa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012efe:	4613      	mov	r3, r2
 8012f00:	00db      	lsls	r3, r3, #3
 8012f02:	1a9b      	subs	r3, r3, r2
 8012f04:	009b      	lsls	r3, r3, #2
 8012f06:	3338      	adds	r3, #56	@ 0x38
 8012f08:	687a      	ldr	r2, [r7, #4]
 8012f0a:	4413      	add	r3, r2
 8012f0c:	3304      	adds	r3, #4
 8012f0e:	60fb      	str	r3, [r7, #12]
 8012f10:	e00b      	b.n	8012f2a <HAL_PCD_EP_Open+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8012f12:	78fb      	ldrb	r3, [r7, #3]
 8012f14:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012f18:	4613      	mov	r3, r2
 8012f1a:	00db      	lsls	r3, r3, #3
 8012f1c:	1a9b      	subs	r3, r3, r2
 8012f1e:	009b      	lsls	r3, r3, #2
 8012f20:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8012f24:	687a      	ldr	r2, [r7, #4]
 8012f26:	4413      	add	r3, r2
 8012f28:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 8012f2a:	78fb      	ldrb	r3, [r7, #3]
 8012f2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012f30:	b2da      	uxtb	r2, r3
 8012f32:	68fb      	ldr	r3, [r7, #12]
 8012f34:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8012f36:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012f3a:	b2db      	uxtb	r3, r3
 8012f3c:	09db      	lsrs	r3, r3, #7
 8012f3e:	b2db      	uxtb	r3, r3
 8012f40:	461a      	mov	r2, r3
 8012f42:	68fb      	ldr	r3, [r7, #12]
 8012f44:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 8012f46:	883a      	ldrh	r2, [r7, #0]
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8012f4c:	68fb      	ldr	r3, [r7, #12]
 8012f4e:	78ba      	ldrb	r2, [r7, #2]
 8012f50:	70da      	strb	r2, [r3, #3]
    
  __HAL_LOCK(hpcd);
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8012f58:	2b01      	cmp	r3, #1
 8012f5a:	d101      	bne.n	8012f60 <HAL_PCD_EP_Open+0x92>
 8012f5c:	2302      	movs	r3, #2
 8012f5e:	e00e      	b.n	8012f7e <HAL_PCD_EP_Open+0xb0>
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	2201      	movs	r2, #1
 8012f64:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	681b      	ldr	r3, [r3, #0]
 8012f6c:	68f9      	ldr	r1, [r7, #12]
 8012f6e:	4618      	mov	r0, r3
 8012f70:	f003 fabd 	bl	80164ee <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	2200      	movs	r2, #0
 8012f78:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  return ret;
 8012f7c:	7afb      	ldrb	r3, [r7, #11]

}
 8012f7e:	4618      	mov	r0, r3
 8012f80:	3710      	adds	r7, #16
 8012f82:	46bd      	mov	sp, r7
 8012f84:	bd80      	pop	{r7, pc}

08012f86 <HAL_PCD_EP_Close>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 8012f86:	b580      	push	{r7, lr}
 8012f88:	b084      	sub	sp, #16
 8012f8a:	af00      	add	r7, sp, #0
 8012f8c:	6078      	str	r0, [r7, #4]
 8012f8e:	460b      	mov	r3, r1
 8012f90:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8012f92:	2300      	movs	r3, #0
 8012f94:	60fb      	str	r3, [r7, #12]
  
  if ((ep_addr & 0x80) == 0x80)
 8012f96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	da0c      	bge.n	8012fb8 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8012f9e:	78fb      	ldrb	r3, [r7, #3]
 8012fa0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012fa4:	4613      	mov	r3, r2
 8012fa6:	00db      	lsls	r3, r3, #3
 8012fa8:	1a9b      	subs	r3, r3, r2
 8012faa:	009b      	lsls	r3, r3, #2
 8012fac:	3338      	adds	r3, #56	@ 0x38
 8012fae:	687a      	ldr	r2, [r7, #4]
 8012fb0:	4413      	add	r3, r2
 8012fb2:	3304      	adds	r3, #4
 8012fb4:	60fb      	str	r3, [r7, #12]
 8012fb6:	e00b      	b.n	8012fd0 <HAL_PCD_EP_Close+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8012fb8:	78fb      	ldrb	r3, [r7, #3]
 8012fba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012fbe:	4613      	mov	r3, r2
 8012fc0:	00db      	lsls	r3, r3, #3
 8012fc2:	1a9b      	subs	r3, r3, r2
 8012fc4:	009b      	lsls	r3, r3, #2
 8012fc6:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8012fca:	687a      	ldr	r2, [r7, #4]
 8012fcc:	4413      	add	r3, r2
 8012fce:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 8012fd0:	78fb      	ldrb	r3, [r7, #3]
 8012fd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012fd6:	b2da      	uxtb	r2, r3
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8012fdc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012fe0:	b2db      	uxtb	r3, r3
 8012fe2:	09db      	lsrs	r3, r3, #7
 8012fe4:	b2db      	uxtb	r3, r3
 8012fe6:	461a      	mov	r2, r3
 8012fe8:	68fb      	ldr	r3, [r7, #12]
 8012fea:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8012ff2:	2b01      	cmp	r3, #1
 8012ff4:	d101      	bne.n	8012ffa <HAL_PCD_EP_Close+0x74>
 8012ff6:	2302      	movs	r3, #2
 8012ff8:	e00e      	b.n	8013018 <HAL_PCD_EP_Close+0x92>
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	2201      	movs	r2, #1
 8012ffe:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	681b      	ldr	r3, [r3, #0]
 8013006:	68f9      	ldr	r1, [r7, #12]
 8013008:	4618      	mov	r0, r3
 801300a:	f003 faf5 	bl	80165f8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	2200      	movs	r2, #0
 8013012:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  return HAL_OK;
 8013016:	2300      	movs	r3, #0
}
 8013018:	4618      	mov	r0, r3
 801301a:	3710      	adds	r7, #16
 801301c:	46bd      	mov	sp, r7
 801301e:	bd80      	pop	{r7, pc}

08013020 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8013020:	b580      	push	{r7, lr}
 8013022:	b086      	sub	sp, #24
 8013024:	af00      	add	r7, sp, #0
 8013026:	60f8      	str	r0, [r7, #12]
 8013028:	607a      	str	r2, [r7, #4]
 801302a:	603b      	str	r3, [r7, #0]
 801302c:	460b      	mov	r3, r1
 801302e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8013030:	2300      	movs	r3, #0
 8013032:	617b      	str	r3, [r7, #20]
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8013034:	7afb      	ldrb	r3, [r7, #11]
 8013036:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801303a:	4613      	mov	r3, r2
 801303c:	00db      	lsls	r3, r3, #3
 801303e:	1a9b      	subs	r3, r3, r2
 8013040:	009b      	lsls	r3, r3, #2
 8013042:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8013046:	68fa      	ldr	r2, [r7, #12]
 8013048:	4413      	add	r3, r2
 801304a:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 801304c:	697b      	ldr	r3, [r7, #20]
 801304e:	687a      	ldr	r2, [r7, #4]
 8013050:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8013052:	697b      	ldr	r3, [r7, #20]
 8013054:	683a      	ldr	r2, [r7, #0]
 8013056:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0;
 8013058:	697b      	ldr	r3, [r7, #20]
 801305a:	2200      	movs	r2, #0
 801305c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0;
 801305e:	697b      	ldr	r3, [r7, #20]
 8013060:	2200      	movs	r2, #0
 8013062:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 8013064:	7afb      	ldrb	r3, [r7, #11]
 8013066:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801306a:	b2da      	uxtb	r2, r3
 801306c:	697b      	ldr	r3, [r7, #20]
 801306e:	701a      	strb	r2, [r3, #0]
  
  __HAL_LOCK(hpcd);
 8013070:	68fb      	ldr	r3, [r7, #12]
 8013072:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8013076:	2b01      	cmp	r3, #1
 8013078:	d101      	bne.n	801307e <HAL_PCD_EP_Receive+0x5e>
 801307a:	2302      	movs	r3, #2
 801307c:	e020      	b.n	80130c0 <HAL_PCD_EP_Receive+0xa0>
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	2201      	movs	r2, #1
 8013082:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  
  if ((ep_addr & 0x7F) == 0 )
 8013086:	7afb      	ldrb	r3, [r7, #11]
 8013088:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801308c:	2b00      	cmp	r3, #0
 801308e:	d109      	bne.n	80130a4 <HAL_PCD_EP_Receive+0x84>
  {
    USB_EP0StartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 8013090:	68fb      	ldr	r3, [r7, #12]
 8013092:	6818      	ldr	r0, [r3, #0]
 8013094:	68fb      	ldr	r3, [r7, #12]
 8013096:	691b      	ldr	r3, [r3, #16]
 8013098:	b2db      	uxtb	r3, r3
 801309a:	461a      	mov	r2, r3
 801309c:	6979      	ldr	r1, [r7, #20]
 801309e:	f003 fd31 	bl	8016b04 <USB_EP0StartXfer>
 80130a2:	e008      	b.n	80130b6 <HAL_PCD_EP_Receive+0x96>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 80130a4:	68fb      	ldr	r3, [r7, #12]
 80130a6:	6818      	ldr	r0, [r3, #0]
 80130a8:	68fb      	ldr	r3, [r7, #12]
 80130aa:	691b      	ldr	r3, [r3, #16]
 80130ac:	b2db      	uxtb	r3, r3
 80130ae:	461a      	mov	r2, r3
 80130b0:	6979      	ldr	r1, [r7, #20]
 80130b2:	f003 fb17 	bl	80166e4 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd);
 80130b6:	68fb      	ldr	r3, [r7, #12]
 80130b8:	2200      	movs	r2, #0
 80130ba:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  
  return HAL_OK;
 80130be:	2300      	movs	r3, #0
}
 80130c0:	4618      	mov	r0, r3
 80130c2:	3718      	adds	r7, #24
 80130c4:	46bd      	mov	sp, r7
 80130c6:	bd80      	pop	{r7, pc}

080130c8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80130c8:	b480      	push	{r7}
 80130ca:	b083      	sub	sp, #12
 80130cc:	af00      	add	r7, sp, #0
 80130ce:	6078      	str	r0, [r7, #4]
 80130d0:	460b      	mov	r3, r1
 80130d2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 80130d4:	78fb      	ldrb	r3, [r7, #3]
 80130d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80130da:	6879      	ldr	r1, [r7, #4]
 80130dc:	4613      	mov	r3, r2
 80130de:	00db      	lsls	r3, r3, #3
 80130e0:	1a9b      	subs	r3, r3, r2
 80130e2:	009b      	lsls	r3, r3, #2
 80130e4:	440b      	add	r3, r1
 80130e6:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 80130ea:	681b      	ldr	r3, [r3, #0]
 80130ec:	b29b      	uxth	r3, r3
}
 80130ee:	4618      	mov	r0, r3
 80130f0:	370c      	adds	r7, #12
 80130f2:	46bd      	mov	sp, r7
 80130f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130f8:	4770      	bx	lr

080130fa <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80130fa:	b580      	push	{r7, lr}
 80130fc:	b086      	sub	sp, #24
 80130fe:	af00      	add	r7, sp, #0
 8013100:	60f8      	str	r0, [r7, #12]
 8013102:	607a      	str	r2, [r7, #4]
 8013104:	603b      	str	r3, [r7, #0]
 8013106:	460b      	mov	r3, r1
 8013108:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 801310a:	2300      	movs	r3, #0
 801310c:	617b      	str	r3, [r7, #20]
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 801310e:	7afb      	ldrb	r3, [r7, #11]
 8013110:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013114:	4613      	mov	r3, r2
 8013116:	00db      	lsls	r3, r3, #3
 8013118:	1a9b      	subs	r3, r3, r2
 801311a:	009b      	lsls	r3, r3, #2
 801311c:	3338      	adds	r3, #56	@ 0x38
 801311e:	68fa      	ldr	r2, [r7, #12]
 8013120:	4413      	add	r3, r2
 8013122:	3304      	adds	r3, #4
 8013124:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8013126:	697b      	ldr	r3, [r7, #20]
 8013128:	687a      	ldr	r2, [r7, #4]
 801312a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 801312c:	697b      	ldr	r3, [r7, #20]
 801312e:	683a      	ldr	r2, [r7, #0]
 8013130:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0;
 8013132:	697b      	ldr	r3, [r7, #20]
 8013134:	2200      	movs	r2, #0
 8013136:	619a      	str	r2, [r3, #24]
  ep->is_in = 1;
 8013138:	697b      	ldr	r3, [r7, #20]
 801313a:	2201      	movs	r2, #1
 801313c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 801313e:	7afb      	ldrb	r3, [r7, #11]
 8013140:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013144:	b2da      	uxtb	r2, r3
 8013146:	697b      	ldr	r3, [r7, #20]
 8013148:	701a      	strb	r2, [r3, #0]
  
  __HAL_LOCK(hpcd);
 801314a:	68fb      	ldr	r3, [r7, #12]
 801314c:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8013150:	2b01      	cmp	r3, #1
 8013152:	d101      	bne.n	8013158 <HAL_PCD_EP_Transmit+0x5e>
 8013154:	2302      	movs	r3, #2
 8013156:	e020      	b.n	801319a <HAL_PCD_EP_Transmit+0xa0>
 8013158:	68fb      	ldr	r3, [r7, #12]
 801315a:	2201      	movs	r2, #1
 801315c:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  
  if ((ep_addr & 0x7F) == 0 )
 8013160:	7afb      	ldrb	r3, [r7, #11]
 8013162:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013166:	2b00      	cmp	r3, #0
 8013168:	d109      	bne.n	801317e <HAL_PCD_EP_Transmit+0x84>
  {
    USB_EP0StartXfer(hpcd->Instance,ep,  hpcd->Init.dma_enable);
 801316a:	68fb      	ldr	r3, [r7, #12]
 801316c:	6818      	ldr	r0, [r3, #0]
 801316e:	68fb      	ldr	r3, [r7, #12]
 8013170:	691b      	ldr	r3, [r3, #16]
 8013172:	b2db      	uxtb	r3, r3
 8013174:	461a      	mov	r2, r3
 8013176:	6979      	ldr	r1, [r7, #20]
 8013178:	f003 fcc4 	bl	8016b04 <USB_EP0StartXfer>
 801317c:	e008      	b.n	8013190 <HAL_PCD_EP_Transmit+0x96>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance, ep,  hpcd->Init.dma_enable);
 801317e:	68fb      	ldr	r3, [r7, #12]
 8013180:	6818      	ldr	r0, [r3, #0]
 8013182:	68fb      	ldr	r3, [r7, #12]
 8013184:	691b      	ldr	r3, [r3, #16]
 8013186:	b2db      	uxtb	r3, r3
 8013188:	461a      	mov	r2, r3
 801318a:	6979      	ldr	r1, [r7, #20]
 801318c:	f003 faaa 	bl	80166e4 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	2200      	movs	r2, #0
 8013194:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  
  return HAL_OK;
 8013198:	2300      	movs	r3, #0
}
 801319a:	4618      	mov	r0, r3
 801319c:	3718      	adds	r7, #24
 801319e:	46bd      	mov	sp, r7
 80131a0:	bd80      	pop	{r7, pc}

080131a2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80131a2:	b580      	push	{r7, lr}
 80131a4:	b084      	sub	sp, #16
 80131a6:	af00      	add	r7, sp, #0
 80131a8:	6078      	str	r0, [r7, #4]
 80131aa:	460b      	mov	r3, r1
 80131ac:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 80131ae:	2300      	movs	r3, #0
 80131b0:	60fb      	str	r3, [r7, #12]
  
  if ((0x80 & ep_addr) == 0x80)
 80131b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80131b6:	2b00      	cmp	r3, #0
 80131b8:	da0c      	bge.n	80131d4 <HAL_PCD_EP_SetStall+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80131ba:	78fb      	ldrb	r3, [r7, #3]
 80131bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80131c0:	4613      	mov	r3, r2
 80131c2:	00db      	lsls	r3, r3, #3
 80131c4:	1a9b      	subs	r3, r3, r2
 80131c6:	009b      	lsls	r3, r3, #2
 80131c8:	3338      	adds	r3, #56	@ 0x38
 80131ca:	687a      	ldr	r2, [r7, #4]
 80131cc:	4413      	add	r3, r2
 80131ce:	3304      	adds	r3, #4
 80131d0:	60fb      	str	r3, [r7, #12]
 80131d2:	e009      	b.n	80131e8 <HAL_PCD_EP_SetStall+0x46>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80131d4:	78fa      	ldrb	r2, [r7, #3]
 80131d6:	4613      	mov	r3, r2
 80131d8:	00db      	lsls	r3, r3, #3
 80131da:	1a9b      	subs	r3, r3, r2
 80131dc:	009b      	lsls	r3, r3, #2
 80131de:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80131e2:	687a      	ldr	r2, [r7, #4]
 80131e4:	4413      	add	r3, r2
 80131e6:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1;
 80131e8:	68fb      	ldr	r3, [r7, #12]
 80131ea:	2201      	movs	r2, #1
 80131ec:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7F;
 80131ee:	78fb      	ldrb	r3, [r7, #3]
 80131f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80131f4:	b2da      	uxtb	r2, r3
 80131f6:	68fb      	ldr	r3, [r7, #12]
 80131f8:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80131fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80131fe:	b2db      	uxtb	r3, r3
 8013200:	09db      	lsrs	r3, r3, #7
 8013202:	b2db      	uxtb	r3, r3
 8013204:	461a      	mov	r2, r3
 8013206:	68fb      	ldr	r3, [r7, #12]
 8013208:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd);
 801320a:	687b      	ldr	r3, [r7, #4]
 801320c:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8013210:	2b01      	cmp	r3, #1
 8013212:	d101      	bne.n	8013218 <HAL_PCD_EP_SetStall+0x76>
 8013214:	2302      	movs	r3, #2
 8013216:	e01e      	b.n	8013256 <HAL_PCD_EP_SetStall+0xb4>
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	2201      	movs	r2, #1
 801321c:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  USB_EPSetStall(hpcd->Instance , ep);
 8013220:	687b      	ldr	r3, [r7, #4]
 8013222:	681b      	ldr	r3, [r3, #0]
 8013224:	68f9      	ldr	r1, [r7, #12]
 8013226:	4618      	mov	r0, r3
 8013228:	f003 fdfe 	bl	8016e28 <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 801322c:	78fb      	ldrb	r3, [r7, #3]
 801322e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013232:	2b00      	cmp	r3, #0
 8013234:	d10a      	bne.n	801324c <HAL_PCD_EP_SetStall+0xaa>
  {
    USB_EP0_OutStart(hpcd->Instance,  hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	6818      	ldr	r0, [r3, #0]
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	691b      	ldr	r3, [r3, #16]
 801323e:	b2d9      	uxtb	r1, r3
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 8013246:	461a      	mov	r2, r3
 8013248:	f003 ffe6 	bl	8017218 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	2200      	movs	r2, #0
 8013250:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  
  return HAL_OK;
 8013254:	2300      	movs	r3, #0
}
 8013256:	4618      	mov	r0, r3
 8013258:	3710      	adds	r7, #16
 801325a:	46bd      	mov	sp, r7
 801325c:	bd80      	pop	{r7, pc}

0801325e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 801325e:	b580      	push	{r7, lr}
 8013260:	b084      	sub	sp, #16
 8013262:	af00      	add	r7, sp, #0
 8013264:	6078      	str	r0, [r7, #4]
 8013266:	460b      	mov	r3, r1
 8013268:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 801326a:	2300      	movs	r3, #0
 801326c:	60fb      	str	r3, [r7, #12]
  
  if ((0x80 & ep_addr) == 0x80)
 801326e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013272:	2b00      	cmp	r3, #0
 8013274:	da0c      	bge.n	8013290 <HAL_PCD_EP_ClrStall+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8013276:	78fb      	ldrb	r3, [r7, #3]
 8013278:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801327c:	4613      	mov	r3, r2
 801327e:	00db      	lsls	r3, r3, #3
 8013280:	1a9b      	subs	r3, r3, r2
 8013282:	009b      	lsls	r3, r3, #2
 8013284:	3338      	adds	r3, #56	@ 0x38
 8013286:	687a      	ldr	r2, [r7, #4]
 8013288:	4413      	add	r3, r2
 801328a:	3304      	adds	r3, #4
 801328c:	60fb      	str	r3, [r7, #12]
 801328e:	e009      	b.n	80132a4 <HAL_PCD_EP_ClrStall+0x46>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8013290:	78fa      	ldrb	r2, [r7, #3]
 8013292:	4613      	mov	r3, r2
 8013294:	00db      	lsls	r3, r3, #3
 8013296:	1a9b      	subs	r3, r3, r2
 8013298:	009b      	lsls	r3, r3, #2
 801329a:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 801329e:	687a      	ldr	r2, [r7, #4]
 80132a0:	4413      	add	r3, r2
 80132a2:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0;
 80132a4:	68fb      	ldr	r3, [r7, #12]
 80132a6:	2200      	movs	r2, #0
 80132a8:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7F;
 80132aa:	78fb      	ldrb	r3, [r7, #3]
 80132ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80132b0:	b2da      	uxtb	r2, r3
 80132b2:	68fb      	ldr	r3, [r7, #12]
 80132b4:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80132b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80132ba:	b2db      	uxtb	r3, r3
 80132bc:	09db      	lsrs	r3, r3, #7
 80132be:	b2db      	uxtb	r3, r3
 80132c0:	461a      	mov	r2, r3
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 80132cc:	2b01      	cmp	r3, #1
 80132ce:	d101      	bne.n	80132d4 <HAL_PCD_EP_ClrStall+0x76>
 80132d0:	2302      	movs	r3, #2
 80132d2:	e00e      	b.n	80132f2 <HAL_PCD_EP_ClrStall+0x94>
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	2201      	movs	r2, #1
 80132d8:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  USB_EPClearStall(hpcd->Instance , ep);
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	681b      	ldr	r3, [r3, #0]
 80132e0:	68f9      	ldr	r1, [r7, #12]
 80132e2:	4618      	mov	r0, r3
 80132e4:	f003 fe0d 	bl	8016f02 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	2200      	movs	r2, #0
 80132ec:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
    
  return HAL_OK;
 80132f0:	2300      	movs	r3, #0
}
 80132f2:	4618      	mov	r0, r3
 80132f4:	3710      	adds	r7, #16
 80132f6:	46bd      	mov	sp, r7
 80132f8:	bd80      	pop	{r7, pc}

080132fa <PCD_WriteEmptyTxFifo>:
  * @param  hpcd: PCD handle
  * @param  epnum: endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80132fa:	b580      	push	{r7, lr}
 80132fc:	b08a      	sub	sp, #40	@ 0x28
 80132fe:	af02      	add	r7, sp, #8
 8013300:	6078      	str	r0, [r7, #4]
 8013302:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep = NULL;
 801330a:	2300      	movs	r3, #0
 801330c:	613b      	str	r3, [r7, #16]
  int32_t len = 0;
 801330e:	2300      	movs	r3, #0
 8013310:	61fb      	str	r3, [r7, #28]
  uint32_t len32b = 0;
 8013312:	2300      	movs	r3, #0
 8013314:	61bb      	str	r3, [r7, #24]
  uint32_t fifoemptymsk = 0;
 8013316:	2300      	movs	r3, #0
 8013318:	60fb      	str	r3, [r7, #12]

  ep = &hpcd->IN_ep[epnum];
 801331a:	683a      	ldr	r2, [r7, #0]
 801331c:	4613      	mov	r3, r2
 801331e:	00db      	lsls	r3, r3, #3
 8013320:	1a9b      	subs	r3, r3, r2
 8013322:	009b      	lsls	r3, r3, #2
 8013324:	3338      	adds	r3, #56	@ 0x38
 8013326:	687a      	ldr	r2, [r7, #4]
 8013328:	4413      	add	r3, r2
 801332a:	3304      	adds	r3, #4
 801332c:	613b      	str	r3, [r7, #16]
  len = ep->xfer_len - ep->xfer_count;
 801332e:	693b      	ldr	r3, [r7, #16]
 8013330:	695a      	ldr	r2, [r3, #20]
 8013332:	693b      	ldr	r3, [r7, #16]
 8013334:	699b      	ldr	r3, [r3, #24]
 8013336:	1ad3      	subs	r3, r2, r3
 8013338:	61fb      	str	r3, [r7, #28]
  
  if (len > ep->maxpacket)
 801333a:	693b      	ldr	r3, [r7, #16]
 801333c:	689a      	ldr	r2, [r3, #8]
 801333e:	69fb      	ldr	r3, [r7, #28]
 8013340:	429a      	cmp	r2, r3
 8013342:	d202      	bcs.n	801334a <PCD_WriteEmptyTxFifo+0x50>
  {
    len = ep->maxpacket;
 8013344:	693b      	ldr	r3, [r7, #16]
 8013346:	689b      	ldr	r3, [r3, #8]
 8013348:	61fb      	str	r3, [r7, #28]
  }
  
  
  len32b = (len + 3) / 4;
 801334a:	69fb      	ldr	r3, [r7, #28]
 801334c:	3303      	adds	r3, #3
 801334e:	2b00      	cmp	r3, #0
 8013350:	da00      	bge.n	8013354 <PCD_WriteEmptyTxFifo+0x5a>
 8013352:	3303      	adds	r3, #3
 8013354:	109b      	asrs	r3, r3, #2
 8013356:	61bb      	str	r3, [r7, #24]
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 8013358:	e02e      	b.n	80133b8 <PCD_WriteEmptyTxFifo+0xbe>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 801335a:	693b      	ldr	r3, [r7, #16]
 801335c:	695a      	ldr	r2, [r3, #20]
 801335e:	693b      	ldr	r3, [r7, #16]
 8013360:	699b      	ldr	r3, [r3, #24]
 8013362:	1ad3      	subs	r3, r2, r3
 8013364:	61fb      	str	r3, [r7, #28]
    
    if (len > ep->maxpacket)
 8013366:	693b      	ldr	r3, [r7, #16]
 8013368:	689a      	ldr	r2, [r3, #8]
 801336a:	69fb      	ldr	r3, [r7, #28]
 801336c:	429a      	cmp	r2, r3
 801336e:	d202      	bcs.n	8013376 <PCD_WriteEmptyTxFifo+0x7c>
    {
      len = ep->maxpacket;
 8013370:	693b      	ldr	r3, [r7, #16]
 8013372:	689b      	ldr	r3, [r3, #8]
 8013374:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3) / 4;
 8013376:	69fb      	ldr	r3, [r7, #28]
 8013378:	3303      	adds	r3, #3
 801337a:	2b00      	cmp	r3, #0
 801337c:	da00      	bge.n	8013380 <PCD_WriteEmptyTxFifo+0x86>
 801337e:	3303      	adds	r3, #3
 8013380:	109b      	asrs	r3, r3, #2
 8013382:	61bb      	str	r3, [r7, #24]
    
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8013384:	693b      	ldr	r3, [r7, #16]
 8013386:	68d9      	ldr	r1, [r3, #12]
 8013388:	683b      	ldr	r3, [r7, #0]
 801338a:	b2da      	uxtb	r2, r3
 801338c:	69fb      	ldr	r3, [r7, #28]
 801338e:	b298      	uxth	r0, r3
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	691b      	ldr	r3, [r3, #16]
 8013394:	b2db      	uxtb	r3, r3
 8013396:	9300      	str	r3, [sp, #0]
 8013398:	4603      	mov	r3, r0
 801339a:	6978      	ldr	r0, [r7, #20]
 801339c:	f003 fce6 	bl	8016d6c <USB_WritePacket>
    
    ep->xfer_buff  += len;
 80133a0:	693b      	ldr	r3, [r7, #16]
 80133a2:	68da      	ldr	r2, [r3, #12]
 80133a4:	69fb      	ldr	r3, [r7, #28]
 80133a6:	441a      	add	r2, r3
 80133a8:	693b      	ldr	r3, [r7, #16]
 80133aa:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80133ac:	693b      	ldr	r3, [r7, #16]
 80133ae:	699a      	ldr	r2, [r3, #24]
 80133b0:	69fb      	ldr	r3, [r7, #28]
 80133b2:	441a      	add	r2, r3
 80133b4:	693b      	ldr	r3, [r7, #16]
 80133b6:	619a      	str	r2, [r3, #24]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 80133b8:	683b      	ldr	r3, [r7, #0]
 80133ba:	015a      	lsls	r2, r3, #5
 80133bc:	697b      	ldr	r3, [r7, #20]
 80133be:	4413      	add	r3, r2
 80133c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80133c4:	699b      	ldr	r3, [r3, #24]
 80133c6:	b29b      	uxth	r3, r3
          ep->xfer_count < ep->xfer_len &&
 80133c8:	69ba      	ldr	r2, [r7, #24]
 80133ca:	429a      	cmp	r2, r3
 80133cc:	d209      	bcs.n	80133e2 <PCD_WriteEmptyTxFifo+0xe8>
 80133ce:	693b      	ldr	r3, [r7, #16]
 80133d0:	699a      	ldr	r2, [r3, #24]
 80133d2:	693b      	ldr	r3, [r7, #16]
 80133d4:	695b      	ldr	r3, [r3, #20]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 80133d6:	429a      	cmp	r2, r3
 80133d8:	d203      	bcs.n	80133e2 <PCD_WriteEmptyTxFifo+0xe8>
            ep->xfer_len != 0)
 80133da:	693b      	ldr	r3, [r7, #16]
 80133dc:	695b      	ldr	r3, [r3, #20]
          ep->xfer_count < ep->xfer_len &&
 80133de:	2b00      	cmp	r3, #0
 80133e0:	d1bb      	bne.n	801335a <PCD_WriteEmptyTxFifo+0x60>
  }
  
  if(len <= 0)
 80133e2:	69fb      	ldr	r3, [r7, #28]
 80133e4:	2b00      	cmp	r3, #0
 80133e6:	dc0f      	bgt.n	8013408 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = 0x1 << epnum;
 80133e8:	2201      	movs	r2, #1
 80133ea:	683b      	ldr	r3, [r7, #0]
 80133ec:	fa02 f303 	lsl.w	r3, r2, r3
 80133f0:	60fb      	str	r3, [r7, #12]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80133f2:	697b      	ldr	r3, [r7, #20]
 80133f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80133f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80133fa:	68fb      	ldr	r3, [r7, #12]
 80133fc:	43db      	mvns	r3, r3
 80133fe:	6979      	ldr	r1, [r7, #20]
 8013400:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8013404:	4013      	ands	r3, r2
 8013406:	634b      	str	r3, [r1, #52]	@ 0x34
    
  }
  
  return HAL_OK;  
 8013408:	2300      	movs	r3, #0
}
 801340a:	4618      	mov	r0, r3
 801340c:	3720      	adds	r7, #32
 801340e:	46bd      	mov	sp, r7
 8013410:	bd80      	pop	{r7, pc}

08013412 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo: The number of Tx fifo
  * @param  size: Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8013412:	b480      	push	{r7}
 8013414:	b085      	sub	sp, #20
 8013416:	af00      	add	r7, sp, #0
 8013418:	6078      	str	r0, [r7, #4]
 801341a:	460b      	mov	r3, r1
 801341c:	70fb      	strb	r3, [r7, #3]
 801341e:	4613      	mov	r3, r2
 8013420:	803b      	strh	r3, [r7, #0]
  uint8_t index = 0;
 8013422:	2300      	movs	r3, #0
 8013424:	73fb      	strb	r3, [r7, #15]
  uint32_t Tx_Offset = 0;
 8013426:	2300      	movs	r3, #0
 8013428:	60bb      	str	r3, [r7, #8]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top 
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */
  
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	681b      	ldr	r3, [r3, #0]
 801342e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013430:	60bb      	str	r3, [r7, #8]
  
  if(fifo == 0)
 8013432:	78fb      	ldrb	r3, [r7, #3]
 8013434:	2b00      	cmp	r3, #0
 8013436:	d107      	bne.n	8013448 <HAL_PCDEx_SetTxFiFo+0x36>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (size << 16) | Tx_Offset;
 8013438:	883b      	ldrh	r3, [r7, #0]
 801343a:	0419      	lsls	r1, r3, #16
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	68ba      	ldr	r2, [r7, #8]
 8013442:	430a      	orrs	r2, r1
 8013444:	629a      	str	r2, [r3, #40]	@ 0x28
 8013446:	e028      	b.n	801349a <HAL_PCDEx_SetTxFiFo+0x88>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	681b      	ldr	r3, [r3, #0]
 801344c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801344e:	0c1b      	lsrs	r3, r3, #16
 8013450:	68ba      	ldr	r2, [r7, #8]
 8013452:	4413      	add	r3, r2
 8013454:	60bb      	str	r3, [r7, #8]
    for (index = 0; index < (fifo - 1); index++)
 8013456:	2300      	movs	r3, #0
 8013458:	73fb      	strb	r3, [r7, #15]
 801345a:	e00d      	b.n	8013478 <HAL_PCDEx_SetTxFiFo+0x66>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[index] >> 16);
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	681a      	ldr	r2, [r3, #0]
 8013460:	7bfb      	ldrb	r3, [r7, #15]
 8013462:	3340      	adds	r3, #64	@ 0x40
 8013464:	009b      	lsls	r3, r3, #2
 8013466:	4413      	add	r3, r2
 8013468:	685b      	ldr	r3, [r3, #4]
 801346a:	0c1b      	lsrs	r3, r3, #16
 801346c:	68ba      	ldr	r2, [r7, #8]
 801346e:	4413      	add	r3, r2
 8013470:	60bb      	str	r3, [r7, #8]
    for (index = 0; index < (fifo - 1); index++)
 8013472:	7bfb      	ldrb	r3, [r7, #15]
 8013474:	3301      	adds	r3, #1
 8013476:	73fb      	strb	r3, [r7, #15]
 8013478:	7bfa      	ldrb	r2, [r7, #15]
 801347a:	78fb      	ldrb	r3, [r7, #3]
 801347c:	3b01      	subs	r3, #1
 801347e:	429a      	cmp	r2, r3
 8013480:	dbec      	blt.n	801345c <HAL_PCDEx_SetTxFiFo+0x4a>
    }
    
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1] = (size << 16) | Tx_Offset;
 8013482:	883b      	ldrh	r3, [r7, #0]
 8013484:	0418      	lsls	r0, r3, #16
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	6819      	ldr	r1, [r3, #0]
 801348a:	78fb      	ldrb	r3, [r7, #3]
 801348c:	3b01      	subs	r3, #1
 801348e:	68ba      	ldr	r2, [r7, #8]
 8013490:	4302      	orrs	r2, r0
 8013492:	3340      	adds	r3, #64	@ 0x40
 8013494:	009b      	lsls	r3, r3, #2
 8013496:	440b      	add	r3, r1
 8013498:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 801349a:	2300      	movs	r3, #0
}
 801349c:	4618      	mov	r0, r3
 801349e:	3714      	adds	r7, #20
 80134a0:	46bd      	mov	sp, r7
 80134a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134a6:	4770      	bx	lr

080134a8 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd: PCD handle
  * @param  size: Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80134a8:	b480      	push	{r7}
 80134aa:	b083      	sub	sp, #12
 80134ac:	af00      	add	r7, sp, #0
 80134ae:	6078      	str	r0, [r7, #4]
 80134b0:	460b      	mov	r3, r1
 80134b2:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	681b      	ldr	r3, [r3, #0]
 80134b8:	887a      	ldrh	r2, [r7, #2]
 80134ba:	625a      	str	r2, [r3, #36]	@ 0x24
  
  return HAL_OK;
 80134bc:	2300      	movs	r3, #0
}
 80134be:	4618      	mov	r0, r3
 80134c0:	370c      	adds	r7, #12
 80134c2:	46bd      	mov	sp, r7
 80134c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134c8:	4770      	bx	lr

080134ca <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80134ca:	b480      	push	{r7}
 80134cc:	b085      	sub	sp, #20
 80134ce:	af00      	add	r7, sp, #0
 80134d0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	60fb      	str	r3, [r7, #12]
  
  hpcd->lpm_active = ENABLE;
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	2201      	movs	r2, #1
 80134dc:	f8c3 23c0 	str.w	r2, [r3, #960]	@ 0x3c0
  hpcd->LPM_State = LPM_L0;
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	2200      	movs	r2, #0
 80134e4:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80134e8:	68fb      	ldr	r3, [r7, #12]
 80134ea:	699b      	ldr	r3, [r3, #24]
 80134ec:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80134f0:	68fb      	ldr	r3, [r7, #12]
 80134f2:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80134f4:	68fb      	ldr	r3, [r7, #12]
 80134f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80134f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80134fc:	f043 0303 	orr.w	r3, r3, #3
 8013500:	68fa      	ldr	r2, [r7, #12]
 8013502:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;  
 8013504:	2300      	movs	r3, #0
}
 8013506:	4618      	mov	r0, r3
 8013508:	3714      	adds	r7, #20
 801350a:	46bd      	mov	sp, r7
 801350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013510:	4770      	bx	lr

08013512 <HAL_PCDEx_ActivateBCD>:
  * @brief  Activate BatteryCharging feature.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
 8013512:	b480      	push	{r7}
 8013514:	b085      	sub	sp, #20
 8013516:	af00      	add	r7, sp, #0
 8013518:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 801351a:	687b      	ldr	r3, [r7, #4]
 801351c:	681b      	ldr	r3, [r3, #0]
 801351e:	60fb      	str	r3, [r7, #12]

  hpcd->battery_charging_active = ENABLE; 
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	2201      	movs	r2, #1
 8013524:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBx->GCCFG |= (USB_OTG_GCCFG_BCDEN);
 8013528:	68fb      	ldr	r3, [r7, #12]
 801352a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801352c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8013530:	68fb      	ldr	r3, [r7, #12]
 8013532:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return HAL_OK;  
 8013534:	2300      	movs	r3, #0
}
 8013536:	4618      	mov	r0, r3
 8013538:	3714      	adds	r7, #20
 801353a:	46bd      	mov	sp, r7
 801353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013540:	4770      	bx	lr

08013542 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{ 
 8013542:	b480      	push	{r7}
 8013544:	b083      	sub	sp, #12
 8013546:	af00      	add	r7, sp, #0
 8013548:	6078      	str	r0, [r7, #4]
 801354a:	460b      	mov	r3, r1
 801354c:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */ 
}
 801354e:	bf00      	nop
 8013550:	370c      	adds	r7, #12
 8013552:	46bd      	mov	sp, r7
 8013554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013558:	4770      	bx	lr
	...

0801355c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.                
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 801355c:	b480      	push	{r7}
 801355e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);    
 8013560:	4b05      	ldr	r3, [pc, #20]	@ (8013578 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8013562:	681b      	ldr	r3, [r3, #0]
 8013564:	4a04      	ldr	r2, [pc, #16]	@ (8013578 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8013566:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801356a:	6013      	str	r3, [r2, #0]
}
 801356c:	bf00      	nop
 801356e:	46bd      	mov	sp, r7
 8013570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013574:	4770      	bx	lr
 8013576:	bf00      	nop
 8013578:	40007000 	.word	0x40007000

0801357c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 801357c:	b480      	push	{r7}
 801357e:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8013580:	4b04      	ldr	r3, [pc, #16]	@ (8013594 <HAL_PWREx_GetVoltageRange+0x18>)
 8013582:	681b      	ldr	r3, [r3, #0]
 8013584:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8013588:	4618      	mov	r0, r3
 801358a:	46bd      	mov	sp, r7
 801358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013590:	4770      	bx	lr
 8013592:	bf00      	nop
 8013594:	40007000 	.word	0x40007000

08013598 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply. 
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.  
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8013598:	b480      	push	{r7}
 801359a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 801359c:	4b05      	ldr	r3, [pc, #20]	@ (80135b4 <HAL_PWREx_EnableVddUSB+0x1c>)
 801359e:	685b      	ldr	r3, [r3, #4]
 80135a0:	4a04      	ldr	r2, [pc, #16]	@ (80135b4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80135a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80135a6:	6053      	str	r3, [r2, #4]
}
 80135a8:	bf00      	nop
 80135aa:	46bd      	mov	sp, r7
 80135ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135b0:	4770      	bx	lr
 80135b2:	bf00      	nop
 80135b4:	40007000 	.word	0x40007000

080135b8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply. 
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present. 
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80135b8:	b480      	push	{r7}
 80135ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80135bc:	4b05      	ldr	r3, [pc, #20]	@ (80135d4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80135be:	685b      	ldr	r3, [r3, #4]
 80135c0:	4a04      	ldr	r2, [pc, #16]	@ (80135d4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80135c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80135c6:	6053      	str	r3, [r2, #4]
}
 80135c8:	bf00      	nop
 80135ca:	46bd      	mov	sp, r7
 80135cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135d0:	4770      	bx	lr
 80135d2:	bf00      	nop
 80135d4:	40007000 	.word	0x40007000

080135d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80135d8:	b580      	push	{r7, lr}
 80135da:	b08c      	sub	sp, #48	@ 0x30
 80135dc:	af00      	add	r7, sp, #0
 80135de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80135e0:	2300      	movs	r3, #0
 80135e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	681b      	ldr	r3, [r3, #0]
 80135e8:	f003 0310 	and.w	r3, r3, #16
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	f000 80db 	beq.w	80137a8 <HAL_RCC_OscConfig+0x1d0>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 80135f2:	4b9e      	ldr	r3, [pc, #632]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 80135f4:	689b      	ldr	r3, [r3, #8]
 80135f6:	f003 030c 	and.w	r3, r3, #12
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	f040 8084 	bne.w	8013708 <HAL_RCC_OscConfig+0x130>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8013600:	4b9a      	ldr	r3, [pc, #616]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013602:	681b      	ldr	r3, [r3, #0]
 8013604:	f003 0302 	and.w	r3, r3, #2
 8013608:	2b00      	cmp	r3, #0
 801360a:	d005      	beq.n	8013618 <HAL_RCC_OscConfig+0x40>
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	699b      	ldr	r3, [r3, #24]
 8013610:	2b00      	cmp	r3, #0
 8013612:	d101      	bne.n	8013618 <HAL_RCC_OscConfig+0x40>
      {
        return HAL_ERROR;
 8013614:	2301      	movs	r3, #1
 8013616:	e364      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	6a1a      	ldr	r2, [r3, #32]
 801361c:	4b93      	ldr	r3, [pc, #588]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 801361e:	681b      	ldr	r3, [r3, #0]
 8013620:	f003 0308 	and.w	r3, r3, #8
 8013624:	2b00      	cmp	r3, #0
 8013626:	d004      	beq.n	8013632 <HAL_RCC_OscConfig+0x5a>
 8013628:	4b90      	ldr	r3, [pc, #576]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 801362a:	681b      	ldr	r3, [r3, #0]
 801362c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013630:	e005      	b.n	801363e <HAL_RCC_OscConfig+0x66>
 8013632:	4b8e      	ldr	r3, [pc, #568]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013634:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013638:	091b      	lsrs	r3, r3, #4
 801363a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801363e:	4293      	cmp	r3, r2
 8013640:	d223      	bcs.n	801368a <HAL_RCC_OscConfig+0xb2>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	6a1b      	ldr	r3, [r3, #32]
 8013646:	4618      	mov	r0, r3
 8013648:	f000 fd7c 	bl	8014144 <RCC_SetFlashLatencyFromMSIRange>
 801364c:	4603      	mov	r3, r0
 801364e:	2b00      	cmp	r3, #0
 8013650:	d001      	beq.n	8013656 <HAL_RCC_OscConfig+0x7e>
          {
            return HAL_ERROR;
 8013652:	2301      	movs	r3, #1
 8013654:	e345      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8013656:	4b85      	ldr	r3, [pc, #532]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	4a84      	ldr	r2, [pc, #528]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 801365c:	f043 0308 	orr.w	r3, r3, #8
 8013660:	6013      	str	r3, [r2, #0]
 8013662:	4b82      	ldr	r3, [pc, #520]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013664:	681b      	ldr	r3, [r3, #0]
 8013666:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	6a1b      	ldr	r3, [r3, #32]
 801366e:	497f      	ldr	r1, [pc, #508]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013670:	4313      	orrs	r3, r2
 8013672:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8013674:	4b7d      	ldr	r3, [pc, #500]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013676:	685b      	ldr	r3, [r3, #4]
 8013678:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	69db      	ldr	r3, [r3, #28]
 8013680:	021b      	lsls	r3, r3, #8
 8013682:	497a      	ldr	r1, [pc, #488]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013684:	4313      	orrs	r3, r2
 8013686:	604b      	str	r3, [r1, #4]
 8013688:	e022      	b.n	80136d0 <HAL_RCC_OscConfig+0xf8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 801368a:	4b78      	ldr	r3, [pc, #480]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 801368c:	681b      	ldr	r3, [r3, #0]
 801368e:	4a77      	ldr	r2, [pc, #476]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013690:	f043 0308 	orr.w	r3, r3, #8
 8013694:	6013      	str	r3, [r2, #0]
 8013696:	4b75      	ldr	r3, [pc, #468]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013698:	681b      	ldr	r3, [r3, #0]
 801369a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	6a1b      	ldr	r3, [r3, #32]
 80136a2:	4972      	ldr	r1, [pc, #456]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 80136a4:	4313      	orrs	r3, r2
 80136a6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80136a8:	4b70      	ldr	r3, [pc, #448]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 80136aa:	685b      	ldr	r3, [r3, #4]
 80136ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80136b0:	687b      	ldr	r3, [r7, #4]
 80136b2:	69db      	ldr	r3, [r3, #28]
 80136b4:	021b      	lsls	r3, r3, #8
 80136b6:	496d      	ldr	r1, [pc, #436]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 80136b8:	4313      	orrs	r3, r2
 80136ba:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	6a1b      	ldr	r3, [r3, #32]
 80136c0:	4618      	mov	r0, r3
 80136c2:	f000 fd3f 	bl	8014144 <RCC_SetFlashLatencyFromMSIRange>
 80136c6:	4603      	mov	r3, r0
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d001      	beq.n	80136d0 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_ERROR;
 80136cc:	2301      	movs	r3, #1
 80136ce:	e308      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
          }          
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80136d0:	f000 fc30 	bl	8013f34 <HAL_RCC_GetSysClockFreq>
 80136d4:	4601      	mov	r1, r0
 80136d6:	4b65      	ldr	r3, [pc, #404]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 80136d8:	689b      	ldr	r3, [r3, #8]
 80136da:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80136de:	23f0      	movs	r3, #240	@ 0xf0
 80136e0:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80136e2:	693b      	ldr	r3, [r7, #16]
 80136e4:	fa93 f3a3 	rbit	r3, r3
 80136e8:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80136ea:	697b      	ldr	r3, [r7, #20]
 80136ec:	fab3 f383 	clz	r3, r3
 80136f0:	fa22 f303 	lsr.w	r3, r2, r3
 80136f4:	4a5e      	ldr	r2, [pc, #376]	@ (8013870 <HAL_RCC_OscConfig+0x298>)
 80136f6:	5cd3      	ldrb	r3, [r2, r3]
 80136f8:	fa21 f303 	lsr.w	r3, r1, r3
 80136fc:	4a5d      	ldr	r2, [pc, #372]	@ (8013874 <HAL_RCC_OscConfig+0x29c>)
 80136fe:	6013      	str	r3, [r2, #0]
        
        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8013700:	200f      	movs	r0, #15
 8013702:	f7fd fd2d 	bl	8011160 <HAL_InitTick>
 8013706:	e04f      	b.n	80137a8 <HAL_RCC_OscConfig+0x1d0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	699b      	ldr	r3, [r3, #24]
 801370c:	2b00      	cmp	r3, #0
 801370e:	d032      	beq.n	8013776 <HAL_RCC_OscConfig+0x19e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8013710:	4b56      	ldr	r3, [pc, #344]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013712:	681b      	ldr	r3, [r3, #0]
 8013714:	4a55      	ldr	r2, [pc, #340]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013716:	f043 0301 	orr.w	r3, r3, #1
 801371a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 801371c:	f7fd fd4a 	bl	80111b4 <HAL_GetTick>
 8013720:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8013722:	e008      	b.n	8013736 <HAL_RCC_OscConfig+0x15e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8013724:	f7fd fd46 	bl	80111b4 <HAL_GetTick>
 8013728:	4602      	mov	r2, r0
 801372a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801372c:	1ad3      	subs	r3, r2, r3
 801372e:	2b02      	cmp	r3, #2
 8013730:	d901      	bls.n	8013736 <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8013732:	2303      	movs	r3, #3
 8013734:	e2d5      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8013736:	4b4d      	ldr	r3, [pc, #308]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013738:	681b      	ldr	r3, [r3, #0]
 801373a:	f003 0302 	and.w	r3, r3, #2
 801373e:	2b00      	cmp	r3, #0
 8013740:	d0f0      	beq.n	8013724 <HAL_RCC_OscConfig+0x14c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8013742:	4b4a      	ldr	r3, [pc, #296]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013744:	681b      	ldr	r3, [r3, #0]
 8013746:	4a49      	ldr	r2, [pc, #292]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013748:	f043 0308 	orr.w	r3, r3, #8
 801374c:	6013      	str	r3, [r2, #0]
 801374e:	4b47      	ldr	r3, [pc, #284]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013750:	681b      	ldr	r3, [r3, #0]
 8013752:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	6a1b      	ldr	r3, [r3, #32]
 801375a:	4944      	ldr	r1, [pc, #272]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 801375c:	4313      	orrs	r3, r2
 801375e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8013760:	4b42      	ldr	r3, [pc, #264]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013762:	685b      	ldr	r3, [r3, #4]
 8013764:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	69db      	ldr	r3, [r3, #28]
 801376c:	021b      	lsls	r3, r3, #8
 801376e:	493f      	ldr	r1, [pc, #252]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013770:	4313      	orrs	r3, r2
 8013772:	604b      	str	r3, [r1, #4]
 8013774:	e018      	b.n	80137a8 <HAL_RCC_OscConfig+0x1d0>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8013776:	4b3d      	ldr	r3, [pc, #244]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013778:	681b      	ldr	r3, [r3, #0]
 801377a:	4a3c      	ldr	r2, [pc, #240]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 801377c:	f023 0301 	bic.w	r3, r3, #1
 8013780:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8013782:	f7fd fd17 	bl	80111b4 <HAL_GetTick>
 8013786:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8013788:	e008      	b.n	801379c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 801378a:	f7fd fd13 	bl	80111b4 <HAL_GetTick>
 801378e:	4602      	mov	r2, r0
 8013790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013792:	1ad3      	subs	r3, r2, r3
 8013794:	2b02      	cmp	r3, #2
 8013796:	d901      	bls.n	801379c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8013798:	2303      	movs	r3, #3
 801379a:	e2a2      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 801379c:	4b33      	ldr	r3, [pc, #204]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	f003 0302 	and.w	r3, r3, #2
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	d1f0      	bne.n	801378a <HAL_RCC_OscConfig+0x1b2>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80137a8:	687b      	ldr	r3, [r7, #4]
 80137aa:	681b      	ldr	r3, [r3, #0]
 80137ac:	f003 0301 	and.w	r3, r3, #1
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d07f      	beq.n	80138b4 <HAL_RCC_OscConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 80137b4:	4b2d      	ldr	r3, [pc, #180]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 80137b6:	689b      	ldr	r3, [r3, #8]
 80137b8:	f003 030c 	and.w	r3, r3, #12
 80137bc:	2b08      	cmp	r3, #8
 80137be:	d00b      	beq.n	80137d8 <HAL_RCC_OscConfig+0x200>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80137c0:	4b2a      	ldr	r3, [pc, #168]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 80137c2:	689b      	ldr	r3, [r3, #8]
 80137c4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 80137c8:	2b0c      	cmp	r3, #12
 80137ca:	d111      	bne.n	80137f0 <HAL_RCC_OscConfig+0x218>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80137cc:	4b27      	ldr	r3, [pc, #156]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 80137ce:	68db      	ldr	r3, [r3, #12]
 80137d0:	f003 0303 	and.w	r3, r3, #3
 80137d4:	2b03      	cmp	r3, #3
 80137d6:	d10b      	bne.n	80137f0 <HAL_RCC_OscConfig+0x218>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80137d8:	4b24      	ldr	r3, [pc, #144]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 80137da:	681b      	ldr	r3, [r3, #0]
 80137dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80137e0:	2b00      	cmp	r3, #0
 80137e2:	d066      	beq.n	80138b2 <HAL_RCC_OscConfig+0x2da>
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	685b      	ldr	r3, [r3, #4]
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d162      	bne.n	80138b2 <HAL_RCC_OscConfig+0x2da>
      {
        return HAL_ERROR;
 80137ec:	2301      	movs	r3, #1
 80137ee:	e278      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	685b      	ldr	r3, [r3, #4]
 80137f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80137f8:	d106      	bne.n	8013808 <HAL_RCC_OscConfig+0x230>
 80137fa:	4b1c      	ldr	r3, [pc, #112]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 80137fc:	681b      	ldr	r3, [r3, #0]
 80137fe:	4a1b      	ldr	r2, [pc, #108]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013800:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013804:	6013      	str	r3, [r2, #0]
 8013806:	e01d      	b.n	8013844 <HAL_RCC_OscConfig+0x26c>
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	685b      	ldr	r3, [r3, #4]
 801380c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8013810:	d10c      	bne.n	801382c <HAL_RCC_OscConfig+0x254>
 8013812:	4b16      	ldr	r3, [pc, #88]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013814:	681b      	ldr	r3, [r3, #0]
 8013816:	4a15      	ldr	r2, [pc, #84]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013818:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801381c:	6013      	str	r3, [r2, #0]
 801381e:	4b13      	ldr	r3, [pc, #76]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013820:	681b      	ldr	r3, [r3, #0]
 8013822:	4a12      	ldr	r2, [pc, #72]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013828:	6013      	str	r3, [r2, #0]
 801382a:	e00b      	b.n	8013844 <HAL_RCC_OscConfig+0x26c>
 801382c:	4b0f      	ldr	r3, [pc, #60]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 801382e:	681b      	ldr	r3, [r3, #0]
 8013830:	4a0e      	ldr	r2, [pc, #56]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 8013832:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013836:	6013      	str	r3, [r2, #0]
 8013838:	4b0c      	ldr	r3, [pc, #48]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 801383a:	681b      	ldr	r3, [r3, #0]
 801383c:	4a0b      	ldr	r2, [pc, #44]	@ (801386c <HAL_RCC_OscConfig+0x294>)
 801383e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8013842:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8013844:	687b      	ldr	r3, [r7, #4]
 8013846:	685b      	ldr	r3, [r3, #4]
 8013848:	2b00      	cmp	r3, #0
 801384a:	d01c      	beq.n	8013886 <HAL_RCC_OscConfig+0x2ae>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801384c:	f7fd fcb2 	bl	80111b4 <HAL_GetTick>
 8013850:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8013852:	e011      	b.n	8013878 <HAL_RCC_OscConfig+0x2a0>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8013854:	f7fd fcae 	bl	80111b4 <HAL_GetTick>
 8013858:	4602      	mov	r2, r0
 801385a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801385c:	1ad3      	subs	r3, r2, r3
 801385e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013862:	4293      	cmp	r3, r2
 8013864:	d908      	bls.n	8013878 <HAL_RCC_OscConfig+0x2a0>
          {
            return HAL_TIMEOUT;
 8013866:	2303      	movs	r3, #3
 8013868:	e23b      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
 801386a:	bf00      	nop
 801386c:	40021000 	.word	0x40021000
 8013870:	0801be44 	.word	0x0801be44
 8013874:	200003f0 	.word	0x200003f0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8013878:	4ba3      	ldr	r3, [pc, #652]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 801387a:	681b      	ldr	r3, [r3, #0]
 801387c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013880:	2b00      	cmp	r3, #0
 8013882:	d0e7      	beq.n	8013854 <HAL_RCC_OscConfig+0x27c>
 8013884:	e016      	b.n	80138b4 <HAL_RCC_OscConfig+0x2dc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013886:	f7fd fc95 	bl	80111b4 <HAL_GetTick>
 801388a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 801388c:	e00a      	b.n	80138a4 <HAL_RCC_OscConfig+0x2cc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801388e:	f7fd fc91 	bl	80111b4 <HAL_GetTick>
 8013892:	4602      	mov	r2, r0
 8013894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013896:	1ad3      	subs	r3, r2, r3
 8013898:	f241 3288 	movw	r2, #5000	@ 0x1388
 801389c:	4293      	cmp	r3, r2
 801389e:	d901      	bls.n	80138a4 <HAL_RCC_OscConfig+0x2cc>
          {
            return HAL_TIMEOUT;
 80138a0:	2303      	movs	r3, #3
 80138a2:	e21e      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80138a4:	4b98      	ldr	r3, [pc, #608]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 80138a6:	681b      	ldr	r3, [r3, #0]
 80138a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d1ee      	bne.n	801388e <HAL_RCC_OscConfig+0x2b6>
 80138b0:	e000      	b.n	80138b4 <HAL_RCC_OscConfig+0x2dc>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80138b2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	681b      	ldr	r3, [r3, #0]
 80138b8:	f003 0302 	and.w	r3, r3, #2
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d07f      	beq.n	80139c0 <HAL_RCC_OscConfig+0x3e8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 80138c0:	4b91      	ldr	r3, [pc, #580]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 80138c2:	689b      	ldr	r3, [r3, #8]
 80138c4:	f003 030c 	and.w	r3, r3, #12
 80138c8:	2b04      	cmp	r3, #4
 80138ca:	d00b      	beq.n	80138e4 <HAL_RCC_OscConfig+0x30c>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80138cc:	4b8e      	ldr	r3, [pc, #568]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 80138ce:	689b      	ldr	r3, [r3, #8]
 80138d0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 80138d4:	2b0c      	cmp	r3, #12
 80138d6:	d127      	bne.n	8013928 <HAL_RCC_OscConfig+0x350>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80138d8:	4b8b      	ldr	r3, [pc, #556]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 80138da:	68db      	ldr	r3, [r3, #12]
 80138dc:	f003 0303 	and.w	r3, r3, #3
 80138e0:	2b02      	cmp	r3, #2
 80138e2:	d121      	bne.n	8013928 <HAL_RCC_OscConfig+0x350>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80138e4:	4b88      	ldr	r3, [pc, #544]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 80138e6:	681b      	ldr	r3, [r3, #0]
 80138e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d005      	beq.n	80138fc <HAL_RCC_OscConfig+0x324>
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	68db      	ldr	r3, [r3, #12]
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	d101      	bne.n	80138fc <HAL_RCC_OscConfig+0x324>
      {
        return HAL_ERROR;
 80138f8:	2301      	movs	r3, #1
 80138fa:	e1f2      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80138fc:	4b82      	ldr	r3, [pc, #520]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 80138fe:	685b      	ldr	r3, [r3, #4]
 8013900:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	6919      	ldr	r1, [r3, #16]
 8013908:	f04f 53f8 	mov.w	r3, #520093696	@ 0x1f000000
 801390c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801390e:	69bb      	ldr	r3, [r7, #24]
 8013910:	fa93 f3a3 	rbit	r3, r3
 8013914:	61fb      	str	r3, [r7, #28]
  return(result);
 8013916:	69fb      	ldr	r3, [r7, #28]
 8013918:	fab3 f383 	clz	r3, r3
 801391c:	fa01 f303 	lsl.w	r3, r1, r3
 8013920:	4979      	ldr	r1, [pc, #484]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013922:	4313      	orrs	r3, r2
 8013924:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8013926:	e04b      	b.n	80139c0 <HAL_RCC_OscConfig+0x3e8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	68db      	ldr	r3, [r3, #12]
 801392c:	2b00      	cmp	r3, #0
 801392e:	d02e      	beq.n	801398e <HAL_RCC_OscConfig+0x3b6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8013930:	4b75      	ldr	r3, [pc, #468]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013932:	681b      	ldr	r3, [r3, #0]
 8013934:	4a74      	ldr	r2, [pc, #464]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013936:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801393a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801393c:	f7fd fc3a 	bl	80111b4 <HAL_GetTick>
 8013940:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8013942:	e008      	b.n	8013956 <HAL_RCC_OscConfig+0x37e>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8013944:	f7fd fc36 	bl	80111b4 <HAL_GetTick>
 8013948:	4602      	mov	r2, r0
 801394a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801394c:	1ad3      	subs	r3, r2, r3
 801394e:	2b02      	cmp	r3, #2
 8013950:	d901      	bls.n	8013956 <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 8013952:	2303      	movs	r3, #3
 8013954:	e1c5      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8013956:	4b6c      	ldr	r3, [pc, #432]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013958:	681b      	ldr	r3, [r3, #0]
 801395a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801395e:	2b00      	cmp	r3, #0
 8013960:	d0f0      	beq.n	8013944 <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8013962:	4b69      	ldr	r3, [pc, #420]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013964:	685b      	ldr	r3, [r3, #4]
 8013966:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	6919      	ldr	r1, [r3, #16]
 801396e:	f04f 53f8 	mov.w	r3, #520093696	@ 0x1f000000
 8013972:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013974:	6a3b      	ldr	r3, [r7, #32]
 8013976:	fa93 f3a3 	rbit	r3, r3
 801397a:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 801397c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801397e:	fab3 f383 	clz	r3, r3
 8013982:	fa01 f303 	lsl.w	r3, r1, r3
 8013986:	4960      	ldr	r1, [pc, #384]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013988:	4313      	orrs	r3, r2
 801398a:	604b      	str	r3, [r1, #4]
 801398c:	e018      	b.n	80139c0 <HAL_RCC_OscConfig+0x3e8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801398e:	4b5e      	ldr	r3, [pc, #376]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013990:	681b      	ldr	r3, [r3, #0]
 8013992:	4a5d      	ldr	r2, [pc, #372]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013994:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013998:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801399a:	f7fd fc0b 	bl	80111b4 <HAL_GetTick>
 801399e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 80139a0:	e008      	b.n	80139b4 <HAL_RCC_OscConfig+0x3dc>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80139a2:	f7fd fc07 	bl	80111b4 <HAL_GetTick>
 80139a6:	4602      	mov	r2, r0
 80139a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80139aa:	1ad3      	subs	r3, r2, r3
 80139ac:	2b02      	cmp	r3, #2
 80139ae:	d901      	bls.n	80139b4 <HAL_RCC_OscConfig+0x3dc>
          {
            return HAL_TIMEOUT;
 80139b0:	2303      	movs	r3, #3
 80139b2:	e196      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 80139b4:	4b54      	ldr	r3, [pc, #336]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 80139b6:	681b      	ldr	r3, [r3, #0]
 80139b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80139bc:	2b00      	cmp	r3, #0
 80139be:	d1f0      	bne.n	80139a2 <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	681b      	ldr	r3, [r3, #0]
 80139c4:	f003 0308 	and.w	r3, r3, #8
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	d03c      	beq.n	8013a46 <HAL_RCC_OscConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	695b      	ldr	r3, [r3, #20]
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d01c      	beq.n	8013a0e <HAL_RCC_OscConfig+0x436>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80139d4:	4b4c      	ldr	r3, [pc, #304]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 80139d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80139da:	4a4b      	ldr	r2, [pc, #300]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 80139dc:	f043 0301 	orr.w	r3, r3, #1
 80139e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80139e4:	f7fd fbe6 	bl	80111b4 <HAL_GetTick>
 80139e8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 80139ea:	e008      	b.n	80139fe <HAL_RCC_OscConfig+0x426>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80139ec:	f7fd fbe2 	bl	80111b4 <HAL_GetTick>
 80139f0:	4602      	mov	r2, r0
 80139f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80139f4:	1ad3      	subs	r3, r2, r3
 80139f6:	2b02      	cmp	r3, #2
 80139f8:	d901      	bls.n	80139fe <HAL_RCC_OscConfig+0x426>
        {
          return HAL_TIMEOUT;
 80139fa:	2303      	movs	r3, #3
 80139fc:	e171      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 80139fe:	4b42      	ldr	r3, [pc, #264]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013a00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013a04:	f003 0302 	and.w	r3, r3, #2
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	d0ef      	beq.n	80139ec <HAL_RCC_OscConfig+0x414>
 8013a0c:	e01b      	b.n	8013a46 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8013a0e:	4b3e      	ldr	r3, [pc, #248]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013a10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013a14:	4a3c      	ldr	r2, [pc, #240]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013a16:	f023 0301 	bic.w	r3, r3, #1
 8013a1a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013a1e:	f7fd fbc9 	bl	80111b4 <HAL_GetTick>
 8013a22:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8013a24:	e008      	b.n	8013a38 <HAL_RCC_OscConfig+0x460>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8013a26:	f7fd fbc5 	bl	80111b4 <HAL_GetTick>
 8013a2a:	4602      	mov	r2, r0
 8013a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a2e:	1ad3      	subs	r3, r2, r3
 8013a30:	2b02      	cmp	r3, #2
 8013a32:	d901      	bls.n	8013a38 <HAL_RCC_OscConfig+0x460>
        {
          return HAL_TIMEOUT;
 8013a34:	2303      	movs	r3, #3
 8013a36:	e154      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8013a38:	4b33      	ldr	r3, [pc, #204]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013a3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013a3e:	f003 0302 	and.w	r3, r3, #2
 8013a42:	2b00      	cmp	r3, #0
 8013a44:	d1ef      	bne.n	8013a26 <HAL_RCC_OscConfig+0x44e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8013a46:	687b      	ldr	r3, [r7, #4]
 8013a48:	681b      	ldr	r3, [r3, #0]
 8013a4a:	f003 0304 	and.w	r3, r3, #4
 8013a4e:	2b00      	cmp	r3, #0
 8013a50:	f000 80a9 	beq.w	8013ba6 <HAL_RCC_OscConfig+0x5ce>
  {
    FlagStatus       pwrclkchanged = RESET;
 8013a54:	2300      	movs	r3, #0
 8013a56:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8013a5a:	4b2b      	ldr	r3, [pc, #172]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013a5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d10e      	bne.n	8013a84 <HAL_RCC_OscConfig+0x4ac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8013a66:	4b28      	ldr	r3, [pc, #160]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013a6a:	4a27      	ldr	r2, [pc, #156]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013a6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8013a70:	6593      	str	r3, [r2, #88]	@ 0x58
 8013a72:	4b25      	ldr	r3, [pc, #148]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013a7a:	60fb      	str	r3, [r7, #12]
 8013a7c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8013a7e:	2301      	movs	r3, #1
 8013a80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8013a84:	4b21      	ldr	r3, [pc, #132]	@ (8013b0c <HAL_RCC_OscConfig+0x534>)
 8013a86:	681b      	ldr	r3, [r3, #0]
 8013a88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	d118      	bne.n	8013ac2 <HAL_RCC_OscConfig+0x4ea>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8013a90:	4b1e      	ldr	r3, [pc, #120]	@ (8013b0c <HAL_RCC_OscConfig+0x534>)
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	4a1d      	ldr	r2, [pc, #116]	@ (8013b0c <HAL_RCC_OscConfig+0x534>)
 8013a96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8013a9a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8013a9c:	f7fd fb8a 	bl	80111b4 <HAL_GetTick>
 8013aa0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8013aa2:	e008      	b.n	8013ab6 <HAL_RCC_OscConfig+0x4de>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8013aa4:	f7fd fb86 	bl	80111b4 <HAL_GetTick>
 8013aa8:	4602      	mov	r2, r0
 8013aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013aac:	1ad3      	subs	r3, r2, r3
 8013aae:	2b02      	cmp	r3, #2
 8013ab0:	d901      	bls.n	8013ab6 <HAL_RCC_OscConfig+0x4de>
        {
          return HAL_TIMEOUT;
 8013ab2:	2303      	movs	r3, #3
 8013ab4:	e115      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8013ab6:	4b15      	ldr	r3, [pc, #84]	@ (8013b0c <HAL_RCC_OscConfig+0x534>)
 8013ab8:	681b      	ldr	r3, [r3, #0]
 8013aba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013abe:	2b00      	cmp	r3, #0
 8013ac0:	d0f0      	beq.n	8013aa4 <HAL_RCC_OscConfig+0x4cc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	689b      	ldr	r3, [r3, #8]
 8013ac6:	2b01      	cmp	r3, #1
 8013ac8:	d108      	bne.n	8013adc <HAL_RCC_OscConfig+0x504>
 8013aca:	4b0f      	ldr	r3, [pc, #60]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013ad2:	f043 0301 	orr.w	r3, r3, #1
 8013ad6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8013ada:	e029      	b.n	8013b30 <HAL_RCC_OscConfig+0x558>
 8013adc:	687b      	ldr	r3, [r7, #4]
 8013ade:	689b      	ldr	r3, [r3, #8]
 8013ae0:	2b05      	cmp	r3, #5
 8013ae2:	d115      	bne.n	8013b10 <HAL_RCC_OscConfig+0x538>
 8013ae4:	4b08      	ldr	r3, [pc, #32]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013aea:	4a07      	ldr	r2, [pc, #28]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013aec:	f043 0304 	orr.w	r3, r3, #4
 8013af0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8013af4:	4b04      	ldr	r3, [pc, #16]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013afa:	4a03      	ldr	r2, [pc, #12]	@ (8013b08 <HAL_RCC_OscConfig+0x530>)
 8013afc:	f043 0301 	orr.w	r3, r3, #1
 8013b00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8013b04:	e014      	b.n	8013b30 <HAL_RCC_OscConfig+0x558>
 8013b06:	bf00      	nop
 8013b08:	40021000 	.word	0x40021000
 8013b0c:	40007000 	.word	0x40007000
 8013b10:	4b76      	ldr	r3, [pc, #472]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013b16:	4a75      	ldr	r2, [pc, #468]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013b18:	f023 0301 	bic.w	r3, r3, #1
 8013b1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8013b20:	4b72      	ldr	r3, [pc, #456]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013b26:	4a71      	ldr	r2, [pc, #452]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013b28:	f023 0304 	bic.w	r3, r3, #4
 8013b2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	689b      	ldr	r3, [r3, #8]
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d016      	beq.n	8013b66 <HAL_RCC_OscConfig+0x58e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013b38:	f7fd fb3c 	bl	80111b4 <HAL_GetTick>
 8013b3c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8013b3e:	e00a      	b.n	8013b56 <HAL_RCC_OscConfig+0x57e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013b40:	f7fd fb38 	bl	80111b4 <HAL_GetTick>
 8013b44:	4602      	mov	r2, r0
 8013b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b48:	1ad3      	subs	r3, r2, r3
 8013b4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013b4e:	4293      	cmp	r3, r2
 8013b50:	d901      	bls.n	8013b56 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8013b52:	2303      	movs	r3, #3
 8013b54:	e0c5      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8013b56:	4b65      	ldr	r3, [pc, #404]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013b5c:	f003 0302 	and.w	r3, r3, #2
 8013b60:	2b00      	cmp	r3, #0
 8013b62:	d0ed      	beq.n	8013b40 <HAL_RCC_OscConfig+0x568>
 8013b64:	e015      	b.n	8013b92 <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013b66:	f7fd fb25 	bl	80111b4 <HAL_GetTick>
 8013b6a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8013b6c:	e00a      	b.n	8013b84 <HAL_RCC_OscConfig+0x5ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013b6e:	f7fd fb21 	bl	80111b4 <HAL_GetTick>
 8013b72:	4602      	mov	r2, r0
 8013b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b76:	1ad3      	subs	r3, r2, r3
 8013b78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013b7c:	4293      	cmp	r3, r2
 8013b7e:	d901      	bls.n	8013b84 <HAL_RCC_OscConfig+0x5ac>
        {
          return HAL_TIMEOUT;
 8013b80:	2303      	movs	r3, #3
 8013b82:	e0ae      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8013b84:	4b59      	ldr	r3, [pc, #356]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013b8a:	f003 0302 	and.w	r3, r3, #2
 8013b8e:	2b00      	cmp	r3, #0
 8013b90:	d1ed      	bne.n	8013b6e <HAL_RCC_OscConfig+0x596>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8013b92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013b96:	2b01      	cmp	r3, #1
 8013b98:	d105      	bne.n	8013ba6 <HAL_RCC_OscConfig+0x5ce>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8013b9a:	4b54      	ldr	r3, [pc, #336]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013b9e:	4a53      	ldr	r2, [pc, #332]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013ba0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8013ba4:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	f000 8098 	beq.w	8013ce0 <HAL_RCC_OscConfig+0x708>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8013bb0:	4b4e      	ldr	r3, [pc, #312]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013bb2:	689b      	ldr	r3, [r3, #8]
 8013bb4:	f003 030c 	and.w	r3, r3, #12
 8013bb8:	2b0c      	cmp	r3, #12
 8013bba:	f000 808f 	beq.w	8013cdc <HAL_RCC_OscConfig+0x704>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013bc2:	2b02      	cmp	r3, #2
 8013bc4:	d156      	bne.n	8013c74 <HAL_RCC_OscConfig+0x69c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8013bc6:	4b49      	ldr	r3, [pc, #292]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013bc8:	681b      	ldr	r3, [r3, #0]
 8013bca:	4a48      	ldr	r2, [pc, #288]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013bcc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8013bd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013bd2:	f7fd faef 	bl	80111b4 <HAL_GetTick>
 8013bd6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8013bd8:	e008      	b.n	8013bec <HAL_RCC_OscConfig+0x614>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013bda:	f7fd faeb 	bl	80111b4 <HAL_GetTick>
 8013bde:	4602      	mov	r2, r0
 8013be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013be2:	1ad3      	subs	r3, r2, r3
 8013be4:	2b02      	cmp	r3, #2
 8013be6:	d901      	bls.n	8013bec <HAL_RCC_OscConfig+0x614>
          {
            return HAL_TIMEOUT;
 8013be8:	2303      	movs	r3, #3
 8013bea:	e07a      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8013bec:	4b3f      	ldr	r3, [pc, #252]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013bee:	681b      	ldr	r3, [r3, #0]
 8013bf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013bf4:	2b00      	cmp	r3, #0
 8013bf6:	d1f0      	bne.n	8013bda <HAL_RCC_OscConfig+0x602>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013bfc:	3b01      	subs	r3, #1
 8013bfe:	011a      	lsls	r2, r3, #4
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013c04:	021b      	lsls	r3, r3, #8
 8013c06:	431a      	orrs	r2, r3
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013c0c:	091b      	lsrs	r3, r3, #4
 8013c0e:	045b      	lsls	r3, r3, #17
 8013c10:	431a      	orrs	r2, r3
 8013c12:	687b      	ldr	r3, [r7, #4]
 8013c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013c16:	431a      	orrs	r2, r3
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013c1c:	085b      	lsrs	r3, r3, #1
 8013c1e:	3b01      	subs	r3, #1
 8013c20:	055b      	lsls	r3, r3, #21
 8013c22:	431a      	orrs	r2, r3
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013c28:	085b      	lsrs	r3, r3, #1
 8013c2a:	3b01      	subs	r3, #1
 8013c2c:	065b      	lsls	r3, r3, #25
 8013c2e:	492f      	ldr	r1, [pc, #188]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013c30:	4313      	orrs	r3, r2
 8013c32:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8013c34:	4b2d      	ldr	r3, [pc, #180]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013c36:	681b      	ldr	r3, [r3, #0]
 8013c38:	4a2c      	ldr	r2, [pc, #176]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013c3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8013c3e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8013c40:	4b2a      	ldr	r3, [pc, #168]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013c42:	68db      	ldr	r3, [r3, #12]
 8013c44:	4a29      	ldr	r2, [pc, #164]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013c46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8013c4a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013c4c:	f7fd fab2 	bl	80111b4 <HAL_GetTick>
 8013c50:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8013c52:	e008      	b.n	8013c66 <HAL_RCC_OscConfig+0x68e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013c54:	f7fd faae 	bl	80111b4 <HAL_GetTick>
 8013c58:	4602      	mov	r2, r0
 8013c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c5c:	1ad3      	subs	r3, r2, r3
 8013c5e:	2b02      	cmp	r3, #2
 8013c60:	d901      	bls.n	8013c66 <HAL_RCC_OscConfig+0x68e>
          {
            return HAL_TIMEOUT;
 8013c62:	2303      	movs	r3, #3
 8013c64:	e03d      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8013c66:	4b21      	ldr	r3, [pc, #132]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013c68:	681b      	ldr	r3, [r3, #0]
 8013c6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013c6e:	2b00      	cmp	r3, #0
 8013c70:	d0f0      	beq.n	8013c54 <HAL_RCC_OscConfig+0x67c>
 8013c72:	e035      	b.n	8013ce0 <HAL_RCC_OscConfig+0x708>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8013c74:	4b1d      	ldr	r3, [pc, #116]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013c76:	681b      	ldr	r3, [r3, #0]
 8013c78:	4a1c      	ldr	r2, [pc, #112]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013c7a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8013c7e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8013c80:	4b1a      	ldr	r3, [pc, #104]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013c82:	681b      	ldr	r3, [r3, #0]
 8013c84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	d10b      	bne.n	8013ca4 <HAL_RCC_OscConfig+0x6cc>
#if defined(RCC_PLLSAI2_SUPPORT)
           && 
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8013c8c:	4b17      	ldr	r3, [pc, #92]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013c8e:	681b      	ldr	r3, [r3, #0]
 8013c90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
           && 
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d105      	bne.n	8013ca4 <HAL_RCC_OscConfig+0x6cc>
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {  
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8013c98:	4b14      	ldr	r3, [pc, #80]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013c9a:	68db      	ldr	r3, [r3, #12]
 8013c9c:	4a13      	ldr	r2, [pc, #76]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013c9e:	f023 0303 	bic.w	r3, r3, #3
 8013ca2:	60d3      	str	r3, [r2, #12]
        }
        
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8013ca4:	4b11      	ldr	r3, [pc, #68]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013ca6:	68db      	ldr	r3, [r3, #12]
 8013ca8:	4a10      	ldr	r2, [pc, #64]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013caa:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8013cae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013cb2:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013cb4:	f7fd fa7e 	bl	80111b4 <HAL_GetTick>
 8013cb8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8013cba:	e008      	b.n	8013cce <HAL_RCC_OscConfig+0x6f6>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013cbc:	f7fd fa7a 	bl	80111b4 <HAL_GetTick>
 8013cc0:	4602      	mov	r2, r0
 8013cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013cc4:	1ad3      	subs	r3, r2, r3
 8013cc6:	2b02      	cmp	r3, #2
 8013cc8:	d901      	bls.n	8013cce <HAL_RCC_OscConfig+0x6f6>
          {
            return HAL_TIMEOUT;
 8013cca:	2303      	movs	r3, #3
 8013ccc:	e009      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8013cce:	4b07      	ldr	r3, [pc, #28]	@ (8013cec <HAL_RCC_OscConfig+0x714>)
 8013cd0:	681b      	ldr	r3, [r3, #0]
 8013cd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	d1f0      	bne.n	8013cbc <HAL_RCC_OscConfig+0x6e4>
 8013cda:	e001      	b.n	8013ce0 <HAL_RCC_OscConfig+0x708>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8013cdc:	2301      	movs	r3, #1
 8013cde:	e000      	b.n	8013ce2 <HAL_RCC_OscConfig+0x70a>
    }
  }
  return HAL_OK;
 8013ce0:	2300      	movs	r3, #0
}
 8013ce2:	4618      	mov	r0, r3
 8013ce4:	3730      	adds	r7, #48	@ 0x30
 8013ce6:	46bd      	mov	sp, r7
 8013ce8:	bd80      	pop	{r7, pc}
 8013cea:	bf00      	nop
 8013cec:	40021000 	.word	0x40021000

08013cf0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8013cf0:	b580      	push	{r7, lr}
 8013cf2:	b086      	sub	sp, #24
 8013cf4:	af00      	add	r7, sp, #0
 8013cf6:	6078      	str	r0, [r7, #4]
 8013cf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8013cfa:	2300      	movs	r3, #0
 8013cfc:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8013cfe:	4b89      	ldr	r3, [pc, #548]	@ (8013f24 <HAL_RCC_ClockConfig+0x234>)
 8013d00:	681b      	ldr	r3, [r3, #0]
 8013d02:	f003 0307 	and.w	r3, r3, #7
 8013d06:	683a      	ldr	r2, [r7, #0]
 8013d08:	429a      	cmp	r2, r3
 8013d0a:	d910      	bls.n	8013d2e <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8013d0c:	4b85      	ldr	r3, [pc, #532]	@ (8013f24 <HAL_RCC_ClockConfig+0x234>)
 8013d0e:	681b      	ldr	r3, [r3, #0]
 8013d10:	f023 0207 	bic.w	r2, r3, #7
 8013d14:	4983      	ldr	r1, [pc, #524]	@ (8013f24 <HAL_RCC_ClockConfig+0x234>)
 8013d16:	683b      	ldr	r3, [r7, #0]
 8013d18:	4313      	orrs	r3, r2
 8013d1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8013d1c:	4b81      	ldr	r3, [pc, #516]	@ (8013f24 <HAL_RCC_ClockConfig+0x234>)
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	f003 0307 	and.w	r3, r3, #7
 8013d24:	683a      	ldr	r2, [r7, #0]
 8013d26:	429a      	cmp	r2, r3
 8013d28:	d001      	beq.n	8013d2e <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8013d2a:	2301      	movs	r3, #1
 8013d2c:	e0f6      	b.n	8013f1c <HAL_RCC_ClockConfig+0x22c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	681b      	ldr	r3, [r3, #0]
 8013d32:	f003 0302 	and.w	r3, r3, #2
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d008      	beq.n	8013d4c <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8013d3a:	4b7b      	ldr	r3, [pc, #492]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013d3c:	689b      	ldr	r3, [r3, #8]
 8013d3e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	689b      	ldr	r3, [r3, #8]
 8013d46:	4978      	ldr	r1, [pc, #480]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013d48:	4313      	orrs	r3, r2
 8013d4a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	f003 0301 	and.w	r3, r3, #1
 8013d54:	2b00      	cmp	r3, #0
 8013d56:	f000 808e 	beq.w	8013e76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	685b      	ldr	r3, [r3, #4]
 8013d5e:	2b02      	cmp	r3, #2
 8013d60:	d107      	bne.n	8013d72 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8013d62:	4b71      	ldr	r3, [pc, #452]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013d64:	681b      	ldr	r3, [r3, #0]
 8013d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d121      	bne.n	8013db2 <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 8013d6e:	2301      	movs	r3, #1
 8013d70:	e0d4      	b.n	8013f1c <HAL_RCC_ClockConfig+0x22c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	685b      	ldr	r3, [r3, #4]
 8013d76:	2b03      	cmp	r3, #3
 8013d78:	d107      	bne.n	8013d8a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8013d7a:	4b6b      	ldr	r3, [pc, #428]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013d7c:	681b      	ldr	r3, [r3, #0]
 8013d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	d115      	bne.n	8013db2 <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 8013d86:	2301      	movs	r3, #1
 8013d88:	e0c8      	b.n	8013f1c <HAL_RCC_ClockConfig+0x22c>
      }
    }
    /* MSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	685b      	ldr	r3, [r3, #4]
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d107      	bne.n	8013da2 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the MSI ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8013d92:	4b65      	ldr	r3, [pc, #404]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013d94:	681b      	ldr	r3, [r3, #0]
 8013d96:	f003 0302 	and.w	r3, r3, #2
 8013d9a:	2b00      	cmp	r3, #0
 8013d9c:	d109      	bne.n	8013db2 <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 8013d9e:	2301      	movs	r3, #1
 8013da0:	e0bc      	b.n	8013f1c <HAL_RCC_ClockConfig+0x22c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8013da2:	4b61      	ldr	r3, [pc, #388]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013da4:	681b      	ldr	r3, [r3, #0]
 8013da6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	d101      	bne.n	8013db2 <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 8013dae:	2301      	movs	r3, #1
 8013db0:	e0b4      	b.n	8013f1c <HAL_RCC_ClockConfig+0x22c>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8013db2:	4b5d      	ldr	r3, [pc, #372]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013db4:	689b      	ldr	r3, [r3, #8]
 8013db6:	f023 0203 	bic.w	r2, r3, #3
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	685b      	ldr	r3, [r3, #4]
 8013dbe:	495a      	ldr	r1, [pc, #360]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013dc0:	4313      	orrs	r3, r2
 8013dc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8013dc4:	f7fd f9f6 	bl	80111b4 <HAL_GetTick>
 8013dc8:	6178      	str	r0, [r7, #20]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8013dca:	687b      	ldr	r3, [r7, #4]
 8013dcc:	685b      	ldr	r3, [r3, #4]
 8013dce:	2b02      	cmp	r3, #2
 8013dd0:	d112      	bne.n	8013df8 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8013dd2:	e00a      	b.n	8013dea <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8013dd4:	f7fd f9ee 	bl	80111b4 <HAL_GetTick>
 8013dd8:	4602      	mov	r2, r0
 8013dda:	697b      	ldr	r3, [r7, #20]
 8013ddc:	1ad3      	subs	r3, r2, r3
 8013dde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013de2:	4293      	cmp	r3, r2
 8013de4:	d901      	bls.n	8013dea <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8013de6:	2303      	movs	r3, #3
 8013de8:	e098      	b.n	8013f1c <HAL_RCC_ClockConfig+0x22c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8013dea:	4b4f      	ldr	r3, [pc, #316]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013dec:	689b      	ldr	r3, [r3, #8]
 8013dee:	f003 030c 	and.w	r3, r3, #12
 8013df2:	2b08      	cmp	r3, #8
 8013df4:	d1ee      	bne.n	8013dd4 <HAL_RCC_ClockConfig+0xe4>
 8013df6:	e03e      	b.n	8013e76 <HAL_RCC_ClockConfig+0x186>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8013df8:	687b      	ldr	r3, [r7, #4]
 8013dfa:	685b      	ldr	r3, [r3, #4]
 8013dfc:	2b03      	cmp	r3, #3
 8013dfe:	d112      	bne.n	8013e26 <HAL_RCC_ClockConfig+0x136>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8013e00:	e00a      	b.n	8013e18 <HAL_RCC_ClockConfig+0x128>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8013e02:	f7fd f9d7 	bl	80111b4 <HAL_GetTick>
 8013e06:	4602      	mov	r2, r0
 8013e08:	697b      	ldr	r3, [r7, #20]
 8013e0a:	1ad3      	subs	r3, r2, r3
 8013e0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013e10:	4293      	cmp	r3, r2
 8013e12:	d901      	bls.n	8013e18 <HAL_RCC_ClockConfig+0x128>
        {
          return HAL_TIMEOUT;
 8013e14:	2303      	movs	r3, #3
 8013e16:	e081      	b.n	8013f1c <HAL_RCC_ClockConfig+0x22c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8013e18:	4b43      	ldr	r3, [pc, #268]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013e1a:	689b      	ldr	r3, [r3, #8]
 8013e1c:	f003 030c 	and.w	r3, r3, #12
 8013e20:	2b0c      	cmp	r3, #12
 8013e22:	d1ee      	bne.n	8013e02 <HAL_RCC_ClockConfig+0x112>
 8013e24:	e027      	b.n	8013e76 <HAL_RCC_ClockConfig+0x186>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	685b      	ldr	r3, [r3, #4]
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d11d      	bne.n	8013e6a <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8013e2e:	e00a      	b.n	8013e46 <HAL_RCC_ClockConfig+0x156>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8013e30:	f7fd f9c0 	bl	80111b4 <HAL_GetTick>
 8013e34:	4602      	mov	r2, r0
 8013e36:	697b      	ldr	r3, [r7, #20]
 8013e38:	1ad3      	subs	r3, r2, r3
 8013e3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013e3e:	4293      	cmp	r3, r2
 8013e40:	d901      	bls.n	8013e46 <HAL_RCC_ClockConfig+0x156>
        {
          return HAL_TIMEOUT;
 8013e42:	2303      	movs	r3, #3
 8013e44:	e06a      	b.n	8013f1c <HAL_RCC_ClockConfig+0x22c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8013e46:	4b38      	ldr	r3, [pc, #224]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013e48:	689b      	ldr	r3, [r3, #8]
 8013e4a:	f003 030c 	and.w	r3, r3, #12
 8013e4e:	2b00      	cmp	r3, #0
 8013e50:	d1ee      	bne.n	8013e30 <HAL_RCC_ClockConfig+0x140>
 8013e52:	e010      	b.n	8013e76 <HAL_RCC_ClockConfig+0x186>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8013e54:	f7fd f9ae 	bl	80111b4 <HAL_GetTick>
 8013e58:	4602      	mov	r2, r0
 8013e5a:	697b      	ldr	r3, [r7, #20]
 8013e5c:	1ad3      	subs	r3, r2, r3
 8013e5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013e62:	4293      	cmp	r3, r2
 8013e64:	d901      	bls.n	8013e6a <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8013e66:	2303      	movs	r3, #3
 8013e68:	e058      	b.n	8013f1c <HAL_RCC_ClockConfig+0x22c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8013e6a:	4b2f      	ldr	r3, [pc, #188]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013e6c:	689b      	ldr	r3, [r3, #8]
 8013e6e:	f003 030c 	and.w	r3, r3, #12
 8013e72:	2b04      	cmp	r3, #4
 8013e74:	d1ee      	bne.n	8013e54 <HAL_RCC_ClockConfig+0x164>
      }
    }
  }
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8013e76:	4b2b      	ldr	r3, [pc, #172]	@ (8013f24 <HAL_RCC_ClockConfig+0x234>)
 8013e78:	681b      	ldr	r3, [r3, #0]
 8013e7a:	f003 0307 	and.w	r3, r3, #7
 8013e7e:	683a      	ldr	r2, [r7, #0]
 8013e80:	429a      	cmp	r2, r3
 8013e82:	d210      	bcs.n	8013ea6 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8013e84:	4b27      	ldr	r3, [pc, #156]	@ (8013f24 <HAL_RCC_ClockConfig+0x234>)
 8013e86:	681b      	ldr	r3, [r3, #0]
 8013e88:	f023 0207 	bic.w	r2, r3, #7
 8013e8c:	4925      	ldr	r1, [pc, #148]	@ (8013f24 <HAL_RCC_ClockConfig+0x234>)
 8013e8e:	683b      	ldr	r3, [r7, #0]
 8013e90:	4313      	orrs	r3, r2
 8013e92:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8013e94:	4b23      	ldr	r3, [pc, #140]	@ (8013f24 <HAL_RCC_ClockConfig+0x234>)
 8013e96:	681b      	ldr	r3, [r3, #0]
 8013e98:	f003 0307 	and.w	r3, r3, #7
 8013e9c:	683a      	ldr	r2, [r7, #0]
 8013e9e:	429a      	cmp	r2, r3
 8013ea0:	d001      	beq.n	8013ea6 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8013ea2:	2301      	movs	r3, #1
 8013ea4:	e03a      	b.n	8013f1c <HAL_RCC_ClockConfig+0x22c>
    }
  }
  
  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8013ea6:	687b      	ldr	r3, [r7, #4]
 8013ea8:	681b      	ldr	r3, [r3, #0]
 8013eaa:	f003 0304 	and.w	r3, r3, #4
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	d008      	beq.n	8013ec4 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8013eb2:	4b1d      	ldr	r3, [pc, #116]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013eb4:	689b      	ldr	r3, [r3, #8]
 8013eb6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	68db      	ldr	r3, [r3, #12]
 8013ebe:	491a      	ldr	r1, [pc, #104]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013ec0:	4313      	orrs	r3, r2
 8013ec2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	681b      	ldr	r3, [r3, #0]
 8013ec8:	f003 0308 	and.w	r3, r3, #8
 8013ecc:	2b00      	cmp	r3, #0
 8013ece:	d009      	beq.n	8013ee4 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8013ed0:	4b15      	ldr	r3, [pc, #84]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013ed2:	689b      	ldr	r3, [r3, #8]
 8013ed4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	691b      	ldr	r3, [r3, #16]
 8013edc:	00db      	lsls	r3, r3, #3
 8013ede:	4912      	ldr	r1, [pc, #72]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013ee0:	4313      	orrs	r3, r2
 8013ee2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8013ee4:	f000 f826 	bl	8013f34 <HAL_RCC_GetSysClockFreq>
 8013ee8:	4601      	mov	r1, r0
 8013eea:	4b0f      	ldr	r3, [pc, #60]	@ (8013f28 <HAL_RCC_ClockConfig+0x238>)
 8013eec:	689b      	ldr	r3, [r3, #8]
 8013eee:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8013ef2:	23f0      	movs	r3, #240	@ 0xf0
 8013ef4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013ef6:	693b      	ldr	r3, [r7, #16]
 8013ef8:	fa93 f3a3 	rbit	r3, r3
 8013efc:	60fb      	str	r3, [r7, #12]
  return(result);
 8013efe:	68fb      	ldr	r3, [r7, #12]
 8013f00:	fab3 f383 	clz	r3, r3
 8013f04:	fa22 f303 	lsr.w	r3, r2, r3
 8013f08:	4a08      	ldr	r2, [pc, #32]	@ (8013f2c <HAL_RCC_ClockConfig+0x23c>)
 8013f0a:	5cd3      	ldrb	r3, [r2, r3]
 8013f0c:	fa21 f303 	lsr.w	r3, r1, r3
 8013f10:	4a07      	ldr	r2, [pc, #28]	@ (8013f30 <HAL_RCC_ClockConfig+0x240>)
 8013f12:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8013f14:	200f      	movs	r0, #15
 8013f16:	f7fd f923 	bl	8011160 <HAL_InitTick>

  return HAL_OK;
 8013f1a:	2300      	movs	r3, #0
}
 8013f1c:	4618      	mov	r0, r3
 8013f1e:	3718      	adds	r7, #24
 8013f20:	46bd      	mov	sp, r7
 8013f22:	bd80      	pop	{r7, pc}
 8013f24:	40022000 	.word	0x40022000
 8013f28:	40021000 	.word	0x40021000
 8013f2c:	0801be44 	.word	0x0801be44
 8013f30:	200003f0 	.word	0x200003f0

08013f34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8013f34:	b480      	push	{r7}
 8013f36:	b095      	sub	sp, #84	@ 0x54
 8013f38:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8013f3a:	2300      	movs	r3, #0
 8013f3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013f3e:	2300      	movs	r3, #0
 8013f40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8013f42:	2300      	movs	r3, #0
 8013f44:	643b      	str	r3, [r7, #64]	@ 0x40
 8013f46:	2302      	movs	r3, #2
 8013f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013f4a:	2302      	movs	r3, #2
 8013f4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t sysclockfreq = 0U;
 8013f4e:	2300      	movs	r3, #0
 8013f50:	647b      	str	r3, [r7, #68]	@ 0x44

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8013f52:	4b72      	ldr	r3, [pc, #456]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013f54:	689b      	ldr	r3, [r3, #8]
 8013f56:	f003 030c 	and.w	r3, r3, #12
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d00b      	beq.n	8013f76 <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8013f5e:	4b6f      	ldr	r3, [pc, #444]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013f60:	689b      	ldr	r3, [r3, #8]
 8013f62:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8013f66:	2b0c      	cmp	r3, #12
 8013f68:	d13c      	bne.n	8013fe4 <HAL_RCC_GetSysClockFreq+0xb0>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8013f6a:	4b6c      	ldr	r3, [pc, #432]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013f6c:	68db      	ldr	r3, [r3, #12]
 8013f6e:	f003 0303 	and.w	r3, r3, #3
 8013f72:	2b01      	cmp	r3, #1
 8013f74:	d136      	bne.n	8013fe4 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8013f76:	4b69      	ldr	r3, [pc, #420]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013f78:	681b      	ldr	r3, [r3, #0]
 8013f7a:	f003 0308 	and.w	r3, r3, #8
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	d112      	bne.n	8013fa8 <HAL_RCC_GetSysClockFreq+0x74>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> POSITION_VAL(RCC_CSR_MSISRANGE);
 8013f82:	4b66      	ldr	r3, [pc, #408]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013f84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013f88:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8013f8c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8013f90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013f92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f94:	fa93 f3a3 	rbit	r3, r3
 8013f98:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8013f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013f9c:	fab3 f383 	clz	r3, r3
 8013fa0:	fa22 f303 	lsr.w	r3, r2, r3
 8013fa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013fa6:	e00f      	b.n	8013fc8 <HAL_RCC_GetSysClockFreq+0x94>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> POSITION_VAL(RCC_CR_MSIRANGE);
 8013fa8:	4b5c      	ldr	r3, [pc, #368]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013faa:	681b      	ldr	r3, [r3, #0]
 8013fac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8013fb0:	23f0      	movs	r3, #240	@ 0xf0
 8013fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fb6:	fa93 f3a3 	rbit	r3, r3
 8013fba:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8013fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013fbe:	fab3 f383 	clz	r3, r3
 8013fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8013fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8013fc8:	4a55      	ldr	r2, [pc, #340]	@ (8014120 <HAL_RCC_GetSysClockFreq+0x1ec>)
 8013fca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013fcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013fd0:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8013fd2:	4b52      	ldr	r3, [pc, #328]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013fd4:	689b      	ldr	r3, [r3, #8]
 8013fd6:	f003 030c 	and.w	r3, r3, #12
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	d113      	bne.n	8014006 <HAL_RCC_GetSysClockFreq+0xd2>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8013fde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013fe0:	647b      	str	r3, [r7, #68]	@ 0x44
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8013fe2:	e010      	b.n	8014006 <HAL_RCC_GetSysClockFreq+0xd2>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8013fe4:	4b4d      	ldr	r3, [pc, #308]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013fe6:	689b      	ldr	r3, [r3, #8]
 8013fe8:	f003 030c 	and.w	r3, r3, #12
 8013fec:	2b04      	cmp	r3, #4
 8013fee:	d102      	bne.n	8013ff6 <HAL_RCC_GetSysClockFreq+0xc2>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8013ff0:	4b4c      	ldr	r3, [pc, #304]	@ (8014124 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8013ff2:	647b      	str	r3, [r7, #68]	@ 0x44
 8013ff4:	e007      	b.n	8014006 <HAL_RCC_GetSysClockFreq+0xd2>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8013ff6:	4b49      	ldr	r3, [pc, #292]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013ff8:	689b      	ldr	r3, [r3, #8]
 8013ffa:	f003 030c 	and.w	r3, r3, #12
 8013ffe:	2b08      	cmp	r3, #8
 8014000:	d101      	bne.n	8014006 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8014002:	4b49      	ldr	r3, [pc, #292]	@ (8014128 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8014004:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8014006:	4b45      	ldr	r3, [pc, #276]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 8014008:	689b      	ldr	r3, [r3, #8]
 801400a:	f003 030c 	and.w	r3, r3, #12
 801400e:	2b0c      	cmp	r3, #12
 8014010:	d17c      	bne.n	801410c <HAL_RCC_GetSysClockFreq+0x1d8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8014012:	4b42      	ldr	r3, [pc, #264]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 8014014:	68db      	ldr	r3, [r3, #12]
 8014016:	f003 0303 	and.w	r3, r3, #3
 801401a:	643b      	str	r3, [r7, #64]	@ 0x40
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U ;
 801401c:	4b3f      	ldr	r3, [pc, #252]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 801401e:	68db      	ldr	r3, [r3, #12]
 8014020:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8014024:	2370      	movs	r3, #112	@ 0x70
 8014026:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801402a:	fa93 f3a3 	rbit	r3, r3
 801402e:	623b      	str	r3, [r7, #32]
  return(result);
 8014030:	6a3b      	ldr	r3, [r7, #32]
 8014032:	fab3 f383 	clz	r3, r3
 8014036:	fa22 f303 	lsr.w	r3, r2, r3
 801403a:	3301      	adds	r3, #1
 801403c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (pllsource)
 801403e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014040:	2b02      	cmp	r3, #2
 8014042:	d003      	beq.n	801404c <HAL_RCC_GetSysClockFreq+0x118>
 8014044:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014046:	2b03      	cmp	r3, #3
 8014048:	d018      	beq.n	801407c <HAL_RCC_GetSysClockFreq+0x148>
 801404a:	e02f      	b.n	80140ac <HAL_RCC_GetSysClockFreq+0x178>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 801404c:	4a35      	ldr	r2, [pc, #212]	@ (8014124 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801404e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014050:	fbb2 f3f3 	udiv	r3, r2, r3
 8014054:	4a31      	ldr	r2, [pc, #196]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 8014056:	68d2      	ldr	r2, [r2, #12]
 8014058:	f402 41fe 	and.w	r1, r2, #32512	@ 0x7f00
 801405c:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8014060:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014062:	69fa      	ldr	r2, [r7, #28]
 8014064:	fa92 f2a2 	rbit	r2, r2
 8014068:	61ba      	str	r2, [r7, #24]
  return(result);
 801406a:	69ba      	ldr	r2, [r7, #24]
 801406c:	fab2 f282 	clz	r2, r2
 8014070:	fa21 f202 	lsr.w	r2, r1, r2
 8014074:	fb02 f303 	mul.w	r3, r2, r3
 8014078:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 801407a:	e02f      	b.n	80140dc <HAL_RCC_GetSysClockFreq+0x1a8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 801407c:	4a2a      	ldr	r2, [pc, #168]	@ (8014128 <HAL_RCC_GetSysClockFreq+0x1f4>)
 801407e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014080:	fbb2 f3f3 	udiv	r3, r2, r3
 8014084:	4a25      	ldr	r2, [pc, #148]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 8014086:	68d2      	ldr	r2, [r2, #12]
 8014088:	f402 41fe 	and.w	r1, r2, #32512	@ 0x7f00
 801408c:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8014090:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014092:	697a      	ldr	r2, [r7, #20]
 8014094:	fa92 f2a2 	rbit	r2, r2
 8014098:	613a      	str	r2, [r7, #16]
  return(result);
 801409a:	693a      	ldr	r2, [r7, #16]
 801409c:	fab2 f282 	clz	r2, r2
 80140a0:	fa21 f202 	lsr.w	r2, r1, r2
 80140a4:	fb02 f303 	mul.w	r3, r2, r3
 80140a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80140aa:	e017      	b.n	80140dc <HAL_RCC_GetSysClockFreq+0x1a8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 80140ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80140ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80140b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80140b4:	4a19      	ldr	r2, [pc, #100]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 80140b6:	68d2      	ldr	r2, [r2, #12]
 80140b8:	f402 41fe 	and.w	r1, r2, #32512	@ 0x7f00
 80140bc:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80140c0:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80140c2:	68fa      	ldr	r2, [r7, #12]
 80140c4:	fa92 f2a2 	rbit	r2, r2
 80140c8:	60ba      	str	r2, [r7, #8]
  return(result);
 80140ca:	68ba      	ldr	r2, [r7, #8]
 80140cc:	fab2 f282 	clz	r2, r2
 80140d0:	fa21 f202 	lsr.w	r2, r1, r2
 80140d4:	fb02 f303 	mul.w	r3, r2, r3
 80140d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80140da:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR)) + 1U ) * 2U;
 80140dc:	4b0f      	ldr	r3, [pc, #60]	@ (801411c <HAL_RCC_GetSysClockFreq+0x1e8>)
 80140de:	68db      	ldr	r3, [r3, #12]
 80140e0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80140e4:	f04f 63c0 	mov.w	r3, #100663296	@ 0x6000000
 80140e8:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80140ea:	687b      	ldr	r3, [r7, #4]
 80140ec:	fa93 f3a3 	rbit	r3, r3
 80140f0:	603b      	str	r3, [r7, #0]
  return(result);
 80140f2:	683b      	ldr	r3, [r7, #0]
 80140f4:	fab3 f383 	clz	r3, r3
 80140f8:	fa22 f303 	lsr.w	r3, r2, r3
 80140fc:	3301      	adds	r3, #1
 80140fe:	005b      	lsls	r3, r3, #1
 8014100:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sysclockfreq = pllvco/pllr;
 8014102:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014104:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014106:	fbb2 f3f3 	udiv	r3, r2, r3
 801410a:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  return sysclockfreq;
 801410c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 801410e:	4618      	mov	r0, r3
 8014110:	3754      	adds	r7, #84	@ 0x54
 8014112:	46bd      	mov	sp, r7
 8014114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014118:	4770      	bx	lr
 801411a:	bf00      	nop
 801411c:	40021000 	.word	0x40021000
 8014120:	0801be5c 	.word	0x0801be5c
 8014124:	00f42400 	.word	0x00f42400
 8014128:	007a1200 	.word	0x007a1200

0801412c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 801412c:	b480      	push	{r7}
 801412e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8014130:	4b03      	ldr	r3, [pc, #12]	@ (8014140 <HAL_RCC_GetHCLKFreq+0x14>)
 8014132:	681b      	ldr	r3, [r3, #0]
}
 8014134:	4618      	mov	r0, r3
 8014136:	46bd      	mov	sp, r7
 8014138:	f85d 7b04 	ldr.w	r7, [sp], #4
 801413c:	4770      	bx	lr
 801413e:	bf00      	nop
 8014140:	200003f0 	.word	0x200003f0

08014144 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8014144:	b580      	push	{r7, lr}
 8014146:	b086      	sub	sp, #24
 8014148:	af00      	add	r7, sp, #0
 801414a:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 801414c:	2300      	movs	r3, #0
 801414e:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8014150:	2300      	movs	r3, #0
 8014152:	613b      	str	r3, [r7, #16]
  
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8014154:	4b2a      	ldr	r3, [pc, #168]	@ (8014200 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8014156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014158:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801415c:	2b00      	cmp	r3, #0
 801415e:	d003      	beq.n	8014168 <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8014160:	f7ff fa0c 	bl	801357c <HAL_PWREx_GetVoltageRange>
 8014164:	6178      	str	r0, [r7, #20]
 8014166:	e014      	b.n	8014192 <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8014168:	4b25      	ldr	r3, [pc, #148]	@ (8014200 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801416a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801416c:	4a24      	ldr	r2, [pc, #144]	@ (8014200 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801416e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014172:	6593      	str	r3, [r2, #88]	@ 0x58
 8014174:	4b22      	ldr	r3, [pc, #136]	@ (8014200 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8014176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014178:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801417c:	60fb      	str	r3, [r7, #12]
 801417e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8014180:	f7ff f9fc 	bl	801357c <HAL_PWREx_GetVoltageRange>
 8014184:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8014186:	4b1e      	ldr	r3, [pc, #120]	@ (8014200 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8014188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801418a:	4a1d      	ldr	r2, [pc, #116]	@ (8014200 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801418c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8014190:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8014192:	697b      	ldr	r3, [r7, #20]
 8014194:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014198:	d10b      	bne.n	80141b2 <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	2b80      	cmp	r3, #128	@ 0x80
 801419e:	d919      	bls.n	80141d4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	2ba0      	cmp	r3, #160	@ 0xa0
 80141a4:	d902      	bls.n	80141ac <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80141a6:	2302      	movs	r3, #2
 80141a8:	613b      	str	r3, [r7, #16]
 80141aa:	e013      	b.n	80141d4 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80141ac:	2301      	movs	r3, #1
 80141ae:	613b      	str	r3, [r7, #16]
 80141b0:	e010      	b.n	80141d4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if(msirange > RCC_MSIRANGE_8)
 80141b2:	687b      	ldr	r3, [r7, #4]
 80141b4:	2b80      	cmp	r3, #128	@ 0x80
 80141b6:	d902      	bls.n	80141be <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80141b8:	2303      	movs	r3, #3
 80141ba:	613b      	str	r3, [r7, #16]
 80141bc:	e00a      	b.n	80141d4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	2b80      	cmp	r3, #128	@ 0x80
 80141c2:	d102      	bne.n	80141ca <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80141c4:	2302      	movs	r3, #2
 80141c6:	613b      	str	r3, [r7, #16]
 80141c8:	e004      	b.n	80141d4 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7) 
 80141ca:	687b      	ldr	r3, [r7, #4]
 80141cc:	2b70      	cmp	r3, #112	@ 0x70
 80141ce:	d101      	bne.n	80141d4 <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80141d0:	2301      	movs	r3, #1
 80141d2:	613b      	str	r3, [r7, #16]
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
  }
       
  __HAL_FLASH_SET_LATENCY(latency);
 80141d4:	4b0b      	ldr	r3, [pc, #44]	@ (8014204 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80141d6:	681b      	ldr	r3, [r3, #0]
 80141d8:	f023 0207 	bic.w	r2, r3, #7
 80141dc:	4909      	ldr	r1, [pc, #36]	@ (8014204 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80141de:	693b      	ldr	r3, [r7, #16]
 80141e0:	4313      	orrs	r3, r2
 80141e2:	600b      	str	r3, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80141e4:	4b07      	ldr	r3, [pc, #28]	@ (8014204 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80141e6:	681b      	ldr	r3, [r3, #0]
 80141e8:	f003 0307 	and.w	r3, r3, #7
 80141ec:	693a      	ldr	r2, [r7, #16]
 80141ee:	429a      	cmp	r2, r3
 80141f0:	d001      	beq.n	80141f6 <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 80141f2:	2301      	movs	r3, #1
 80141f4:	e000      	b.n	80141f8 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }
  
  return HAL_OK;
 80141f6:	2300      	movs	r3, #0
}
 80141f8:	4618      	mov	r0, r3
 80141fa:	3718      	adds	r7, #24
 80141fc:	46bd      	mov	sp, r7
 80141fe:	bd80      	pop	{r7, pc}
 8014200:	40021000 	.word	0x40021000
 8014204:	40022000 	.word	0x40022000

08014208 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8014208:	b580      	push	{r7, lr}
 801420a:	b086      	sub	sp, #24
 801420c:	af00      	add	r7, sp, #0
 801420e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8014210:	2300      	movs	r3, #0
 8014212:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8014214:	2300      	movs	r3, #0
 8014216:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8014218:	2300      	movs	r3, #0
 801421a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 801421c:	2300      	movs	r3, #0
 801421e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	681b      	ldr	r3, [r3, #0]
 8014224:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014228:	2b00      	cmp	r3, #0
 801422a:	d041      	beq.n	80142b0 <HAL_RCCEx_PeriphCLKConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 801422c:	687b      	ldr	r3, [r7, #4]
 801422e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014230:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8014234:	d02a      	beq.n	801428c <HAL_RCCEx_PeriphCLKConfig+0x84>
 8014236:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 801423a:	d824      	bhi.n	8014286 <HAL_RCCEx_PeriphCLKConfig+0x7e>
 801423c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8014240:	d008      	beq.n	8014254 <HAL_RCCEx_PeriphCLKConfig+0x4c>
 8014242:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8014246:	d81e      	bhi.n	8014286 <HAL_RCCEx_PeriphCLKConfig+0x7e>
 8014248:	2b00      	cmp	r3, #0
 801424a:	d00a      	beq.n	8014262 <HAL_RCCEx_PeriphCLKConfig+0x5a>
 801424c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8014250:	d010      	beq.n	8014274 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8014252:	e018      	b.n	8014286 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8014254:	4b83      	ldr	r3, [pc, #524]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014256:	68db      	ldr	r3, [r3, #12]
 8014258:	4a82      	ldr	r2, [pc, #520]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 801425a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801425e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8014260:	e015      	b.n	801428e <HAL_RCCEx_PeriphCLKConfig+0x86>

    case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8014262:	687b      	ldr	r3, [r7, #4]
 8014264:	3304      	adds	r3, #4
 8014266:	2100      	movs	r1, #0
 8014268:	4618      	mov	r0, r3
 801426a:	f000 fadd 	bl	8014828 <RCCEx_PLLSAI1_Config>
 801426e:	4603      	mov	r3, r0
 8014270:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8014272:	e00c      	b.n	801428e <HAL_RCCEx_PeriphCLKConfig+0x86>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	3320      	adds	r3, #32
 8014278:	2100      	movs	r1, #0
 801427a:	4618      	mov	r0, r3
 801427c:	f000 fc2c 	bl	8014ad8 <RCCEx_PLLSAI2_Config>
 8014280:	4603      	mov	r3, r0
 8014282:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8014284:	e003      	b.n	801428e <HAL_RCCEx_PeriphCLKConfig+0x86>
    case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8014286:	2301      	movs	r3, #1
 8014288:	74fb      	strb	r3, [r7, #19]
      break;
 801428a:	e000      	b.n	801428e <HAL_RCCEx_PeriphCLKConfig+0x86>
      break;
 801428c:	bf00      	nop
    }

    if(ret == HAL_OK)
 801428e:	7cfb      	ldrb	r3, [r7, #19]
 8014290:	2b00      	cmp	r3, #0
 8014292:	d10b      	bne.n	80142ac <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8014294:	4b73      	ldr	r3, [pc, #460]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801429a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 801429e:	687b      	ldr	r3, [r7, #4]
 80142a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80142a2:	4970      	ldr	r1, [pc, #448]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80142a4:	4313      	orrs	r3, r2
 80142a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80142aa:	e001      	b.n	80142b0 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80142ac:	7cfb      	ldrb	r3, [r7, #19]
 80142ae:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	681b      	ldr	r3, [r3, #0]
 80142b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80142b8:	2b00      	cmp	r3, #0
 80142ba:	d041      	beq.n	8014340 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80142c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80142c4:	d02a      	beq.n	801431c <HAL_RCCEx_PeriphCLKConfig+0x114>
 80142c6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80142ca:	d824      	bhi.n	8014316 <HAL_RCCEx_PeriphCLKConfig+0x10e>
 80142cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80142d0:	d008      	beq.n	80142e4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 80142d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80142d6:	d81e      	bhi.n	8014316 <HAL_RCCEx_PeriphCLKConfig+0x10e>
 80142d8:	2b00      	cmp	r3, #0
 80142da:	d00a      	beq.n	80142f2 <HAL_RCCEx_PeriphCLKConfig+0xea>
 80142dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80142e0:	d010      	beq.n	8014304 <HAL_RCCEx_PeriphCLKConfig+0xfc>
 80142e2:	e018      	b.n	8014316 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80142e4:	4b5f      	ldr	r3, [pc, #380]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80142e6:	68db      	ldr	r3, [r3, #12]
 80142e8:	4a5e      	ldr	r2, [pc, #376]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80142ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80142ee:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80142f0:	e015      	b.n	801431e <HAL_RCCEx_PeriphCLKConfig+0x116>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	3304      	adds	r3, #4
 80142f6:	2100      	movs	r1, #0
 80142f8:	4618      	mov	r0, r3
 80142fa:	f000 fa95 	bl	8014828 <RCCEx_PLLSAI1_Config>
 80142fe:	4603      	mov	r3, r0
 8014300:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8014302:	e00c      	b.n	801431e <HAL_RCCEx_PeriphCLKConfig+0x116>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	3320      	adds	r3, #32
 8014308:	2100      	movs	r1, #0
 801430a:	4618      	mov	r0, r3
 801430c:	f000 fbe4 	bl	8014ad8 <RCCEx_PLLSAI2_Config>
 8014310:	4603      	mov	r3, r0
 8014312:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8014314:	e003      	b.n	801431e <HAL_RCCEx_PeriphCLKConfig+0x116>
    case RCC_SAI2CLKSOURCE_PIN:      /* External clock is used as source of SAI2 clock*/
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8014316:	2301      	movs	r3, #1
 8014318:	74fb      	strb	r3, [r7, #19]
      break;
 801431a:	e000      	b.n	801431e <HAL_RCCEx_PeriphCLKConfig+0x116>
      break;
 801431c:	bf00      	nop
    }

    if(ret == HAL_OK)
 801431e:	7cfb      	ldrb	r3, [r7, #19]
 8014320:	2b00      	cmp	r3, #0
 8014322:	d10b      	bne.n	801433c <HAL_RCCEx_PeriphCLKConfig+0x134>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8014324:	4b4f      	ldr	r3, [pc, #316]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014326:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801432a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8014332:	494c      	ldr	r1, [pc, #304]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014334:	4313      	orrs	r3, r2
 8014336:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 801433a:	e001      	b.n	8014340 <HAL_RCCEx_PeriphCLKConfig+0x138>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801433c:	7cfb      	ldrb	r3, [r7, #19]
 801433e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	681b      	ldr	r3, [r3, #0]
 8014344:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8014348:	2b00      	cmp	r3, #0
 801434a:	f000 809a 	beq.w	8014482 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    FlagStatus       pwrclkchanged = RESET;
 801434e:	2300      	movs	r3, #0
 8014350:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8014352:	4b44      	ldr	r3, [pc, #272]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014356:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801435a:	2b00      	cmp	r3, #0
 801435c:	d10d      	bne.n	801437a <HAL_RCCEx_PeriphCLKConfig+0x172>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801435e:	4b41      	ldr	r3, [pc, #260]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014362:	4a40      	ldr	r2, [pc, #256]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014368:	6593      	str	r3, [r2, #88]	@ 0x58
 801436a:	4b3e      	ldr	r3, [pc, #248]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 801436c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801436e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8014372:	60bb      	str	r3, [r7, #8]
 8014374:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8014376:	2301      	movs	r3, #1
 8014378:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 801437a:	4b3b      	ldr	r3, [pc, #236]	@ (8014468 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 801437c:	681b      	ldr	r3, [r3, #0]
 801437e:	4a3a      	ldr	r2, [pc, #232]	@ (8014468 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8014380:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8014384:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8014386:	f7fc ff15 	bl	80111b4 <HAL_GetTick>
 801438a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 801438c:	e009      	b.n	80143a2 <HAL_RCCEx_PeriphCLKConfig+0x19a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801438e:	f7fc ff11 	bl	80111b4 <HAL_GetTick>
 8014392:	4602      	mov	r2, r0
 8014394:	68fb      	ldr	r3, [r7, #12]
 8014396:	1ad3      	subs	r3, r2, r3
 8014398:	2b02      	cmp	r3, #2
 801439a:	d902      	bls.n	80143a2 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      {
        ret = HAL_TIMEOUT;
 801439c:	2303      	movs	r3, #3
 801439e:	74fb      	strb	r3, [r7, #19]
        break;
 80143a0:	e005      	b.n	80143ae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80143a2:	4b31      	ldr	r3, [pc, #196]	@ (8014468 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80143a4:	681b      	ldr	r3, [r3, #0]
 80143a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	d0ef      	beq.n	801438e <HAL_RCCEx_PeriphCLKConfig+0x186>
      }
    }

    if(ret == HAL_OK)
 80143ae:	7cfb      	ldrb	r3, [r7, #19]
 80143b0:	2b00      	cmp	r3, #0
 80143b2:	d15b      	bne.n	801446c <HAL_RCCEx_PeriphCLKConfig+0x264>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80143b4:	4b2b      	ldr	r3, [pc, #172]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80143b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80143ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80143be:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80143c0:	697b      	ldr	r3, [r7, #20]
 80143c2:	2b00      	cmp	r3, #0
 80143c4:	d01f      	beq.n	8014406 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 80143c6:	687b      	ldr	r3, [r7, #4]
 80143c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80143cc:	697a      	ldr	r2, [r7, #20]
 80143ce:	429a      	cmp	r2, r3
 80143d0:	d019      	beq.n	8014406 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80143d2:	4b24      	ldr	r3, [pc, #144]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80143d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80143d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80143dc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80143de:	4b21      	ldr	r3, [pc, #132]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80143e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80143e4:	4a1f      	ldr	r2, [pc, #124]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80143e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80143ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80143ee:	4b1d      	ldr	r3, [pc, #116]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80143f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80143f4:	4a1b      	ldr	r2, [pc, #108]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80143f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80143fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80143fe:	4a19      	ldr	r2, [pc, #100]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014400:	697b      	ldr	r3, [r7, #20]
 8014402:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8014406:	697b      	ldr	r3, [r7, #20]
 8014408:	f003 0301 	and.w	r3, r3, #1
 801440c:	2b00      	cmp	r3, #0
 801440e:	d016      	beq.n	801443e <HAL_RCCEx_PeriphCLKConfig+0x236>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014410:	f7fc fed0 	bl	80111b4 <HAL_GetTick>
 8014414:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8014416:	e00b      	b.n	8014430 <HAL_RCCEx_PeriphCLKConfig+0x228>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8014418:	f7fc fecc 	bl	80111b4 <HAL_GetTick>
 801441c:	4602      	mov	r2, r0
 801441e:	68fb      	ldr	r3, [r7, #12]
 8014420:	1ad3      	subs	r3, r2, r3
 8014422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8014426:	4293      	cmp	r3, r2
 8014428:	d902      	bls.n	8014430 <HAL_RCCEx_PeriphCLKConfig+0x228>
          {
            ret = HAL_TIMEOUT;
 801442a:	2303      	movs	r3, #3
 801442c:	74fb      	strb	r3, [r7, #19]
            break;
 801442e:	e006      	b.n	801443e <HAL_RCCEx_PeriphCLKConfig+0x236>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8014430:	4b0c      	ldr	r3, [pc, #48]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014436:	f003 0302 	and.w	r3, r3, #2
 801443a:	2b00      	cmp	r3, #0
 801443c:	d0ec      	beq.n	8014418 <HAL_RCCEx_PeriphCLKConfig+0x210>
          }
        }
      }
      
      if(ret == HAL_OK)
 801443e:	7cfb      	ldrb	r3, [r7, #19]
 8014440:	2b00      	cmp	r3, #0
 8014442:	d10c      	bne.n	801445e <HAL_RCCEx_PeriphCLKConfig+0x256>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8014444:	4b07      	ldr	r3, [pc, #28]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801444a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801444e:	687b      	ldr	r3, [r7, #4]
 8014450:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014454:	4903      	ldr	r1, [pc, #12]	@ (8014464 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014456:	4313      	orrs	r3, r2
 8014458:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 801445c:	e008      	b.n	8014470 <HAL_RCCEx_PeriphCLKConfig+0x268>
      }
      else
      {
        /* set overall return value */
        status = ret;
 801445e:	7cfb      	ldrb	r3, [r7, #19]
 8014460:	74bb      	strb	r3, [r7, #18]
 8014462:	e005      	b.n	8014470 <HAL_RCCEx_PeriphCLKConfig+0x268>
 8014464:	40021000 	.word	0x40021000
 8014468:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 801446c:	7cfb      	ldrb	r3, [r7, #19]
 801446e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8014470:	7c7b      	ldrb	r3, [r7, #17]
 8014472:	2b01      	cmp	r3, #1
 8014474:	d105      	bne.n	8014482 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8014476:	4b9e      	ldr	r3, [pc, #632]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801447a:	4a9d      	ldr	r2, [pc, #628]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801447c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8014480:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	681b      	ldr	r3, [r3, #0]
 8014486:	f003 0301 	and.w	r3, r3, #1
 801448a:	2b00      	cmp	r3, #0
 801448c:	d00a      	beq.n	80144a4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 801448e:	4b98      	ldr	r3, [pc, #608]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014494:	f023 0203 	bic.w	r2, r3, #3
 8014498:	687b      	ldr	r3, [r7, #4]
 801449a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801449c:	4994      	ldr	r1, [pc, #592]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801449e:	4313      	orrs	r3, r2
 80144a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80144a4:	687b      	ldr	r3, [r7, #4]
 80144a6:	681b      	ldr	r3, [r3, #0]
 80144a8:	f003 0302 	and.w	r3, r3, #2
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d00a      	beq.n	80144c6 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80144b0:	4b8f      	ldr	r3, [pc, #572]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80144b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80144b6:	f023 020c 	bic.w	r2, r3, #12
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80144be:	498c      	ldr	r1, [pc, #560]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80144c0:	4313      	orrs	r3, r2
 80144c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	681b      	ldr	r3, [r3, #0]
 80144ca:	f003 0304 	and.w	r3, r3, #4
 80144ce:	2b00      	cmp	r3, #0
 80144d0:	d00a      	beq.n	80144e8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80144d2:	4b87      	ldr	r3, [pc, #540]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80144d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80144d8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80144e0:	4983      	ldr	r1, [pc, #524]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80144e2:	4313      	orrs	r3, r2
 80144e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80144e8:	687b      	ldr	r3, [r7, #4]
 80144ea:	681b      	ldr	r3, [r3, #0]
 80144ec:	f003 0308 	and.w	r3, r3, #8
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	d00a      	beq.n	801450a <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80144f4:	4b7e      	ldr	r3, [pc, #504]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80144f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80144fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80144fe:	687b      	ldr	r3, [r7, #4]
 8014500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014502:	497b      	ldr	r1, [pc, #492]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014504:	4313      	orrs	r3, r2
 8014506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	681b      	ldr	r3, [r3, #0]
 801450e:	f003 0310 	and.w	r3, r3, #16
 8014512:	2b00      	cmp	r3, #0
 8014514:	d00a      	beq.n	801452c <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8014516:	4b76      	ldr	r3, [pc, #472]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801451c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8014520:	687b      	ldr	r3, [r7, #4]
 8014522:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014524:	4972      	ldr	r1, [pc, #456]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014526:	4313      	orrs	r3, r2
 8014528:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 801452c:	687b      	ldr	r3, [r7, #4]
 801452e:	681b      	ldr	r3, [r3, #0]
 8014530:	f003 0320 	and.w	r3, r3, #32
 8014534:	2b00      	cmp	r3, #0
 8014536:	d00a      	beq.n	801454e <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8014538:	4b6d      	ldr	r3, [pc, #436]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801453a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801453e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8014542:	687b      	ldr	r3, [r7, #4]
 8014544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014546:	496a      	ldr	r1, [pc, #424]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014548:	4313      	orrs	r3, r2
 801454a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 801454e:	687b      	ldr	r3, [r7, #4]
 8014550:	681b      	ldr	r3, [r3, #0]
 8014552:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8014556:	2b00      	cmp	r3, #0
 8014558:	d00a      	beq.n	8014570 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 801455a:	4b65      	ldr	r3, [pc, #404]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801455c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014560:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8014564:	687b      	ldr	r3, [r7, #4]
 8014566:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8014568:	4961      	ldr	r1, [pc, #388]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801456a:	4313      	orrs	r3, r2
 801456c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	681b      	ldr	r3, [r3, #0]
 8014574:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8014578:	2b00      	cmp	r3, #0
 801457a:	d00a      	beq.n	8014592 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 801457c:	4b5c      	ldr	r3, [pc, #368]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801457e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014582:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8014586:	687b      	ldr	r3, [r7, #4]
 8014588:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801458a:	4959      	ldr	r1, [pc, #356]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801458c:	4313      	orrs	r3, r2
 801458e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	681b      	ldr	r3, [r3, #0]
 8014596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801459a:	2b00      	cmp	r3, #0
 801459c:	d00a      	beq.n	80145b4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 801459e:	4b54      	ldr	r3, [pc, #336]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80145a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80145a4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80145a8:	687b      	ldr	r3, [r7, #4]
 80145aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80145ac:	4950      	ldr	r1, [pc, #320]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80145ae:	4313      	orrs	r3, r2
 80145b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)  

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	681b      	ldr	r3, [r3, #0]
 80145b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80145bc:	2b00      	cmp	r3, #0
 80145be:	d00a      	beq.n	80145d6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80145c0:	4b4b      	ldr	r3, [pc, #300]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80145c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80145c6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80145ca:	687b      	ldr	r3, [r7, #4]
 80145cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80145ce:	4948      	ldr	r1, [pc, #288]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80145d0:	4313      	orrs	r3, r2
 80145d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80145d6:	687b      	ldr	r3, [r7, #4]
 80145d8:	681b      	ldr	r3, [r3, #0]
 80145da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80145de:	2b00      	cmp	r3, #0
 80145e0:	d00a      	beq.n	80145f8 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80145e2:	4b43      	ldr	r3, [pc, #268]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80145e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80145e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80145f0:	493f      	ldr	r1, [pc, #252]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80145f2:	4313      	orrs	r3, r2
 80145f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	681b      	ldr	r3, [r3, #0]
 80145fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014600:	2b00      	cmp	r3, #0
 8014602:	d028      	beq.n	8014656 <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8014604:	4b3a      	ldr	r3, [pc, #232]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801460a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014612:	4937      	ldr	r1, [pc, #220]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014614:	4313      	orrs	r3, r2
 8014616:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 801461a:	687b      	ldr	r3, [r7, #4]
 801461c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801461e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8014622:	d106      	bne.n	8014632 <HAL_RCCEx_PeriphCLKConfig+0x42a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8014624:	4b32      	ldr	r3, [pc, #200]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014626:	68db      	ldr	r3, [r3, #12]
 8014628:	4a31      	ldr	r2, [pc, #196]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801462a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801462e:	60d3      	str	r3, [r2, #12]
 8014630:	e011      	b.n	8014656 <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8014632:	687b      	ldr	r3, [r7, #4]
 8014634:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014636:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801463a:	d10c      	bne.n	8014656 <HAL_RCCEx_PeriphCLKConfig+0x44e>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	3304      	adds	r3, #4
 8014640:	2101      	movs	r1, #1
 8014642:	4618      	mov	r0, r3
 8014644:	f000 f8f0 	bl	8014828 <RCCEx_PLLSAI1_Config>
 8014648:	4603      	mov	r3, r0
 801464a:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 801464c:	7cfb      	ldrb	r3, [r7, #19]
 801464e:	2b00      	cmp	r3, #0
 8014650:	d001      	beq.n	8014656 <HAL_RCCEx_PeriphCLKConfig+0x44e>
      {
        /* set overall return value */
        status = ret;
 8014652:	7cfb      	ldrb	r3, [r7, #19]
 8014654:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	681b      	ldr	r3, [r3, #0]
 801465a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801465e:	2b00      	cmp	r3, #0
 8014660:	d028      	beq.n	80146b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8014662:	4b23      	ldr	r3, [pc, #140]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014668:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 801466c:	687b      	ldr	r3, [r7, #4]
 801466e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014670:	491f      	ldr	r1, [pc, #124]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014672:	4313      	orrs	r3, r2
 8014674:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801467c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8014680:	d106      	bne.n	8014690 <HAL_RCCEx_PeriphCLKConfig+0x488>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8014682:	4b1b      	ldr	r3, [pc, #108]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014684:	68db      	ldr	r3, [r3, #12]
 8014686:	4a1a      	ldr	r2, [pc, #104]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014688:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801468c:	60d3      	str	r3, [r2, #12]
 801468e:	e011      	b.n	80146b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
    }
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8014690:	687b      	ldr	r3, [r7, #4]
 8014692:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014694:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8014698:	d10c      	bne.n	80146b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 801469a:	687b      	ldr	r3, [r7, #4]
 801469c:	3304      	adds	r3, #4
 801469e:	2101      	movs	r1, #1
 80146a0:	4618      	mov	r0, r3
 80146a2:	f000 f8c1 	bl	8014828 <RCCEx_PLLSAI1_Config>
 80146a6:	4603      	mov	r3, r0
 80146a8:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 80146aa:	7cfb      	ldrb	r3, [r7, #19]
 80146ac:	2b00      	cmp	r3, #0
 80146ae:	d001      	beq.n	80146b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
      {
        /* set overall return value */
        status = ret;
 80146b0:	7cfb      	ldrb	r3, [r7, #19]
 80146b2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	681b      	ldr	r3, [r3, #0]
 80146b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80146bc:	2b00      	cmp	r3, #0
 80146be:	d02b      	beq.n	8014718 <HAL_RCCEx_PeriphCLKConfig+0x510>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80146c0:	4b0b      	ldr	r3, [pc, #44]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80146c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80146c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80146ce:	4908      	ldr	r1, [pc, #32]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80146d0:	4313      	orrs	r3, r2
 80146d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80146da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80146de:	d109      	bne.n	80146f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80146e0:	4b03      	ldr	r3, [pc, #12]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80146e2:	68db      	ldr	r3, [r3, #12]
 80146e4:	4a02      	ldr	r2, [pc, #8]	@ (80146f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80146e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80146ea:	60d3      	str	r3, [r2, #12]
 80146ec:	e014      	b.n	8014718 <HAL_RCCEx_PeriphCLKConfig+0x510>
 80146ee:	bf00      	nop
 80146f0:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80146f4:	687b      	ldr	r3, [r7, #4]
 80146f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80146f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80146fc:	d10c      	bne.n	8014718 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80146fe:	687b      	ldr	r3, [r7, #4]
 8014700:	3304      	adds	r3, #4
 8014702:	2101      	movs	r1, #1
 8014704:	4618      	mov	r0, r3
 8014706:	f000 f88f 	bl	8014828 <RCCEx_PLLSAI1_Config>
 801470a:	4603      	mov	r3, r0
 801470c:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 801470e:	7cfb      	ldrb	r3, [r7, #19]
 8014710:	2b00      	cmp	r3, #0
 8014712:	d001      	beq.n	8014718 <HAL_RCCEx_PeriphCLKConfig+0x510>
      {
        /* set overall return value */
        status = ret;
 8014714:	7cfb      	ldrb	r3, [r7, #19]
 8014716:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8014718:	687b      	ldr	r3, [r7, #4]
 801471a:	681b      	ldr	r3, [r3, #0]
 801471c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8014720:	2b00      	cmp	r3, #0
 8014722:	d02f      	beq.n	8014784 <HAL_RCCEx_PeriphCLKConfig+0x57c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8014724:	4b2b      	ldr	r3, [pc, #172]	@ (80147d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>)
 8014726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801472a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014732:	4928      	ldr	r1, [pc, #160]	@ (80147d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>)
 8014734:	4313      	orrs	r3, r2
 8014736:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801473e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014742:	d10d      	bne.n	8014760 <HAL_RCCEx_PeriphCLKConfig+0x558>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8014744:	687b      	ldr	r3, [r7, #4]
 8014746:	3304      	adds	r3, #4
 8014748:	2102      	movs	r1, #2
 801474a:	4618      	mov	r0, r3
 801474c:	f000 f86c 	bl	8014828 <RCCEx_PLLSAI1_Config>
 8014750:	4603      	mov	r3, r0
 8014752:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8014754:	7cfb      	ldrb	r3, [r7, #19]
 8014756:	2b00      	cmp	r3, #0
 8014758:	d014      	beq.n	8014784 <HAL_RCCEx_PeriphCLKConfig+0x57c>
      {
        /* set overall return value */
        status = ret;
 801475a:	7cfb      	ldrb	r3, [r7, #19]
 801475c:	74bb      	strb	r3, [r7, #18]
 801475e:	e011      	b.n	8014784 <HAL_RCCEx_PeriphCLKConfig+0x57c>
      }
    }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8014760:	687b      	ldr	r3, [r7, #4]
 8014762:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014764:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8014768:	d10c      	bne.n	8014784 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 801476a:	687b      	ldr	r3, [r7, #4]
 801476c:	3320      	adds	r3, #32
 801476e:	2102      	movs	r1, #2
 8014770:	4618      	mov	r0, r3
 8014772:	f000 f9b1 	bl	8014ad8 <RCCEx_PLLSAI2_Config>
 8014776:	4603      	mov	r3, r0
 8014778:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 801477a:	7cfb      	ldrb	r3, [r7, #19]
 801477c:	2b00      	cmp	r3, #0
 801477e:	d001      	beq.n	8014784 <HAL_RCCEx_PeriphCLKConfig+0x57c>
      {
        /* set overall return value */
        status = ret;
 8014780:	7cfb      	ldrb	r3, [r7, #19]
 8014782:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8014784:	687b      	ldr	r3, [r7, #4]
 8014786:	681b      	ldr	r3, [r3, #0]
 8014788:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801478c:	2b00      	cmp	r3, #0
 801478e:	d00a      	beq.n	80147a6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8014790:	4b10      	ldr	r3, [pc, #64]	@ (80147d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>)
 8014792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014796:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 801479a:	687b      	ldr	r3, [r7, #4]
 801479c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801479e:	490d      	ldr	r1, [pc, #52]	@ (80147d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>)
 80147a0:	4313      	orrs	r3, r2
 80147a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	681b      	ldr	r3, [r3, #0]
 80147aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	d00b      	beq.n	80147ca <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80147b2:	4b08      	ldr	r3, [pc, #32]	@ (80147d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>)
 80147b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80147b8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80147c2:	4904      	ldr	r1, [pc, #16]	@ (80147d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>)
 80147c4:	4313      	orrs	r3, r2
 80147c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* DFSDM1_Filter0 */

  return status;
 80147ca:	7cbb      	ldrb	r3, [r7, #18]
}
 80147cc:	4618      	mov	r0, r3
 80147ce:	3718      	adds	r7, #24
 80147d0:	46bd      	mov	sp, r7
 80147d2:	bd80      	pop	{r7, pc}
 80147d4:	40021000 	.word	0x40021000

080147d8 <HAL_RCCEx_DisableLSECSS>:
  * @brief  Disable the LSE Clock Security System.
  * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
  * @retval None
  */
void HAL_RCCEx_DisableLSECSS(void)
{
 80147d8:	b480      	push	{r7}
 80147da:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 80147dc:	4b09      	ldr	r3, [pc, #36]	@ (8014804 <HAL_RCCEx_DisableLSECSS+0x2c>)
 80147de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80147e2:	4a08      	ldr	r2, [pc, #32]	@ (8014804 <HAL_RCCEx_DisableLSECSS+0x2c>)
 80147e4:	f023 0320 	bic.w	r3, r3, #32
 80147e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  
  /* Disable LSE CSS IT if any */
  __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 80147ec:	4b05      	ldr	r3, [pc, #20]	@ (8014804 <HAL_RCCEx_DisableLSECSS+0x2c>)
 80147ee:	699b      	ldr	r3, [r3, #24]
 80147f0:	4a04      	ldr	r2, [pc, #16]	@ (8014804 <HAL_RCCEx_DisableLSECSS+0x2c>)
 80147f2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80147f6:	6193      	str	r3, [r2, #24]
}
 80147f8:	bf00      	nop
 80147fa:	46bd      	mov	sp, r7
 80147fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014800:	4770      	bx	lr
 8014802:	bf00      	nop
 8014804:	40021000 	.word	0x40021000

08014808 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8014808:	b480      	push	{r7}
 801480a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 801480c:	4b05      	ldr	r3, [pc, #20]	@ (8014824 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 801480e:	681b      	ldr	r3, [r3, #0]
 8014810:	4a04      	ldr	r2, [pc, #16]	@ (8014824 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8014812:	f043 0304 	orr.w	r3, r3, #4
 8014816:	6013      	str	r3, [r2, #0]
}
 8014818:	bf00      	nop
 801481a:	46bd      	mov	sp, r7
 801481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014820:	4770      	bx	lr
 8014822:	bf00      	nop
 8014824:	40021000 	.word	0x40021000

08014828 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8014828:	b580      	push	{r7, lr}
 801482a:	b094      	sub	sp, #80	@ 0x50
 801482c:	af00      	add	r7, sp, #0
 801482e:	6078      	str	r0, [r7, #4]
 8014830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8014832:	2300      	movs	r3, #0
 8014834:	64bb      	str	r3, [r7, #72]	@ 0x48
  HAL_StatusTypeDef status = HAL_OK;
 8014836:	2300      	movs	r3, #0
 8014838:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
  
  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 801483c:	4ba5      	ldr	r3, [pc, #660]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 801483e:	68db      	ldr	r3, [r3, #12]
 8014840:	f003 0303 	and.w	r3, r3, #3
 8014844:	2b00      	cmp	r3, #0
 8014846:	d023      	beq.n	8014890 <RCCEx_PLLSAI1_Config+0x68>
  {
    /* PLL clock source and divider M already set, check that no request for change  */ 
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8014848:	4ba2      	ldr	r3, [pc, #648]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 801484a:	68db      	ldr	r3, [r3, #12]
 801484c:	f003 0203 	and.w	r2, r3, #3
 8014850:	687b      	ldr	r3, [r7, #4]
 8014852:	681b      	ldr	r3, [r3, #0]
 8014854:	429a      	cmp	r2, r3
 8014856:	d117      	bne.n	8014888 <RCCEx_PLLSAI1_Config+0x60>
       || 
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8014858:	687b      	ldr	r3, [r7, #4]
 801485a:	681b      	ldr	r3, [r3, #0]
       || 
 801485c:	2b00      	cmp	r3, #0
 801485e:	d013      	beq.n	8014888 <RCCEx_PLLSAI1_Config+0x60>
       || 
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U) != PllSai1->PLLSAI1M)
 8014860:	4b9c      	ldr	r3, [pc, #624]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014862:	68db      	ldr	r3, [r3, #12]
 8014864:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8014868:	2370      	movs	r3, #112	@ 0x70
 801486a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801486c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801486e:	fa93 f3a3 	rbit	r3, r3
 8014872:	643b      	str	r3, [r7, #64]	@ 0x40
  return(result);
 8014874:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014876:	fab3 f383 	clz	r3, r3
 801487a:	fa22 f303 	lsr.w	r3, r2, r3
 801487e:	1c5a      	adds	r2, r3, #1
 8014880:	687b      	ldr	r3, [r7, #4]
 8014882:	685b      	ldr	r3, [r3, #4]
       || 
 8014884:	429a      	cmp	r2, r3
 8014886:	d057      	beq.n	8014938 <RCCEx_PLLSAI1_Config+0x110>
      )
    {
      status = HAL_ERROR;
 8014888:	2301      	movs	r3, #1
 801488a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 801488e:	e053      	b.n	8014938 <RCCEx_PLLSAI1_Config+0x110>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	681b      	ldr	r3, [r3, #0]
 8014894:	2b03      	cmp	r3, #3
 8014896:	d01a      	beq.n	80148ce <RCCEx_PLLSAI1_Config+0xa6>
 8014898:	2b03      	cmp	r3, #3
 801489a:	d828      	bhi.n	80148ee <RCCEx_PLLSAI1_Config+0xc6>
 801489c:	2b01      	cmp	r3, #1
 801489e:	d002      	beq.n	80148a6 <RCCEx_PLLSAI1_Config+0x7e>
 80148a0:	2b02      	cmp	r3, #2
 80148a2:	d00a      	beq.n	80148ba <RCCEx_PLLSAI1_Config+0x92>
 80148a4:	e023      	b.n	80148ee <RCCEx_PLLSAI1_Config+0xc6>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80148a6:	4b8b      	ldr	r3, [pc, #556]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 80148a8:	681b      	ldr	r3, [r3, #0]
 80148aa:	f003 0302 	and.w	r3, r3, #2
 80148ae:	2b00      	cmp	r3, #0
 80148b0:	d121      	bne.n	80148f6 <RCCEx_PLLSAI1_Config+0xce>
      {
        status = HAL_ERROR;
 80148b2:	2301      	movs	r3, #1
 80148b4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      }
      break;
 80148b8:	e01d      	b.n	80148f6 <RCCEx_PLLSAI1_Config+0xce>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80148ba:	4b86      	ldr	r3, [pc, #536]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 80148bc:	681b      	ldr	r3, [r3, #0]
 80148be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	d119      	bne.n	80148fa <RCCEx_PLLSAI1_Config+0xd2>
      {
        status = HAL_ERROR;
 80148c6:	2301      	movs	r3, #1
 80148c8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      }
      break;
 80148cc:	e015      	b.n	80148fa <RCCEx_PLLSAI1_Config+0xd2>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80148ce:	4b81      	ldr	r3, [pc, #516]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 80148d0:	681b      	ldr	r3, [r3, #0]
 80148d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	d111      	bne.n	80148fe <RCCEx_PLLSAI1_Config+0xd6>
 80148da:	4b7e      	ldr	r3, [pc, #504]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 80148dc:	681b      	ldr	r3, [r3, #0]
 80148de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80148e2:	2b00      	cmp	r3, #0
 80148e4:	d10b      	bne.n	80148fe <RCCEx_PLLSAI1_Config+0xd6>
      {
        status = HAL_ERROR;
 80148e6:	2301      	movs	r3, #1
 80148e8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      }
      break;
 80148ec:	e007      	b.n	80148fe <RCCEx_PLLSAI1_Config+0xd6>
    default:
      status = HAL_ERROR;
 80148ee:	2301      	movs	r3, #1
 80148f0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      break;
 80148f4:	e004      	b.n	8014900 <RCCEx_PLLSAI1_Config+0xd8>
      break;
 80148f6:	bf00      	nop
 80148f8:	e002      	b.n	8014900 <RCCEx_PLLSAI1_Config+0xd8>
      break;
 80148fa:	bf00      	nop
 80148fc:	e000      	b.n	8014900 <RCCEx_PLLSAI1_Config+0xd8>
      break;
 80148fe:	bf00      	nop
    }
    
    if(status == HAL_OK)
 8014900:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014904:	2b00      	cmp	r3, #0
 8014906:	d117      	bne.n	8014938 <RCCEx_PLLSAI1_Config+0x110>
    {
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLM));
 8014908:	4b72      	ldr	r3, [pc, #456]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 801490a:	68db      	ldr	r3, [r3, #12]
 801490c:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	6819      	ldr	r1, [r3, #0]
 8014914:	687b      	ldr	r3, [r7, #4]
 8014916:	685b      	ldr	r3, [r3, #4]
 8014918:	1e58      	subs	r0, r3, #1
 801491a:	2370      	movs	r3, #112	@ 0x70
 801491c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801491e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014920:	fa93 f3a3 	rbit	r3, r3
 8014924:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 8014926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014928:	fab3 f383 	clz	r3, r3
 801492c:	fa00 f303 	lsl.w	r3, r0, r3
 8014930:	430b      	orrs	r3, r1
 8014932:	4968      	ldr	r1, [pc, #416]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014934:	4313      	orrs	r3, r2
 8014936:	60cb      	str	r3, [r1, #12]
    }
  }
  
  if(status == HAL_OK)
 8014938:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801493c:	2b00      	cmp	r3, #0
 801493e:	f040 80c2 	bne.w	8014ac6 <RCCEx_PLLSAI1_Config+0x29e>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8014942:	4b64      	ldr	r3, [pc, #400]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014944:	681b      	ldr	r3, [r3, #0]
 8014946:	4a63      	ldr	r2, [pc, #396]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014948:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801494c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801494e:	f7fc fc31 	bl	80111b4 <HAL_GetTick>
 8014952:	64b8      	str	r0, [r7, #72]	@ 0x48

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8014954:	e00a      	b.n	801496c <RCCEx_PLLSAI1_Config+0x144>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8014956:	f7fc fc2d 	bl	80111b4 <HAL_GetTick>
 801495a:	4602      	mov	r2, r0
 801495c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801495e:	1ad3      	subs	r3, r2, r3
 8014960:	2b02      	cmp	r3, #2
 8014962:	d903      	bls.n	801496c <RCCEx_PLLSAI1_Config+0x144>
      {
        status = HAL_TIMEOUT;
 8014964:	2303      	movs	r3, #3
 8014966:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        break;
 801496a:	e005      	b.n	8014978 <RCCEx_PLLSAI1_Config+0x150>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 801496c:	4b59      	ldr	r3, [pc, #356]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 801496e:	681b      	ldr	r3, [r3, #0]
 8014970:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8014974:	2b00      	cmp	r3, #0
 8014976:	d1ee      	bne.n	8014956 <RCCEx_PLLSAI1_Config+0x12e>
      }
    }

    if(status == HAL_OK)    
 8014978:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801497c:	2b00      	cmp	r3, #0
 801497e:	f040 80a2 	bne.w	8014ac6 <RCCEx_PLLSAI1_Config+0x29e>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8014982:	683b      	ldr	r3, [r7, #0]
 8014984:	2b00      	cmp	r3, #0
 8014986:	d126      	bne.n	80149d6 <RCCEx_PLLSAI1_Config+0x1ae>
        MODIFY_REG(RCC->PLLSAI1CFGR, 
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV, 
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   (PllSai1->PLLSAI1P << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1PDIV)));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8014988:	4b52      	ldr	r3, [pc, #328]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 801498a:	691b      	ldr	r3, [r3, #16]
 801498c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8014990:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8014994:	687a      	ldr	r2, [r7, #4]
 8014996:	6891      	ldr	r1, [r2, #8]
 8014998:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 801499c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801499e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80149a0:	fa92 f2a2 	rbit	r2, r2
 80149a4:	62ba      	str	r2, [r7, #40]	@ 0x28
  return(result);
 80149a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80149a8:	fab2 f282 	clz	r2, r2
 80149ac:	4091      	lsls	r1, r2
 80149ae:	687a      	ldr	r2, [r7, #4]
 80149b0:	68d2      	ldr	r2, [r2, #12]
 80149b2:	0910      	lsrs	r0, r2, #4
 80149b4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80149b8:	637a      	str	r2, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80149ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80149bc:	fa92 f2a2 	rbit	r2, r2
 80149c0:	633a      	str	r2, [r7, #48]	@ 0x30
  return(result);
 80149c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80149c4:	fab2 f282 	clz	r2, r2
 80149c8:	fa00 f202 	lsl.w	r2, r0, r2
 80149cc:	430a      	orrs	r2, r1
 80149ce:	4941      	ldr	r1, [pc, #260]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 80149d0:	4313      	orrs	r3, r2
 80149d2:	610b      	str	r3, [r1, #16]
 80149d4:	e051      	b.n	8014a7a <RCCEx_PLLSAI1_Config+0x252>
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P, 
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   ((PllSai1->PLLSAI1P >> 4U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1P)));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80149d6:	683b      	ldr	r3, [r7, #0]
 80149d8:	2b01      	cmp	r3, #1
 80149da:	d127      	bne.n	8014a2c <RCCEx_PLLSAI1_Config+0x204>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 80149dc:	4b3d      	ldr	r3, [pc, #244]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 80149de:	691b      	ldr	r3, [r3, #16]
 80149e0:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80149e4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80149e8:	687a      	ldr	r2, [r7, #4]
 80149ea:	6891      	ldr	r1, [r2, #8]
 80149ec:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80149f0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80149f2:	69fa      	ldr	r2, [r7, #28]
 80149f4:	fa92 f2a2 	rbit	r2, r2
 80149f8:	61ba      	str	r2, [r7, #24]
  return(result);
 80149fa:	69ba      	ldr	r2, [r7, #24]
 80149fc:	fab2 f282 	clz	r2, r2
 8014a00:	4091      	lsls	r1, r2
 8014a02:	687a      	ldr	r2, [r7, #4]
 8014a04:	6912      	ldr	r2, [r2, #16]
 8014a06:	0852      	lsrs	r2, r2, #1
 8014a08:	1e50      	subs	r0, r2, #1
 8014a0a:	f44f 02c0 	mov.w	r2, #6291456	@ 0x600000
 8014a0e:	627a      	str	r2, [r7, #36]	@ 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014a10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014a12:	fa92 f2a2 	rbit	r2, r2
 8014a16:	623a      	str	r2, [r7, #32]
  return(result);
 8014a18:	6a3a      	ldr	r2, [r7, #32]
 8014a1a:	fab2 f282 	clz	r2, r2
 8014a1e:	fa00 f202 	lsl.w	r2, r0, r2
 8014a22:	430a      	orrs	r2, r1
 8014a24:	492b      	ldr	r1, [pc, #172]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014a26:	4313      	orrs	r3, r2
 8014a28:	610b      	str	r3, [r1, #16]
 8014a2a:	e026      	b.n	8014a7a <RCCEx_PLLSAI1_Config+0x252>
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8014a2c:	4b29      	ldr	r3, [pc, #164]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014a2e:	691b      	ldr	r3, [r3, #16]
 8014a30:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8014a34:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8014a38:	687a      	ldr	r2, [r7, #4]
 8014a3a:	6891      	ldr	r1, [r2, #8]
 8014a3c:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8014a40:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014a42:	68fa      	ldr	r2, [r7, #12]
 8014a44:	fa92 f2a2 	rbit	r2, r2
 8014a48:	60ba      	str	r2, [r7, #8]
  return(result);
 8014a4a:	68ba      	ldr	r2, [r7, #8]
 8014a4c:	fab2 f282 	clz	r2, r2
 8014a50:	4091      	lsls	r1, r2
 8014a52:	687a      	ldr	r2, [r7, #4]
 8014a54:	6952      	ldr	r2, [r2, #20]
 8014a56:	0852      	lsrs	r2, r2, #1
 8014a58:	1e50      	subs	r0, r2, #1
 8014a5a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8014a5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014a60:	697a      	ldr	r2, [r7, #20]
 8014a62:	fa92 f2a2 	rbit	r2, r2
 8014a66:	613a      	str	r2, [r7, #16]
  return(result);
 8014a68:	693a      	ldr	r2, [r7, #16]
 8014a6a:	fab2 f282 	clz	r2, r2
 8014a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8014a72:	430a      	orrs	r2, r1
 8014a74:	4917      	ldr	r1, [pc, #92]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014a76:	4313      	orrs	r3, r2
 8014a78:	610b      	str	r3, [r1, #16]
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1R)));
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8014a7a:	4b16      	ldr	r3, [pc, #88]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014a7c:	681b      	ldr	r3, [r3, #0]
 8014a7e:	4a15      	ldr	r2, [pc, #84]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014a80:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8014a84:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8014a86:	f7fc fb95 	bl	80111b4 <HAL_GetTick>
 8014a8a:	64b8      	str	r0, [r7, #72]	@ 0x48

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8014a8c:	e00a      	b.n	8014aa4 <RCCEx_PLLSAI1_Config+0x27c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8014a8e:	f7fc fb91 	bl	80111b4 <HAL_GetTick>
 8014a92:	4602      	mov	r2, r0
 8014a94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014a96:	1ad3      	subs	r3, r2, r3
 8014a98:	2b02      	cmp	r3, #2
 8014a9a:	d903      	bls.n	8014aa4 <RCCEx_PLLSAI1_Config+0x27c>
        {
          status = HAL_TIMEOUT;
 8014a9c:	2303      	movs	r3, #3
 8014a9e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          break;
 8014aa2:	e005      	b.n	8014ab0 <RCCEx_PLLSAI1_Config+0x288>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8014aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014aa6:	681b      	ldr	r3, [r3, #0]
 8014aa8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8014aac:	2b00      	cmp	r3, #0
 8014aae:	d0ee      	beq.n	8014a8e <RCCEx_PLLSAI1_Config+0x266>
        }
      }

      if(status == HAL_OK)    
 8014ab0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014ab4:	2b00      	cmp	r3, #0
 8014ab6:	d106      	bne.n	8014ac6 <RCCEx_PLLSAI1_Config+0x29e>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8014ab8:	4b06      	ldr	r3, [pc, #24]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014aba:	691a      	ldr	r2, [r3, #16]
 8014abc:	687b      	ldr	r3, [r7, #4]
 8014abe:	699b      	ldr	r3, [r3, #24]
 8014ac0:	4904      	ldr	r1, [pc, #16]	@ (8014ad4 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014ac2:	4313      	orrs	r3, r2
 8014ac4:	610b      	str	r3, [r1, #16]
      }
    }
  }
  
  return status;
 8014ac6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8014aca:	4618      	mov	r0, r3
 8014acc:	3750      	adds	r7, #80	@ 0x50
 8014ace:	46bd      	mov	sp, r7
 8014ad0:	bd80      	pop	{r7, pc}
 8014ad2:	bf00      	nop
 8014ad4:	40021000 	.word	0x40021000

08014ad8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8014ad8:	b580      	push	{r7, lr}
 8014ada:	b090      	sub	sp, #64	@ 0x40
 8014adc:	af00      	add	r7, sp, #0
 8014ade:	6078      	str	r0, [r7, #4]
 8014ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8014ae2:	2300      	movs	r3, #0
 8014ae4:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_StatusTypeDef status = HAL_OK;
 8014ae6:	2300      	movs	r3, #0
 8014ae8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
  
  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8014aec:	4b8f      	ldr	r3, [pc, #572]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014aee:	68db      	ldr	r3, [r3, #12]
 8014af0:	f003 0303 	and.w	r3, r3, #3
 8014af4:	2b00      	cmp	r3, #0
 8014af6:	d023      	beq.n	8014b40 <RCCEx_PLLSAI2_Config+0x68>
  {
    /* PLL clock source and divider M already set, check that no request for change  */ 
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8014af8:	4b8c      	ldr	r3, [pc, #560]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014afa:	68db      	ldr	r3, [r3, #12]
 8014afc:	f003 0203 	and.w	r2, r3, #3
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	681b      	ldr	r3, [r3, #0]
 8014b04:	429a      	cmp	r2, r3
 8014b06:	d117      	bne.n	8014b38 <RCCEx_PLLSAI2_Config+0x60>
       || 
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8014b08:	687b      	ldr	r3, [r7, #4]
 8014b0a:	681b      	ldr	r3, [r3, #0]
       || 
 8014b0c:	2b00      	cmp	r3, #0
 8014b0e:	d013      	beq.n	8014b38 <RCCEx_PLLSAI2_Config+0x60>
       || 
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U) != PllSai2->PLLSAI2M)
 8014b10:	4b86      	ldr	r3, [pc, #536]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014b12:	68db      	ldr	r3, [r3, #12]
 8014b14:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8014b18:	2370      	movs	r3, #112	@ 0x70
 8014b1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014b1e:	fa93 f3a3 	rbit	r3, r3
 8014b22:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8014b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b26:	fab3 f383 	clz	r3, r3
 8014b2a:	fa22 f303 	lsr.w	r3, r2, r3
 8014b2e:	1c5a      	adds	r2, r3, #1
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	685b      	ldr	r3, [r3, #4]
       || 
 8014b34:	429a      	cmp	r2, r3
 8014b36:	d057      	beq.n	8014be8 <RCCEx_PLLSAI2_Config+0x110>
      )
    {
      status = HAL_ERROR;
 8014b38:	2301      	movs	r3, #1
 8014b3a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8014b3e:	e053      	b.n	8014be8 <RCCEx_PLLSAI2_Config+0x110>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8014b40:	687b      	ldr	r3, [r7, #4]
 8014b42:	681b      	ldr	r3, [r3, #0]
 8014b44:	2b03      	cmp	r3, #3
 8014b46:	d01a      	beq.n	8014b7e <RCCEx_PLLSAI2_Config+0xa6>
 8014b48:	2b03      	cmp	r3, #3
 8014b4a:	d828      	bhi.n	8014b9e <RCCEx_PLLSAI2_Config+0xc6>
 8014b4c:	2b01      	cmp	r3, #1
 8014b4e:	d002      	beq.n	8014b56 <RCCEx_PLLSAI2_Config+0x7e>
 8014b50:	2b02      	cmp	r3, #2
 8014b52:	d00a      	beq.n	8014b6a <RCCEx_PLLSAI2_Config+0x92>
 8014b54:	e023      	b.n	8014b9e <RCCEx_PLLSAI2_Config+0xc6>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8014b56:	4b75      	ldr	r3, [pc, #468]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014b58:	681b      	ldr	r3, [r3, #0]
 8014b5a:	f003 0302 	and.w	r3, r3, #2
 8014b5e:	2b00      	cmp	r3, #0
 8014b60:	d121      	bne.n	8014ba6 <RCCEx_PLLSAI2_Config+0xce>
      {
        status = HAL_ERROR;
 8014b62:	2301      	movs	r3, #1
 8014b64:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
      break;
 8014b68:	e01d      	b.n	8014ba6 <RCCEx_PLLSAI2_Config+0xce>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8014b6a:	4b70      	ldr	r3, [pc, #448]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014b6c:	681b      	ldr	r3, [r3, #0]
 8014b6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8014b72:	2b00      	cmp	r3, #0
 8014b74:	d119      	bne.n	8014baa <RCCEx_PLLSAI2_Config+0xd2>
      {
        status = HAL_ERROR;
 8014b76:	2301      	movs	r3, #1
 8014b78:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
      break;
 8014b7c:	e015      	b.n	8014baa <RCCEx_PLLSAI2_Config+0xd2>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8014b7e:	4b6b      	ldr	r3, [pc, #428]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014b80:	681b      	ldr	r3, [r3, #0]
 8014b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	d111      	bne.n	8014bae <RCCEx_PLLSAI2_Config+0xd6>
 8014b8a:	4b68      	ldr	r3, [pc, #416]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014b8c:	681b      	ldr	r3, [r3, #0]
 8014b8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	d10b      	bne.n	8014bae <RCCEx_PLLSAI2_Config+0xd6>
      {
        status = HAL_ERROR;
 8014b96:	2301      	movs	r3, #1
 8014b98:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
      break;
 8014b9c:	e007      	b.n	8014bae <RCCEx_PLLSAI2_Config+0xd6>
    default:
      status = HAL_ERROR;
 8014b9e:	2301      	movs	r3, #1
 8014ba0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      break;
 8014ba4:	e004      	b.n	8014bb0 <RCCEx_PLLSAI2_Config+0xd8>
      break;
 8014ba6:	bf00      	nop
 8014ba8:	e002      	b.n	8014bb0 <RCCEx_PLLSAI2_Config+0xd8>
      break;
 8014baa:	bf00      	nop
 8014bac:	e000      	b.n	8014bb0 <RCCEx_PLLSAI2_Config+0xd8>
      break;
 8014bae:	bf00      	nop
    }
    
    if(status == HAL_OK)
 8014bb0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	d117      	bne.n	8014be8 <RCCEx_PLLSAI2_Config+0x110>
    {
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLM));
 8014bb8:	4b5c      	ldr	r3, [pc, #368]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014bba:	68db      	ldr	r3, [r3, #12]
 8014bbc:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	6819      	ldr	r1, [r3, #0]
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	685b      	ldr	r3, [r3, #4]
 8014bc8:	1e58      	subs	r0, r3, #1
 8014bca:	2370      	movs	r3, #112	@ 0x70
 8014bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bd0:	fa93 f3a3 	rbit	r3, r3
 8014bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8014bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014bd8:	fab3 f383 	clz	r3, r3
 8014bdc:	fa00 f303 	lsl.w	r3, r0, r3
 8014be0:	430b      	orrs	r3, r1
 8014be2:	4952      	ldr	r1, [pc, #328]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014be4:	4313      	orrs	r3, r2
 8014be6:	60cb      	str	r3, [r1, #12]
    }
  }
  
  if(status == HAL_OK)
 8014be8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	f040 8096 	bne.w	8014d1e <RCCEx_PLLSAI2_Config+0x246>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8014bf2:	4b4e      	ldr	r3, [pc, #312]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014bf4:	681b      	ldr	r3, [r3, #0]
 8014bf6:	4a4d      	ldr	r2, [pc, #308]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014bf8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8014bfc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8014bfe:	f7fc fad9 	bl	80111b4 <HAL_GetTick>
 8014c02:	63b8      	str	r0, [r7, #56]	@ 0x38

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8014c04:	e00a      	b.n	8014c1c <RCCEx_PLLSAI2_Config+0x144>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8014c06:	f7fc fad5 	bl	80111b4 <HAL_GetTick>
 8014c0a:	4602      	mov	r2, r0
 8014c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c0e:	1ad3      	subs	r3, r2, r3
 8014c10:	2b02      	cmp	r3, #2
 8014c12:	d903      	bls.n	8014c1c <RCCEx_PLLSAI2_Config+0x144>
      {
        status = HAL_TIMEOUT;
 8014c14:	2303      	movs	r3, #3
 8014c16:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        break;
 8014c1a:	e005      	b.n	8014c28 <RCCEx_PLLSAI2_Config+0x150>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8014c1c:	4b43      	ldr	r3, [pc, #268]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014c1e:	681b      	ldr	r3, [r3, #0]
 8014c20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8014c24:	2b00      	cmp	r3, #0
 8014c26:	d1ee      	bne.n	8014c06 <RCCEx_PLLSAI2_Config+0x12e>
      }
    }

    if(status == HAL_OK)    
 8014c28:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014c2c:	2b00      	cmp	r3, #0
 8014c2e:	d176      	bne.n	8014d1e <RCCEx_PLLSAI2_Config+0x246>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8014c30:	683b      	ldr	r3, [r7, #0]
 8014c32:	2b00      	cmp	r3, #0
 8014c34:	d126      	bne.n	8014c84 <RCCEx_PLLSAI2_Config+0x1ac>
        MODIFY_REG(RCC->PLLSAI2CFGR, 
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV, 
                   (PllSai2->PLLSAI2N << POSITION_VAL(RCC_PLLSAI2CFGR_PLLSAI2N)) | 
                   (PllSai2->PLLSAI2P << POSITION_VAL(RCC_PLLSAI2CFGR_PLLSAI2PDIV)));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR, 
 8014c36:	4b3d      	ldr	r3, [pc, #244]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014c38:	695b      	ldr	r3, [r3, #20]
 8014c3a:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8014c3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8014c42:	687a      	ldr	r2, [r7, #4]
 8014c44:	6891      	ldr	r1, [r2, #8]
 8014c46:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8014c4a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014c4c:	69fa      	ldr	r2, [r7, #28]
 8014c4e:	fa92 f2a2 	rbit	r2, r2
 8014c52:	61ba      	str	r2, [r7, #24]
  return(result);
 8014c54:	69ba      	ldr	r2, [r7, #24]
 8014c56:	fab2 f282 	clz	r2, r2
 8014c5a:	4091      	lsls	r1, r2
 8014c5c:	687a      	ldr	r2, [r7, #4]
 8014c5e:	68d2      	ldr	r2, [r2, #12]
 8014c60:	0910      	lsrs	r0, r2, #4
 8014c62:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8014c66:	627a      	str	r2, [r7, #36]	@ 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014c68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014c6a:	fa92 f2a2 	rbit	r2, r2
 8014c6e:	623a      	str	r2, [r7, #32]
  return(result);
 8014c70:	6a3a      	ldr	r2, [r7, #32]
 8014c72:	fab2 f282 	clz	r2, r2
 8014c76:	fa00 f202 	lsl.w	r2, r0, r2
 8014c7a:	430a      	orrs	r2, r1
 8014c7c:	492b      	ldr	r1, [pc, #172]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014c7e:	4313      	orrs	r3, r2
 8014c80:	614b      	str	r3, [r1, #20]
 8014c82:	e026      	b.n	8014cd2 <RCCEx_PLLSAI2_Config+0x1fa>
      }
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR, 
 8014c84:	4b29      	ldr	r3, [pc, #164]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014c86:	695b      	ldr	r3, [r3, #20]
 8014c88:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8014c8c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8014c90:	687a      	ldr	r2, [r7, #4]
 8014c92:	6891      	ldr	r1, [r2, #8]
 8014c94:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8014c98:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014c9a:	68fa      	ldr	r2, [r7, #12]
 8014c9c:	fa92 f2a2 	rbit	r2, r2
 8014ca0:	60ba      	str	r2, [r7, #8]
  return(result);
 8014ca2:	68ba      	ldr	r2, [r7, #8]
 8014ca4:	fab2 f282 	clz	r2, r2
 8014ca8:	4091      	lsls	r1, r2
 8014caa:	687a      	ldr	r2, [r7, #4]
 8014cac:	6912      	ldr	r2, [r2, #16]
 8014cae:	0852      	lsrs	r2, r2, #1
 8014cb0:	1e50      	subs	r0, r2, #1
 8014cb2:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8014cb6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014cb8:	697a      	ldr	r2, [r7, #20]
 8014cba:	fa92 f2a2 	rbit	r2, r2
 8014cbe:	613a      	str	r2, [r7, #16]
  return(result);
 8014cc0:	693a      	ldr	r2, [r7, #16]
 8014cc2:	fab2 f282 	clz	r2, r2
 8014cc6:	fa00 f202 	lsl.w	r2, r0, r2
 8014cca:	430a      	orrs	r2, r1
 8014ccc:	4917      	ldr	r1, [pc, #92]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014cce:	4313      	orrs	r3, r2
 8014cd0:	614b      	str	r3, [r1, #20]
                   (PllSai2->PLLSAI2N << POSITION_VAL(RCC_PLLSAI2CFGR_PLLSAI2N)) | 
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << POSITION_VAL(RCC_PLLSAI2CFGR_PLLSAI2R)));
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8014cd2:	4b16      	ldr	r3, [pc, #88]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014cd4:	681b      	ldr	r3, [r3, #0]
 8014cd6:	4a15      	ldr	r2, [pc, #84]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014cdc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8014cde:	f7fc fa69 	bl	80111b4 <HAL_GetTick>
 8014ce2:	63b8      	str	r0, [r7, #56]	@ 0x38

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8014ce4:	e00a      	b.n	8014cfc <RCCEx_PLLSAI2_Config+0x224>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8014ce6:	f7fc fa65 	bl	80111b4 <HAL_GetTick>
 8014cea:	4602      	mov	r2, r0
 8014cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014cee:	1ad3      	subs	r3, r2, r3
 8014cf0:	2b02      	cmp	r3, #2
 8014cf2:	d903      	bls.n	8014cfc <RCCEx_PLLSAI2_Config+0x224>
        {
          status = HAL_TIMEOUT;
 8014cf4:	2303      	movs	r3, #3
 8014cf6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
          break;
 8014cfa:	e005      	b.n	8014d08 <RCCEx_PLLSAI2_Config+0x230>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8014cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014cfe:	681b      	ldr	r3, [r3, #0]
 8014d00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8014d04:	2b00      	cmp	r3, #0
 8014d06:	d0ee      	beq.n	8014ce6 <RCCEx_PLLSAI2_Config+0x20e>
        }
      }

      if(status == HAL_OK)    
 8014d08:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014d0c:	2b00      	cmp	r3, #0
 8014d0e:	d106      	bne.n	8014d1e <RCCEx_PLLSAI2_Config+0x246>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8014d10:	4b06      	ldr	r3, [pc, #24]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014d12:	695a      	ldr	r2, [r3, #20]
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	695b      	ldr	r3, [r3, #20]
 8014d18:	4904      	ldr	r1, [pc, #16]	@ (8014d2c <RCCEx_PLLSAI2_Config+0x254>)
 8014d1a:	4313      	orrs	r3, r2
 8014d1c:	614b      	str	r3, [r1, #20]
      }
    }
  }
  
  return status;
 8014d1e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8014d22:	4618      	mov	r0, r3
 8014d24:	3740      	adds	r7, #64	@ 0x40
 8014d26:	46bd      	mov	sp, r7
 8014d28:	bd80      	pop	{r7, pc}
 8014d2a:	bf00      	nop
 8014d2c:	40021000 	.word	0x40021000

08014d30 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8014d30:	b580      	push	{r7, lr}
 8014d32:	b082      	sub	sp, #8
 8014d34:	af00      	add	r7, sp, #0
 8014d36:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	2b00      	cmp	r3, #0
 8014d3c:	d101      	bne.n	8014d42 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8014d3e:	2301      	movs	r3, #1
 8014d40:	e075      	b.n	8014e2e <HAL_RTC_Init+0xfe>
  assert_param(IS_RTC_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
  assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
  
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8014d48:	b2db      	uxtb	r3, r3
 8014d4a:	2b00      	cmp	r3, #0
 8014d4c:	d106      	bne.n	8014d5c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8014d4e:	687b      	ldr	r3, [r7, #4]
 8014d50:	2200      	movs	r2, #0
 8014d52:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8014d56:	6878      	ldr	r0, [r7, #4]
 8014d58:	f7f0 fcf2 	bl	8005740 <HAL_RTC_MspInit>
  }

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	2202      	movs	r2, #2
 8014d60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8014d64:	687b      	ldr	r3, [r7, #4]
 8014d66:	681b      	ldr	r3, [r3, #0]
 8014d68:	22ca      	movs	r2, #202	@ 0xca
 8014d6a:	625a      	str	r2, [r3, #36]	@ 0x24
 8014d6c:	687b      	ldr	r3, [r7, #4]
 8014d6e:	681b      	ldr	r3, [r3, #0]
 8014d70:	2253      	movs	r2, #83	@ 0x53
 8014d72:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8014d74:	6878      	ldr	r0, [r7, #4]
 8014d76:	f000 fa12 	bl	801519e <RTC_EnterInitMode>
 8014d7a:	4603      	mov	r3, r0
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	d009      	beq.n	8014d94 <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	681b      	ldr	r3, [r3, #0]
 8014d84:	22ff      	movs	r2, #255	@ 0xff
 8014d86:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	2204      	movs	r2, #4
 8014d8c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    return HAL_ERROR;
 8014d90:	2301      	movs	r3, #1
 8014d92:	e04c      	b.n	8014e2e <HAL_RTC_Init+0xfe>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8014d94:	687b      	ldr	r3, [r7, #4]
 8014d96:	681b      	ldr	r3, [r3, #0]
 8014d98:	689b      	ldr	r3, [r3, #8]
 8014d9a:	687a      	ldr	r2, [r7, #4]
 8014d9c:	6812      	ldr	r2, [r2, #0]
 8014d9e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8014da2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014da6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	681b      	ldr	r3, [r3, #0]
 8014dac:	6899      	ldr	r1, [r3, #8]
 8014dae:	687b      	ldr	r3, [r7, #4]
 8014db0:	685a      	ldr	r2, [r3, #4]
 8014db2:	687b      	ldr	r3, [r7, #4]
 8014db4:	691b      	ldr	r3, [r3, #16]
 8014db6:	431a      	orrs	r2, r3
 8014db8:	687b      	ldr	r3, [r7, #4]
 8014dba:	699b      	ldr	r3, [r3, #24]
 8014dbc:	431a      	orrs	r2, r3
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	681b      	ldr	r3, [r3, #0]
 8014dc2:	430a      	orrs	r2, r1
 8014dc4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	681b      	ldr	r3, [r3, #0]
 8014dca:	687a      	ldr	r2, [r7, #4]
 8014dcc:	68d2      	ldr	r2, [r2, #12]
 8014dce:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	681b      	ldr	r3, [r3, #0]
 8014dd4:	6919      	ldr	r1, [r3, #16]
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	689b      	ldr	r3, [r3, #8]
 8014dda:	041a      	lsls	r2, r3, #16
 8014ddc:	687b      	ldr	r3, [r7, #4]
 8014dde:	681b      	ldr	r3, [r3, #0]
 8014de0:	430a      	orrs	r2, r1
 8014de2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	681b      	ldr	r3, [r3, #0]
 8014de8:	68da      	ldr	r2, [r3, #12]
 8014dea:	687b      	ldr	r3, [r7, #4]
 8014dec:	681b      	ldr	r3, [r3, #0]
 8014dee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8014df2:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8014df4:	687b      	ldr	r3, [r7, #4]
 8014df6:	681b      	ldr	r3, [r3, #0]
 8014df8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014dfa:	687b      	ldr	r3, [r7, #4]
 8014dfc:	681b      	ldr	r3, [r3, #0]
 8014dfe:	f022 0203 	bic.w	r2, r2, #3
 8014e02:	64da      	str	r2, [r3, #76]	@ 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	681b      	ldr	r3, [r3, #0]
 8014e08:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	69da      	ldr	r2, [r3, #28]
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	695b      	ldr	r3, [r3, #20]
 8014e12:	431a      	orrs	r2, r3
 8014e14:	687b      	ldr	r3, [r7, #4]
 8014e16:	681b      	ldr	r3, [r3, #0]
 8014e18:	430a      	orrs	r2, r1
 8014e1a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	681b      	ldr	r3, [r3, #0]
 8014e20:	22ff      	movs	r2, #255	@ 0xff
 8014e22:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8014e24:	687b      	ldr	r3, [r7, #4]
 8014e26:	2201      	movs	r2, #1
 8014e28:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    return HAL_OK;
 8014e2c:	2300      	movs	r3, #0
  }
}
 8014e2e:	4618      	mov	r0, r3
 8014e30:	3708      	adds	r7, #8
 8014e32:	46bd      	mov	sp, r7
 8014e34:	bd80      	pop	{r7, pc}

08014e36 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8014e36:	b590      	push	{r4, r7, lr}
 8014e38:	b087      	sub	sp, #28
 8014e3a:	af00      	add	r7, sp, #0
 8014e3c:	60f8      	str	r0, [r7, #12]
 8014e3e:	60b9      	str	r1, [r7, #8]
 8014e40:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8014e42:	2300      	movs	r3, #0
 8014e44:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8014e46:	68fb      	ldr	r3, [r7, #12]
 8014e48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014e4c:	2b01      	cmp	r3, #1
 8014e4e:	d101      	bne.n	8014e54 <HAL_RTC_SetTime+0x1e>
 8014e50:	2302      	movs	r3, #2
 8014e52:	e0ba      	b.n	8014fca <HAL_RTC_SetTime+0x194>
 8014e54:	68fb      	ldr	r3, [r7, #12]
 8014e56:	2201      	movs	r2, #1
 8014e58:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8014e5c:	68fb      	ldr	r3, [r7, #12]
 8014e5e:	2202      	movs	r2, #2
 8014e60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if(Format == RTC_FORMAT_BIN)
 8014e64:	687b      	ldr	r3, [r7, #4]
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	d126      	bne.n	8014eb8 <HAL_RTC_SetTime+0x82>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8014e6a:	68fb      	ldr	r3, [r7, #12]
 8014e6c:	681b      	ldr	r3, [r3, #0]
 8014e6e:	689b      	ldr	r3, [r3, #8]
 8014e70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014e74:	2b00      	cmp	r3, #0
 8014e76:	d102      	bne.n	8014e7e <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 8014e78:	68bb      	ldr	r3, [r7, #8]
 8014e7a:	2200      	movs	r2, #0
 8014e7c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8014e7e:	68bb      	ldr	r3, [r7, #8]
 8014e80:	781b      	ldrb	r3, [r3, #0]
 8014e82:	4618      	mov	r0, r3
 8014e84:	f000 f9b7 	bl	80151f6 <RTC_ByteToBcd2>
 8014e88:	4603      	mov	r3, r0
 8014e8a:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8014e8c:	68bb      	ldr	r3, [r7, #8]
 8014e8e:	785b      	ldrb	r3, [r3, #1]
 8014e90:	4618      	mov	r0, r3
 8014e92:	f000 f9b0 	bl	80151f6 <RTC_ByteToBcd2>
 8014e96:	4603      	mov	r3, r0
 8014e98:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8014e9a:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8014e9c:	68bb      	ldr	r3, [r7, #8]
 8014e9e:	789b      	ldrb	r3, [r3, #2]
 8014ea0:	4618      	mov	r0, r3
 8014ea2:	f000 f9a8 	bl	80151f6 <RTC_ByteToBcd2>
 8014ea6:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8014ea8:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 8014eac:	68bb      	ldr	r3, [r7, #8]
 8014eae:	78db      	ldrb	r3, [r3, #3]
 8014eb0:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8014eb2:	4313      	orrs	r3, r2
 8014eb4:	617b      	str	r3, [r7, #20]
 8014eb6:	e020      	b.n	8014efa <HAL_RTC_SetTime+0xc4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8014eb8:	68fb      	ldr	r3, [r7, #12]
 8014eba:	681b      	ldr	r3, [r3, #0]
 8014ebc:	689b      	ldr	r3, [r3, #8]
 8014ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014ec2:	2b00      	cmp	r3, #0
 8014ec4:	d007      	beq.n	8014ed6 <HAL_RTC_SetTime+0xa0>
    {
      tmpreg = RTC_Bcd2ToByte(sTime->Hours);
 8014ec6:	68bb      	ldr	r3, [r7, #8]
 8014ec8:	781b      	ldrb	r3, [r3, #0]
 8014eca:	4618      	mov	r0, r3
 8014ecc:	f000 f9b1 	bl	8015232 <RTC_Bcd2ToByte>
 8014ed0:	4603      	mov	r3, r0
 8014ed2:	617b      	str	r3, [r7, #20]
 8014ed4:	e002      	b.n	8014edc <HAL_RTC_SetTime+0xa6>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 8014ed6:	68bb      	ldr	r3, [r7, #8]
 8014ed8:	2200      	movs	r2, #0
 8014eda:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8014edc:	68bb      	ldr	r3, [r7, #8]
 8014ede:	781b      	ldrb	r3, [r3, #0]
 8014ee0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 8014ee2:	68bb      	ldr	r3, [r7, #8]
 8014ee4:	785b      	ldrb	r3, [r3, #1]
 8014ee6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8014ee8:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8014eea:	68ba      	ldr	r2, [r7, #8]
 8014eec:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8014eee:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 8014ef0:	68bb      	ldr	r3, [r7, #8]
 8014ef2:	78db      	ldrb	r3, [r3, #3]
 8014ef4:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8014ef6:	4313      	orrs	r3, r2
 8014ef8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8014efa:	68fb      	ldr	r3, [r7, #12]
 8014efc:	681b      	ldr	r3, [r3, #0]
 8014efe:	22ca      	movs	r2, #202	@ 0xca
 8014f00:	625a      	str	r2, [r3, #36]	@ 0x24
 8014f02:	68fb      	ldr	r3, [r7, #12]
 8014f04:	681b      	ldr	r3, [r3, #0]
 8014f06:	2253      	movs	r2, #83	@ 0x53
 8014f08:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8014f0a:	68f8      	ldr	r0, [r7, #12]
 8014f0c:	f000 f947 	bl	801519e <RTC_EnterInitMode>
 8014f10:	4603      	mov	r3, r0
 8014f12:	2b00      	cmp	r3, #0
 8014f14:	d00d      	beq.n	8014f32 <HAL_RTC_SetTime+0xfc>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8014f16:	68fb      	ldr	r3, [r7, #12]
 8014f18:	681b      	ldr	r3, [r3, #0]
 8014f1a:	22ff      	movs	r2, #255	@ 0xff
 8014f1c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8014f1e:	68fb      	ldr	r3, [r7, #12]
 8014f20:	2204      	movs	r2, #4
 8014f22:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8014f26:	68fb      	ldr	r3, [r7, #12]
 8014f28:	2200      	movs	r2, #0
 8014f2a:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8014f2e:	2301      	movs	r3, #1
 8014f30:	e04b      	b.n	8014fca <HAL_RTC_SetTime+0x194>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8014f32:	68fb      	ldr	r3, [r7, #12]
 8014f34:	681a      	ldr	r2, [r3, #0]
 8014f36:	697b      	ldr	r3, [r7, #20]
 8014f38:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8014f3c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8014f40:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 8014f42:	68fb      	ldr	r3, [r7, #12]
 8014f44:	681b      	ldr	r3, [r3, #0]
 8014f46:	689a      	ldr	r2, [r3, #8]
 8014f48:	68fb      	ldr	r3, [r7, #12]
 8014f4a:	681b      	ldr	r3, [r3, #0]
 8014f4c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8014f50:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8014f52:	68fb      	ldr	r3, [r7, #12]
 8014f54:	681b      	ldr	r3, [r3, #0]
 8014f56:	6899      	ldr	r1, [r3, #8]
 8014f58:	68bb      	ldr	r3, [r7, #8]
 8014f5a:	68da      	ldr	r2, [r3, #12]
 8014f5c:	68bb      	ldr	r3, [r7, #8]
 8014f5e:	691b      	ldr	r3, [r3, #16]
 8014f60:	431a      	orrs	r2, r3
 8014f62:	68fb      	ldr	r3, [r7, #12]
 8014f64:	681b      	ldr	r3, [r3, #0]
 8014f66:	430a      	orrs	r2, r1
 8014f68:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8014f6a:	68fb      	ldr	r3, [r7, #12]
 8014f6c:	681b      	ldr	r3, [r3, #0]
 8014f6e:	68da      	ldr	r2, [r3, #12]
 8014f70:	68fb      	ldr	r3, [r7, #12]
 8014f72:	681b      	ldr	r3, [r3, #0]
 8014f74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8014f78:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8014f7a:	68fb      	ldr	r3, [r7, #12]
 8014f7c:	681b      	ldr	r3, [r3, #0]
 8014f7e:	689b      	ldr	r3, [r3, #8]
 8014f80:	f003 0320 	and.w	r3, r3, #32
 8014f84:	2b00      	cmp	r3, #0
 8014f86:	d113      	bne.n	8014fb0 <HAL_RTC_SetTime+0x17a>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8014f88:	68f8      	ldr	r0, [r7, #12]
 8014f8a:	f000 f8e0 	bl	801514e <HAL_RTC_WaitForSynchro>
 8014f8e:	4603      	mov	r3, r0
 8014f90:	2b00      	cmp	r3, #0
 8014f92:	d00d      	beq.n	8014fb0 <HAL_RTC_SetTime+0x17a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8014f94:	68fb      	ldr	r3, [r7, #12]
 8014f96:	681b      	ldr	r3, [r3, #0]
 8014f98:	22ff      	movs	r2, #255	@ 0xff
 8014f9a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8014f9c:	68fb      	ldr	r3, [r7, #12]
 8014f9e:	2204      	movs	r2, #4
 8014fa0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8014fa4:	68fb      	ldr	r3, [r7, #12]
 8014fa6:	2200      	movs	r2, #0
 8014fa8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8014fac:	2301      	movs	r3, #1
 8014fae:	e00c      	b.n	8014fca <HAL_RTC_SetTime+0x194>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8014fb0:	68fb      	ldr	r3, [r7, #12]
 8014fb2:	681b      	ldr	r3, [r3, #0]
 8014fb4:	22ff      	movs	r2, #255	@ 0xff
 8014fb6:	625a      	str	r2, [r3, #36]	@ 0x24
    
   hrtc->State = HAL_RTC_STATE_READY;
 8014fb8:	68fb      	ldr	r3, [r7, #12]
 8014fba:	2201      	movs	r2, #1
 8014fbc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

   __HAL_UNLOCK(hrtc); 
 8014fc0:	68fb      	ldr	r3, [r7, #12]
 8014fc2:	2200      	movs	r2, #0
 8014fc4:	f883 2020 	strb.w	r2, [r3, #32]

   return HAL_OK;
 8014fc8:	2300      	movs	r3, #0
  }
}
 8014fca:	4618      	mov	r0, r3
 8014fcc:	371c      	adds	r7, #28
 8014fce:	46bd      	mov	sp, r7
 8014fd0:	bd90      	pop	{r4, r7, pc}

08014fd2 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8014fd2:	b590      	push	{r4, r7, lr}
 8014fd4:	b087      	sub	sp, #28
 8014fd6:	af00      	add	r7, sp, #0
 8014fd8:	60f8      	str	r0, [r7, #12]
 8014fda:	60b9      	str	r1, [r7, #8]
 8014fdc:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8014fde:	2300      	movs	r3, #0
 8014fe0:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8014fe2:	68fb      	ldr	r3, [r7, #12]
 8014fe4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014fe8:	2b01      	cmp	r3, #1
 8014fea:	d101      	bne.n	8014ff0 <HAL_RTC_SetDate+0x1e>
 8014fec:	2302      	movs	r3, #2
 8014fee:	e0aa      	b.n	8015146 <HAL_RTC_SetDate+0x174>
 8014ff0:	68fb      	ldr	r3, [r7, #12]
 8014ff2:	2201      	movs	r2, #1
 8014ff4:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8014ff8:	68fb      	ldr	r3, [r7, #12]
 8014ffa:	2202      	movs	r2, #2
 8014ffc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10) == 0x10))
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	2b00      	cmp	r3, #0
 8015004:	d10e      	bne.n	8015024 <HAL_RTC_SetDate+0x52>
 8015006:	68bb      	ldr	r3, [r7, #8]
 8015008:	785b      	ldrb	r3, [r3, #1]
 801500a:	f003 0310 	and.w	r3, r3, #16
 801500e:	2b00      	cmp	r3, #0
 8015010:	d008      	beq.n	8015024 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10)) + (uint8_t)0x0A);
 8015012:	68bb      	ldr	r3, [r7, #8]
 8015014:	785b      	ldrb	r3, [r3, #1]
 8015016:	f023 0310 	bic.w	r3, r3, #16
 801501a:	b2db      	uxtb	r3, r3
 801501c:	330a      	adds	r3, #10
 801501e:	b2da      	uxtb	r2, r3
 8015020:	68bb      	ldr	r3, [r7, #8]
 8015022:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	2b00      	cmp	r3, #0
 8015028:	d11c      	bne.n	8015064 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 801502a:	68bb      	ldr	r3, [r7, #8]
 801502c:	78db      	ldrb	r3, [r3, #3]
 801502e:	4618      	mov	r0, r3
 8015030:	f000 f8e1 	bl	80151f6 <RTC_ByteToBcd2>
 8015034:	4603      	mov	r3, r0
 8015036:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8015038:	68bb      	ldr	r3, [r7, #8]
 801503a:	785b      	ldrb	r3, [r3, #1]
 801503c:	4618      	mov	r0, r3
 801503e:	f000 f8da 	bl	80151f6 <RTC_ByteToBcd2>
 8015042:	4603      	mov	r3, r0
 8015044:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8015046:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8015048:	68bb      	ldr	r3, [r7, #8]
 801504a:	789b      	ldrb	r3, [r3, #2]
 801504c:	4618      	mov	r0, r3
 801504e:	f000 f8d2 	bl	80151f6 <RTC_ByteToBcd2>
 8015052:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8015054:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 8015058:	68bb      	ldr	r3, [r7, #8]
 801505a:	781b      	ldrb	r3, [r3, #0]
 801505c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 801505e:	4313      	orrs	r3, r2
 8015060:	617b      	str	r3, [r7, #20]
 8015062:	e01c      	b.n	801509e <HAL_RTC_SetDate+0xcc>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    datetmpreg = RTC_Bcd2ToByte(sDate->Month);
 8015064:	68bb      	ldr	r3, [r7, #8]
 8015066:	785b      	ldrb	r3, [r3, #1]
 8015068:	4618      	mov	r0, r3
 801506a:	f000 f8e2 	bl	8015232 <RTC_Bcd2ToByte>
 801506e:	4603      	mov	r3, r0
 8015070:	617b      	str	r3, [r7, #20]
    assert_param(IS_RTC_MONTH(datetmpreg));
    datetmpreg = RTC_Bcd2ToByte(sDate->Date);
 8015072:	68bb      	ldr	r3, [r7, #8]
 8015074:	789b      	ldrb	r3, [r3, #2]
 8015076:	4618      	mov	r0, r3
 8015078:	f000 f8db 	bl	8015232 <RTC_Bcd2ToByte>
 801507c:	4603      	mov	r3, r0
 801507e:	617b      	str	r3, [r7, #20]
    assert_param(IS_RTC_DATE(datetmpreg));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8015080:	68bb      	ldr	r3, [r7, #8]
 8015082:	78db      	ldrb	r3, [r3, #3]
 8015084:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 8015086:	68bb      	ldr	r3, [r7, #8]
 8015088:	785b      	ldrb	r3, [r3, #1]
 801508a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 801508c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 801508e:	68ba      	ldr	r2, [r7, #8]
 8015090:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 8015092:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 8015094:	68bb      	ldr	r3, [r7, #8]
 8015096:	781b      	ldrb	r3, [r3, #0]
 8015098:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 801509a:	4313      	orrs	r3, r2
 801509c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801509e:	68fb      	ldr	r3, [r7, #12]
 80150a0:	681b      	ldr	r3, [r3, #0]
 80150a2:	22ca      	movs	r2, #202	@ 0xca
 80150a4:	625a      	str	r2, [r3, #36]	@ 0x24
 80150a6:	68fb      	ldr	r3, [r7, #12]
 80150a8:	681b      	ldr	r3, [r3, #0]
 80150aa:	2253      	movs	r2, #83	@ 0x53
 80150ac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80150ae:	68f8      	ldr	r0, [r7, #12]
 80150b0:	f000 f875 	bl	801519e <RTC_EnterInitMode>
 80150b4:	4603      	mov	r3, r0
 80150b6:	2b00      	cmp	r3, #0
 80150b8:	d00d      	beq.n	80150d6 <HAL_RTC_SetDate+0x104>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80150ba:	68fb      	ldr	r3, [r7, #12]
 80150bc:	681b      	ldr	r3, [r3, #0]
 80150be:	22ff      	movs	r2, #255	@ 0xff
 80150c0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80150c2:	68fb      	ldr	r3, [r7, #12]
 80150c4:	2204      	movs	r2, #4
 80150c6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 80150ca:	68fb      	ldr	r3, [r7, #12]
 80150cc:	2200      	movs	r2, #0
 80150ce:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80150d2:	2301      	movs	r3, #1
 80150d4:	e037      	b.n	8015146 <HAL_RTC_SetDate+0x174>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80150d6:	68fb      	ldr	r3, [r7, #12]
 80150d8:	681a      	ldr	r2, [r3, #0]
 80150da:	697b      	ldr	r3, [r7, #20]
 80150dc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80150e0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80150e4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80150e6:	68fb      	ldr	r3, [r7, #12]
 80150e8:	681b      	ldr	r3, [r3, #0]
 80150ea:	68da      	ldr	r2, [r3, #12]
 80150ec:	68fb      	ldr	r3, [r7, #12]
 80150ee:	681b      	ldr	r3, [r3, #0]
 80150f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80150f4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80150f6:	68fb      	ldr	r3, [r7, #12]
 80150f8:	681b      	ldr	r3, [r3, #0]
 80150fa:	689b      	ldr	r3, [r3, #8]
 80150fc:	f003 0320 	and.w	r3, r3, #32
 8015100:	2b00      	cmp	r3, #0
 8015102:	d113      	bne.n	801512c <HAL_RTC_SetDate+0x15a>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8015104:	68f8      	ldr	r0, [r7, #12]
 8015106:	f000 f822 	bl	801514e <HAL_RTC_WaitForSynchro>
 801510a:	4603      	mov	r3, r0
 801510c:	2b00      	cmp	r3, #0
 801510e:	d00d      	beq.n	801512c <HAL_RTC_SetDate+0x15a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8015110:	68fb      	ldr	r3, [r7, #12]
 8015112:	681b      	ldr	r3, [r3, #0]
 8015114:	22ff      	movs	r2, #255	@ 0xff
 8015116:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8015118:	68fb      	ldr	r3, [r7, #12]
 801511a:	2204      	movs	r2, #4
 801511c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8015120:	68fb      	ldr	r3, [r7, #12]
 8015122:	2200      	movs	r2, #0
 8015124:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8015128:	2301      	movs	r3, #1
 801512a:	e00c      	b.n	8015146 <HAL_RTC_SetDate+0x174>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801512c:	68fb      	ldr	r3, [r7, #12]
 801512e:	681b      	ldr	r3, [r3, #0]
 8015130:	22ff      	movs	r2, #255	@ 0xff
 8015132:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8015134:	68fb      	ldr	r3, [r7, #12]
 8015136:	2201      	movs	r2, #1
 8015138:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 801513c:	68fb      	ldr	r3, [r7, #12]
 801513e:	2200      	movs	r2, #0
 8015140:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 8015144:	2300      	movs	r3, #0
  }
}
 8015146:	4618      	mov	r0, r3
 8015148:	371c      	adds	r7, #28
 801514a:	46bd      	mov	sp, r7
 801514c:	bd90      	pop	{r4, r7, pc}

0801514e <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 801514e:	b580      	push	{r7, lr}
 8015150:	b084      	sub	sp, #16
 8015152:	af00      	add	r7, sp, #0
 8015154:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8015156:	2300      	movs	r3, #0
 8015158:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 801515a:	687b      	ldr	r3, [r7, #4]
 801515c:	681b      	ldr	r3, [r3, #0]
 801515e:	68da      	ldr	r2, [r3, #12]
 8015160:	687b      	ldr	r3, [r7, #4]
 8015162:	681b      	ldr	r3, [r3, #0]
 8015164:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8015168:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 801516a:	f7fc f823 	bl	80111b4 <HAL_GetTick>
 801516e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8015170:	e009      	b.n	8015186 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8015172:	f7fc f81f 	bl	80111b4 <HAL_GetTick>
 8015176:	4602      	mov	r2, r0
 8015178:	68fb      	ldr	r3, [r7, #12]
 801517a:	1ad3      	subs	r3, r2, r3
 801517c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015180:	d901      	bls.n	8015186 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8015182:	2303      	movs	r3, #3
 8015184:	e007      	b.n	8015196 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8015186:	687b      	ldr	r3, [r7, #4]
 8015188:	681b      	ldr	r3, [r3, #0]
 801518a:	68db      	ldr	r3, [r3, #12]
 801518c:	f003 0320 	and.w	r3, r3, #32
 8015190:	2b00      	cmp	r3, #0
 8015192:	d0ee      	beq.n	8015172 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8015194:	2300      	movs	r3, #0
}
 8015196:	4618      	mov	r0, r3
 8015198:	3710      	adds	r7, #16
 801519a:	46bd      	mov	sp, r7
 801519c:	bd80      	pop	{r7, pc}

0801519e <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 801519e:	b580      	push	{r7, lr}
 80151a0:	b084      	sub	sp, #16
 80151a2:	af00      	add	r7, sp, #0
 80151a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80151a6:	2300      	movs	r3, #0
 80151a8:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80151aa:	687b      	ldr	r3, [r7, #4]
 80151ac:	681b      	ldr	r3, [r3, #0]
 80151ae:	68db      	ldr	r3, [r3, #12]
 80151b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80151b4:	2b00      	cmp	r3, #0
 80151b6:	d119      	bne.n	80151ec <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80151b8:	687b      	ldr	r3, [r7, #4]
 80151ba:	681b      	ldr	r3, [r3, #0]
 80151bc:	f04f 32ff 	mov.w	r2, #4294967295
 80151c0:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80151c2:	f7fb fff7 	bl	80111b4 <HAL_GetTick>
 80151c6:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80151c8:	e009      	b.n	80151de <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80151ca:	f7fb fff3 	bl	80111b4 <HAL_GetTick>
 80151ce:	4602      	mov	r2, r0
 80151d0:	68fb      	ldr	r3, [r7, #12]
 80151d2:	1ad3      	subs	r3, r2, r3
 80151d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80151d8:	d901      	bls.n	80151de <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80151da:	2303      	movs	r3, #3
 80151dc:	e007      	b.n	80151ee <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	681b      	ldr	r3, [r3, #0]
 80151e2:	68db      	ldr	r3, [r3, #12]
 80151e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80151e8:	2b00      	cmp	r3, #0
 80151ea:	d0ee      	beq.n	80151ca <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80151ec:	2300      	movs	r3, #0
}
 80151ee:	4618      	mov	r0, r3
 80151f0:	3710      	adds	r7, #16
 80151f2:	46bd      	mov	sp, r7
 80151f4:	bd80      	pop	{r7, pc}

080151f6 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80151f6:	b480      	push	{r7}
 80151f8:	b085      	sub	sp, #20
 80151fa:	af00      	add	r7, sp, #0
 80151fc:	4603      	mov	r3, r0
 80151fe:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 8015200:	2300      	movs	r3, #0
 8015202:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 8015204:	e005      	b.n	8015212 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8015206:	68fb      	ldr	r3, [r7, #12]
 8015208:	3301      	adds	r3, #1
 801520a:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 801520c:	79fb      	ldrb	r3, [r7, #7]
 801520e:	3b0a      	subs	r3, #10
 8015210:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 8015212:	79fb      	ldrb	r3, [r7, #7]
 8015214:	2b09      	cmp	r3, #9
 8015216:	d8f6      	bhi.n	8015206 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8015218:	68fb      	ldr	r3, [r7, #12]
 801521a:	b2db      	uxtb	r3, r3
 801521c:	011b      	lsls	r3, r3, #4
 801521e:	b2da      	uxtb	r2, r3
 8015220:	79fb      	ldrb	r3, [r7, #7]
 8015222:	4313      	orrs	r3, r2
 8015224:	b2db      	uxtb	r3, r3
}
 8015226:	4618      	mov	r0, r3
 8015228:	3714      	adds	r7, #20
 801522a:	46bd      	mov	sp, r7
 801522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015230:	4770      	bx	lr

08015232 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8015232:	b480      	push	{r7}
 8015234:	b085      	sub	sp, #20
 8015236:	af00      	add	r7, sp, #0
 8015238:	4603      	mov	r3, r0
 801523a:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 801523c:	2300      	movs	r3, #0
 801523e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8015240:	79fb      	ldrb	r3, [r7, #7]
 8015242:	091b      	lsrs	r3, r3, #4
 8015244:	b2db      	uxtb	r3, r3
 8015246:	461a      	mov	r2, r3
 8015248:	4613      	mov	r3, r2
 801524a:	009b      	lsls	r3, r3, #2
 801524c:	4413      	add	r3, r2
 801524e:	005b      	lsls	r3, r3, #1
 8015250:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8015252:	79fb      	ldrb	r3, [r7, #7]
 8015254:	f003 030f 	and.w	r3, r3, #15
 8015258:	b2da      	uxtb	r2, r3
 801525a:	68fb      	ldr	r3, [r7, #12]
 801525c:	b2db      	uxtb	r3, r3
 801525e:	4413      	add	r3, r2
 8015260:	b2db      	uxtb	r3, r3
}
 8015262:	4618      	mov	r0, r3
 8015264:	3714      	adds	r7, #20
 8015266:	46bd      	mov	sp, r7
 8015268:	f85d 7b04 	ldr.w	r7, [sp], #4
 801526c:	4770      	bx	lr

0801526e <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 801526e:	b580      	push	{r7, lr}
 8015270:	b084      	sub	sp, #16
 8015272:	af00      	add	r7, sp, #0
 8015274:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	2b00      	cmp	r3, #0
 801527a:	d101      	bne.n	8015280 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801527c:	2301      	movs	r3, #1
 801527e:	e08a      	b.n	8015396 <HAL_SPI_Init+0x128>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));

  if(hspi->State == HAL_SPI_STATE_RESET)
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8015286:	b2db      	uxtb	r3, r3
 8015288:	2b00      	cmp	r3, #0
 801528a:	d106      	bne.n	801529a <HAL_SPI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	2200      	movs	r2, #0
 8015290:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8015294:	6878      	ldr	r0, [r7, #4]
 8015296:	f000 f8aa 	bl	80153ee <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801529a:	687b      	ldr	r3, [r7, #4]
 801529c:	2202      	movs	r2, #2
 801529e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80152a2:	687b      	ldr	r3, [r7, #4]
 80152a4:	681b      	ldr	r3, [r3, #0]
 80152a6:	681a      	ldr	r2, [r3, #0]
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	681b      	ldr	r3, [r3, #0]
 80152ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80152b0:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80152b2:	687b      	ldr	r3, [r7, #4]
 80152b4:	68db      	ldr	r3, [r3, #12]
 80152b6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80152ba:	d902      	bls.n	80152c2 <HAL_SPI_Init+0x54>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80152bc:	2300      	movs	r3, #0
 80152be:	60fb      	str	r3, [r7, #12]
 80152c0:	e002      	b.n	80152c8 <HAL_SPI_Init+0x5a>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80152c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80152c6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
 80152c8:	687b      	ldr	r3, [r7, #4]
 80152ca:	68db      	ldr	r3, [r3, #12]
 80152cc:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80152d0:	d007      	beq.n	80152e2 <HAL_SPI_Init+0x74>
 80152d2:	687b      	ldr	r3, [r7, #4]
 80152d4:	68db      	ldr	r3, [r3, #12]
 80152d6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80152da:	d002      	beq.n	80152e2 <HAL_SPI_Init+0x74>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	2200      	movs	r2, #0
 80152e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Align the CRC Length on the data size */
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80152e2:	687b      	ldr	r3, [r7, #4]
 80152e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80152e6:	2b00      	cmp	r3, #0
 80152e8:	d10b      	bne.n	8015302 <HAL_SPI_Init+0x94>
  {
    /* CRC Length aligned on the data size : value set by default */
    if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80152ea:	687b      	ldr	r3, [r7, #4]
 80152ec:	68db      	ldr	r3, [r3, #12]
 80152ee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80152f2:	d903      	bls.n	80152fc <HAL_SPI_Init+0x8e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80152f4:	687b      	ldr	r3, [r7, #4]
 80152f6:	2202      	movs	r2, #2
 80152f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80152fa:	e002      	b.n	8015302 <HAL_SPI_Init+0x94>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80152fc:	687b      	ldr	r3, [r7, #4]
 80152fe:	2201      	movs	r2, #1
 8015300:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction |
 8015302:	687b      	ldr	r3, [r7, #4]
 8015304:	685a      	ldr	r2, [r3, #4]
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	689b      	ldr	r3, [r3, #8]
 801530a:	431a      	orrs	r2, r3
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	691b      	ldr	r3, [r3, #16]
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction |
 8015310:	431a      	orrs	r2, r3
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 8015312:	687b      	ldr	r3, [r7, #4]
 8015314:	695b      	ldr	r3, [r3, #20]
 8015316:	431a      	orrs	r2, r3
 8015318:	687b      	ldr	r3, [r7, #4]
 801531a:	699b      	ldr	r3, [r3, #24]
 801531c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8015320:	431a      	orrs	r2, r3
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 8015322:	687b      	ldr	r3, [r7, #4]
 8015324:	69db      	ldr	r3, [r3, #28]
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 8015326:	431a      	orrs	r2, r3
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 8015328:	687b      	ldr	r3, [r7, #4]
 801532a:	6a1b      	ldr	r3, [r3, #32]
 801532c:	ea42 0103 	orr.w	r1, r2, r3
 8015330:	687b      	ldr	r3, [r7, #4]
 8015332:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction |
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	681b      	ldr	r3, [r3, #0]
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 8015338:	430a      	orrs	r2, r1
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction |
 801533a:	601a      	str	r2, [r3, #0]

  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 801533c:	687b      	ldr	r3, [r7, #4]
 801533e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015340:	2b02      	cmp	r3, #2
 8015342:	d107      	bne.n	8015354 <HAL_SPI_Init+0xe6>
  {
    hspi->Instance->CR1|= SPI_CR1_CRCL;
 8015344:	687b      	ldr	r3, [r7, #4]
 8015346:	681b      	ldr	r3, [r3, #0]
 8015348:	681a      	ldr	r2, [r3, #0]
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	681b      	ldr	r3, [r3, #0]
 801534e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8015352:	601a      	str	r2, [r3, #0]
  }

  /* Configure : NSS management */
  /* Configure : Rx Fifo Threshold */
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 8015354:	687b      	ldr	r3, [r7, #4]
 8015356:	699b      	ldr	r3, [r3, #24]
 8015358:	0c1b      	lsrs	r3, r3, #16
 801535a:	f003 0204 	and.w	r2, r3, #4
 801535e:	687b      	ldr	r3, [r7, #4]
 8015360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015362:	431a      	orrs	r2, r3
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015368:	431a      	orrs	r2, r3
                         hspi->Init.DataSize ) | frxth;
 801536a:	687b      	ldr	r3, [r7, #4]
 801536c:	68db      	ldr	r3, [r3, #12]
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 801536e:	ea42 0103 	orr.w	r1, r2, r3
 8015372:	687b      	ldr	r3, [r7, #4]
 8015374:	681b      	ldr	r3, [r3, #0]
                         hspi->Init.DataSize ) | frxth;
 8015376:	68fa      	ldr	r2, [r7, #12]
 8015378:	430a      	orrs	r2, r1
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 801537a:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Configure : CRC Polynomial */
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 801537c:	687b      	ldr	r3, [r7, #4]
 801537e:	681b      	ldr	r3, [r3, #0]
 8015380:	687a      	ldr	r2, [r7, #4]
 8015382:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8015384:	611a      	str	r2, [r3, #16]

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8015386:	687b      	ldr	r3, [r7, #4]
 8015388:	2200      	movs	r2, #0
 801538a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State= HAL_SPI_STATE_READY;
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	2201      	movs	r2, #1
 8015390:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8015394:	2300      	movs	r3, #0
}
 8015396:	4618      	mov	r0, r3
 8015398:	3710      	adds	r7, #16
 801539a:	46bd      	mov	sp, r7
 801539c:	bd80      	pop	{r7, pc}

0801539e <HAL_SPI_DeInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 801539e:	b580      	push	{r7, lr}
 80153a0:	b082      	sub	sp, #8
 80153a2:	af00      	add	r7, sp, #0
 80153a4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80153a6:	687b      	ldr	r3, [r7, #4]
 80153a8:	2b00      	cmp	r3, #0
 80153aa:	d101      	bne.n	80153b0 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80153ac:	2301      	movs	r3, #1
 80153ae:	e01a      	b.n	80153e6 <HAL_SPI_DeInit+0x48>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  hspi->State = HAL_SPI_STATE_BUSY;
 80153b0:	687b      	ldr	r3, [r7, #4]
 80153b2:	2202      	movs	r2, #2
 80153b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	681b      	ldr	r3, [r3, #0]
 80153bc:	681a      	ldr	r2, [r3, #0]
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	681b      	ldr	r3, [r3, #0]
 80153c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80153c6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80153c8:	6878      	ldr	r0, [r7, #4]
 80153ca:	f000 f81a 	bl	8015402 <HAL_SPI_MspDeInit>

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80153ce:	687b      	ldr	r3, [r7, #4]
 80153d0:	2200      	movs	r2, #0
 80153d2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	2200      	movs	r2, #0
 80153d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  __HAL_UNLOCK(hspi);
 80153dc:	687b      	ldr	r3, [r7, #4]
 80153de:	2200      	movs	r2, #0
 80153e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 80153e4:	2300      	movs	r3, #0
}
 80153e6:	4618      	mov	r0, r3
 80153e8:	3708      	adds	r7, #8
 80153ea:	46bd      	mov	sp, r7
 80153ec:	bd80      	pop	{r7, pc}

080153ee <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80153ee:	b480      	push	{r7}
 80153f0:	b083      	sub	sp, #12
 80153f2:	af00      	add	r7, sp, #0
 80153f4:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80153f6:	bf00      	nop
 80153f8:	370c      	adds	r7, #12
 80153fa:	46bd      	mov	sp, r7
 80153fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015400:	4770      	bx	lr

08015402 <HAL_SPI_MspDeInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8015402:	b480      	push	{r7}
 8015404:	b083      	sub	sp, #12
 8015406:	af00      	add	r7, sp, #0
 8015408:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 801540a:	bf00      	nop
 801540c:	370c      	adds	r7, #12
 801540e:	46bd      	mov	sp, r7
 8015410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015414:	4770      	bx	lr

08015416 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8015416:	b580      	push	{r7, lr}
 8015418:	b088      	sub	sp, #32
 801541a:	af00      	add	r7, sp, #0
 801541c:	60f8      	str	r0, [r7, #12]
 801541e:	60b9      	str	r1, [r7, #8]
 8015420:	603b      	str	r3, [r7, #0]
 8015422:	4613      	mov	r3, r2
 8015424:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8015426:	f7fb fec5 	bl	80111b4 <HAL_GetTick>
 801542a:	61b8      	str	r0, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 801542c:	2300      	movs	r3, #0
 801542e:	77fb      	strb	r3, [r7, #31]

  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8015430:	68fb      	ldr	r3, [r7, #12]
 8015432:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8015436:	2b01      	cmp	r3, #1
 8015438:	d101      	bne.n	801543e <HAL_SPI_Transmit+0x28>
 801543a:	2302      	movs	r3, #2
 801543c:	e111      	b.n	8015662 <HAL_SPI_Transmit+0x24c>
 801543e:	68fb      	ldr	r3, [r7, #12]
 8015440:	2201      	movs	r2, #1
 8015442:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if(hspi->State != HAL_SPI_STATE_READY)
 8015446:	68fb      	ldr	r3, [r7, #12]
 8015448:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 801544c:	b2db      	uxtb	r3, r3
 801544e:	2b01      	cmp	r3, #1
 8015450:	d002      	beq.n	8015458 <HAL_SPI_Transmit+0x42>
  {
    errorcode = HAL_BUSY;
 8015452:	2302      	movs	r3, #2
 8015454:	77fb      	strb	r3, [r7, #31]
    goto error;
 8015456:	e0fb      	b.n	8015650 <HAL_SPI_Transmit+0x23a>
  }

  if((pData == NULL ) || (Size == 0))
 8015458:	68bb      	ldr	r3, [r7, #8]
 801545a:	2b00      	cmp	r3, #0
 801545c:	d002      	beq.n	8015464 <HAL_SPI_Transmit+0x4e>
 801545e:	88fb      	ldrh	r3, [r7, #6]
 8015460:	2b00      	cmp	r3, #0
 8015462:	d102      	bne.n	801546a <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_ERROR;
 8015464:	2301      	movs	r3, #1
 8015466:	77fb      	strb	r3, [r7, #31]
    goto error;
 8015468:	e0f2      	b.n	8015650 <HAL_SPI_Transmit+0x23a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 801546a:	68fb      	ldr	r3, [r7, #12]
 801546c:	2203      	movs	r2, #3
 801546e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8015472:	68fb      	ldr	r3, [r7, #12]
 8015474:	2200      	movs	r2, #0
 8015476:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = pData;
 8015478:	68fb      	ldr	r3, [r7, #12]
 801547a:	68ba      	ldr	r2, [r7, #8]
 801547c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 801547e:	68fb      	ldr	r3, [r7, #12]
 8015480:	88fa      	ldrh	r2, [r7, #6]
 8015482:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8015484:	68fb      	ldr	r3, [r7, #12]
 8015486:	88fa      	ldrh	r2, [r7, #6]
 8015488:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 801548a:	68fb      	ldr	r3, [r7, #12]
 801548c:	2200      	movs	r2, #0
 801548e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0;
 8015490:	68fb      	ldr	r3, [r7, #12]
 8015492:	2200      	movs	r2, #0
 8015494:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0;
 8015498:	68fb      	ldr	r3, [r7, #12]
 801549a:	2200      	movs	r2, #0
 801549c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80154a0:	68fb      	ldr	r3, [r7, #12]
 80154a2:	689b      	ldr	r3, [r3, #8]
 80154a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80154a8:	d107      	bne.n	80154ba <HAL_SPI_Transmit+0xa4>
  {
    SPI_1LINE_TX(hspi);
 80154aa:	68fb      	ldr	r3, [r7, #12]
 80154ac:	681b      	ldr	r3, [r3, #0]
 80154ae:	681a      	ldr	r2, [r3, #0]
 80154b0:	68fb      	ldr	r3, [r7, #12]
 80154b2:	681b      	ldr	r3, [r3, #0]
 80154b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80154b8:	601a      	str	r2, [r3, #0]
  }

  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80154ba:	68fb      	ldr	r3, [r7, #12]
 80154bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80154be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80154c2:	d110      	bne.n	80154e6 <HAL_SPI_Transmit+0xd0>
  {
    SPI_RESET_CRC(hspi);
 80154c4:	68fb      	ldr	r3, [r7, #12]
 80154c6:	681b      	ldr	r3, [r3, #0]
 80154c8:	6819      	ldr	r1, [r3, #0]
 80154ca:	68fb      	ldr	r3, [r7, #12]
 80154cc:	681a      	ldr	r2, [r3, #0]
 80154ce:	f64d 73ff 	movw	r3, #57343	@ 0xdfff
 80154d2:	400b      	ands	r3, r1
 80154d4:	6013      	str	r3, [r2, #0]
 80154d6:	68fb      	ldr	r3, [r7, #12]
 80154d8:	681b      	ldr	r3, [r3, #0]
 80154da:	681a      	ldr	r2, [r3, #0]
 80154dc:	68fb      	ldr	r3, [r7, #12]
 80154de:	681b      	ldr	r3, [r3, #0]
 80154e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80154e4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80154e6:	68fb      	ldr	r3, [r7, #12]
 80154e8:	681b      	ldr	r3, [r3, #0]
 80154ea:	681b      	ldr	r3, [r3, #0]
 80154ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80154f0:	2b40      	cmp	r3, #64	@ 0x40
 80154f2:	d007      	beq.n	8015504 <HAL_SPI_Transmit+0xee>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80154f4:	68fb      	ldr	r3, [r7, #12]
 80154f6:	681b      	ldr	r3, [r3, #0]
 80154f8:	681a      	ldr	r2, [r3, #0]
 80154fa:	68fb      	ldr	r3, [r7, #12]
 80154fc:	681b      	ldr	r3, [r3, #0]
 80154fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015502:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8015504:	68fb      	ldr	r3, [r7, #12]
 8015506:	68db      	ldr	r3, [r3, #12]
 8015508:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801550c:	d970      	bls.n	80155f0 <HAL_SPI_Transmit+0x1da>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0)
 801550e:	e02a      	b.n	8015566 <HAL_SPI_Transmit+0x150>
    {
      /* Wait until TXE flag is set to send data */
      if((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE)
 8015510:	68fb      	ldr	r3, [r7, #12]
 8015512:	681b      	ldr	r3, [r3, #0]
 8015514:	689b      	ldr	r3, [r3, #8]
 8015516:	f003 0302 	and.w	r3, r3, #2
 801551a:	2b02      	cmp	r3, #2
 801551c:	d111      	bne.n	8015542 <HAL_SPI_Transmit+0x12c>
      {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801551e:	68fb      	ldr	r3, [r7, #12]
 8015520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015522:	881a      	ldrh	r2, [r3, #0]
 8015524:	68fb      	ldr	r3, [r7, #12]
 8015526:	681b      	ldr	r3, [r3, #0]
 8015528:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801552a:	68fb      	ldr	r3, [r7, #12]
 801552c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801552e:	1c9a      	adds	r2, r3, #2
 8015530:	68fb      	ldr	r3, [r7, #12]
 8015532:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8015534:	68fb      	ldr	r3, [r7, #12]
 8015536:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015538:	3b01      	subs	r3, #1
 801553a:	b29a      	uxth	r2, r3
 801553c:	68fb      	ldr	r3, [r7, #12]
 801553e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8015540:	e011      	b.n	8015566 <HAL_SPI_Transmit+0x150>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8015542:	683b      	ldr	r3, [r7, #0]
 8015544:	2b00      	cmp	r3, #0
 8015546:	d00b      	beq.n	8015560 <HAL_SPI_Transmit+0x14a>
 8015548:	683b      	ldr	r3, [r7, #0]
 801554a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801554e:	d00a      	beq.n	8015566 <HAL_SPI_Transmit+0x150>
 8015550:	f7fb fe30 	bl	80111b4 <HAL_GetTick>
 8015554:	4602      	mov	r2, r0
 8015556:	69bb      	ldr	r3, [r7, #24]
 8015558:	1ad3      	subs	r3, r2, r3
 801555a:	683a      	ldr	r2, [r7, #0]
 801555c:	429a      	cmp	r2, r3
 801555e:	d802      	bhi.n	8015566 <HAL_SPI_Transmit+0x150>
        {
          errorcode = HAL_TIMEOUT;
 8015560:	2303      	movs	r3, #3
 8015562:	77fb      	strb	r3, [r7, #31]
          goto error;
 8015564:	e074      	b.n	8015650 <HAL_SPI_Transmit+0x23a>
    while (hspi->TxXferCount > 0)
 8015566:	68fb      	ldr	r3, [r7, #12]
 8015568:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801556a:	2b00      	cmp	r3, #0
 801556c:	d1d0      	bne.n	8015510 <HAL_SPI_Transmit+0xfa>
 801556e:	e043      	b.n	80155f8 <HAL_SPI_Transmit+0x1e2>
  else
  {
    while (hspi->TxXferCount > 0)
    {
      /* Wait until TXE flag is set to send data */
      if((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE)
 8015570:	68fb      	ldr	r3, [r7, #12]
 8015572:	681b      	ldr	r3, [r3, #0]
 8015574:	689b      	ldr	r3, [r3, #8]
 8015576:	f003 0302 	and.w	r3, r3, #2
 801557a:	2b02      	cmp	r3, #2
 801557c:	d126      	bne.n	80155cc <HAL_SPI_Transmit+0x1b6>
      {
        if(hspi->TxXferCount > 1)
 801557e:	68fb      	ldr	r3, [r7, #12]
 8015580:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015582:	2b01      	cmp	r3, #1
 8015584:	d911      	bls.n	80155aa <HAL_SPI_Transmit+0x194>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 8015586:	68fb      	ldr	r3, [r7, #12]
 8015588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801558a:	881a      	ldrh	r2, [r3, #0]
 801558c:	68fb      	ldr	r3, [r7, #12]
 801558e:	681b      	ldr	r3, [r3, #0]
 8015590:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8015592:	68fb      	ldr	r3, [r7, #12]
 8015594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015596:	1c9a      	adds	r2, r3, #2
 8015598:	68fb      	ldr	r3, [r7, #12]
 801559a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2;
 801559c:	68fb      	ldr	r3, [r7, #12]
 801559e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80155a0:	3b02      	subs	r3, #2
 80155a2:	b29a      	uxth	r2, r3
 80155a4:	68fb      	ldr	r3, [r7, #12]
 80155a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80155a8:	e022      	b.n	80155f0 <HAL_SPI_Transmit+0x1da>
        }
        else
        {
          *((__IO uint8_t*)&hspi->Instance->DR) = (*hspi->pTxBuffPtr++);
 80155aa:	68fb      	ldr	r3, [r7, #12]
 80155ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80155ae:	1c59      	adds	r1, r3, #1
 80155b0:	68fa      	ldr	r2, [r7, #12]
 80155b2:	6391      	str	r1, [r2, #56]	@ 0x38
 80155b4:	68fa      	ldr	r2, [r7, #12]
 80155b6:	6812      	ldr	r2, [r2, #0]
 80155b8:	320c      	adds	r2, #12
 80155ba:	781b      	ldrb	r3, [r3, #0]
 80155bc:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 80155be:	68fb      	ldr	r3, [r7, #12]
 80155c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80155c2:	3b01      	subs	r3, #1
 80155c4:	b29a      	uxth	r2, r3
 80155c6:	68fb      	ldr	r3, [r7, #12]
 80155c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80155ca:	e011      	b.n	80155f0 <HAL_SPI_Transmit+0x1da>
        }
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80155cc:	683b      	ldr	r3, [r7, #0]
 80155ce:	2b00      	cmp	r3, #0
 80155d0:	d00b      	beq.n	80155ea <HAL_SPI_Transmit+0x1d4>
 80155d2:	683b      	ldr	r3, [r7, #0]
 80155d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80155d8:	d00a      	beq.n	80155f0 <HAL_SPI_Transmit+0x1da>
 80155da:	f7fb fdeb 	bl	80111b4 <HAL_GetTick>
 80155de:	4602      	mov	r2, r0
 80155e0:	69bb      	ldr	r3, [r7, #24]
 80155e2:	1ad3      	subs	r3, r2, r3
 80155e4:	683a      	ldr	r2, [r7, #0]
 80155e6:	429a      	cmp	r2, r3
 80155e8:	d802      	bhi.n	80155f0 <HAL_SPI_Transmit+0x1da>
        {
          errorcode = HAL_TIMEOUT;
 80155ea:	2303      	movs	r3, #3
 80155ec:	77fb      	strb	r3, [r7, #31]
          goto error;
 80155ee:	e02f      	b.n	8015650 <HAL_SPI_Transmit+0x23a>
    while (hspi->TxXferCount > 0)
 80155f0:	68fb      	ldr	r3, [r7, #12]
 80155f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	d1bb      	bne.n	8015570 <HAL_SPI_Transmit+0x15a>
      }
    }
  }

  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80155f8:	68fb      	ldr	r3, [r7, #12]
 80155fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80155fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015600:	d107      	bne.n	8015612 <HAL_SPI_Transmit+0x1fc>
  {
     hspi->Instance->CR1|= SPI_CR1_CRCNEXT;
 8015602:	68fb      	ldr	r3, [r7, #12]
 8015604:	681b      	ldr	r3, [r3, #0]
 8015606:	681a      	ldr	r2, [r3, #0]
 8015608:	68fb      	ldr	r3, [r7, #12]
 801560a:	681b      	ldr	r3, [r3, #0]
 801560c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8015610:	601a      	str	r2, [r3, #0]
  }

  /* Check the end of the transaction */
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
 8015612:	6839      	ldr	r1, [r7, #0]
 8015614:	68f8      	ldr	r0, [r7, #12]
 8015616:	f000 fb21 	bl	8015c5c <SPI_EndRxTxTransaction>
 801561a:	4603      	mov	r3, r0
 801561c:	2b00      	cmp	r3, #0
 801561e:	d002      	beq.n	8015626 <HAL_SPI_Transmit+0x210>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8015620:	68fb      	ldr	r3, [r7, #12]
 8015622:	2220      	movs	r2, #32
 8015624:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  
  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8015626:	68fb      	ldr	r3, [r7, #12]
 8015628:	689b      	ldr	r3, [r3, #8]
 801562a:	2b00      	cmp	r3, #0
 801562c:	d108      	bne.n	8015640 <HAL_SPI_Transmit+0x22a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801562e:	68fb      	ldr	r3, [r7, #12]
 8015630:	681b      	ldr	r3, [r3, #0]
 8015632:	68db      	ldr	r3, [r3, #12]
 8015634:	617b      	str	r3, [r7, #20]
 8015636:	68fb      	ldr	r3, [r7, #12]
 8015638:	681b      	ldr	r3, [r3, #0]
 801563a:	689b      	ldr	r3, [r3, #8]
 801563c:	617b      	str	r3, [r7, #20]
 801563e:	697b      	ldr	r3, [r7, #20]
  }

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8015640:	68fb      	ldr	r3, [r7, #12]
 8015642:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015644:	2b00      	cmp	r3, #0
 8015646:	d002      	beq.n	801564e <HAL_SPI_Transmit+0x238>
  {
    errorcode = HAL_ERROR;
 8015648:	2301      	movs	r3, #1
 801564a:	77fb      	strb	r3, [r7, #31]
 801564c:	e000      	b.n	8015650 <HAL_SPI_Transmit+0x23a>
  }

error:
 801564e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8015650:	68fb      	ldr	r3, [r7, #12]
 8015652:	2201      	movs	r2, #1
 8015654:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8015658:	68fb      	ldr	r3, [r7, #12]
 801565a:	2200      	movs	r2, #0
 801565c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8015660:	7ffb      	ldrb	r3, [r7, #31]
}
 8015662:	4618      	mov	r0, r3
 8015664:	3720      	adds	r7, #32
 8015666:	46bd      	mov	sp, r7
 8015668:	bd80      	pop	{r7, pc}

0801566a <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 801566a:	b580      	push	{r7, lr}
 801566c:	b088      	sub	sp, #32
 801566e:	af00      	add	r7, sp, #0
 8015670:	60f8      	str	r0, [r7, #12]
 8015672:	60b9      	str	r1, [r7, #8]
 8015674:	607a      	str	r2, [r7, #4]
 8015676:	807b      	strh	r3, [r7, #2]
__IO uint16_t tmpreg;
  uint32_t tickstart = HAL_GetTick();
 8015678:	f7fb fd9c 	bl	80111b4 <HAL_GetTick>
 801567c:	61b8      	str	r0, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 801567e:	2300      	movs	r3, #0
 8015680:	77fb      	strb	r3, [r7, #31]

  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8015682:	68fb      	ldr	r3, [r7, #12]
 8015684:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8015688:	2b01      	cmp	r3, #1
 801568a:	d101      	bne.n	8015690 <HAL_SPI_TransmitReceive+0x26>
 801568c:	2302      	movs	r3, #2
 801568e:	e1f9      	b.n	8015a84 <HAL_SPI_TransmitReceive+0x41a>
 8015690:	68fb      	ldr	r3, [r7, #12]
 8015692:	2201      	movs	r2, #1
 8015694:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if(hspi->State != HAL_SPI_STATE_READY)
 8015698:	68fb      	ldr	r3, [r7, #12]
 801569a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 801569e:	b2db      	uxtb	r3, r3
 80156a0:	2b01      	cmp	r3, #1
 80156a2:	d002      	beq.n	80156aa <HAL_SPI_TransmitReceive+0x40>
  {
    errorcode = HAL_BUSY;
 80156a4:	2302      	movs	r3, #2
 80156a6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80156a8:	e1e3      	b.n	8015a72 <HAL_SPI_TransmitReceive+0x408>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 80156aa:	68bb      	ldr	r3, [r7, #8]
 80156ac:	2b00      	cmp	r3, #0
 80156ae:	d005      	beq.n	80156bc <HAL_SPI_TransmitReceive+0x52>
 80156b0:	687b      	ldr	r3, [r7, #4]
 80156b2:	2b00      	cmp	r3, #0
 80156b4:	d002      	beq.n	80156bc <HAL_SPI_TransmitReceive+0x52>
 80156b6:	887b      	ldrh	r3, [r7, #2]
 80156b8:	2b00      	cmp	r3, #0
 80156ba:	d102      	bne.n	80156c2 <HAL_SPI_TransmitReceive+0x58>
  {
    errorcode = HAL_ERROR;
 80156bc:	2301      	movs	r3, #1
 80156be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80156c0:	e1d7      	b.n	8015a72 <HAL_SPI_TransmitReceive+0x408>
  }

  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 80156c2:	68fb      	ldr	r3, [r7, #12]
 80156c4:	2205      	movs	r2, #5
 80156c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80156ca:	68fb      	ldr	r3, [r7, #12]
 80156cc:	2200      	movs	r2, #0
 80156ce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = pRxData;
 80156d0:	68fb      	ldr	r3, [r7, #12]
 80156d2:	687a      	ldr	r2, [r7, #4]
 80156d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80156d6:	68fb      	ldr	r3, [r7, #12]
 80156d8:	887a      	ldrh	r2, [r7, #2]
 80156da:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80156de:	68fb      	ldr	r3, [r7, #12]
 80156e0:	887a      	ldrh	r2, [r7, #2]
 80156e2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = pTxData;
 80156e6:	68fb      	ldr	r3, [r7, #12]
 80156e8:	68ba      	ldr	r2, [r7, #8]
 80156ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80156ec:	68fb      	ldr	r3, [r7, #12]
 80156ee:	887a      	ldrh	r2, [r7, #2]
 80156f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80156f2:	68fb      	ldr	r3, [r7, #12]
 80156f4:	887a      	ldrh	r2, [r7, #2]
 80156f6:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80156f8:	68fb      	ldr	r3, [r7, #12]
 80156fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80156fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015700:	d110      	bne.n	8015724 <HAL_SPI_TransmitReceive+0xba>
  {
    SPI_RESET_CRC(hspi);
 8015702:	68fb      	ldr	r3, [r7, #12]
 8015704:	681b      	ldr	r3, [r3, #0]
 8015706:	6819      	ldr	r1, [r3, #0]
 8015708:	68fb      	ldr	r3, [r7, #12]
 801570a:	681a      	ldr	r2, [r3, #0]
 801570c:	f64d 73ff 	movw	r3, #57343	@ 0xdfff
 8015710:	400b      	ands	r3, r1
 8015712:	6013      	str	r3, [r2, #0]
 8015714:	68fb      	ldr	r3, [r7, #12]
 8015716:	681b      	ldr	r3, [r3, #0]
 8015718:	681a      	ldr	r2, [r3, #0]
 801571a:	68fb      	ldr	r3, [r7, #12]
 801571c:	681b      	ldr	r3, [r3, #0]
 801571e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8015722:	601a      	str	r2, [r3, #0]
  }

  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 8015724:	68fb      	ldr	r3, [r7, #12]
 8015726:	68db      	ldr	r3, [r3, #12]
 8015728:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801572c:	d804      	bhi.n	8015738 <HAL_SPI_TransmitReceive+0xce>
 801572e:	68fb      	ldr	r3, [r7, #12]
 8015730:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015734:	2b01      	cmp	r3, #1
 8015736:	d908      	bls.n	801574a <HAL_SPI_TransmitReceive+0xe0>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8015738:	68fb      	ldr	r3, [r7, #12]
 801573a:	681b      	ldr	r3, [r3, #0]
 801573c:	685a      	ldr	r2, [r3, #4]
 801573e:	68fb      	ldr	r3, [r7, #12]
 8015740:	681b      	ldr	r3, [r3, #0]
 8015742:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8015746:	605a      	str	r2, [r3, #4]
 8015748:	e007      	b.n	801575a <HAL_SPI_TransmitReceive+0xf0>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801574a:	68fb      	ldr	r3, [r7, #12]
 801574c:	681b      	ldr	r3, [r3, #0]
 801574e:	685a      	ldr	r2, [r3, #4]
 8015750:	68fb      	ldr	r3, [r7, #12]
 8015752:	681b      	ldr	r3, [r3, #0]
 8015754:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8015758:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 801575a:	68fb      	ldr	r3, [r7, #12]
 801575c:	681b      	ldr	r3, [r3, #0]
 801575e:	681b      	ldr	r3, [r3, #0]
 8015760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015764:	2b40      	cmp	r3, #64	@ 0x40
 8015766:	d007      	beq.n	8015778 <HAL_SPI_TransmitReceive+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8015768:	68fb      	ldr	r3, [r7, #12]
 801576a:	681b      	ldr	r3, [r3, #0]
 801576c:	681a      	ldr	r2, [r3, #0]
 801576e:	68fb      	ldr	r3, [r7, #12]
 8015770:	681b      	ldr	r3, [r3, #0]
 8015772:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015776:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8015778:	68fb      	ldr	r3, [r7, #12]
 801577a:	68db      	ldr	r3, [r3, #12]
 801577c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8015780:	f240 80ff 	bls.w	8015982 <HAL_SPI_TransmitReceive+0x318>
  {
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 8015784:	e05b      	b.n	801583e <HAL_SPI_TransmitReceive+0x1d4>
    {
      /* Check TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 8015786:	68fb      	ldr	r3, [r7, #12]
 8015788:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801578a:	2b00      	cmp	r3, #0
 801578c:	d028      	beq.n	80157e0 <HAL_SPI_TransmitReceive+0x176>
 801578e:	68fb      	ldr	r3, [r7, #12]
 8015790:	681b      	ldr	r3, [r3, #0]
 8015792:	689b      	ldr	r3, [r3, #8]
 8015794:	f003 0302 	and.w	r3, r3, #2
 8015798:	2b02      	cmp	r3, #2
 801579a:	d121      	bne.n	80157e0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801579c:	68fb      	ldr	r3, [r7, #12]
 801579e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80157a0:	881a      	ldrh	r2, [r3, #0]
 80157a2:	68fb      	ldr	r3, [r7, #12]
 80157a4:	681b      	ldr	r3, [r3, #0]
 80157a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80157a8:	68fb      	ldr	r3, [r7, #12]
 80157aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80157ac:	1c9a      	adds	r2, r3, #2
 80157ae:	68fb      	ldr	r3, [r7, #12]
 80157b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80157b2:	68fb      	ldr	r3, [r7, #12]
 80157b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80157b6:	3b01      	subs	r3, #1
 80157b8:	b29a      	uxth	r2, r3
 80157ba:	68fb      	ldr	r3, [r7, #12]
 80157bc:	87da      	strh	r2, [r3, #62]	@ 0x3e

        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80157be:	68fb      	ldr	r3, [r7, #12]
 80157c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80157c2:	2b00      	cmp	r3, #0
 80157c4:	d10c      	bne.n	80157e0 <HAL_SPI_TransmitReceive+0x176>
 80157c6:	68fb      	ldr	r3, [r7, #12]
 80157c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80157ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80157ce:	d107      	bne.n	80157e0 <HAL_SPI_TransmitReceive+0x176>
        {
          hspi->Instance->CR1|= SPI_CR1_CRCNEXT;
 80157d0:	68fb      	ldr	r3, [r7, #12]
 80157d2:	681b      	ldr	r3, [r3, #0]
 80157d4:	681a      	ldr	r2, [r3, #0]
 80157d6:	68fb      	ldr	r3, [r7, #12]
 80157d8:	681b      	ldr	r3, [r3, #0]
 80157da:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80157de:	601a      	str	r2, [r3, #0]
        }
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 80157e0:	68fb      	ldr	r3, [r7, #12]
 80157e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80157e6:	2b00      	cmp	r3, #0
 80157e8:	d01a      	beq.n	8015820 <HAL_SPI_TransmitReceive+0x1b6>
 80157ea:	68fb      	ldr	r3, [r7, #12]
 80157ec:	681b      	ldr	r3, [r3, #0]
 80157ee:	689b      	ldr	r3, [r3, #8]
 80157f0:	f003 0301 	and.w	r3, r3, #1
 80157f4:	2b01      	cmp	r3, #1
 80157f6:	d113      	bne.n	8015820 <HAL_SPI_TransmitReceive+0x1b6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80157f8:	68fb      	ldr	r3, [r7, #12]
 80157fa:	681b      	ldr	r3, [r3, #0]
 80157fc:	68da      	ldr	r2, [r3, #12]
 80157fe:	68fb      	ldr	r3, [r7, #12]
 8015800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015802:	b292      	uxth	r2, r2
 8015804:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8015806:	68fb      	ldr	r3, [r7, #12]
 8015808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801580a:	1c9a      	adds	r2, r3, #2
 801580c:	68fb      	ldr	r3, [r7, #12]
 801580e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8015810:	68fb      	ldr	r3, [r7, #12]
 8015812:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015816:	3b01      	subs	r3, #1
 8015818:	b29a      	uxth	r2, r3
 801581a:	68fb      	ldr	r3, [r7, #12]
 801581c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8015820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015826:	d00a      	beq.n	801583e <HAL_SPI_TransmitReceive+0x1d4>
 8015828:	f7fb fcc4 	bl	80111b4 <HAL_GetTick>
 801582c:	4602      	mov	r2, r0
 801582e:	69bb      	ldr	r3, [r7, #24]
 8015830:	1ad3      	subs	r3, r2, r3
 8015832:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015834:	429a      	cmp	r2, r3
 8015836:	d802      	bhi.n	801583e <HAL_SPI_TransmitReceive+0x1d4>
      {
        errorcode = HAL_TIMEOUT;
 8015838:	2303      	movs	r3, #3
 801583a:	77fb      	strb	r3, [r7, #31]
        goto error;
 801583c:	e119      	b.n	8015a72 <HAL_SPI_TransmitReceive+0x408>
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 801583e:	68fb      	ldr	r3, [r7, #12]
 8015840:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015842:	2b00      	cmp	r3, #0
 8015844:	d19f      	bne.n	8015786 <HAL_SPI_TransmitReceive+0x11c>
 8015846:	68fb      	ldr	r3, [r7, #12]
 8015848:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801584c:	2b00      	cmp	r3, #0
 801584e:	d19a      	bne.n	8015786 <HAL_SPI_TransmitReceive+0x11c>
 8015850:	e0a2      	b.n	8015998 <HAL_SPI_TransmitReceive+0x32e>
  else
  {
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
    {
      /* check TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 8015852:	68fb      	ldr	r3, [r7, #12]
 8015854:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015856:	2b00      	cmp	r3, #0
 8015858:	d03d      	beq.n	80158d6 <HAL_SPI_TransmitReceive+0x26c>
 801585a:	68fb      	ldr	r3, [r7, #12]
 801585c:	681b      	ldr	r3, [r3, #0]
 801585e:	689b      	ldr	r3, [r3, #8]
 8015860:	f003 0302 	and.w	r3, r3, #2
 8015864:	2b02      	cmp	r3, #2
 8015866:	d136      	bne.n	80158d6 <HAL_SPI_TransmitReceive+0x26c>
      {
        if(hspi->TxXferCount > 1)
 8015868:	68fb      	ldr	r3, [r7, #12]
 801586a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801586c:	2b01      	cmp	r3, #1
 801586e:	d911      	bls.n	8015894 <HAL_SPI_TransmitReceive+0x22a>
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 8015870:	68fb      	ldr	r3, [r7, #12]
 8015872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015874:	881a      	ldrh	r2, [r3, #0]
 8015876:	68fb      	ldr	r3, [r7, #12]
 8015878:	681b      	ldr	r3, [r3, #0]
 801587a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801587c:	68fb      	ldr	r3, [r7, #12]
 801587e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015880:	1c9a      	adds	r2, r3, #2
 8015882:	68fb      	ldr	r3, [r7, #12]
 8015884:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2;
 8015886:	68fb      	ldr	r3, [r7, #12]
 8015888:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801588a:	3b02      	subs	r3, #2
 801588c:	b29a      	uxth	r2, r3
 801588e:	68fb      	ldr	r3, [r7, #12]
 8015890:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8015892:	e00f      	b.n	80158b4 <HAL_SPI_TransmitReceive+0x24a>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8015894:	68fb      	ldr	r3, [r7, #12]
 8015896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015898:	1c59      	adds	r1, r3, #1
 801589a:	68fa      	ldr	r2, [r7, #12]
 801589c:	6391      	str	r1, [r2, #56]	@ 0x38
 801589e:	68fa      	ldr	r2, [r7, #12]
 80158a0:	6812      	ldr	r2, [r2, #0]
 80158a2:	320c      	adds	r2, #12
 80158a4:	781b      	ldrb	r3, [r3, #0]
 80158a6:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 80158a8:	68fb      	ldr	r3, [r7, #12]
 80158aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80158ac:	3b01      	subs	r3, #1
 80158ae:	b29a      	uxth	r2, r3
 80158b0:	68fb      	ldr	r3, [r7, #12]
 80158b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }

        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80158b4:	68fb      	ldr	r3, [r7, #12]
 80158b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80158b8:	2b00      	cmp	r3, #0
 80158ba:	d10c      	bne.n	80158d6 <HAL_SPI_TransmitReceive+0x26c>
 80158bc:	68fb      	ldr	r3, [r7, #12]
 80158be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80158c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80158c4:	d107      	bne.n	80158d6 <HAL_SPI_TransmitReceive+0x26c>
        {
          hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 80158c6:	68fb      	ldr	r3, [r7, #12]
 80158c8:	681b      	ldr	r3, [r3, #0]
 80158ca:	681a      	ldr	r2, [r3, #0]
 80158cc:	68fb      	ldr	r3, [r7, #12]
 80158ce:	681b      	ldr	r3, [r3, #0]
 80158d0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80158d4:	601a      	str	r2, [r3, #0]
        }
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 80158d6:	68fb      	ldr	r3, [r7, #12]
 80158d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d041      	beq.n	8015964 <HAL_SPI_TransmitReceive+0x2fa>
 80158e0:	68fb      	ldr	r3, [r7, #12]
 80158e2:	681b      	ldr	r3, [r3, #0]
 80158e4:	689b      	ldr	r3, [r3, #8]
 80158e6:	f003 0301 	and.w	r3, r3, #1
 80158ea:	2b01      	cmp	r3, #1
 80158ec:	d13a      	bne.n	8015964 <HAL_SPI_TransmitReceive+0x2fa>
      {
        if(hspi->RxXferCount > 1)
 80158ee:	68fb      	ldr	r3, [r7, #12]
 80158f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80158f4:	2b01      	cmp	r3, #1
 80158f6:	d921      	bls.n	801593c <HAL_SPI_TransmitReceive+0x2d2>
        {
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80158f8:	68fb      	ldr	r3, [r7, #12]
 80158fa:	681b      	ldr	r3, [r3, #0]
 80158fc:	68da      	ldr	r2, [r3, #12]
 80158fe:	68fb      	ldr	r3, [r7, #12]
 8015900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015902:	b292      	uxth	r2, r2
 8015904:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8015906:	68fb      	ldr	r3, [r7, #12]
 8015908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801590a:	1c9a      	adds	r2, r3, #2
 801590c:	68fb      	ldr	r3, [r7, #12]
 801590e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2;
 8015910:	68fb      	ldr	r3, [r7, #12]
 8015912:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015916:	3b02      	subs	r3, #2
 8015918:	b29a      	uxth	r2, r3
 801591a:	68fb      	ldr	r3, [r7, #12]
 801591c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if(hspi->RxXferCount <= 1)
 8015920:	68fb      	ldr	r3, [r7, #12]
 8015922:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015926:	2b01      	cmp	r3, #1
 8015928:	d81c      	bhi.n	8015964 <HAL_SPI_TransmitReceive+0x2fa>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801592a:	68fb      	ldr	r3, [r7, #12]
 801592c:	681b      	ldr	r3, [r3, #0]
 801592e:	685a      	ldr	r2, [r3, #4]
 8015930:	68fb      	ldr	r3, [r7, #12]
 8015932:	681b      	ldr	r3, [r3, #0]
 8015934:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8015938:	605a      	str	r2, [r3, #4]
 801593a:	e013      	b.n	8015964 <HAL_SPI_TransmitReceive+0x2fa>
          }
        }
        else
        {
          (*hspi->pRxBuffPtr++) =  *(__IO uint8_t *)&hspi->Instance->DR;
 801593c:	68fb      	ldr	r3, [r7, #12]
 801593e:	681b      	ldr	r3, [r3, #0]
 8015940:	f103 020c 	add.w	r2, r3, #12
 8015944:	68fb      	ldr	r3, [r7, #12]
 8015946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015948:	1c58      	adds	r0, r3, #1
 801594a:	68f9      	ldr	r1, [r7, #12]
 801594c:	6408      	str	r0, [r1, #64]	@ 0x40
 801594e:	7812      	ldrb	r2, [r2, #0]
 8015950:	b2d2      	uxtb	r2, r2
 8015952:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8015954:	68fb      	ldr	r3, [r7, #12]
 8015956:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801595a:	3b01      	subs	r3, #1
 801595c:	b29a      	uxth	r2, r3
 801595e:	68fb      	ldr	r3, [r7, #12]
 8015960:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8015964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015966:	f1b3 3fff 	cmp.w	r3, #4294967295
 801596a:	d00a      	beq.n	8015982 <HAL_SPI_TransmitReceive+0x318>
 801596c:	f7fb fc22 	bl	80111b4 <HAL_GetTick>
 8015970:	4602      	mov	r2, r0
 8015972:	69bb      	ldr	r3, [r7, #24]
 8015974:	1ad3      	subs	r3, r2, r3
 8015976:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015978:	429a      	cmp	r2, r3
 801597a:	d802      	bhi.n	8015982 <HAL_SPI_TransmitReceive+0x318>
      {
        errorcode = HAL_TIMEOUT;
 801597c:	2303      	movs	r3, #3
 801597e:	77fb      	strb	r3, [r7, #31]
        goto error;
 8015980:	e077      	b.n	8015a72 <HAL_SPI_TransmitReceive+0x408>
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 8015982:	68fb      	ldr	r3, [r7, #12]
 8015984:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015986:	2b00      	cmp	r3, #0
 8015988:	f47f af63 	bne.w	8015852 <HAL_SPI_TransmitReceive+0x1e8>
 801598c:	68fb      	ldr	r3, [r7, #12]
 801598e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015992:	2b00      	cmp	r3, #0
 8015994:	f47f af5d 	bne.w	8015852 <HAL_SPI_TransmitReceive+0x1e8>
      }
    }
  }

  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8015998:	68fb      	ldr	r3, [r7, #12]
 801599a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801599c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80159a0:	d141      	bne.n	8015a26 <HAL_SPI_TransmitReceive+0x3bc>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SPI_FLAG_RXNE, Timeout) != HAL_OK)
 80159a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159a4:	2201      	movs	r2, #1
 80159a6:	2101      	movs	r1, #1
 80159a8:	68f8      	ldr	r0, [r7, #12]
 80159aa:	f000 f87d 	bl	8015aa8 <SPI_WaitFlagStateUntilTimeout>
 80159ae:	4603      	mov	r3, r0
 80159b0:	2b00      	cmp	r3, #0
 80159b2:	d008      	beq.n	80159c6 <HAL_SPI_TransmitReceive+0x35c>
    {
      /* Error on the CRC reception */
      hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 80159b4:	68fb      	ldr	r3, [r7, #12]
 80159b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80159b8:	f043 0202 	orr.w	r2, r3, #2
 80159bc:	68fb      	ldr	r3, [r7, #12]
 80159be:	661a      	str	r2, [r3, #96]	@ 0x60
      errorcode = HAL_TIMEOUT;
 80159c0:	2303      	movs	r3, #3
 80159c2:	77fb      	strb	r3, [r7, #31]
      goto error;
 80159c4:	e055      	b.n	8015a72 <HAL_SPI_TransmitReceive+0x408>
    }

    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80159c6:	68fb      	ldr	r3, [r7, #12]
 80159c8:	68db      	ldr	r3, [r3, #12]
 80159ca:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80159ce:	d106      	bne.n	80159de <HAL_SPI_TransmitReceive+0x374>
    {
      tmpreg = hspi->Instance->DR;
 80159d0:	68fb      	ldr	r3, [r7, #12]
 80159d2:	681b      	ldr	r3, [r3, #0]
 80159d4:	68db      	ldr	r3, [r3, #12]
 80159d6:	b29b      	uxth	r3, r3
 80159d8:	82fb      	strh	r3, [r7, #22]
      UNUSED(tmpreg); /* To avoid GCC warning */
 80159da:	8afb      	ldrh	r3, [r7, #22]
 80159dc:	e023      	b.n	8015a26 <HAL_SPI_TransmitReceive+0x3bc>
    }
    else
    {
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 80159de:	68fb      	ldr	r3, [r7, #12]
 80159e0:	681b      	ldr	r3, [r3, #0]
 80159e2:	330c      	adds	r3, #12
 80159e4:	781b      	ldrb	r3, [r3, #0]
 80159e6:	b2db      	uxtb	r3, r3
 80159e8:	82fb      	strh	r3, [r7, #22]
      UNUSED(tmpreg); /* To avoid GCC warning */
 80159ea:	8afb      	ldrh	r3, [r7, #22]

      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 80159ec:	68fb      	ldr	r3, [r7, #12]
 80159ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80159f0:	2b02      	cmp	r3, #2
 80159f2:	d118      	bne.n	8015a26 <HAL_SPI_TransmitReceive+0x3bc>
      {
        if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SPI_FLAG_RXNE, Timeout) != HAL_OK)
 80159f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159f6:	2201      	movs	r2, #1
 80159f8:	2101      	movs	r1, #1
 80159fa:	68f8      	ldr	r0, [r7, #12]
 80159fc:	f000 f854 	bl	8015aa8 <SPI_WaitFlagStateUntilTimeout>
 8015a00:	4603      	mov	r3, r0
 8015a02:	2b00      	cmp	r3, #0
 8015a04:	d008      	beq.n	8015a18 <HAL_SPI_TransmitReceive+0x3ae>
        {
          /* Error on the CRC reception */
          hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 8015a06:	68fb      	ldr	r3, [r7, #12]
 8015a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015a0a:	f043 0202 	orr.w	r2, r3, #2
 8015a0e:	68fb      	ldr	r3, [r7, #12]
 8015a10:	661a      	str	r2, [r3, #96]	@ 0x60
          errorcode = HAL_TIMEOUT;
 8015a12:	2303      	movs	r3, #3
 8015a14:	77fb      	strb	r3, [r7, #31]
          goto error;
 8015a16:	e02c      	b.n	8015a72 <HAL_SPI_TransmitReceive+0x408>
        }
        tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 8015a18:	68fb      	ldr	r3, [r7, #12]
 8015a1a:	681b      	ldr	r3, [r3, #0]
 8015a1c:	330c      	adds	r3, #12
 8015a1e:	781b      	ldrb	r3, [r3, #0]
 8015a20:	b2db      	uxtb	r3, r3
 8015a22:	82fb      	strh	r3, [r7, #22]
        UNUSED(tmpreg); /* To avoid GCC warning */
 8015a24:	8afb      	ldrh	r3, [r7, #22]
      }
    }
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8015a26:	68fb      	ldr	r3, [r7, #12]
 8015a28:	681b      	ldr	r3, [r3, #0]
 8015a2a:	689b      	ldr	r3, [r3, #8]
 8015a2c:	f003 0310 	and.w	r3, r3, #16
 8015a30:	2b10      	cmp	r3, #16
 8015a32:	d10c      	bne.n	8015a4e <HAL_SPI_TransmitReceive+0x3e4>
  {
    hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 8015a34:	68fb      	ldr	r3, [r7, #12]
 8015a36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015a38:	f043 0202 	orr.w	r2, r3, #2
 8015a3c:	68fb      	ldr	r3, [r7, #12]
 8015a3e:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8015a40:	68fb      	ldr	r3, [r7, #12]
 8015a42:	681b      	ldr	r3, [r3, #0]
 8015a44:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8015a48:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8015a4a:	2301      	movs	r3, #1
 8015a4c:	77fb      	strb	r3, [r7, #31]
  }

  /* Check the end of the transaction */
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
 8015a4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8015a50:	68f8      	ldr	r0, [r7, #12]
 8015a52:	f000 f903 	bl	8015c5c <SPI_EndRxTxTransaction>
 8015a56:	4603      	mov	r3, r0
 8015a58:	2b00      	cmp	r3, #0
 8015a5a:	d002      	beq.n	8015a62 <HAL_SPI_TransmitReceive+0x3f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8015a5c:	68fb      	ldr	r3, [r7, #12]
 8015a5e:	2220      	movs	r2, #32
 8015a60:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8015a62:	68fb      	ldr	r3, [r7, #12]
 8015a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015a66:	2b00      	cmp	r3, #0
 8015a68:	d002      	beq.n	8015a70 <HAL_SPI_TransmitReceive+0x406>
  {
    errorcode = HAL_ERROR;
 8015a6a:	2301      	movs	r3, #1
 8015a6c:	77fb      	strb	r3, [r7, #31]
 8015a6e:	e000      	b.n	8015a72 <HAL_SPI_TransmitReceive+0x408>
  }

error :
 8015a70:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8015a72:	68fb      	ldr	r3, [r7, #12]
 8015a74:	2201      	movs	r2, #1
 8015a76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8015a7a:	68fb      	ldr	r3, [r7, #12]
 8015a7c:	2200      	movs	r2, #0
 8015a7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8015a82:	7ffb      	ldrb	r3, [r7, #31]
}
 8015a84:	4618      	mov	r0, r3
 8015a86:	3720      	adds	r7, #32
 8015a88:	46bd      	mov	sp, r7
 8015a8a:	bd80      	pop	{r7, pc}

08015a8c <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8015a8c:	b480      	push	{r7}
 8015a8e:	b083      	sub	sp, #12
 8015a90:	af00      	add	r7, sp, #0
 8015a92:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8015a94:	687b      	ldr	r3, [r7, #4]
 8015a96:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8015a9a:	b2db      	uxtb	r3, r3
}
 8015a9c:	4618      	mov	r0, r3
 8015a9e:	370c      	adds	r7, #12
 8015aa0:	46bd      	mov	sp, r7
 8015aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015aa6:	4770      	bx	lr

08015aa8 <SPI_WaitFlagStateUntilTimeout>:
  * @param State : flag state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout)
{
 8015aa8:	b580      	push	{r7, lr}
 8015aaa:	b086      	sub	sp, #24
 8015aac:	af00      	add	r7, sp, #0
 8015aae:	60f8      	str	r0, [r7, #12]
 8015ab0:	60b9      	str	r1, [r7, #8]
 8015ab2:	607a      	str	r2, [r7, #4]
 8015ab4:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = HAL_GetTick();
 8015ab6:	f7fb fb7d 	bl	80111b4 <HAL_GetTick>
 8015aba:	6178      	str	r0, [r7, #20]

  while((hspi->Instance->SR & Flag) != State)
 8015abc:	e04d      	b.n	8015b5a <SPI_WaitFlagStateUntilTimeout+0xb2>
  {
    if(Timeout != HAL_MAX_DELAY)
 8015abe:	683b      	ldr	r3, [r7, #0]
 8015ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015ac4:	d049      	beq.n	8015b5a <SPI_WaitFlagStateUntilTimeout+0xb2>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) >= Timeout))
 8015ac6:	683b      	ldr	r3, [r7, #0]
 8015ac8:	2b00      	cmp	r3, #0
 8015aca:	d007      	beq.n	8015adc <SPI_WaitFlagStateUntilTimeout+0x34>
 8015acc:	f7fb fb72 	bl	80111b4 <HAL_GetTick>
 8015ad0:	4602      	mov	r2, r0
 8015ad2:	697b      	ldr	r3, [r7, #20]
 8015ad4:	1ad3      	subs	r3, r2, r3
 8015ad6:	683a      	ldr	r2, [r7, #0]
 8015ad8:	429a      	cmp	r2, r3
 8015ada:	d83e      	bhi.n	8015b5a <SPI_WaitFlagStateUntilTimeout+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8015adc:	68fb      	ldr	r3, [r7, #12]
 8015ade:	681b      	ldr	r3, [r3, #0]
 8015ae0:	685a      	ldr	r2, [r3, #4]
 8015ae2:	68fb      	ldr	r3, [r7, #12]
 8015ae4:	681b      	ldr	r3, [r3, #0]
 8015ae6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8015aea:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8015aec:	68fb      	ldr	r3, [r7, #12]
 8015aee:	685b      	ldr	r3, [r3, #4]
 8015af0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8015af4:	d111      	bne.n	8015b1a <SPI_WaitFlagStateUntilTimeout+0x72>
 8015af6:	68fb      	ldr	r3, [r7, #12]
 8015af8:	689b      	ldr	r3, [r3, #8]
 8015afa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015afe:	d004      	beq.n	8015b0a <SPI_WaitFlagStateUntilTimeout+0x62>
 8015b00:	68fb      	ldr	r3, [r7, #12]
 8015b02:	689b      	ldr	r3, [r3, #8]
 8015b04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8015b08:	d107      	bne.n	8015b1a <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8015b0a:	68fb      	ldr	r3, [r7, #12]
 8015b0c:	681b      	ldr	r3, [r3, #0]
 8015b0e:	681a      	ldr	r2, [r3, #0]
 8015b10:	68fb      	ldr	r3, [r7, #12]
 8015b12:	681b      	ldr	r3, [r3, #0]
 8015b14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8015b18:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8015b1a:	68fb      	ldr	r3, [r7, #12]
 8015b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015b1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015b22:	d110      	bne.n	8015b46 <SPI_WaitFlagStateUntilTimeout+0x9e>
        {
          SPI_RESET_CRC(hspi);
 8015b24:	68fb      	ldr	r3, [r7, #12]
 8015b26:	681b      	ldr	r3, [r3, #0]
 8015b28:	6819      	ldr	r1, [r3, #0]
 8015b2a:	68fb      	ldr	r3, [r7, #12]
 8015b2c:	681a      	ldr	r2, [r3, #0]
 8015b2e:	f64d 73ff 	movw	r3, #57343	@ 0xdfff
 8015b32:	400b      	ands	r3, r1
 8015b34:	6013      	str	r3, [r2, #0]
 8015b36:	68fb      	ldr	r3, [r7, #12]
 8015b38:	681b      	ldr	r3, [r3, #0]
 8015b3a:	681a      	ldr	r2, [r3, #0]
 8015b3c:	68fb      	ldr	r3, [r7, #12]
 8015b3e:	681b      	ldr	r3, [r3, #0]
 8015b40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8015b44:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8015b46:	68fb      	ldr	r3, [r7, #12]
 8015b48:	2201      	movs	r2, #1
 8015b4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8015b4e:	68fb      	ldr	r3, [r7, #12]
 8015b50:	2200      	movs	r2, #0
 8015b52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8015b56:	2303      	movs	r3, #3
 8015b58:	e008      	b.n	8015b6c <SPI_WaitFlagStateUntilTimeout+0xc4>
  while((hspi->Instance->SR & Flag) != State)
 8015b5a:	68fb      	ldr	r3, [r7, #12]
 8015b5c:	681b      	ldr	r3, [r3, #0]
 8015b5e:	689a      	ldr	r2, [r3, #8]
 8015b60:	68bb      	ldr	r3, [r7, #8]
 8015b62:	4013      	ands	r3, r2
 8015b64:	687a      	ldr	r2, [r7, #4]
 8015b66:	429a      	cmp	r2, r3
 8015b68:	d1a9      	bne.n	8015abe <SPI_WaitFlagStateUntilTimeout+0x16>
      }
    }
  }

  return HAL_OK;
 8015b6a:	2300      	movs	r3, #0
}
 8015b6c:	4618      	mov	r0, r3
 8015b6e:	3718      	adds	r7, #24
 8015b70:	46bd      	mov	sp, r7
 8015b72:	bd80      	pop	{r7, pc}

08015b74 <SPI_WaitFifoStateUntilTimeout>:
  * @param State : Fifo state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State, uint32_t Timeout)
{
 8015b74:	b580      	push	{r7, lr}
 8015b76:	b086      	sub	sp, #24
 8015b78:	af00      	add	r7, sp, #0
 8015b7a:	60f8      	str	r0, [r7, #12]
 8015b7c:	60b9      	str	r1, [r7, #8]
 8015b7e:	607a      	str	r2, [r7, #4]
 8015b80:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;
  uint32_t tickstart = HAL_GetTick();
 8015b82:	f7fb fb17 	bl	80111b4 <HAL_GetTick>
 8015b86:	6178      	str	r0, [r7, #20]

  while((hspi->Instance->SR & Fifo) != State)
 8015b88:	e05b      	b.n	8015c42 <SPI_WaitFifoStateUntilTimeout+0xce>
  {
    if((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8015b8a:	68bb      	ldr	r3, [r7, #8]
 8015b8c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8015b90:	d109      	bne.n	8015ba6 <SPI_WaitFifoStateUntilTimeout+0x32>
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	2b00      	cmp	r3, #0
 8015b96:	d106      	bne.n	8015ba6 <SPI_WaitFifoStateUntilTimeout+0x32>
    {
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
 8015b98:	68fb      	ldr	r3, [r7, #12]
 8015b9a:	681b      	ldr	r3, [r3, #0]
 8015b9c:	330c      	adds	r3, #12
 8015b9e:	781b      	ldrb	r3, [r3, #0]
 8015ba0:	b2db      	uxtb	r3, r3
 8015ba2:	74fb      	strb	r3, [r7, #19]
      UNUSED(tmpreg); /* To avoid GCC warning */
 8015ba4:	7cfb      	ldrb	r3, [r7, #19]
    }

    if(Timeout != HAL_MAX_DELAY)
 8015ba6:	683b      	ldr	r3, [r7, #0]
 8015ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015bac:	d049      	beq.n	8015c42 <SPI_WaitFifoStateUntilTimeout+0xce>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) >= Timeout))
 8015bae:	683b      	ldr	r3, [r7, #0]
 8015bb0:	2b00      	cmp	r3, #0
 8015bb2:	d007      	beq.n	8015bc4 <SPI_WaitFifoStateUntilTimeout+0x50>
 8015bb4:	f7fb fafe 	bl	80111b4 <HAL_GetTick>
 8015bb8:	4602      	mov	r2, r0
 8015bba:	697b      	ldr	r3, [r7, #20]
 8015bbc:	1ad3      	subs	r3, r2, r3
 8015bbe:	683a      	ldr	r2, [r7, #0]
 8015bc0:	429a      	cmp	r2, r3
 8015bc2:	d83e      	bhi.n	8015c42 <SPI_WaitFifoStateUntilTimeout+0xce>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
                  on both master and slave sides in order to resynchronize the master
                 and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8015bc4:	68fb      	ldr	r3, [r7, #12]
 8015bc6:	681b      	ldr	r3, [r3, #0]
 8015bc8:	685a      	ldr	r2, [r3, #4]
 8015bca:	68fb      	ldr	r3, [r7, #12]
 8015bcc:	681b      	ldr	r3, [r3, #0]
 8015bce:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8015bd2:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8015bd4:	68fb      	ldr	r3, [r7, #12]
 8015bd6:	685b      	ldr	r3, [r3, #4]
 8015bd8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8015bdc:	d111      	bne.n	8015c02 <SPI_WaitFifoStateUntilTimeout+0x8e>
 8015bde:	68fb      	ldr	r3, [r7, #12]
 8015be0:	689b      	ldr	r3, [r3, #8]
 8015be2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015be6:	d004      	beq.n	8015bf2 <SPI_WaitFifoStateUntilTimeout+0x7e>
 8015be8:	68fb      	ldr	r3, [r7, #12]
 8015bea:	689b      	ldr	r3, [r3, #8]
 8015bec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8015bf0:	d107      	bne.n	8015c02 <SPI_WaitFifoStateUntilTimeout+0x8e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8015bf2:	68fb      	ldr	r3, [r7, #12]
 8015bf4:	681b      	ldr	r3, [r3, #0]
 8015bf6:	681a      	ldr	r2, [r3, #0]
 8015bf8:	68fb      	ldr	r3, [r7, #12]
 8015bfa:	681b      	ldr	r3, [r3, #0]
 8015bfc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8015c00:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8015c02:	68fb      	ldr	r3, [r7, #12]
 8015c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015c06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015c0a:	d110      	bne.n	8015c2e <SPI_WaitFifoStateUntilTimeout+0xba>
        {
          SPI_RESET_CRC(hspi);
 8015c0c:	68fb      	ldr	r3, [r7, #12]
 8015c0e:	681b      	ldr	r3, [r3, #0]
 8015c10:	6819      	ldr	r1, [r3, #0]
 8015c12:	68fb      	ldr	r3, [r7, #12]
 8015c14:	681a      	ldr	r2, [r3, #0]
 8015c16:	f64d 73ff 	movw	r3, #57343	@ 0xdfff
 8015c1a:	400b      	ands	r3, r1
 8015c1c:	6013      	str	r3, [r2, #0]
 8015c1e:	68fb      	ldr	r3, [r7, #12]
 8015c20:	681b      	ldr	r3, [r3, #0]
 8015c22:	681a      	ldr	r2, [r3, #0]
 8015c24:	68fb      	ldr	r3, [r7, #12]
 8015c26:	681b      	ldr	r3, [r3, #0]
 8015c28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8015c2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8015c2e:	68fb      	ldr	r3, [r7, #12]
 8015c30:	2201      	movs	r2, #1
 8015c32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8015c36:	68fb      	ldr	r3, [r7, #12]
 8015c38:	2200      	movs	r2, #0
 8015c3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8015c3e:	2303      	movs	r3, #3
 8015c40:	e008      	b.n	8015c54 <SPI_WaitFifoStateUntilTimeout+0xe0>
  while((hspi->Instance->SR & Fifo) != State)
 8015c42:	68fb      	ldr	r3, [r7, #12]
 8015c44:	681b      	ldr	r3, [r3, #0]
 8015c46:	689a      	ldr	r2, [r3, #8]
 8015c48:	68bb      	ldr	r3, [r7, #8]
 8015c4a:	4013      	ands	r3, r2
 8015c4c:	687a      	ldr	r2, [r7, #4]
 8015c4e:	429a      	cmp	r2, r3
 8015c50:	d19b      	bne.n	8015b8a <SPI_WaitFifoStateUntilTimeout+0x16>
      }
    }
  }

  return HAL_OK;
 8015c52:	2300      	movs	r3, #0
}
 8015c54:	4618      	mov	r0, r3
 8015c56:	3718      	adds	r7, #24
 8015c58:	46bd      	mov	sp, r7
 8015c5a:	bd80      	pop	{r7, pc}

08015c5c <SPI_EndRxTxTransaction>:
  * @brief Handle the check of the RXTX or TX transaction complete.
  * @param hspi: SPI handle
  * @param Timeout : Timeout duration
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 8015c5c:	b580      	push	{r7, lr}
 8015c5e:	b082      	sub	sp, #8
 8015c60:	af00      	add	r7, sp, #0
 8015c62:	6078      	str	r0, [r7, #4]
 8015c64:	6039      	str	r1, [r7, #0]
  /* Control if the TX fifo is empty */
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout) != HAL_OK)
 8015c66:	683b      	ldr	r3, [r7, #0]
 8015c68:	2200      	movs	r2, #0
 8015c6a:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8015c6e:	6878      	ldr	r0, [r7, #4]
 8015c70:	f7ff ff80 	bl	8015b74 <SPI_WaitFifoStateUntilTimeout>
 8015c74:	4603      	mov	r3, r0
 8015c76:	2b00      	cmp	r3, #0
 8015c78:	d007      	beq.n	8015c8a <SPI_EndRxTxTransaction+0x2e>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 8015c7a:	687b      	ldr	r3, [r7, #4]
 8015c7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015c7e:	f043 0220 	orr.w	r2, r3, #32
 8015c82:	687b      	ldr	r3, [r7, #4]
 8015c84:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8015c86:	2303      	movs	r3, #3
 8015c88:	e011      	b.n	8015cae <SPI_EndRxTxTransaction+0x52>
  }
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout) != HAL_OK)
 8015c8a:	683b      	ldr	r3, [r7, #0]
 8015c8c:	2200      	movs	r2, #0
 8015c8e:	2180      	movs	r1, #128	@ 0x80
 8015c90:	6878      	ldr	r0, [r7, #4]
 8015c92:	f7ff ff09 	bl	8015aa8 <SPI_WaitFlagStateUntilTimeout>
 8015c96:	4603      	mov	r3, r0
 8015c98:	2b00      	cmp	r3, #0
 8015c9a:	d007      	beq.n	8015cac <SPI_EndRxTxTransaction+0x50>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015ca0:	f043 0220 	orr.w	r2, r3, #32
 8015ca4:	687b      	ldr	r3, [r7, #4]
 8015ca6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8015ca8:	2303      	movs	r3, #3
 8015caa:	e000      	b.n	8015cae <SPI_EndRxTxTransaction+0x52>
  }
  return HAL_OK;
 8015cac:	2300      	movs	r3, #0
}
 8015cae:	4618      	mov	r0, r3
 8015cb0:	3708      	adds	r7, #8
 8015cb2:	46bd      	mov	sp, r7
 8015cb4:	bd80      	pop	{r7, pc}

08015cb6 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and initialize the associated handle.
  * @param  htim: TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8015cb6:	b580      	push	{r7, lr}
 8015cb8:	b082      	sub	sp, #8
 8015cba:	af00      	add	r7, sp, #0
 8015cbc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8015cbe:	687b      	ldr	r3, [r7, #4]
 8015cc0:	2b00      	cmp	r3, #0
 8015cc2:	d101      	bne.n	8015cc8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8015cc4:	2301      	movs	r3, #1
 8015cc6:	e01d      	b.n	8015d04 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8015cc8:	687b      	ldr	r3, [r7, #4]
 8015cca:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8015cce:	b2db      	uxtb	r3, r3
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	d106      	bne.n	8015ce2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8015cd4:	687b      	ldr	r3, [r7, #4]
 8015cd6:	2200      	movs	r2, #0
 8015cd8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8015cdc:	6878      	ldr	r0, [r7, #4]
 8015cde:	f000 f815 	bl	8015d0c <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8015ce2:	687b      	ldr	r3, [r7, #4]
 8015ce4:	2202      	movs	r2, #2
 8015ce6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8015cea:	687b      	ldr	r3, [r7, #4]
 8015cec:	681a      	ldr	r2, [r3, #0]
 8015cee:	687b      	ldr	r3, [r7, #4]
 8015cf0:	3304      	adds	r3, #4
 8015cf2:	4619      	mov	r1, r3
 8015cf4:	4610      	mov	r0, r2
 8015cf6:	f000 f95f 	bl	8015fb8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	2201      	movs	r2, #1
 8015cfe:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8015d02:	2300      	movs	r3, #0
}
 8015d04:	4618      	mov	r0, r3
 8015d06:	3708      	adds	r7, #8
 8015d08:	46bd      	mov	sp, r7
 8015d0a:	bd80      	pop	{r7, pc}

08015d0c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8015d0c:	b480      	push	{r7}
 8015d0e:	b083      	sub	sp, #12
 8015d10:	af00      	add	r7, sp, #0
 8015d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8015d14:	bf00      	nop
 8015d16:	370c      	adds	r7, #12
 8015d18:	46bd      	mov	sp, r7
 8015d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d1e:	4770      	bx	lr

08015d20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8015d20:	b480      	push	{r7}
 8015d22:	b083      	sub	sp, #12
 8015d24:	af00      	add	r7, sp, #0
 8015d26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8015d28:	687b      	ldr	r3, [r7, #4]
 8015d2a:	681b      	ldr	r3, [r3, #0]
 8015d2c:	68da      	ldr	r2, [r3, #12]
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	681b      	ldr	r3, [r3, #0]
 8015d32:	f042 0201 	orr.w	r2, r2, #1
 8015d36:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8015d38:	687b      	ldr	r3, [r7, #4]
 8015d3a:	681b      	ldr	r3, [r3, #0]
 8015d3c:	681a      	ldr	r2, [r3, #0]
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	681b      	ldr	r3, [r3, #0]
 8015d42:	f042 0201 	orr.w	r2, r2, #1
 8015d46:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8015d48:	2300      	movs	r3, #0
}
 8015d4a:	4618      	mov	r0, r3
 8015d4c:	370c      	adds	r7, #12
 8015d4e:	46bd      	mov	sp, r7
 8015d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d54:	4770      	bx	lr

08015d56 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim: TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8015d56:	b580      	push	{r7, lr}
 8015d58:	b082      	sub	sp, #8
 8015d5a:	af00      	add	r7, sp, #0
 8015d5c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8015d5e:	687b      	ldr	r3, [r7, #4]
 8015d60:	681b      	ldr	r3, [r3, #0]
 8015d62:	691b      	ldr	r3, [r3, #16]
 8015d64:	f003 0302 	and.w	r3, r3, #2
 8015d68:	2b02      	cmp	r3, #2
 8015d6a:	d122      	bne.n	8015db2 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8015d6c:	687b      	ldr	r3, [r7, #4]
 8015d6e:	681b      	ldr	r3, [r3, #0]
 8015d70:	68db      	ldr	r3, [r3, #12]
 8015d72:	f003 0302 	and.w	r3, r3, #2
 8015d76:	2b02      	cmp	r3, #2
 8015d78:	d11b      	bne.n	8015db2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8015d7a:	687b      	ldr	r3, [r7, #4]
 8015d7c:	681b      	ldr	r3, [r3, #0]
 8015d7e:	f06f 0202 	mvn.w	r2, #2
 8015d82:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	2201      	movs	r2, #1
 8015d88:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8015d8a:	687b      	ldr	r3, [r7, #4]
 8015d8c:	681b      	ldr	r3, [r3, #0]
 8015d8e:	699b      	ldr	r3, [r3, #24]
 8015d90:	f003 0303 	and.w	r3, r3, #3
 8015d94:	2b00      	cmp	r3, #0
 8015d96:	d003      	beq.n	8015da0 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8015d98:	6878      	ldr	r0, [r7, #4]
 8015d9a:	f000 f8ee 	bl	8015f7a <HAL_TIM_IC_CaptureCallback>
 8015d9e:	e005      	b.n	8015dac <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8015da0:	6878      	ldr	r0, [r7, #4]
 8015da2:	f000 f8e0 	bl	8015f66 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8015da6:	6878      	ldr	r0, [r7, #4]
 8015da8:	f000 f8f1 	bl	8015f8e <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	2200      	movs	r2, #0
 8015db0:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8015db2:	687b      	ldr	r3, [r7, #4]
 8015db4:	681b      	ldr	r3, [r3, #0]
 8015db6:	691b      	ldr	r3, [r3, #16]
 8015db8:	f003 0304 	and.w	r3, r3, #4
 8015dbc:	2b04      	cmp	r3, #4
 8015dbe:	d122      	bne.n	8015e06 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8015dc0:	687b      	ldr	r3, [r7, #4]
 8015dc2:	681b      	ldr	r3, [r3, #0]
 8015dc4:	68db      	ldr	r3, [r3, #12]
 8015dc6:	f003 0304 	and.w	r3, r3, #4
 8015dca:	2b04      	cmp	r3, #4
 8015dcc:	d11b      	bne.n	8015e06 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	681b      	ldr	r3, [r3, #0]
 8015dd2:	f06f 0204 	mvn.w	r2, #4
 8015dd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	2202      	movs	r2, #2
 8015ddc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	681b      	ldr	r3, [r3, #0]
 8015de2:	699b      	ldr	r3, [r3, #24]
 8015de4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8015de8:	2b00      	cmp	r3, #0
 8015dea:	d003      	beq.n	8015df4 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8015dec:	6878      	ldr	r0, [r7, #4]
 8015dee:	f000 f8c4 	bl	8015f7a <HAL_TIM_IC_CaptureCallback>
 8015df2:	e005      	b.n	8015e00 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8015df4:	6878      	ldr	r0, [r7, #4]
 8015df6:	f000 f8b6 	bl	8015f66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8015dfa:	6878      	ldr	r0, [r7, #4]
 8015dfc:	f000 f8c7 	bl	8015f8e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	2200      	movs	r2, #0
 8015e04:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8015e06:	687b      	ldr	r3, [r7, #4]
 8015e08:	681b      	ldr	r3, [r3, #0]
 8015e0a:	691b      	ldr	r3, [r3, #16]
 8015e0c:	f003 0308 	and.w	r3, r3, #8
 8015e10:	2b08      	cmp	r3, #8
 8015e12:	d122      	bne.n	8015e5a <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	681b      	ldr	r3, [r3, #0]
 8015e18:	68db      	ldr	r3, [r3, #12]
 8015e1a:	f003 0308 	and.w	r3, r3, #8
 8015e1e:	2b08      	cmp	r3, #8
 8015e20:	d11b      	bne.n	8015e5a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	681b      	ldr	r3, [r3, #0]
 8015e26:	f06f 0208 	mvn.w	r2, #8
 8015e2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	2204      	movs	r2, #4
 8015e30:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8015e32:	687b      	ldr	r3, [r7, #4]
 8015e34:	681b      	ldr	r3, [r3, #0]
 8015e36:	69db      	ldr	r3, [r3, #28]
 8015e38:	f003 0303 	and.w	r3, r3, #3
 8015e3c:	2b00      	cmp	r3, #0
 8015e3e:	d003      	beq.n	8015e48 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8015e40:	6878      	ldr	r0, [r7, #4]
 8015e42:	f000 f89a 	bl	8015f7a <HAL_TIM_IC_CaptureCallback>
 8015e46:	e005      	b.n	8015e54 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8015e48:	6878      	ldr	r0, [r7, #4]
 8015e4a:	f000 f88c 	bl	8015f66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8015e4e:	6878      	ldr	r0, [r7, #4]
 8015e50:	f000 f89d 	bl	8015f8e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8015e54:	687b      	ldr	r3, [r7, #4]
 8015e56:	2200      	movs	r2, #0
 8015e58:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8015e5a:	687b      	ldr	r3, [r7, #4]
 8015e5c:	681b      	ldr	r3, [r3, #0]
 8015e5e:	691b      	ldr	r3, [r3, #16]
 8015e60:	f003 0310 	and.w	r3, r3, #16
 8015e64:	2b10      	cmp	r3, #16
 8015e66:	d122      	bne.n	8015eae <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8015e68:	687b      	ldr	r3, [r7, #4]
 8015e6a:	681b      	ldr	r3, [r3, #0]
 8015e6c:	68db      	ldr	r3, [r3, #12]
 8015e6e:	f003 0310 	and.w	r3, r3, #16
 8015e72:	2b10      	cmp	r3, #16
 8015e74:	d11b      	bne.n	8015eae <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8015e76:	687b      	ldr	r3, [r7, #4]
 8015e78:	681b      	ldr	r3, [r3, #0]
 8015e7a:	f06f 0210 	mvn.w	r2, #16
 8015e7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	2208      	movs	r2, #8
 8015e84:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	681b      	ldr	r3, [r3, #0]
 8015e8a:	69db      	ldr	r3, [r3, #28]
 8015e8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8015e90:	2b00      	cmp	r3, #0
 8015e92:	d003      	beq.n	8015e9c <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8015e94:	6878      	ldr	r0, [r7, #4]
 8015e96:	f000 f870 	bl	8015f7a <HAL_TIM_IC_CaptureCallback>
 8015e9a:	e005      	b.n	8015ea8 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8015e9c:	6878      	ldr	r0, [r7, #4]
 8015e9e:	f000 f862 	bl	8015f66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8015ea2:	6878      	ldr	r0, [r7, #4]
 8015ea4:	f000 f873 	bl	8015f8e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	2200      	movs	r2, #0
 8015eac:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	681b      	ldr	r3, [r3, #0]
 8015eb2:	691b      	ldr	r3, [r3, #16]
 8015eb4:	f003 0301 	and.w	r3, r3, #1
 8015eb8:	2b01      	cmp	r3, #1
 8015eba:	d10e      	bne.n	8015eda <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8015ebc:	687b      	ldr	r3, [r7, #4]
 8015ebe:	681b      	ldr	r3, [r3, #0]
 8015ec0:	68db      	ldr	r3, [r3, #12]
 8015ec2:	f003 0301 	and.w	r3, r3, #1
 8015ec6:	2b01      	cmp	r3, #1
 8015ec8:	d107      	bne.n	8015eda <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8015eca:	687b      	ldr	r3, [r7, #4]
 8015ecc:	681b      	ldr	r3, [r3, #0]
 8015ece:	f06f 0201 	mvn.w	r2, #1
 8015ed2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8015ed4:	6878      	ldr	r0, [r7, #4]
 8015ed6:	f7ef fe29 	bl	8005b2c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8015eda:	687b      	ldr	r3, [r7, #4]
 8015edc:	681b      	ldr	r3, [r3, #0]
 8015ede:	691b      	ldr	r3, [r3, #16]
 8015ee0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015ee4:	2b80      	cmp	r3, #128	@ 0x80
 8015ee6:	d10e      	bne.n	8015f06 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8015ee8:	687b      	ldr	r3, [r7, #4]
 8015eea:	681b      	ldr	r3, [r3, #0]
 8015eec:	68db      	ldr	r3, [r3, #12]
 8015eee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015ef2:	2b80      	cmp	r3, #128	@ 0x80
 8015ef4:	d107      	bne.n	8015f06 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8015ef6:	687b      	ldr	r3, [r7, #4]
 8015ef8:	681b      	ldr	r3, [r3, #0]
 8015efa:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8015efe:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8015f00:	6878      	ldr	r0, [r7, #4]
 8015f02:	f000 f8f7 	bl	80160f4 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8015f06:	687b      	ldr	r3, [r7, #4]
 8015f08:	681b      	ldr	r3, [r3, #0]
 8015f0a:	691b      	ldr	r3, [r3, #16]
 8015f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015f10:	2b40      	cmp	r3, #64	@ 0x40
 8015f12:	d10e      	bne.n	8015f32 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8015f14:	687b      	ldr	r3, [r7, #4]
 8015f16:	681b      	ldr	r3, [r3, #0]
 8015f18:	68db      	ldr	r3, [r3, #12]
 8015f1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015f1e:	2b40      	cmp	r3, #64	@ 0x40
 8015f20:	d107      	bne.n	8015f32 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8015f22:	687b      	ldr	r3, [r7, #4]
 8015f24:	681b      	ldr	r3, [r3, #0]
 8015f26:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8015f2a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8015f2c:	6878      	ldr	r0, [r7, #4]
 8015f2e:	f000 f838 	bl	8015fa2 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8015f32:	687b      	ldr	r3, [r7, #4]
 8015f34:	681b      	ldr	r3, [r3, #0]
 8015f36:	691b      	ldr	r3, [r3, #16]
 8015f38:	f003 0320 	and.w	r3, r3, #32
 8015f3c:	2b20      	cmp	r3, #32
 8015f3e:	d10e      	bne.n	8015f5e <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8015f40:	687b      	ldr	r3, [r7, #4]
 8015f42:	681b      	ldr	r3, [r3, #0]
 8015f44:	68db      	ldr	r3, [r3, #12]
 8015f46:	f003 0320 	and.w	r3, r3, #32
 8015f4a:	2b20      	cmp	r3, #32
 8015f4c:	d107      	bne.n	8015f5e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8015f4e:	687b      	ldr	r3, [r7, #4]
 8015f50:	681b      	ldr	r3, [r3, #0]
 8015f52:	f06f 0220 	mvn.w	r2, #32
 8015f56:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8015f58:	6878      	ldr	r0, [r7, #4]
 8015f5a:	f000 f8c1 	bl	80160e0 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8015f5e:	bf00      	nop
 8015f60:	3708      	adds	r7, #8
 8015f62:	46bd      	mov	sp, r7
 8015f64:	bd80      	pop	{r7, pc}

08015f66 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8015f66:	b480      	push	{r7}
 8015f68:	b083      	sub	sp, #12
 8015f6a:	af00      	add	r7, sp, #0
 8015f6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8015f6e:	bf00      	nop
 8015f70:	370c      	adds	r7, #12
 8015f72:	46bd      	mov	sp, r7
 8015f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f78:	4770      	bx	lr

08015f7a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8015f7a:	b480      	push	{r7}
 8015f7c:	b083      	sub	sp, #12
 8015f7e:	af00      	add	r7, sp, #0
 8015f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8015f82:	bf00      	nop
 8015f84:	370c      	adds	r7, #12
 8015f86:	46bd      	mov	sp, r7
 8015f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f8c:	4770      	bx	lr

08015f8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8015f8e:	b480      	push	{r7}
 8015f90:	b083      	sub	sp, #12
 8015f92:	af00      	add	r7, sp, #0
 8015f94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8015f96:	bf00      	nop
 8015f98:	370c      	adds	r7, #12
 8015f9a:	46bd      	mov	sp, r7
 8015f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fa0:	4770      	bx	lr

08015fa2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8015fa2:	b480      	push	{r7}
 8015fa4:	b083      	sub	sp, #12
 8015fa6:	af00      	add	r7, sp, #0
 8015fa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8015faa:	bf00      	nop
 8015fac:	370c      	adds	r7, #12
 8015fae:	46bd      	mov	sp, r7
 8015fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fb4:	4770      	bx	lr
	...

08015fb8 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8015fb8:	b480      	push	{r7}
 8015fba:	b085      	sub	sp, #20
 8015fbc:	af00      	add	r7, sp, #0
 8015fbe:	6078      	str	r0, [r7, #4]
 8015fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8015fc2:	2300      	movs	r3, #0
 8015fc4:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8015fc6:	687b      	ldr	r3, [r7, #4]
 8015fc8:	681b      	ldr	r3, [r3, #0]
 8015fca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8015fcc:	687b      	ldr	r3, [r7, #4]
 8015fce:	4a3c      	ldr	r2, [pc, #240]	@ (80160c0 <TIM_Base_SetConfig+0x108>)
 8015fd0:	4293      	cmp	r3, r2
 8015fd2:	d013      	beq.n	8015ffc <TIM_Base_SetConfig+0x44>
 8015fd4:	687b      	ldr	r3, [r7, #4]
 8015fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015fda:	d00f      	beq.n	8015ffc <TIM_Base_SetConfig+0x44>
 8015fdc:	687b      	ldr	r3, [r7, #4]
 8015fde:	4a39      	ldr	r2, [pc, #228]	@ (80160c4 <TIM_Base_SetConfig+0x10c>)
 8015fe0:	4293      	cmp	r3, r2
 8015fe2:	d00b      	beq.n	8015ffc <TIM_Base_SetConfig+0x44>
 8015fe4:	687b      	ldr	r3, [r7, #4]
 8015fe6:	4a38      	ldr	r2, [pc, #224]	@ (80160c8 <TIM_Base_SetConfig+0x110>)
 8015fe8:	4293      	cmp	r3, r2
 8015fea:	d007      	beq.n	8015ffc <TIM_Base_SetConfig+0x44>
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	4a37      	ldr	r2, [pc, #220]	@ (80160cc <TIM_Base_SetConfig+0x114>)
 8015ff0:	4293      	cmp	r3, r2
 8015ff2:	d003      	beq.n	8015ffc <TIM_Base_SetConfig+0x44>
 8015ff4:	687b      	ldr	r3, [r7, #4]
 8015ff6:	4a36      	ldr	r2, [pc, #216]	@ (80160d0 <TIM_Base_SetConfig+0x118>)
 8015ff8:	4293      	cmp	r3, r2
 8015ffa:	d108      	bne.n	801600e <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8015ffc:	68fb      	ldr	r3, [r7, #12]
 8015ffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8016002:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8016004:	683b      	ldr	r3, [r7, #0]
 8016006:	685b      	ldr	r3, [r3, #4]
 8016008:	68fa      	ldr	r2, [r7, #12]
 801600a:	4313      	orrs	r3, r2
 801600c:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801600e:	687b      	ldr	r3, [r7, #4]
 8016010:	4a2b      	ldr	r2, [pc, #172]	@ (80160c0 <TIM_Base_SetConfig+0x108>)
 8016012:	4293      	cmp	r3, r2
 8016014:	d01f      	beq.n	8016056 <TIM_Base_SetConfig+0x9e>
 8016016:	687b      	ldr	r3, [r7, #4]
 8016018:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801601c:	d01b      	beq.n	8016056 <TIM_Base_SetConfig+0x9e>
 801601e:	687b      	ldr	r3, [r7, #4]
 8016020:	4a28      	ldr	r2, [pc, #160]	@ (80160c4 <TIM_Base_SetConfig+0x10c>)
 8016022:	4293      	cmp	r3, r2
 8016024:	d017      	beq.n	8016056 <TIM_Base_SetConfig+0x9e>
 8016026:	687b      	ldr	r3, [r7, #4]
 8016028:	4a27      	ldr	r2, [pc, #156]	@ (80160c8 <TIM_Base_SetConfig+0x110>)
 801602a:	4293      	cmp	r3, r2
 801602c:	d013      	beq.n	8016056 <TIM_Base_SetConfig+0x9e>
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	4a26      	ldr	r2, [pc, #152]	@ (80160cc <TIM_Base_SetConfig+0x114>)
 8016032:	4293      	cmp	r3, r2
 8016034:	d00f      	beq.n	8016056 <TIM_Base_SetConfig+0x9e>
 8016036:	687b      	ldr	r3, [r7, #4]
 8016038:	4a25      	ldr	r2, [pc, #148]	@ (80160d0 <TIM_Base_SetConfig+0x118>)
 801603a:	4293      	cmp	r3, r2
 801603c:	d00b      	beq.n	8016056 <TIM_Base_SetConfig+0x9e>
 801603e:	687b      	ldr	r3, [r7, #4]
 8016040:	4a24      	ldr	r2, [pc, #144]	@ (80160d4 <TIM_Base_SetConfig+0x11c>)
 8016042:	4293      	cmp	r3, r2
 8016044:	d007      	beq.n	8016056 <TIM_Base_SetConfig+0x9e>
 8016046:	687b      	ldr	r3, [r7, #4]
 8016048:	4a23      	ldr	r2, [pc, #140]	@ (80160d8 <TIM_Base_SetConfig+0x120>)
 801604a:	4293      	cmp	r3, r2
 801604c:	d003      	beq.n	8016056 <TIM_Base_SetConfig+0x9e>
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	4a22      	ldr	r2, [pc, #136]	@ (80160dc <TIM_Base_SetConfig+0x124>)
 8016052:	4293      	cmp	r3, r2
 8016054:	d108      	bne.n	8016068 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8016056:	68fb      	ldr	r3, [r7, #12]
 8016058:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801605c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801605e:	683b      	ldr	r3, [r7, #0]
 8016060:	68db      	ldr	r3, [r3, #12]
 8016062:	68fa      	ldr	r2, [r7, #12]
 8016064:	4313      	orrs	r3, r2
 8016066:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8016068:	687b      	ldr	r3, [r7, #4]
 801606a:	68fa      	ldr	r2, [r7, #12]
 801606c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801606e:	683b      	ldr	r3, [r7, #0]
 8016070:	689a      	ldr	r2, [r3, #8]
 8016072:	687b      	ldr	r3, [r7, #4]
 8016074:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8016076:	683b      	ldr	r3, [r7, #0]
 8016078:	681a      	ldr	r2, [r3, #0]
 801607a:	687b      	ldr	r3, [r7, #4]
 801607c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801607e:	687b      	ldr	r3, [r7, #4]
 8016080:	4a0f      	ldr	r2, [pc, #60]	@ (80160c0 <TIM_Base_SetConfig+0x108>)
 8016082:	4293      	cmp	r3, r2
 8016084:	d00f      	beq.n	80160a6 <TIM_Base_SetConfig+0xee>
 8016086:	687b      	ldr	r3, [r7, #4]
 8016088:	4a11      	ldr	r2, [pc, #68]	@ (80160d0 <TIM_Base_SetConfig+0x118>)
 801608a:	4293      	cmp	r3, r2
 801608c:	d00b      	beq.n	80160a6 <TIM_Base_SetConfig+0xee>
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	4a10      	ldr	r2, [pc, #64]	@ (80160d4 <TIM_Base_SetConfig+0x11c>)
 8016092:	4293      	cmp	r3, r2
 8016094:	d007      	beq.n	80160a6 <TIM_Base_SetConfig+0xee>
 8016096:	687b      	ldr	r3, [r7, #4]
 8016098:	4a0f      	ldr	r2, [pc, #60]	@ (80160d8 <TIM_Base_SetConfig+0x120>)
 801609a:	4293      	cmp	r3, r2
 801609c:	d003      	beq.n	80160a6 <TIM_Base_SetConfig+0xee>
 801609e:	687b      	ldr	r3, [r7, #4]
 80160a0:	4a0e      	ldr	r2, [pc, #56]	@ (80160dc <TIM_Base_SetConfig+0x124>)
 80160a2:	4293      	cmp	r3, r2
 80160a4:	d103      	bne.n	80160ae <TIM_Base_SetConfig+0xf6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80160a6:	683b      	ldr	r3, [r7, #0]
 80160a8:	691a      	ldr	r2, [r3, #16]
 80160aa:	687b      	ldr	r3, [r7, #4]
 80160ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80160ae:	687b      	ldr	r3, [r7, #4]
 80160b0:	2201      	movs	r2, #1
 80160b2:	615a      	str	r2, [r3, #20]
}
 80160b4:	bf00      	nop
 80160b6:	3714      	adds	r7, #20
 80160b8:	46bd      	mov	sp, r7
 80160ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160be:	4770      	bx	lr
 80160c0:	40012c00 	.word	0x40012c00
 80160c4:	40000400 	.word	0x40000400
 80160c8:	40000800 	.word	0x40000800
 80160cc:	40000c00 	.word	0x40000c00
 80160d0:	40013400 	.word	0x40013400
 80160d4:	40014000 	.word	0x40014000
 80160d8:	40014400 	.word	0x40014400
 80160dc:	40014800 	.word	0x40014800

080160e0 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80160e0:	b480      	push	{r7}
 80160e2:	b083      	sub	sp, #12
 80160e4:	af00      	add	r7, sp, #0
 80160e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80160e8:	bf00      	nop
 80160ea:	370c      	adds	r7, #12
 80160ec:	46bd      	mov	sp, r7
 80160ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160f2:	4770      	bx	lr

080160f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80160f4:	b480      	push	{r7}
 80160f6:	b083      	sub	sp, #12
 80160f8:	af00      	add	r7, sp, #0
 80160fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80160fc:	bf00      	nop
 80160fe:	370c      	adds	r7, #12
 8016100:	46bd      	mov	sp, r7
 8016102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016106:	4770      	bx	lr

08016108 <USB_CoreInit>:
  * @param  cfg: pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8016108:	b084      	sub	sp, #16
 801610a:	b580      	push	{r7, lr}
 801610c:	b082      	sub	sp, #8
 801610e:	af00      	add	r7, sp, #0
 8016110:	6078      	str	r0, [r7, #4]
 8016112:	f107 0014 	add.w	r0, r7, #20
 8016116:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801611a:	687b      	ldr	r3, [r7, #4]
 801611c:	68db      	ldr	r3, [r3, #12]
 801611e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8016122:	687b      	ldr	r3, [r7, #4]
 8016124:	60da      	str	r2, [r3, #12]
  
  /* Reset after a PHY select and set Host mode */
  USB_CoreReset(USBx);
 8016126:	6878      	ldr	r0, [r7, #4]
 8016128:	f001 f8a8 	bl	801727c <USB_CoreReset>
  
  /* Deactivate the power down*/
  USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 801612c:	687b      	ldr	r3, [r7, #4]
 801612e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8016132:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return HAL_OK;
 8016134:	2300      	movs	r3, #0
}
 8016136:	4618      	mov	r0, r3
 8016138:	3708      	adds	r7, #8
 801613a:	46bd      	mov	sp, r7
 801613c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8016140:	b004      	add	sp, #16
 8016142:	4770      	bx	lr

08016144 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8016144:	b480      	push	{r7}
 8016146:	b083      	sub	sp, #12
 8016148:	af00      	add	r7, sp, #0
 801614a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	689b      	ldr	r3, [r3, #8]
 8016150:	f043 0201 	orr.w	r2, r3, #1
 8016154:	687b      	ldr	r3, [r7, #4]
 8016156:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8016158:	2300      	movs	r3, #0
}
 801615a:	4618      	mov	r0, r3
 801615c:	370c      	adds	r7, #12
 801615e:	46bd      	mov	sp, r7
 8016160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016164:	4770      	bx	lr

08016166 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx: Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8016166:	b480      	push	{r7}
 8016168:	b083      	sub	sp, #12
 801616a:	af00      	add	r7, sp, #0
 801616c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801616e:	687b      	ldr	r3, [r7, #4]
 8016170:	689b      	ldr	r3, [r3, #8]
 8016172:	f023 0201 	bic.w	r2, r3, #1
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801617a:	2300      	movs	r3, #0
}
 801617c:	4618      	mov	r0, r3
 801617e:	370c      	adds	r7, #12
 8016180:	46bd      	mov	sp, r7
 8016182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016186:	4770      	bx	lr

08016188 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_ModeTypeDef mode)
{
 8016188:	b580      	push	{r7, lr}
 801618a:	b082      	sub	sp, #8
 801618c:	af00      	add	r7, sp, #0
 801618e:	6078      	str	r0, [r7, #4]
 8016190:	460b      	mov	r3, r1
 8016192:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8016194:	687b      	ldr	r3, [r7, #4]
 8016196:	68db      	ldr	r3, [r3, #12]
 8016198:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 801619c:	687b      	ldr	r3, [r7, #4]
 801619e:	60da      	str	r2, [r3, #12]
  
  if ( mode == USB_HOST_MODE)
 80161a0:	78fb      	ldrb	r3, [r7, #3]
 80161a2:	2b01      	cmp	r3, #1
 80161a4:	d106      	bne.n	80161b4 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	68db      	ldr	r3, [r3, #12]
 80161aa:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80161ae:	687b      	ldr	r3, [r7, #4]
 80161b0:	60da      	str	r2, [r3, #12]
 80161b2:	e008      	b.n	80161c6 <USB_SetCurrentMode+0x3e>
  }
  else if ( mode == USB_DEVICE_MODE)
 80161b4:	78fb      	ldrb	r3, [r7, #3]
 80161b6:	2b00      	cmp	r3, #0
 80161b8:	d105      	bne.n	80161c6 <USB_SetCurrentMode+0x3e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 80161ba:	687b      	ldr	r3, [r7, #4]
 80161bc:	68db      	ldr	r3, [r3, #12]
 80161be:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80161c2:	687b      	ldr	r3, [r7, #4]
 80161c4:	60da      	str	r2, [r3, #12]
  }
  HAL_Delay(50);
 80161c6:	2032      	movs	r0, #50	@ 0x32
 80161c8:	f7fb f800 	bl	80111cc <HAL_Delay>
  
  return HAL_OK;
 80161cc:	2300      	movs	r3, #0
}
 80161ce:	4618      	mov	r0, r3
 80161d0:	3708      	adds	r7, #8
 80161d2:	46bd      	mov	sp, r7
 80161d4:	bd80      	pop	{r7, pc}
	...

080161d8 <USB_DevInit>:
  * @param  cfg: pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80161d8:	b084      	sub	sp, #16
 80161da:	b580      	push	{r7, lr}
 80161dc:	b084      	sub	sp, #16
 80161de:	af00      	add	r7, sp, #0
 80161e0:	6078      	str	r0, [r7, #4]
 80161e2:	f107 001c 	add.w	r0, r7, #28
 80161e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t index = 0;
 80161ea:	2300      	movs	r3, #0
 80161ec:	60fb      	str	r3, [r7, #12]

  /*Activate VBUS Sensing B */
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80161ee:	687b      	ldr	r3, [r7, #4]
 80161f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80161f2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80161f6:	687b      	ldr	r3, [r7, #4]
 80161f8:	639a      	str	r2, [r3, #56]	@ 0x38
  
  if (cfg.vbus_sensing_enable == 0)
 80161fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80161fc:	2b00      	cmp	r3, #0
 80161fe:	d111      	bne.n	8016224 <USB_DevInit+0x4c>
  {
    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~ USB_OTG_GCCFG_VBDEN;
 8016200:	687b      	ldr	r3, [r7, #4]
 8016202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016204:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8016208:	687b      	ldr	r3, [r7, #4]
 801620a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* B-peripheral session valid override enable*/ 
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 801620c:	687b      	ldr	r3, [r7, #4]
 801620e:	681b      	ldr	r3, [r3, #0]
 8016210:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8016214:	687b      	ldr	r3, [r7, #4]
 8016216:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8016218:	687b      	ldr	r3, [r7, #4]
 801621a:	681b      	ldr	r3, [r3, #0]
 801621c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8016220:	687b      	ldr	r3, [r7, #4]
 8016222:	601a      	str	r2, [r3, #0]
  }
   
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0;
 8016224:	687b      	ldr	r3, [r7, #4]
 8016226:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801622a:	461a      	mov	r2, r3
 801622c:	2300      	movs	r3, #0
 801622e:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8016230:	687b      	ldr	r3, [r7, #4]
 8016232:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016236:	4619      	mov	r1, r3
 8016238:	687b      	ldr	r3, [r7, #4]
 801623a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801623e:	461a      	mov	r2, r3
 8016240:	680b      	ldr	r3, [r1, #0]
 8016242:	6013      	str	r3, [r2, #0]
  
  /* Set Full speed phy */
  USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8016244:	2103      	movs	r1, #3
 8016246:	6878      	ldr	r0, [r7, #4]
 8016248:	f000 f93a 	bl	80164c0 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10); /* all Tx FIFOs */
 801624c:	2110      	movs	r1, #16
 801624e:	6878      	ldr	r0, [r7, #4]
 8016250:	f000 f8ee 	bl	8016430 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 8016254:	6878      	ldr	r0, [r7, #4]
 8016256:	f000 f911 	bl	801647c <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0;
 801625a:	687b      	ldr	r3, [r7, #4]
 801625c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016260:	461a      	mov	r2, r3
 8016262:	2300      	movs	r3, #0
 8016264:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0;
 8016266:	687b      	ldr	r3, [r7, #4]
 8016268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801626c:	461a      	mov	r2, r3
 801626e:	2300      	movs	r3, #0
 8016270:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 8016272:	687b      	ldr	r3, [r7, #4]
 8016274:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016278:	461a      	mov	r2, r3
 801627a:	f04f 33ff 	mov.w	r3, #4294967295
 801627e:	6193      	str	r3, [r2, #24]
  USBx_DEVICE->DAINTMSK = 0;
 8016280:	687b      	ldr	r3, [r7, #4]
 8016282:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016286:	461a      	mov	r2, r3
 8016288:	2300      	movs	r3, #0
 801628a:	61d3      	str	r3, [r2, #28]
  
  for (index = 0; index < cfg.dev_endpoints; index++)
 801628c:	2300      	movs	r3, #0
 801628e:	60fb      	str	r3, [r7, #12]
 8016290:	e034      	b.n	80162fc <USB_DevInit+0x124>
  {
    if ((USBx_INEP(index)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8016292:	68fb      	ldr	r3, [r7, #12]
 8016294:	015a      	lsls	r2, r3, #5
 8016296:	687b      	ldr	r3, [r7, #4]
 8016298:	4413      	add	r3, r2
 801629a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801629e:	681b      	ldr	r3, [r3, #0]
 80162a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80162a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80162a8:	d10a      	bne.n	80162c0 <USB_DevInit+0xe8>
    {
      USBx_INEP(index)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 80162aa:	68fb      	ldr	r3, [r7, #12]
 80162ac:	015a      	lsls	r2, r3, #5
 80162ae:	687b      	ldr	r3, [r7, #4]
 80162b0:	4413      	add	r3, r2
 80162b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80162b6:	461a      	mov	r2, r3
 80162b8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80162bc:	6013      	str	r3, [r2, #0]
 80162be:	e008      	b.n	80162d2 <USB_DevInit+0xfa>
    }
    else
    {
      USBx_INEP(index)->DIEPCTL = 0;
 80162c0:	68fb      	ldr	r3, [r7, #12]
 80162c2:	015a      	lsls	r2, r3, #5
 80162c4:	687b      	ldr	r3, [r7, #4]
 80162c6:	4413      	add	r3, r2
 80162c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80162cc:	461a      	mov	r2, r3
 80162ce:	2300      	movs	r3, #0
 80162d0:	6013      	str	r3, [r2, #0]
    }
    
    USBx_INEP(index)->DIEPTSIZ = 0;
 80162d2:	68fb      	ldr	r3, [r7, #12]
 80162d4:	015a      	lsls	r2, r3, #5
 80162d6:	687b      	ldr	r3, [r7, #4]
 80162d8:	4413      	add	r3, r2
 80162da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80162de:	461a      	mov	r2, r3
 80162e0:	2300      	movs	r3, #0
 80162e2:	6113      	str	r3, [r2, #16]
    USBx_INEP(index)->DIEPINT  = 0xFF;
 80162e4:	68fb      	ldr	r3, [r7, #12]
 80162e6:	015a      	lsls	r2, r3, #5
 80162e8:	687b      	ldr	r3, [r7, #4]
 80162ea:	4413      	add	r3, r2
 80162ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80162f0:	461a      	mov	r2, r3
 80162f2:	23ff      	movs	r3, #255	@ 0xff
 80162f4:	6093      	str	r3, [r2, #8]
  for (index = 0; index < cfg.dev_endpoints; index++)
 80162f6:	68fb      	ldr	r3, [r7, #12]
 80162f8:	3301      	adds	r3, #1
 80162fa:	60fb      	str	r3, [r7, #12]
 80162fc:	69fb      	ldr	r3, [r7, #28]
 80162fe:	68fa      	ldr	r2, [r7, #12]
 8016300:	429a      	cmp	r2, r3
 8016302:	d3c6      	bcc.n	8016292 <USB_DevInit+0xba>
  }
  
  for (index = 0; index < cfg.dev_endpoints; index++)
 8016304:	2300      	movs	r3, #0
 8016306:	60fb      	str	r3, [r7, #12]
 8016308:	e034      	b.n	8016374 <USB_DevInit+0x19c>
  {
    if ((USBx_OUTEP(index)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801630a:	68fb      	ldr	r3, [r7, #12]
 801630c:	015a      	lsls	r2, r3, #5
 801630e:	687b      	ldr	r3, [r7, #4]
 8016310:	4413      	add	r3, r2
 8016312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016316:	681b      	ldr	r3, [r3, #0]
 8016318:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801631c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8016320:	d10a      	bne.n	8016338 <USB_DevInit+0x160>
    {
      USBx_OUTEP(index)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8016322:	68fb      	ldr	r3, [r7, #12]
 8016324:	015a      	lsls	r2, r3, #5
 8016326:	687b      	ldr	r3, [r7, #4]
 8016328:	4413      	add	r3, r2
 801632a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801632e:	461a      	mov	r2, r3
 8016330:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8016334:	6013      	str	r3, [r2, #0]
 8016336:	e008      	b.n	801634a <USB_DevInit+0x172>
    }
    else
    {
      USBx_OUTEP(index)->DOEPCTL = 0;
 8016338:	68fb      	ldr	r3, [r7, #12]
 801633a:	015a      	lsls	r2, r3, #5
 801633c:	687b      	ldr	r3, [r7, #4]
 801633e:	4413      	add	r3, r2
 8016340:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016344:	461a      	mov	r2, r3
 8016346:	2300      	movs	r3, #0
 8016348:	6013      	str	r3, [r2, #0]
    }
    
    USBx_OUTEP(index)->DOEPTSIZ = 0;
 801634a:	68fb      	ldr	r3, [r7, #12]
 801634c:	015a      	lsls	r2, r3, #5
 801634e:	687b      	ldr	r3, [r7, #4]
 8016350:	4413      	add	r3, r2
 8016352:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016356:	461a      	mov	r2, r3
 8016358:	2300      	movs	r3, #0
 801635a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(index)->DOEPINT  = 0xFF;
 801635c:	68fb      	ldr	r3, [r7, #12]
 801635e:	015a      	lsls	r2, r3, #5
 8016360:	687b      	ldr	r3, [r7, #4]
 8016362:	4413      	add	r3, r2
 8016364:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016368:	461a      	mov	r2, r3
 801636a:	23ff      	movs	r3, #255	@ 0xff
 801636c:	6093      	str	r3, [r2, #8]
  for (index = 0; index < cfg.dev_endpoints; index++)
 801636e:	68fb      	ldr	r3, [r7, #12]
 8016370:	3301      	adds	r3, #1
 8016372:	60fb      	str	r3, [r7, #12]
 8016374:	69fb      	ldr	r3, [r7, #28]
 8016376:	68fa      	ldr	r2, [r7, #12]
 8016378:	429a      	cmp	r2, r3
 801637a:	d3c6      	bcc.n	801630a <USB_DevInit+0x132>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 801637c:	687b      	ldr	r3, [r7, #4]
 801637e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016382:	691b      	ldr	r3, [r3, #16]
 8016384:	687a      	ldr	r2, [r7, #4]
 8016386:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801638a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801638e:	6113      	str	r3, [r2, #16]
  
  if (cfg.dma_enable == 1)
 8016390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016392:	2b01      	cmp	r3, #1
 8016394:	d116      	bne.n	80163c4 <USB_DevInit+0x1ec>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 8016396:	687b      	ldr	r3, [r7, #4]
 8016398:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801639c:	461a      	mov	r2, r3
 801639e:	4b22      	ldr	r3, [pc, #136]	@ (8016428 <USB_DevInit+0x250>)
 80163a0:	6313      	str	r3, [r2, #48]	@ 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 80163a2:	687b      	ldr	r3, [r7, #4]
 80163a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80163a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80163aa:	687a      	ldr	r2, [r7, #4]
 80163ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80163b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80163b4:	f043 0303 	orr.w	r3, r3, #3
 80163b8:	6313      	str	r3, [r2, #48]	@ 0x30
    
    index= USBx_DEVICE->DTHRCTL;
 80163ba:	687b      	ldr	r3, [r7, #4]
 80163bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80163c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80163c2:	60fb      	str	r3, [r7, #12]
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0;
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	2200      	movs	r2, #0
 80163c8:	619a      	str	r2, [r3, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFF;
 80163ca:	687b      	ldr	r3, [r7, #4]
 80163cc:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80163d0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 80163d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80163d4:	2b00      	cmp	r3, #0
 80163d6:	d105      	bne.n	80163e4 <USB_DevInit+0x20c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	699b      	ldr	r3, [r3, #24]
 80163dc:	f043 0210 	orr.w	r2, r3, #16
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	619a      	str	r2, [r3, #24]
  }

    /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 80163e4:	687b      	ldr	r3, [r7, #4]
 80163e6:	699a      	ldr	r2, [r3, #24]
 80163e8:	4b10      	ldr	r3, [pc, #64]	@ (801642c <USB_DevInit+0x254>)
 80163ea:	4313      	orrs	r3, r2
 80163ec:	687a      	ldr	r2, [r7, #4]
 80163ee:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);

  if(cfg.Sof_enable)
 80163f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80163f2:	2b00      	cmp	r3, #0
 80163f4:	d005      	beq.n	8016402 <USB_DevInit+0x22a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80163f6:	687b      	ldr	r3, [r7, #4]
 80163f8:	699b      	ldr	r3, [r3, #24]
 80163fa:	f043 0208 	orr.w	r2, r3, #8
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 8016402:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016404:	2b01      	cmp	r3, #1
 8016406:	d107      	bne.n	8016418 <USB_DevInit+0x240>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 8016408:	687b      	ldr	r3, [r7, #4]
 801640a:	699b      	ldr	r3, [r3, #24]
 801640c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8016410:	f043 0304 	orr.w	r3, r3, #4
 8016414:	687a      	ldr	r2, [r7, #4]
 8016416:	6193      	str	r3, [r2, #24]
  }
  
  return HAL_OK;
 8016418:	2300      	movs	r3, #0
}
 801641a:	4618      	mov	r0, r3
 801641c:	3710      	adds	r7, #16
 801641e:	46bd      	mov	sp, r7
 8016420:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8016424:	b004      	add	sp, #16
 8016426:	4770      	bx	lr
 8016428:	00800100 	.word	0x00800100
 801642c:	803c3800 	.word	0x803c3800

08016430 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8016430:	b480      	push	{r7}
 8016432:	b085      	sub	sp, #20
 8016434:	af00      	add	r7, sp, #0
 8016436:	6078      	str	r0, [r7, #4]
 8016438:	6039      	str	r1, [r7, #0]
  uint32_t count = 0;
 801643a:	2300      	movs	r3, #0
 801643c:	60fb      	str	r3, [r7, #12]
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 801643e:	683b      	ldr	r3, [r7, #0]
 8016440:	019b      	lsls	r3, r3, #6
 8016442:	f043 0220 	orr.w	r2, r3, #32
 8016446:	687b      	ldr	r3, [r7, #4]
 8016448:	611a      	str	r2, [r3, #16]
 
  do
  {
    if (++count > 200000)
 801644a:	68fb      	ldr	r3, [r7, #12]
 801644c:	3301      	adds	r3, #1
 801644e:	60fb      	str	r3, [r7, #12]
 8016450:	68fb      	ldr	r3, [r7, #12]
 8016452:	4a09      	ldr	r2, [pc, #36]	@ (8016478 <USB_FlushTxFifo+0x48>)
 8016454:	4293      	cmp	r3, r2
 8016456:	d901      	bls.n	801645c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8016458:	2303      	movs	r3, #3
 801645a:	e006      	b.n	801646a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801645c:	687b      	ldr	r3, [r7, #4]
 801645e:	691b      	ldr	r3, [r3, #16]
 8016460:	f003 0320 	and.w	r3, r3, #32
 8016464:	2b20      	cmp	r3, #32
 8016466:	d0f0      	beq.n	801644a <USB_FlushTxFifo+0x1a>
  
  return HAL_OK;
 8016468:	2300      	movs	r3, #0
}
 801646a:	4618      	mov	r0, r3
 801646c:	3714      	adds	r7, #20
 801646e:	46bd      	mov	sp, r7
 8016470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016474:	4770      	bx	lr
 8016476:	bf00      	nop
 8016478:	00030d40 	.word	0x00030d40

0801647c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801647c:	b480      	push	{r7}
 801647e:	b085      	sub	sp, #20
 8016480:	af00      	add	r7, sp, #0
 8016482:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8016484:	2300      	movs	r3, #0
 8016486:	60fb      	str	r3, [r7, #12]
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8016488:	687b      	ldr	r3, [r7, #4]
 801648a:	2210      	movs	r2, #16
 801648c:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 801648e:	68fb      	ldr	r3, [r7, #12]
 8016490:	3301      	adds	r3, #1
 8016492:	60fb      	str	r3, [r7, #12]
 8016494:	68fb      	ldr	r3, [r7, #12]
 8016496:	4a09      	ldr	r2, [pc, #36]	@ (80164bc <USB_FlushRxFifo+0x40>)
 8016498:	4293      	cmp	r3, r2
 801649a:	d901      	bls.n	80164a0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 801649c:	2303      	movs	r3, #3
 801649e:	e006      	b.n	80164ae <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80164a0:	687b      	ldr	r3, [r7, #4]
 80164a2:	691b      	ldr	r3, [r3, #16]
 80164a4:	f003 0310 	and.w	r3, r3, #16
 80164a8:	2b10      	cmp	r3, #16
 80164aa:	d0f0      	beq.n	801648e <USB_FlushRxFifo+0x12>
  
  return HAL_OK;
 80164ac:	2300      	movs	r3, #0
}
 80164ae:	4618      	mov	r0, r3
 80164b0:	3714      	adds	r7, #20
 80164b2:	46bd      	mov	sp, r7
 80164b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164b8:	4770      	bx	lr
 80164ba:	bf00      	nop
 80164bc:	00030d40 	.word	0x00030d40

080164c0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
 80164c0:	b480      	push	{r7}
 80164c2:	b083      	sub	sp, #12
 80164c4:	af00      	add	r7, sp, #0
 80164c6:	6078      	str	r0, [r7, #4]
 80164c8:	460b      	mov	r3, r1
 80164ca:	70fb      	strb	r3, [r7, #3]
  USBx_DEVICE->DCFG |= speed;
 80164cc:	687b      	ldr	r3, [r7, #4]
 80164ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80164d2:	681a      	ldr	r2, [r3, #0]
 80164d4:	78fb      	ldrb	r3, [r7, #3]
 80164d6:	6879      	ldr	r1, [r7, #4]
 80164d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80164dc:	4313      	orrs	r3, r2
 80164de:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80164e0:	2300      	movs	r3, #0
}
 80164e2:	4618      	mov	r0, r3
 80164e4:	370c      	adds	r7, #12
 80164e6:	46bd      	mov	sp, r7
 80164e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164ec:	4770      	bx	lr

080164ee <USB_ActivateEndpoint>:
  * @param  USBx: Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80164ee:	b480      	push	{r7}
 80164f0:	b083      	sub	sp, #12
 80164f2:	af00      	add	r7, sp, #0
 80164f4:	6078      	str	r0, [r7, #4]
 80164f6:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1)
 80164f8:	683b      	ldr	r3, [r7, #0]
 80164fa:	785b      	ldrb	r3, [r3, #1]
 80164fc:	2b01      	cmp	r3, #1
 80164fe:	d13c      	bne.n	801657a <USB_ActivateEndpoint+0x8c>
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num)));
 8016500:	687b      	ldr	r3, [r7, #4]
 8016502:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016506:	69da      	ldr	r2, [r3, #28]
 8016508:	683b      	ldr	r3, [r7, #0]
 801650a:	781b      	ldrb	r3, [r3, #0]
 801650c:	4619      	mov	r1, r3
 801650e:	2301      	movs	r3, #1
 8016510:	408b      	lsls	r3, r1
 8016512:	b29b      	uxth	r3, r3
 8016514:	6879      	ldr	r1, [r7, #4]
 8016516:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801651a:	4313      	orrs	r3, r2
 801651c:	61cb      	str	r3, [r1, #28]
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0)
 801651e:	683b      	ldr	r3, [r7, #0]
 8016520:	781b      	ldrb	r3, [r3, #0]
 8016522:	015a      	lsls	r2, r3, #5
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	4413      	add	r3, r2
 8016528:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801652c:	681b      	ldr	r3, [r3, #0]
 801652e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8016532:	2b00      	cmp	r3, #0
 8016534:	d159      	bne.n	80165ea <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18 ) |\
 8016536:	683b      	ldr	r3, [r7, #0]
 8016538:	781b      	ldrb	r3, [r3, #0]
 801653a:	015a      	lsls	r2, r3, #5
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	4413      	add	r3, r2
 8016540:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016544:	681a      	ldr	r2, [r3, #0]
 8016546:	683b      	ldr	r3, [r7, #0]
 8016548:	689b      	ldr	r3, [r3, #8]
 801654a:	f3c3 010a 	ubfx	r1, r3, #0, #11
 801654e:	683b      	ldr	r3, [r7, #0]
 8016550:	78db      	ldrb	r3, [r3, #3]
 8016552:	049b      	lsls	r3, r3, #18
 8016554:	4319      	orrs	r1, r3
        ((ep->num) << 22 ) | (USB_OTG_DIEPCTL_SD0PID_SEVNFRM) | (USB_OTG_DIEPCTL_USBAEP)); 
 8016556:	683b      	ldr	r3, [r7, #0]
 8016558:	781b      	ldrb	r3, [r3, #0]
 801655a:	059b      	lsls	r3, r3, #22
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18 ) |\
 801655c:	430b      	orrs	r3, r1
 801655e:	4313      	orrs	r3, r2
 8016560:	683a      	ldr	r2, [r7, #0]
 8016562:	7812      	ldrb	r2, [r2, #0]
 8016564:	0151      	lsls	r1, r2, #5
 8016566:	687a      	ldr	r2, [r7, #4]
 8016568:	440a      	add	r2, r1
 801656a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801656e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8016572:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8016576:	6013      	str	r3, [r2, #0]
 8016578:	e037      	b.n	80165ea <USB_ActivateEndpoint+0xfc>
    } 

  }
  else
  {
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16);
 801657a:	687b      	ldr	r3, [r7, #4]
 801657c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016580:	69da      	ldr	r2, [r3, #28]
 8016582:	683b      	ldr	r3, [r7, #0]
 8016584:	781b      	ldrb	r3, [r3, #0]
 8016586:	4619      	mov	r1, r3
 8016588:	2301      	movs	r3, #1
 801658a:	408b      	lsls	r3, r1
 801658c:	041b      	lsls	r3, r3, #16
 801658e:	6879      	ldr	r1, [r7, #4]
 8016590:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8016594:	4313      	orrs	r3, r2
 8016596:	61cb      	str	r3, [r1, #28]
     
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0)
 8016598:	683b      	ldr	r3, [r7, #0]
 801659a:	781b      	ldrb	r3, [r3, #0]
 801659c:	015a      	lsls	r2, r3, #5
 801659e:	687b      	ldr	r3, [r7, #4]
 80165a0:	4413      	add	r3, r2
 80165a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80165a6:	681b      	ldr	r3, [r3, #0]
 80165a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d11c      	bne.n	80165ea <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18 ) |\
 80165b0:	683b      	ldr	r3, [r7, #0]
 80165b2:	781b      	ldrb	r3, [r3, #0]
 80165b4:	015a      	lsls	r2, r3, #5
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	4413      	add	r3, r2
 80165ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80165be:	681a      	ldr	r2, [r3, #0]
 80165c0:	683b      	ldr	r3, [r7, #0]
 80165c2:	689b      	ldr	r3, [r3, #8]
 80165c4:	f3c3 010a 	ubfx	r1, r3, #0, #11
 80165c8:	683b      	ldr	r3, [r7, #0]
 80165ca:	78db      	ldrb	r3, [r3, #3]
 80165cc:	049b      	lsls	r3, r3, #18
 80165ce:	430b      	orrs	r3, r1
 80165d0:	4313      	orrs	r3, r2
 80165d2:	683a      	ldr	r2, [r7, #0]
 80165d4:	7812      	ldrb	r2, [r2, #0]
 80165d6:	0151      	lsls	r1, r2, #5
 80165d8:	687a      	ldr	r2, [r7, #4]
 80165da:	440a      	add	r2, r1
 80165dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80165e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80165e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80165e8:	6013      	str	r3, [r2, #0]
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
 80165ea:	2300      	movs	r3, #0
}
 80165ec:	4618      	mov	r0, r3
 80165ee:	370c      	adds	r7, #12
 80165f0:	46bd      	mov	sp, r7
 80165f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165f6:	4770      	bx	lr

080165f8 <USB_DeactivateEndpoint>:
  * @param  USBx: Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80165f8:	b480      	push	{r7}
 80165fa:	b083      	sub	sp, #12
 80165fc:	af00      	add	r7, sp, #0
 80165fe:	6078      	str	r0, [r7, #4]
 8016600:	6039      	str	r1, [r7, #0]
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8016602:	683b      	ldr	r3, [r7, #0]
 8016604:	785b      	ldrb	r3, [r3, #1]
 8016606:	2b01      	cmp	r3, #1
 8016608:	d132      	bne.n	8016670 <USB_DeactivateEndpoint+0x78>
  {
   USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));
 801660a:	687b      	ldr	r3, [r7, #4]
 801660c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016610:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8016612:	683b      	ldr	r3, [r7, #0]
 8016614:	781b      	ldrb	r3, [r3, #0]
 8016616:	4619      	mov	r1, r3
 8016618:	2301      	movs	r3, #1
 801661a:	408b      	lsls	r3, r1
 801661c:	b29b      	uxth	r3, r3
 801661e:	43db      	mvns	r3, r3
 8016620:	6879      	ldr	r1, [r7, #4]
 8016622:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8016626:	4013      	ands	r3, r2
 8016628:	63cb      	str	r3, [r1, #60]	@ 0x3c
   USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));   
 801662a:	687b      	ldr	r3, [r7, #4]
 801662c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016630:	69da      	ldr	r2, [r3, #28]
 8016632:	683b      	ldr	r3, [r7, #0]
 8016634:	781b      	ldrb	r3, [r3, #0]
 8016636:	4619      	mov	r1, r3
 8016638:	2301      	movs	r3, #1
 801663a:	408b      	lsls	r3, r1
 801663c:	b29b      	uxth	r3, r3
 801663e:	43db      	mvns	r3, r3
 8016640:	6879      	ldr	r1, [r7, #4]
 8016642:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8016646:	4013      	ands	r3, r2
 8016648:	61cb      	str	r3, [r1, #28]
   USBx_INEP(ep->num)->DIEPCTL &= ~ USB_OTG_DIEPCTL_USBAEP;   
 801664a:	683b      	ldr	r3, [r7, #0]
 801664c:	781b      	ldrb	r3, [r3, #0]
 801664e:	015a      	lsls	r2, r3, #5
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	4413      	add	r3, r2
 8016654:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016658:	681b      	ldr	r3, [r3, #0]
 801665a:	683a      	ldr	r2, [r7, #0]
 801665c:	7812      	ldrb	r2, [r2, #0]
 801665e:	0151      	lsls	r1, r2, #5
 8016660:	687a      	ldr	r2, [r7, #4]
 8016662:	440a      	add	r2, r1
 8016664:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016668:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801666c:	6013      	str	r3, [r2, #0]
 801666e:	e031      	b.n	80166d4 <USB_DeactivateEndpoint+0xdc>
  }
  else
  {
     USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));
 8016670:	687b      	ldr	r3, [r7, #4]
 8016672:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016676:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8016678:	683b      	ldr	r3, [r7, #0]
 801667a:	781b      	ldrb	r3, [r3, #0]
 801667c:	4619      	mov	r1, r3
 801667e:	2301      	movs	r3, #1
 8016680:	408b      	lsls	r3, r1
 8016682:	041b      	lsls	r3, r3, #16
 8016684:	43db      	mvns	r3, r3
 8016686:	6879      	ldr	r1, [r7, #4]
 8016688:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801668c:	4013      	ands	r3, r2
 801668e:	63cb      	str	r3, [r1, #60]	@ 0x3c
     USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));     
 8016690:	687b      	ldr	r3, [r7, #4]
 8016692:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016696:	69da      	ldr	r2, [r3, #28]
 8016698:	683b      	ldr	r3, [r7, #0]
 801669a:	781b      	ldrb	r3, [r3, #0]
 801669c:	4619      	mov	r1, r3
 801669e:	2301      	movs	r3, #1
 80166a0:	408b      	lsls	r3, r1
 80166a2:	041b      	lsls	r3, r3, #16
 80166a4:	43db      	mvns	r3, r3
 80166a6:	6879      	ldr	r1, [r7, #4]
 80166a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80166ac:	4013      	ands	r3, r2
 80166ae:	61cb      	str	r3, [r1, #28]
     USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;      
 80166b0:	683b      	ldr	r3, [r7, #0]
 80166b2:	781b      	ldrb	r3, [r3, #0]
 80166b4:	015a      	lsls	r2, r3, #5
 80166b6:	687b      	ldr	r3, [r7, #4]
 80166b8:	4413      	add	r3, r2
 80166ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80166be:	681b      	ldr	r3, [r3, #0]
 80166c0:	683a      	ldr	r2, [r7, #0]
 80166c2:	7812      	ldrb	r2, [r2, #0]
 80166c4:	0151      	lsls	r1, r2, #5
 80166c6:	687a      	ldr	r2, [r7, #4]
 80166c8:	440a      	add	r2, r1
 80166ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80166ce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80166d2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80166d4:	2300      	movs	r3, #0
}
 80166d6:	4618      	mov	r0, r3
 80166d8:	370c      	adds	r7, #12
 80166da:	46bd      	mov	sp, r7
 80166dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166e0:	4770      	bx	lr
	...

080166e4 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80166e4:	b580      	push	{r7, lr}
 80166e6:	b088      	sub	sp, #32
 80166e8:	af02      	add	r7, sp, #8
 80166ea:	60f8      	str	r0, [r7, #12]
 80166ec:	60b9      	str	r1, [r7, #8]
 80166ee:	4613      	mov	r3, r2
 80166f0:	71fb      	strb	r3, [r7, #7]
  uint16_t pktcnt = 0;
 80166f2:	2300      	movs	r3, #0
 80166f4:	82fb      	strh	r3, [r7, #22]
  
  /* IN endpoint */
  if (ep->is_in == 1)
 80166f6:	68bb      	ldr	r3, [r7, #8]
 80166f8:	785b      	ldrb	r3, [r3, #1]
 80166fa:	2b01      	cmp	r3, #1
 80166fc:	f040 812b 	bne.w	8016956 <USB_EPStartXfer+0x272>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 8016700:	68bb      	ldr	r3, [r7, #8]
 8016702:	695b      	ldr	r3, [r3, #20]
 8016704:	2b00      	cmp	r3, #0
 8016706:	d138      	bne.n	801677a <USB_EPStartXfer+0x96>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8016708:	68bb      	ldr	r3, [r7, #8]
 801670a:	781b      	ldrb	r3, [r3, #0]
 801670c:	015a      	lsls	r2, r3, #5
 801670e:	68fb      	ldr	r3, [r7, #12]
 8016710:	4413      	add	r3, r2
 8016712:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016716:	691b      	ldr	r3, [r3, #16]
 8016718:	68ba      	ldr	r2, [r7, #8]
 801671a:	7812      	ldrb	r2, [r2, #0]
 801671c:	0151      	lsls	r1, r2, #5
 801671e:	68fa      	ldr	r2, [r7, #12]
 8016720:	440a      	add	r2, r1
 8016722:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016726:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 801672a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 801672e:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 8016730:	68bb      	ldr	r3, [r7, #8]
 8016732:	781b      	ldrb	r3, [r3, #0]
 8016734:	015a      	lsls	r2, r3, #5
 8016736:	68fb      	ldr	r3, [r7, #12]
 8016738:	4413      	add	r3, r2
 801673a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801673e:	691b      	ldr	r3, [r3, #16]
 8016740:	68ba      	ldr	r2, [r7, #8]
 8016742:	7812      	ldrb	r2, [r2, #0]
 8016744:	0151      	lsls	r1, r2, #5
 8016746:	68fa      	ldr	r2, [r7, #12]
 8016748:	440a      	add	r2, r1
 801674a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801674e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8016752:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8016754:	68bb      	ldr	r3, [r7, #8]
 8016756:	781b      	ldrb	r3, [r3, #0]
 8016758:	015a      	lsls	r2, r3, #5
 801675a:	68fb      	ldr	r3, [r7, #12]
 801675c:	4413      	add	r3, r2
 801675e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016762:	691b      	ldr	r3, [r3, #16]
 8016764:	68ba      	ldr	r2, [r7, #8]
 8016766:	7812      	ldrb	r2, [r2, #0]
 8016768:	0151      	lsls	r1, r2, #5
 801676a:	68fa      	ldr	r2, [r7, #12]
 801676c:	440a      	add	r2, r1
 801676e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016772:	0cdb      	lsrs	r3, r3, #19
 8016774:	04db      	lsls	r3, r3, #19
 8016776:	6113      	str	r3, [r2, #16]
 8016778:	e080      	b.n	801687c <USB_EPStartXfer+0x198>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801677a:	68bb      	ldr	r3, [r7, #8]
 801677c:	781b      	ldrb	r3, [r3, #0]
 801677e:	015a      	lsls	r2, r3, #5
 8016780:	68fb      	ldr	r3, [r7, #12]
 8016782:	4413      	add	r3, r2
 8016784:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016788:	691b      	ldr	r3, [r3, #16]
 801678a:	68ba      	ldr	r2, [r7, #8]
 801678c:	7812      	ldrb	r2, [r2, #0]
 801678e:	0151      	lsls	r1, r2, #5
 8016790:	68fa      	ldr	r2, [r7, #12]
 8016792:	440a      	add	r2, r1
 8016794:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016798:	0cdb      	lsrs	r3, r3, #19
 801679a:	04db      	lsls	r3, r3, #19
 801679c:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 801679e:	68bb      	ldr	r3, [r7, #8]
 80167a0:	781b      	ldrb	r3, [r3, #0]
 80167a2:	015a      	lsls	r2, r3, #5
 80167a4:	68fb      	ldr	r3, [r7, #12]
 80167a6:	4413      	add	r3, r2
 80167a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80167ac:	691b      	ldr	r3, [r3, #16]
 80167ae:	68ba      	ldr	r2, [r7, #8]
 80167b0:	7812      	ldrb	r2, [r2, #0]
 80167b2:	0151      	lsls	r1, r2, #5
 80167b4:	68fa      	ldr	r2, [r7, #12]
 80167b6:	440a      	add	r2, r1
 80167b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80167bc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80167c0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80167c4:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1)/ ep->maxpacket) << 19)) ;
 80167c6:	68bb      	ldr	r3, [r7, #8]
 80167c8:	781b      	ldrb	r3, [r3, #0]
 80167ca:	015a      	lsls	r2, r3, #5
 80167cc:	68fb      	ldr	r3, [r7, #12]
 80167ce:	4413      	add	r3, r2
 80167d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80167d4:	691a      	ldr	r2, [r3, #16]
 80167d6:	68bb      	ldr	r3, [r7, #8]
 80167d8:	6959      	ldr	r1, [r3, #20]
 80167da:	68bb      	ldr	r3, [r7, #8]
 80167dc:	689b      	ldr	r3, [r3, #8]
 80167de:	440b      	add	r3, r1
 80167e0:	1e59      	subs	r1, r3, #1
 80167e2:	68bb      	ldr	r3, [r7, #8]
 80167e4:	689b      	ldr	r3, [r3, #8]
 80167e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80167ea:	04d9      	lsls	r1, r3, #19
 80167ec:	4b83      	ldr	r3, [pc, #524]	@ (80169fc <USB_EPStartXfer+0x318>)
 80167ee:	400b      	ands	r3, r1
 80167f0:	68b9      	ldr	r1, [r7, #8]
 80167f2:	7809      	ldrb	r1, [r1, #0]
 80167f4:	0148      	lsls	r0, r1, #5
 80167f6:	68f9      	ldr	r1, [r7, #12]
 80167f8:	4401      	add	r1, r0
 80167fa:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80167fe:	4313      	orrs	r3, r2
 8016800:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8016802:	68bb      	ldr	r3, [r7, #8]
 8016804:	781b      	ldrb	r3, [r3, #0]
 8016806:	015a      	lsls	r2, r3, #5
 8016808:	68fb      	ldr	r3, [r7, #12]
 801680a:	4413      	add	r3, r2
 801680c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016810:	691a      	ldr	r2, [r3, #16]
 8016812:	68bb      	ldr	r3, [r7, #8]
 8016814:	695b      	ldr	r3, [r3, #20]
 8016816:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801681a:	68b9      	ldr	r1, [r7, #8]
 801681c:	7809      	ldrb	r1, [r1, #0]
 801681e:	0148      	lsls	r0, r1, #5
 8016820:	68f9      	ldr	r1, [r7, #12]
 8016822:	4401      	add	r1, r0
 8016824:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8016828:	4313      	orrs	r3, r2
 801682a:	610b      	str	r3, [r1, #16]
      
      if (ep->type == EP_TYPE_ISOC)
 801682c:	68bb      	ldr	r3, [r7, #8]
 801682e:	78db      	ldrb	r3, [r3, #3]
 8016830:	2b01      	cmp	r3, #1
 8016832:	d123      	bne.n	801687c <USB_EPStartXfer+0x198>
      {
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 8016834:	68bb      	ldr	r3, [r7, #8]
 8016836:	781b      	ldrb	r3, [r3, #0]
 8016838:	015a      	lsls	r2, r3, #5
 801683a:	68fb      	ldr	r3, [r7, #12]
 801683c:	4413      	add	r3, r2
 801683e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016842:	691b      	ldr	r3, [r3, #16]
 8016844:	68ba      	ldr	r2, [r7, #8]
 8016846:	7812      	ldrb	r2, [r2, #0]
 8016848:	0151      	lsls	r1, r2, #5
 801684a:	68fa      	ldr	r2, [r7, #12]
 801684c:	440a      	add	r2, r1
 801684e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016852:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8016856:	6113      	str	r3, [r2, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1 << 29)); 
 8016858:	68bb      	ldr	r3, [r7, #8]
 801685a:	781b      	ldrb	r3, [r3, #0]
 801685c:	015a      	lsls	r2, r3, #5
 801685e:	68fb      	ldr	r3, [r7, #12]
 8016860:	4413      	add	r3, r2
 8016862:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016866:	691b      	ldr	r3, [r3, #16]
 8016868:	68ba      	ldr	r2, [r7, #8]
 801686a:	7812      	ldrb	r2, [r2, #0]
 801686c:	0151      	lsls	r1, r2, #5
 801686e:	68fa      	ldr	r2, [r7, #12]
 8016870:	440a      	add	r2, r1
 8016872:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016876:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801687a:	6113      	str	r3, [r2, #16]
      }       
    }
      if (ep->type != EP_TYPE_ISOC)
 801687c:	68bb      	ldr	r3, [r7, #8]
 801687e:	78db      	ldrb	r3, [r3, #3]
 8016880:	2b01      	cmp	r3, #1
 8016882:	d012      	beq.n	80168aa <USB_EPStartXfer+0x1c6>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
 8016884:	68bb      	ldr	r3, [r7, #8]
 8016886:	695b      	ldr	r3, [r3, #20]
 8016888:	2b00      	cmp	r3, #0
 801688a:	d00e      	beq.n	80168aa <USB_EPStartXfer+0x1c6>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1 << ep->num;
 801688c:	68fb      	ldr	r3, [r7, #12]
 801688e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016894:	68ba      	ldr	r2, [r7, #8]
 8016896:	7812      	ldrb	r2, [r2, #0]
 8016898:	4611      	mov	r1, r2
 801689a:	2201      	movs	r2, #1
 801689c:	408a      	lsls	r2, r1
 801689e:	4611      	mov	r1, r2
 80168a0:	68fa      	ldr	r2, [r7, #12]
 80168a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80168a6:	430b      	orrs	r3, r1
 80168a8:	6353      	str	r3, [r2, #52]	@ 0x34
        }
      }

    if (ep->type == EP_TYPE_ISOC)
 80168aa:	68bb      	ldr	r3, [r7, #8]
 80168ac:	78db      	ldrb	r3, [r3, #3]
 80168ae:	2b01      	cmp	r3, #1
 80168b0:	d12c      	bne.n	801690c <USB_EPStartXfer+0x228>
    {
      if ((USBx_DEVICE->DSTS & ( 1 << 8 )) == 0)
 80168b2:	68fb      	ldr	r3, [r7, #12]
 80168b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80168b8:	689b      	ldr	r3, [r3, #8]
 80168ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80168be:	2b00      	cmp	r3, #0
 80168c0:	d112      	bne.n	80168e8 <USB_EPStartXfer+0x204>
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80168c2:	68bb      	ldr	r3, [r7, #8]
 80168c4:	781b      	ldrb	r3, [r3, #0]
 80168c6:	015a      	lsls	r2, r3, #5
 80168c8:	68fb      	ldr	r3, [r7, #12]
 80168ca:	4413      	add	r3, r2
 80168cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80168d0:	681b      	ldr	r3, [r3, #0]
 80168d2:	68ba      	ldr	r2, [r7, #8]
 80168d4:	7812      	ldrb	r2, [r2, #0]
 80168d6:	0151      	lsls	r1, r2, #5
 80168d8:	68fa      	ldr	r2, [r7, #12]
 80168da:	440a      	add	r2, r1
 80168dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80168e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80168e4:	6013      	str	r3, [r2, #0]
 80168e6:	e011      	b.n	801690c <USB_EPStartXfer+0x228>
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80168e8:	68bb      	ldr	r3, [r7, #8]
 80168ea:	781b      	ldrb	r3, [r3, #0]
 80168ec:	015a      	lsls	r2, r3, #5
 80168ee:	68fb      	ldr	r3, [r7, #12]
 80168f0:	4413      	add	r3, r2
 80168f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80168f6:	681b      	ldr	r3, [r3, #0]
 80168f8:	68ba      	ldr	r2, [r7, #8]
 80168fa:	7812      	ldrb	r2, [r2, #0]
 80168fc:	0151      	lsls	r1, r2, #5
 80168fe:	68fa      	ldr	r2, [r7, #12]
 8016900:	440a      	add	r2, r1
 8016902:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016906:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801690a:	6013      	str	r3, [r2, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801690c:	68bb      	ldr	r3, [r7, #8]
 801690e:	781b      	ldrb	r3, [r3, #0]
 8016910:	015a      	lsls	r2, r3, #5
 8016912:	68fb      	ldr	r3, [r7, #12]
 8016914:	4413      	add	r3, r2
 8016916:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801691a:	681b      	ldr	r3, [r3, #0]
 801691c:	68ba      	ldr	r2, [r7, #8]
 801691e:	7812      	ldrb	r2, [r2, #0]
 8016920:	0151      	lsls	r1, r2, #5
 8016922:	68fa      	ldr	r2, [r7, #12]
 8016924:	440a      	add	r2, r1
 8016926:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801692a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801692e:	6013      	str	r3, [r2, #0]
    
    if (ep->type == EP_TYPE_ISOC)
 8016930:	68bb      	ldr	r3, [r7, #8]
 8016932:	78db      	ldrb	r3, [r3, #3]
 8016934:	2b01      	cmp	r3, #1
 8016936:	f040 80de 	bne.w	8016af6 <USB_EPStartXfer+0x412>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 801693a:	68bb      	ldr	r3, [r7, #8]
 801693c:	68d9      	ldr	r1, [r3, #12]
 801693e:	68bb      	ldr	r3, [r7, #8]
 8016940:	781a      	ldrb	r2, [r3, #0]
 8016942:	68bb      	ldr	r3, [r7, #8]
 8016944:	695b      	ldr	r3, [r3, #20]
 8016946:	b298      	uxth	r0, r3
 8016948:	79fb      	ldrb	r3, [r7, #7]
 801694a:	9300      	str	r3, [sp, #0]
 801694c:	4603      	mov	r3, r0
 801694e:	68f8      	ldr	r0, [r7, #12]
 8016950:	f000 fa0c 	bl	8016d6c <USB_WritePacket>
 8016954:	e0cf      	b.n	8016af6 <USB_EPStartXfer+0x412>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */  
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8016956:	68bb      	ldr	r3, [r7, #8]
 8016958:	781b      	ldrb	r3, [r3, #0]
 801695a:	015a      	lsls	r2, r3, #5
 801695c:	68fb      	ldr	r3, [r7, #12]
 801695e:	4413      	add	r3, r2
 8016960:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016964:	691b      	ldr	r3, [r3, #16]
 8016966:	68ba      	ldr	r2, [r7, #8]
 8016968:	7812      	ldrb	r2, [r2, #0]
 801696a:	0151      	lsls	r1, r2, #5
 801696c:	68fa      	ldr	r2, [r7, #12]
 801696e:	440a      	add	r2, r1
 8016970:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016974:	0cdb      	lsrs	r3, r3, #19
 8016976:	04db      	lsls	r3, r3, #19
 8016978:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 801697a:	68bb      	ldr	r3, [r7, #8]
 801697c:	781b      	ldrb	r3, [r3, #0]
 801697e:	015a      	lsls	r2, r3, #5
 8016980:	68fb      	ldr	r3, [r7, #12]
 8016982:	4413      	add	r3, r2
 8016984:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016988:	691b      	ldr	r3, [r3, #16]
 801698a:	68ba      	ldr	r2, [r7, #8]
 801698c:	7812      	ldrb	r2, [r2, #0]
 801698e:	0151      	lsls	r1, r2, #5
 8016990:	68fa      	ldr	r2, [r7, #12]
 8016992:	440a      	add	r2, r1
 8016994:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016998:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 801699c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80169a0:	6113      	str	r3, [r2, #16]
      
    if (ep->xfer_len == 0)
 80169a2:	68bb      	ldr	r3, [r7, #8]
 80169a4:	695b      	ldr	r3, [r3, #20]
 80169a6:	2b00      	cmp	r3, #0
 80169a8:	d12a      	bne.n	8016a00 <USB_EPStartXfer+0x31c>
    {
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80169aa:	68bb      	ldr	r3, [r7, #8]
 80169ac:	781b      	ldrb	r3, [r3, #0]
 80169ae:	015a      	lsls	r2, r3, #5
 80169b0:	68fb      	ldr	r3, [r7, #12]
 80169b2:	4413      	add	r3, r2
 80169b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80169b8:	691a      	ldr	r2, [r3, #16]
 80169ba:	68bb      	ldr	r3, [r7, #8]
 80169bc:	689b      	ldr	r3, [r3, #8]
 80169be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80169c2:	68b9      	ldr	r1, [r7, #8]
 80169c4:	7809      	ldrb	r1, [r1, #0]
 80169c6:	0148      	lsls	r0, r1, #5
 80169c8:	68f9      	ldr	r1, [r7, #12]
 80169ca:	4401      	add	r1, r0
 80169cc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80169d0:	4313      	orrs	r3, r2
 80169d2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19)) ;      
 80169d4:	68bb      	ldr	r3, [r7, #8]
 80169d6:	781b      	ldrb	r3, [r3, #0]
 80169d8:	015a      	lsls	r2, r3, #5
 80169da:	68fb      	ldr	r3, [r7, #12]
 80169dc:	4413      	add	r3, r2
 80169de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80169e2:	691b      	ldr	r3, [r3, #16]
 80169e4:	68ba      	ldr	r2, [r7, #8]
 80169e6:	7812      	ldrb	r2, [r2, #0]
 80169e8:	0151      	lsls	r1, r2, #5
 80169ea:	68fa      	ldr	r2, [r7, #12]
 80169ec:	440a      	add	r2, r1
 80169ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80169f2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80169f6:	6113      	str	r3, [r2, #16]
 80169f8:	e03a      	b.n	8016a70 <USB_EPStartXfer+0x38c>
 80169fa:	bf00      	nop
 80169fc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (ep->xfer_len + ep->maxpacket -1)/ ep->maxpacket; 
 8016a00:	68bb      	ldr	r3, [r7, #8]
 8016a02:	695a      	ldr	r2, [r3, #20]
 8016a04:	68bb      	ldr	r3, [r7, #8]
 8016a06:	689b      	ldr	r3, [r3, #8]
 8016a08:	4413      	add	r3, r2
 8016a0a:	1e5a      	subs	r2, r3, #1
 8016a0c:	68bb      	ldr	r3, [r7, #8]
 8016a0e:	689b      	ldr	r3, [r3, #8]
 8016a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8016a14:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19)); ;
 8016a16:	68bb      	ldr	r3, [r7, #8]
 8016a18:	781b      	ldrb	r3, [r3, #0]
 8016a1a:	015a      	lsls	r2, r3, #5
 8016a1c:	68fb      	ldr	r3, [r7, #12]
 8016a1e:	4413      	add	r3, r2
 8016a20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016a24:	691a      	ldr	r2, [r3, #16]
 8016a26:	8afb      	ldrh	r3, [r7, #22]
 8016a28:	04d9      	lsls	r1, r3, #19
 8016a2a:	4b35      	ldr	r3, [pc, #212]	@ (8016b00 <USB_EPStartXfer+0x41c>)
 8016a2c:	400b      	ands	r3, r1
 8016a2e:	68b9      	ldr	r1, [r7, #8]
 8016a30:	7809      	ldrb	r1, [r1, #0]
 8016a32:	0148      	lsls	r0, r1, #5
 8016a34:	68f9      	ldr	r1, [r7, #12]
 8016a36:	4401      	add	r1, r0
 8016a38:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8016a3c:	4313      	orrs	r3, r2
 8016a3e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt)); 
 8016a40:	68bb      	ldr	r3, [r7, #8]
 8016a42:	781b      	ldrb	r3, [r3, #0]
 8016a44:	015a      	lsls	r2, r3, #5
 8016a46:	68fb      	ldr	r3, [r7, #12]
 8016a48:	4413      	add	r3, r2
 8016a4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016a4e:	691a      	ldr	r2, [r3, #16]
 8016a50:	68bb      	ldr	r3, [r7, #8]
 8016a52:	689b      	ldr	r3, [r3, #8]
 8016a54:	8af9      	ldrh	r1, [r7, #22]
 8016a56:	fb01 f303 	mul.w	r3, r1, r3
 8016a5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016a5e:	68b9      	ldr	r1, [r7, #8]
 8016a60:	7809      	ldrb	r1, [r1, #0]
 8016a62:	0148      	lsls	r0, r1, #5
 8016a64:	68f9      	ldr	r1, [r7, #12]
 8016a66:	4401      	add	r1, r0
 8016a68:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8016a6c:	4313      	orrs	r3, r2
 8016a6e:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 8016a70:	68bb      	ldr	r3, [r7, #8]
 8016a72:	78db      	ldrb	r3, [r3, #3]
 8016a74:	2b01      	cmp	r3, #1
 8016a76:	d12c      	bne.n	8016ad2 <USB_EPStartXfer+0x3ee>
    {
      if ((USBx_DEVICE->DSTS & ( 1 << 8 )) == 0)
 8016a78:	68fb      	ldr	r3, [r7, #12]
 8016a7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016a7e:	689b      	ldr	r3, [r3, #8]
 8016a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016a84:	2b00      	cmp	r3, #0
 8016a86:	d112      	bne.n	8016aae <USB_EPStartXfer+0x3ca>
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8016a88:	68bb      	ldr	r3, [r7, #8]
 8016a8a:	781b      	ldrb	r3, [r3, #0]
 8016a8c:	015a      	lsls	r2, r3, #5
 8016a8e:	68fb      	ldr	r3, [r7, #12]
 8016a90:	4413      	add	r3, r2
 8016a92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016a96:	681b      	ldr	r3, [r3, #0]
 8016a98:	68ba      	ldr	r2, [r7, #8]
 8016a9a:	7812      	ldrb	r2, [r2, #0]
 8016a9c:	0151      	lsls	r1, r2, #5
 8016a9e:	68fa      	ldr	r2, [r7, #12]
 8016aa0:	440a      	add	r2, r1
 8016aa2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016aa6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8016aaa:	6013      	str	r3, [r2, #0]
 8016aac:	e011      	b.n	8016ad2 <USB_EPStartXfer+0x3ee>
      }
      else
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8016aae:	68bb      	ldr	r3, [r7, #8]
 8016ab0:	781b      	ldrb	r3, [r3, #0]
 8016ab2:	015a      	lsls	r2, r3, #5
 8016ab4:	68fb      	ldr	r3, [r7, #12]
 8016ab6:	4413      	add	r3, r2
 8016ab8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016abc:	681b      	ldr	r3, [r3, #0]
 8016abe:	68ba      	ldr	r2, [r7, #8]
 8016ac0:	7812      	ldrb	r2, [r2, #0]
 8016ac2:	0151      	lsls	r1, r2, #5
 8016ac4:	68fa      	ldr	r2, [r7, #12]
 8016ac6:	440a      	add	r2, r1
 8016ac8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016acc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8016ad0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8016ad2:	68bb      	ldr	r3, [r7, #8]
 8016ad4:	781b      	ldrb	r3, [r3, #0]
 8016ad6:	015a      	lsls	r2, r3, #5
 8016ad8:	68fb      	ldr	r3, [r7, #12]
 8016ada:	4413      	add	r3, r2
 8016adc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016ae0:	681b      	ldr	r3, [r3, #0]
 8016ae2:	68ba      	ldr	r2, [r7, #8]
 8016ae4:	7812      	ldrb	r2, [r2, #0]
 8016ae6:	0151      	lsls	r1, r2, #5
 8016ae8:	68fa      	ldr	r2, [r7, #12]
 8016aea:	440a      	add	r2, r1
 8016aec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016af0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8016af4:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8016af6:	2300      	movs	r3, #0
}
 8016af8:	4618      	mov	r0, r3
 8016afa:	3718      	adds	r7, #24
 8016afc:	46bd      	mov	sp, r7
 8016afe:	bd80      	pop	{r7, pc}
 8016b00:	1ff80000 	.word	0x1ff80000

08016b04 <USB_EP0StartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8016b04:	b480      	push	{r7}
 8016b06:	b085      	sub	sp, #20
 8016b08:	af00      	add	r7, sp, #0
 8016b0a:	60f8      	str	r0, [r7, #12]
 8016b0c:	60b9      	str	r1, [r7, #8]
 8016b0e:	4613      	mov	r3, r2
 8016b10:	71fb      	strb	r3, [r7, #7]
  /* IN endpoint */
  if (ep->is_in == 1)
 8016b12:	68bb      	ldr	r3, [r7, #8]
 8016b14:	785b      	ldrb	r3, [r3, #1]
 8016b16:	2b01      	cmp	r3, #1
 8016b18:	f040 80ba 	bne.w	8016c90 <USB_EP0StartXfer+0x18c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 8016b1c:	68bb      	ldr	r3, [r7, #8]
 8016b1e:	695b      	ldr	r3, [r3, #20]
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d138      	bne.n	8016b96 <USB_EP0StartXfer+0x92>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8016b24:	68bb      	ldr	r3, [r7, #8]
 8016b26:	781b      	ldrb	r3, [r3, #0]
 8016b28:	015a      	lsls	r2, r3, #5
 8016b2a:	68fb      	ldr	r3, [r7, #12]
 8016b2c:	4413      	add	r3, r2
 8016b2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016b32:	691b      	ldr	r3, [r3, #16]
 8016b34:	68ba      	ldr	r2, [r7, #8]
 8016b36:	7812      	ldrb	r2, [r2, #0]
 8016b38:	0151      	lsls	r1, r2, #5
 8016b3a:	68fa      	ldr	r2, [r7, #12]
 8016b3c:	440a      	add	r2, r1
 8016b3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016b42:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8016b46:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8016b4a:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 8016b4c:	68bb      	ldr	r3, [r7, #8]
 8016b4e:	781b      	ldrb	r3, [r3, #0]
 8016b50:	015a      	lsls	r2, r3, #5
 8016b52:	68fb      	ldr	r3, [r7, #12]
 8016b54:	4413      	add	r3, r2
 8016b56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016b5a:	691b      	ldr	r3, [r3, #16]
 8016b5c:	68ba      	ldr	r2, [r7, #8]
 8016b5e:	7812      	ldrb	r2, [r2, #0]
 8016b60:	0151      	lsls	r1, r2, #5
 8016b62:	68fa      	ldr	r2, [r7, #12]
 8016b64:	440a      	add	r2, r1
 8016b66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016b6a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8016b6e:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8016b70:	68bb      	ldr	r3, [r7, #8]
 8016b72:	781b      	ldrb	r3, [r3, #0]
 8016b74:	015a      	lsls	r2, r3, #5
 8016b76:	68fb      	ldr	r3, [r7, #12]
 8016b78:	4413      	add	r3, r2
 8016b7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016b7e:	691b      	ldr	r3, [r3, #16]
 8016b80:	68ba      	ldr	r2, [r7, #8]
 8016b82:	7812      	ldrb	r2, [r2, #0]
 8016b84:	0151      	lsls	r1, r2, #5
 8016b86:	68fa      	ldr	r2, [r7, #12]
 8016b88:	440a      	add	r2, r1
 8016b8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016b8e:	0cdb      	lsrs	r3, r3, #19
 8016b90:	04db      	lsls	r3, r3, #19
 8016b92:	6113      	str	r3, [r2, #16]
 8016b94:	e056      	b.n	8016c44 <USB_EP0StartXfer+0x140>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8016b96:	68bb      	ldr	r3, [r7, #8]
 8016b98:	781b      	ldrb	r3, [r3, #0]
 8016b9a:	015a      	lsls	r2, r3, #5
 8016b9c:	68fb      	ldr	r3, [r7, #12]
 8016b9e:	4413      	add	r3, r2
 8016ba0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016ba4:	691b      	ldr	r3, [r3, #16]
 8016ba6:	68ba      	ldr	r2, [r7, #8]
 8016ba8:	7812      	ldrb	r2, [r2, #0]
 8016baa:	0151      	lsls	r1, r2, #5
 8016bac:	68fa      	ldr	r2, [r7, #12]
 8016bae:	440a      	add	r2, r1
 8016bb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016bb4:	0cdb      	lsrs	r3, r3, #19
 8016bb6:	04db      	lsls	r3, r3, #19
 8016bb8:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8016bba:	68bb      	ldr	r3, [r7, #8]
 8016bbc:	781b      	ldrb	r3, [r3, #0]
 8016bbe:	015a      	lsls	r2, r3, #5
 8016bc0:	68fb      	ldr	r3, [r7, #12]
 8016bc2:	4413      	add	r3, r2
 8016bc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016bc8:	691b      	ldr	r3, [r3, #16]
 8016bca:	68ba      	ldr	r2, [r7, #8]
 8016bcc:	7812      	ldrb	r2, [r2, #0]
 8016bce:	0151      	lsls	r1, r2, #5
 8016bd0:	68fa      	ldr	r2, [r7, #12]
 8016bd2:	440a      	add	r2, r1
 8016bd4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016bd8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8016bdc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8016be0:	6113      	str	r3, [r2, #16]
      
      if(ep->xfer_len > ep->maxpacket)
 8016be2:	68bb      	ldr	r3, [r7, #8]
 8016be4:	695a      	ldr	r2, [r3, #20]
 8016be6:	68bb      	ldr	r3, [r7, #8]
 8016be8:	689b      	ldr	r3, [r3, #8]
 8016bea:	429a      	cmp	r2, r3
 8016bec:	d903      	bls.n	8016bf6 <USB_EP0StartXfer+0xf2>
      {
        ep->xfer_len = ep->maxpacket;
 8016bee:	68bb      	ldr	r3, [r7, #8]
 8016bf0:	689a      	ldr	r2, [r3, #8]
 8016bf2:	68bb      	ldr	r3, [r7, #8]
 8016bf4:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 8016bf6:	68bb      	ldr	r3, [r7, #8]
 8016bf8:	781b      	ldrb	r3, [r3, #0]
 8016bfa:	015a      	lsls	r2, r3, #5
 8016bfc:	68fb      	ldr	r3, [r7, #12]
 8016bfe:	4413      	add	r3, r2
 8016c00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016c04:	691b      	ldr	r3, [r3, #16]
 8016c06:	68ba      	ldr	r2, [r7, #8]
 8016c08:	7812      	ldrb	r2, [r2, #0]
 8016c0a:	0151      	lsls	r1, r2, #5
 8016c0c:	68fa      	ldr	r2, [r7, #12]
 8016c0e:	440a      	add	r2, r1
 8016c10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016c14:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8016c18:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8016c1a:	68bb      	ldr	r3, [r7, #8]
 8016c1c:	781b      	ldrb	r3, [r3, #0]
 8016c1e:	015a      	lsls	r2, r3, #5
 8016c20:	68fb      	ldr	r3, [r7, #12]
 8016c22:	4413      	add	r3, r2
 8016c24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016c28:	691a      	ldr	r2, [r3, #16]
 8016c2a:	68bb      	ldr	r3, [r7, #8]
 8016c2c:	695b      	ldr	r3, [r3, #20]
 8016c2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016c32:	68b9      	ldr	r1, [r7, #8]
 8016c34:	7809      	ldrb	r1, [r1, #0]
 8016c36:	0148      	lsls	r0, r1, #5
 8016c38:	68f9      	ldr	r1, [r7, #12]
 8016c3a:	4401      	add	r1, r0
 8016c3c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8016c40:	4313      	orrs	r3, r2
 8016c42:	610b      	str	r3, [r1, #16]
    
    }
    
    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0)
 8016c44:	68bb      	ldr	r3, [r7, #8]
 8016c46:	695b      	ldr	r3, [r3, #20]
 8016c48:	2b00      	cmp	r3, #0
 8016c4a:	d00e      	beq.n	8016c6a <USB_EP0StartXfer+0x166>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1 << (ep->num);
 8016c4c:	68fb      	ldr	r3, [r7, #12]
 8016c4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016c52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016c54:	68ba      	ldr	r2, [r7, #8]
 8016c56:	7812      	ldrb	r2, [r2, #0]
 8016c58:	4611      	mov	r1, r2
 8016c5a:	2201      	movs	r2, #1
 8016c5c:	408a      	lsls	r2, r1
 8016c5e:	4611      	mov	r1, r2
 8016c60:	68fa      	ldr	r2, [r7, #12]
 8016c62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8016c66:	430b      	orrs	r3, r1
 8016c68:	6353      	str	r3, [r2, #52]	@ 0x34
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);   
 8016c6a:	68bb      	ldr	r3, [r7, #8]
 8016c6c:	781b      	ldrb	r3, [r3, #0]
 8016c6e:	015a      	lsls	r2, r3, #5
 8016c70:	68fb      	ldr	r3, [r7, #12]
 8016c72:	4413      	add	r3, r2
 8016c74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016c78:	681b      	ldr	r3, [r3, #0]
 8016c7a:	68ba      	ldr	r2, [r7, #8]
 8016c7c:	7812      	ldrb	r2, [r2, #0]
 8016c7e:	0151      	lsls	r1, r2, #5
 8016c80:	68fa      	ldr	r2, [r7, #12]
 8016c82:	440a      	add	r2, r1
 8016c84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016c88:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8016c8c:	6013      	str	r3, [r2, #0]
 8016c8e:	e066      	b.n	8016d5e <USB_EP0StartXfer+0x25a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8016c90:	68bb      	ldr	r3, [r7, #8]
 8016c92:	781b      	ldrb	r3, [r3, #0]
 8016c94:	015a      	lsls	r2, r3, #5
 8016c96:	68fb      	ldr	r3, [r7, #12]
 8016c98:	4413      	add	r3, r2
 8016c9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016c9e:	691b      	ldr	r3, [r3, #16]
 8016ca0:	68ba      	ldr	r2, [r7, #8]
 8016ca2:	7812      	ldrb	r2, [r2, #0]
 8016ca4:	0151      	lsls	r1, r2, #5
 8016ca6:	68fa      	ldr	r2, [r7, #12]
 8016ca8:	440a      	add	r2, r1
 8016caa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016cae:	0cdb      	lsrs	r3, r3, #19
 8016cb0:	04db      	lsls	r3, r3, #19
 8016cb2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8016cb4:	68bb      	ldr	r3, [r7, #8]
 8016cb6:	781b      	ldrb	r3, [r3, #0]
 8016cb8:	015a      	lsls	r2, r3, #5
 8016cba:	68fb      	ldr	r3, [r7, #12]
 8016cbc:	4413      	add	r3, r2
 8016cbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016cc2:	691b      	ldr	r3, [r3, #16]
 8016cc4:	68ba      	ldr	r2, [r7, #8]
 8016cc6:	7812      	ldrb	r2, [r2, #0]
 8016cc8:	0151      	lsls	r1, r2, #5
 8016cca:	68fa      	ldr	r2, [r7, #12]
 8016ccc:	440a      	add	r2, r1
 8016cce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016cd2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8016cd6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8016cda:	6113      	str	r3, [r2, #16]
      
    if (ep->xfer_len > 0)
 8016cdc:	68bb      	ldr	r3, [r7, #8]
 8016cde:	695b      	ldr	r3, [r3, #20]
 8016ce0:	2b00      	cmp	r3, #0
 8016ce2:	d003      	beq.n	8016cec <USB_EP0StartXfer+0x1e8>
    {
      ep->xfer_len = ep->maxpacket;
 8016ce4:	68bb      	ldr	r3, [r7, #8]
 8016ce6:	689a      	ldr	r2, [r3, #8]
 8016ce8:	68bb      	ldr	r3, [r7, #8]
 8016cea:	615a      	str	r2, [r3, #20]
    }
    
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19));
 8016cec:	68bb      	ldr	r3, [r7, #8]
 8016cee:	781b      	ldrb	r3, [r3, #0]
 8016cf0:	015a      	lsls	r2, r3, #5
 8016cf2:	68fb      	ldr	r3, [r7, #12]
 8016cf4:	4413      	add	r3, r2
 8016cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016cfa:	691b      	ldr	r3, [r3, #16]
 8016cfc:	68ba      	ldr	r2, [r7, #8]
 8016cfe:	7812      	ldrb	r2, [r2, #0]
 8016d00:	0151      	lsls	r1, r2, #5
 8016d02:	68fa      	ldr	r2, [r7, #12]
 8016d04:	440a      	add	r2, r1
 8016d06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016d0a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8016d0e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 8016d10:	68bb      	ldr	r3, [r7, #8]
 8016d12:	781b      	ldrb	r3, [r3, #0]
 8016d14:	015a      	lsls	r2, r3, #5
 8016d16:	68fb      	ldr	r3, [r7, #12]
 8016d18:	4413      	add	r3, r2
 8016d1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016d1e:	691a      	ldr	r2, [r3, #16]
 8016d20:	68bb      	ldr	r3, [r7, #8]
 8016d22:	689b      	ldr	r3, [r3, #8]
 8016d24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016d28:	68b9      	ldr	r1, [r7, #8]
 8016d2a:	7809      	ldrb	r1, [r1, #0]
 8016d2c:	0148      	lsls	r0, r1, #5
 8016d2e:	68f9      	ldr	r1, [r7, #12]
 8016d30:	4401      	add	r1, r0
 8016d32:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8016d36:	4313      	orrs	r3, r2
 8016d38:	610b      	str	r3, [r1, #16]
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 8016d3a:	68bb      	ldr	r3, [r7, #8]
 8016d3c:	781b      	ldrb	r3, [r3, #0]
 8016d3e:	015a      	lsls	r2, r3, #5
 8016d40:	68fb      	ldr	r3, [r7, #12]
 8016d42:	4413      	add	r3, r2
 8016d44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016d48:	681b      	ldr	r3, [r3, #0]
 8016d4a:	68ba      	ldr	r2, [r7, #8]
 8016d4c:	7812      	ldrb	r2, [r2, #0]
 8016d4e:	0151      	lsls	r1, r2, #5
 8016d50:	68fa      	ldr	r2, [r7, #12]
 8016d52:	440a      	add	r2, r1
 8016d54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016d58:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8016d5c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8016d5e:	2300      	movs	r3, #0
}
 8016d60:	4618      	mov	r0, r3
 8016d62:	3714      	adds	r7, #20
 8016d64:	46bd      	mov	sp, r7
 8016d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d6a:	4770      	bx	lr

08016d6c <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8016d6c:	b480      	push	{r7}
 8016d6e:	b087      	sub	sp, #28
 8016d70:	af00      	add	r7, sp, #0
 8016d72:	60f8      	str	r0, [r7, #12]
 8016d74:	60b9      	str	r1, [r7, #8]
 8016d76:	4611      	mov	r1, r2
 8016d78:	461a      	mov	r2, r3
 8016d7a:	460b      	mov	r3, r1
 8016d7c:	71fb      	strb	r3, [r7, #7]
 8016d7e:	4613      	mov	r3, r2
 8016d80:	80bb      	strh	r3, [r7, #4]
  uint32_t count32b= 0 , index= 0;
 8016d82:	2300      	movs	r3, #0
 8016d84:	613b      	str	r3, [r7, #16]
 8016d86:	2300      	movs	r3, #0
 8016d88:	617b      	str	r3, [r7, #20]
  count32b =  (len + 3) / 4;
 8016d8a:	88bb      	ldrh	r3, [r7, #4]
 8016d8c:	3303      	adds	r3, #3
 8016d8e:	2b00      	cmp	r3, #0
 8016d90:	da00      	bge.n	8016d94 <USB_WritePacket+0x28>
 8016d92:	3303      	adds	r3, #3
 8016d94:	109b      	asrs	r3, r3, #2
 8016d96:	613b      	str	r3, [r7, #16]
  for (index = 0; index < count32b; index++, src += 4)
 8016d98:	2300      	movs	r3, #0
 8016d9a:	617b      	str	r3, [r7, #20]
 8016d9c:	e00f      	b.n	8016dbe <USB_WritePacket+0x52>
  {
    USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8016d9e:	79fb      	ldrb	r3, [r7, #7]
 8016da0:	031a      	lsls	r2, r3, #12
 8016da2:	68fb      	ldr	r3, [r7, #12]
 8016da4:	4413      	add	r3, r2
 8016da6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8016daa:	461a      	mov	r2, r3
 8016dac:	68bb      	ldr	r3, [r7, #8]
 8016dae:	681b      	ldr	r3, [r3, #0]
 8016db0:	6013      	str	r3, [r2, #0]
  for (index = 0; index < count32b; index++, src += 4)
 8016db2:	697b      	ldr	r3, [r7, #20]
 8016db4:	3301      	adds	r3, #1
 8016db6:	617b      	str	r3, [r7, #20]
 8016db8:	68bb      	ldr	r3, [r7, #8]
 8016dba:	3304      	adds	r3, #4
 8016dbc:	60bb      	str	r3, [r7, #8]
 8016dbe:	697a      	ldr	r2, [r7, #20]
 8016dc0:	693b      	ldr	r3, [r7, #16]
 8016dc2:	429a      	cmp	r2, r3
 8016dc4:	d3eb      	bcc.n	8016d9e <USB_WritePacket+0x32>
  }
  return HAL_OK;
 8016dc6:	2300      	movs	r3, #0
}
 8016dc8:	4618      	mov	r0, r3
 8016dca:	371c      	adds	r7, #28
 8016dcc:	46bd      	mov	sp, r7
 8016dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dd2:	4770      	bx	lr

08016dd4 <USB_ReadPacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8016dd4:	b480      	push	{r7}
 8016dd6:	b087      	sub	sp, #28
 8016dd8:	af00      	add	r7, sp, #0
 8016dda:	60f8      	str	r0, [r7, #12]
 8016ddc:	60b9      	str	r1, [r7, #8]
 8016dde:	4613      	mov	r3, r2
 8016de0:	80fb      	strh	r3, [r7, #6]
  uint32_t index=0;
 8016de2:	2300      	movs	r3, #0
 8016de4:	617b      	str	r3, [r7, #20]
  uint32_t count32b = (len + 3) / 4;
 8016de6:	88fb      	ldrh	r3, [r7, #6]
 8016de8:	3303      	adds	r3, #3
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	da00      	bge.n	8016df0 <USB_ReadPacket+0x1c>
 8016dee:	3303      	adds	r3, #3
 8016df0:	109b      	asrs	r3, r3, #2
 8016df2:	613b      	str	r3, [r7, #16]
  
  for ( index = 0; index < count32b; index++, dest += 4 )
 8016df4:	2300      	movs	r3, #0
 8016df6:	617b      	str	r3, [r7, #20]
 8016df8:	e00b      	b.n	8016e12 <USB_ReadPacket+0x3e>
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0);
 8016dfa:	68fb      	ldr	r3, [r7, #12]
 8016dfc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8016e00:	681a      	ldr	r2, [r3, #0]
 8016e02:	68bb      	ldr	r3, [r7, #8]
 8016e04:	601a      	str	r2, [r3, #0]
  for ( index = 0; index < count32b; index++, dest += 4 )
 8016e06:	697b      	ldr	r3, [r7, #20]
 8016e08:	3301      	adds	r3, #1
 8016e0a:	617b      	str	r3, [r7, #20]
 8016e0c:	68bb      	ldr	r3, [r7, #8]
 8016e0e:	3304      	adds	r3, #4
 8016e10:	60bb      	str	r3, [r7, #8]
 8016e12:	697a      	ldr	r2, [r7, #20]
 8016e14:	693b      	ldr	r3, [r7, #16]
 8016e16:	429a      	cmp	r2, r3
 8016e18:	d3ef      	bcc.n	8016dfa <USB_ReadPacket+0x26>
    
  }
  return ((void *)dest);
 8016e1a:	68bb      	ldr	r3, [r7, #8]
}
 8016e1c:	4618      	mov	r0, r3
 8016e1e:	371c      	adds	r7, #28
 8016e20:	46bd      	mov	sp, r7
 8016e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e26:	4770      	bx	lr

08016e28 <USB_EPSetStall>:
  * @param  USBx: Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
 8016e28:	b480      	push	{r7}
 8016e2a:	b083      	sub	sp, #12
 8016e2c:	af00      	add	r7, sp, #0
 8016e2e:	6078      	str	r0, [r7, #4]
 8016e30:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1)
 8016e32:	683b      	ldr	r3, [r7, #0]
 8016e34:	785b      	ldrb	r3, [r3, #1]
 8016e36:	2b01      	cmp	r3, #1
 8016e38:	d12e      	bne.n	8016e98 <USB_EPSetStall+0x70>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0)
 8016e3a:	683b      	ldr	r3, [r7, #0]
 8016e3c:	781b      	ldrb	r3, [r3, #0]
 8016e3e:	015a      	lsls	r2, r3, #5
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	4413      	add	r3, r2
 8016e44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016e48:	681b      	ldr	r3, [r3, #0]
 8016e4a:	2b00      	cmp	r3, #0
 8016e4c:	db11      	blt.n	8016e72 <USB_EPSetStall+0x4a>
    {
      USBx_INEP(ep->num)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS); 
 8016e4e:	683b      	ldr	r3, [r7, #0]
 8016e50:	781b      	ldrb	r3, [r3, #0]
 8016e52:	015a      	lsls	r2, r3, #5
 8016e54:	687b      	ldr	r3, [r7, #4]
 8016e56:	4413      	add	r3, r2
 8016e58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016e5c:	681b      	ldr	r3, [r3, #0]
 8016e5e:	683a      	ldr	r2, [r7, #0]
 8016e60:	7812      	ldrb	r2, [r2, #0]
 8016e62:	0151      	lsls	r1, r2, #5
 8016e64:	687a      	ldr	r2, [r7, #4]
 8016e66:	440a      	add	r2, r1
 8016e68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016e6c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8016e70:	6013      	str	r3, [r2, #0]
    } 
    USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8016e72:	683b      	ldr	r3, [r7, #0]
 8016e74:	781b      	ldrb	r3, [r3, #0]
 8016e76:	015a      	lsls	r2, r3, #5
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	4413      	add	r3, r2
 8016e7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016e80:	681b      	ldr	r3, [r3, #0]
 8016e82:	683a      	ldr	r2, [r7, #0]
 8016e84:	7812      	ldrb	r2, [r2, #0]
 8016e86:	0151      	lsls	r1, r2, #5
 8016e88:	687a      	ldr	r2, [r7, #4]
 8016e8a:	440a      	add	r2, r1
 8016e8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016e90:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8016e94:	6013      	str	r3, [r2, #0]
 8016e96:	e02d      	b.n	8016ef4 <USB_EPSetStall+0xcc>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0)
 8016e98:	683b      	ldr	r3, [r7, #0]
 8016e9a:	781b      	ldrb	r3, [r3, #0]
 8016e9c:	015a      	lsls	r2, r3, #5
 8016e9e:	687b      	ldr	r3, [r7, #4]
 8016ea0:	4413      	add	r3, r2
 8016ea2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016ea6:	681b      	ldr	r3, [r3, #0]
 8016ea8:	2b00      	cmp	r3, #0
 8016eaa:	db11      	blt.n	8016ed0 <USB_EPSetStall+0xa8>
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 8016eac:	683b      	ldr	r3, [r7, #0]
 8016eae:	781b      	ldrb	r3, [r3, #0]
 8016eb0:	015a      	lsls	r2, r3, #5
 8016eb2:	687b      	ldr	r3, [r7, #4]
 8016eb4:	4413      	add	r3, r2
 8016eb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016eba:	681b      	ldr	r3, [r3, #0]
 8016ebc:	683a      	ldr	r2, [r7, #0]
 8016ebe:	7812      	ldrb	r2, [r2, #0]
 8016ec0:	0151      	lsls	r1, r2, #5
 8016ec2:	687a      	ldr	r2, [r7, #4]
 8016ec4:	440a      	add	r2, r1
 8016ec6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016eca:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8016ece:	6013      	str	r3, [r2, #0]
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8016ed0:	683b      	ldr	r3, [r7, #0]
 8016ed2:	781b      	ldrb	r3, [r3, #0]
 8016ed4:	015a      	lsls	r2, r3, #5
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	4413      	add	r3, r2
 8016eda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016ede:	681b      	ldr	r3, [r3, #0]
 8016ee0:	683a      	ldr	r2, [r7, #0]
 8016ee2:	7812      	ldrb	r2, [r2, #0]
 8016ee4:	0151      	lsls	r1, r2, #5
 8016ee6:	687a      	ldr	r2, [r7, #4]
 8016ee8:	440a      	add	r2, r1
 8016eea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016eee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8016ef2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8016ef4:	2300      	movs	r3, #0
}
 8016ef6:	4618      	mov	r0, r3
 8016ef8:	370c      	adds	r7, #12
 8016efa:	46bd      	mov	sp, r7
 8016efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f00:	4770      	bx	lr

08016f02 <USB_EPClearStall>:
  * @param  USBx: Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8016f02:	b480      	push	{r7}
 8016f04:	b083      	sub	sp, #12
 8016f06:	af00      	add	r7, sp, #0
 8016f08:	6078      	str	r0, [r7, #4]
 8016f0a:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1)
 8016f0c:	683b      	ldr	r3, [r7, #0]
 8016f0e:	785b      	ldrb	r3, [r3, #1]
 8016f10:	2b01      	cmp	r3, #1
 8016f12:	d12c      	bne.n	8016f6e <USB_EPClearStall+0x6c>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8016f14:	683b      	ldr	r3, [r7, #0]
 8016f16:	781b      	ldrb	r3, [r3, #0]
 8016f18:	015a      	lsls	r2, r3, #5
 8016f1a:	687b      	ldr	r3, [r7, #4]
 8016f1c:	4413      	add	r3, r2
 8016f1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016f22:	681b      	ldr	r3, [r3, #0]
 8016f24:	683a      	ldr	r2, [r7, #0]
 8016f26:	7812      	ldrb	r2, [r2, #0]
 8016f28:	0151      	lsls	r1, r2, #5
 8016f2a:	687a      	ldr	r2, [r7, #4]
 8016f2c:	440a      	add	r2, r1
 8016f2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016f32:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8016f36:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8016f38:	683b      	ldr	r3, [r7, #0]
 8016f3a:	78db      	ldrb	r3, [r3, #3]
 8016f3c:	2b03      	cmp	r3, #3
 8016f3e:	d003      	beq.n	8016f48 <USB_EPClearStall+0x46>
 8016f40:	683b      	ldr	r3, [r7, #0]
 8016f42:	78db      	ldrb	r3, [r3, #3]
 8016f44:	2b02      	cmp	r3, #2
 8016f46:	d13e      	bne.n	8016fc6 <USB_EPClearStall+0xc4>
    {
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8016f48:	683b      	ldr	r3, [r7, #0]
 8016f4a:	781b      	ldrb	r3, [r3, #0]
 8016f4c:	015a      	lsls	r2, r3, #5
 8016f4e:	687b      	ldr	r3, [r7, #4]
 8016f50:	4413      	add	r3, r2
 8016f52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016f56:	681b      	ldr	r3, [r3, #0]
 8016f58:	683a      	ldr	r2, [r7, #0]
 8016f5a:	7812      	ldrb	r2, [r2, #0]
 8016f5c:	0151      	lsls	r1, r2, #5
 8016f5e:	687a      	ldr	r2, [r7, #4]
 8016f60:	440a      	add	r2, r1
 8016f62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016f66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8016f6a:	6013      	str	r3, [r2, #0]
 8016f6c:	e02b      	b.n	8016fc6 <USB_EPClearStall+0xc4>
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8016f6e:	683b      	ldr	r3, [r7, #0]
 8016f70:	781b      	ldrb	r3, [r3, #0]
 8016f72:	015a      	lsls	r2, r3, #5
 8016f74:	687b      	ldr	r3, [r7, #4]
 8016f76:	4413      	add	r3, r2
 8016f78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016f7c:	681b      	ldr	r3, [r3, #0]
 8016f7e:	683a      	ldr	r2, [r7, #0]
 8016f80:	7812      	ldrb	r2, [r2, #0]
 8016f82:	0151      	lsls	r1, r2, #5
 8016f84:	687a      	ldr	r2, [r7, #4]
 8016f86:	440a      	add	r2, r1
 8016f88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016f8c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8016f90:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8016f92:	683b      	ldr	r3, [r7, #0]
 8016f94:	78db      	ldrb	r3, [r3, #3]
 8016f96:	2b03      	cmp	r3, #3
 8016f98:	d003      	beq.n	8016fa2 <USB_EPClearStall+0xa0>
 8016f9a:	683b      	ldr	r3, [r7, #0]
 8016f9c:	78db      	ldrb	r3, [r3, #3]
 8016f9e:	2b02      	cmp	r3, #2
 8016fa0:	d111      	bne.n	8016fc6 <USB_EPClearStall+0xc4>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8016fa2:	683b      	ldr	r3, [r7, #0]
 8016fa4:	781b      	ldrb	r3, [r3, #0]
 8016fa6:	015a      	lsls	r2, r3, #5
 8016fa8:	687b      	ldr	r3, [r7, #4]
 8016faa:	4413      	add	r3, r2
 8016fac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016fb0:	681b      	ldr	r3, [r3, #0]
 8016fb2:	683a      	ldr	r2, [r7, #0]
 8016fb4:	7812      	ldrb	r2, [r2, #0]
 8016fb6:	0151      	lsls	r1, r2, #5
 8016fb8:	687a      	ldr	r2, [r7, #4]
 8016fba:	440a      	add	r2, r1
 8016fbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016fc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8016fc4:	6013      	str	r3, [r2, #0]
    }    
  }
  return HAL_OK;
 8016fc6:	2300      	movs	r3, #0
}
 8016fc8:	4618      	mov	r0, r3
 8016fca:	370c      	adds	r7, #12
 8016fcc:	46bd      	mov	sp, r7
 8016fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fd2:	4770      	bx	lr

08016fd4 <USB_SetDevAddress>:
  * @param  address: new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8016fd4:	b480      	push	{r7}
 8016fd6:	b083      	sub	sp, #12
 8016fd8:	af00      	add	r7, sp, #0
 8016fda:	6078      	str	r0, [r7, #4]
 8016fdc:	460b      	mov	r3, r1
 8016fde:	70fb      	strb	r3, [r7, #3]
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 8016fe0:	687b      	ldr	r3, [r7, #4]
 8016fe2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016fe6:	681b      	ldr	r3, [r3, #0]
 8016fe8:	687a      	ldr	r2, [r7, #4]
 8016fea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8016fee:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8016ff2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= (address << 4) & USB_OTG_DCFG_DAD ;
 8016ff4:	687b      	ldr	r3, [r7, #4]
 8016ff6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016ffa:	681a      	ldr	r2, [r3, #0]
 8016ffc:	78fb      	ldrb	r3, [r7, #3]
 8016ffe:	011b      	lsls	r3, r3, #4
 8017000:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8017004:	6879      	ldr	r1, [r7, #4]
 8017006:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801700a:	4313      	orrs	r3, r2
 801700c:	600b      	str	r3, [r1, #0]
  
  return HAL_OK;  
 801700e:	2300      	movs	r3, #0
}
 8017010:	4618      	mov	r0, r3
 8017012:	370c      	adds	r7, #12
 8017014:	46bd      	mov	sp, r7
 8017016:	f85d 7b04 	ldr.w	r7, [sp], #4
 801701a:	4770      	bx	lr

0801701c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)
{
 801701c:	b580      	push	{r7, lr}
 801701e:	b082      	sub	sp, #8
 8017020:	af00      	add	r7, sp, #0
 8017022:	6078      	str	r0, [r7, #4]
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS ; 
 8017024:	687b      	ldr	r3, [r7, #4]
 8017026:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801702a:	685b      	ldr	r3, [r3, #4]
 801702c:	687a      	ldr	r2, [r7, #4]
 801702e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8017032:	f023 0302 	bic.w	r3, r3, #2
 8017036:	6053      	str	r3, [r2, #4]
  HAL_Delay(3);
 8017038:	2003      	movs	r0, #3
 801703a:	f7fa f8c7 	bl	80111cc <HAL_Delay>
  
  return HAL_OK;  
 801703e:	2300      	movs	r3, #0
}
 8017040:	4618      	mov	r0, r3
 8017042:	3708      	adds	r7, #8
 8017044:	46bd      	mov	sp, r7
 8017046:	bd80      	pop	{r7, pc}

08017048 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 8017048:	b580      	push	{r7, lr}
 801704a:	b082      	sub	sp, #8
 801704c:	af00      	add	r7, sp, #0
 801704e:	6078      	str	r0, [r7, #4]
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ; 
 8017050:	687b      	ldr	r3, [r7, #4]
 8017052:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8017056:	685b      	ldr	r3, [r3, #4]
 8017058:	687a      	ldr	r2, [r7, #4]
 801705a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801705e:	f043 0302 	orr.w	r3, r3, #2
 8017062:	6053      	str	r3, [r2, #4]
  HAL_Delay(3);
 8017064:	2003      	movs	r0, #3
 8017066:	f7fa f8b1 	bl	80111cc <HAL_Delay>
  
  return HAL_OK;  
 801706a:	2300      	movs	r3, #0
}
 801706c:	4618      	mov	r0, r3
 801706e:	3708      	adds	r7, #8
 8017070:	46bd      	mov	sp, r7
 8017072:	bd80      	pop	{r7, pc}

08017074 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx: Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 8017074:	b480      	push	{r7}
 8017076:	b085      	sub	sp, #20
 8017078:	af00      	add	r7, sp, #0
 801707a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 801707c:	2300      	movs	r3, #0
 801707e:	60fb      	str	r3, [r7, #12]
  
  tmpreg = USBx->GINTSTS;
 8017080:	687b      	ldr	r3, [r7, #4]
 8017082:	695b      	ldr	r3, [r3, #20]
 8017084:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8017086:	687b      	ldr	r3, [r7, #4]
 8017088:	699b      	ldr	r3, [r3, #24]
 801708a:	68fa      	ldr	r2, [r7, #12]
 801708c:	4013      	ands	r3, r2
 801708e:	60fb      	str	r3, [r7, #12]
  return tmpreg;  
 8017090:	68fb      	ldr	r3, [r7, #12]
}
 8017092:	4618      	mov	r0, r3
 8017094:	3714      	adds	r7, #20
 8017096:	46bd      	mov	sp, r7
 8017098:	f85d 7b04 	ldr.w	r7, [sp], #4
 801709c:	4770      	bx	lr

0801709e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx: Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 801709e:	b480      	push	{r7}
 80170a0:	b085      	sub	sp, #20
 80170a2:	af00      	add	r7, sp, #0
 80170a4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  tmpreg  = USBx_DEVICE->DAINT;
 80170a6:	687b      	ldr	r3, [r7, #4]
 80170a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80170ac:	699b      	ldr	r3, [r3, #24]
 80170ae:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80170b0:	687b      	ldr	r3, [r7, #4]
 80170b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80170b6:	69db      	ldr	r3, [r3, #28]
 80170b8:	68fa      	ldr	r2, [r7, #12]
 80170ba:	4013      	ands	r3, r2
 80170bc:	60fb      	str	r3, [r7, #12]
  return ((tmpreg & 0xffff0000) >> 16);
 80170be:	68fb      	ldr	r3, [r7, #12]
 80170c0:	0c1b      	lsrs	r3, r3, #16
}
 80170c2:	4618      	mov	r0, r3
 80170c4:	3714      	adds	r7, #20
 80170c6:	46bd      	mov	sp, r7
 80170c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170cc:	4770      	bx	lr

080170ce <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx: Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 80170ce:	b480      	push	{r7}
 80170d0:	b085      	sub	sp, #20
 80170d2:	af00      	add	r7, sp, #0
 80170d4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  tmpreg  = USBx_DEVICE->DAINT;
 80170d6:	687b      	ldr	r3, [r7, #4]
 80170d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80170dc:	699b      	ldr	r3, [r3, #24]
 80170de:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80170e0:	687b      	ldr	r3, [r7, #4]
 80170e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80170e6:	69db      	ldr	r3, [r3, #28]
 80170e8:	68fa      	ldr	r2, [r7, #12]
 80170ea:	4013      	ands	r3, r2
 80170ec:	60fb      	str	r3, [r7, #12]
  return ((tmpreg & 0xFFFF));
 80170ee:	68fb      	ldr	r3, [r7, #12]
 80170f0:	b29b      	uxth	r3, r3
}
 80170f2:	4618      	mov	r0, r3
 80170f4:	3714      	adds	r7, #20
 80170f6:	46bd      	mov	sp, r7
 80170f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170fc:	4770      	bx	lr

080170fe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum: endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 80170fe:	b480      	push	{r7}
 8017100:	b085      	sub	sp, #20
 8017102:	af00      	add	r7, sp, #0
 8017104:	6078      	str	r0, [r7, #4]
 8017106:	460b      	mov	r3, r1
 8017108:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg;
  tmpreg  = USBx_OUTEP(epnum)->DOEPINT;
 801710a:	78fb      	ldrb	r3, [r7, #3]
 801710c:	015a      	lsls	r2, r3, #5
 801710e:	687b      	ldr	r3, [r7, #4]
 8017110:	4413      	add	r3, r2
 8017112:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8017116:	689b      	ldr	r3, [r3, #8]
 8017118:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801711a:	687b      	ldr	r3, [r7, #4]
 801711c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8017120:	695b      	ldr	r3, [r3, #20]
 8017122:	68fa      	ldr	r2, [r7, #12]
 8017124:	4013      	ands	r3, r2
 8017126:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8017128:	68fb      	ldr	r3, [r7, #12]
}
 801712a:	4618      	mov	r0, r3
 801712c:	3714      	adds	r7, #20
 801712e:	46bd      	mov	sp, r7
 8017130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017134:	4770      	bx	lr

08017136 <USB_ReadDevInEPInterrupt>:
  * @param  epnum: endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 8017136:	b480      	push	{r7}
 8017138:	b087      	sub	sp, #28
 801713a:	af00      	add	r7, sp, #0
 801713c:	6078      	str	r0, [r7, #4]
 801713e:	460b      	mov	r3, r1
 8017140:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0, msk = 0, emp = 0;
 8017142:	2300      	movs	r3, #0
 8017144:	617b      	str	r3, [r7, #20]
 8017146:	2300      	movs	r3, #0
 8017148:	613b      	str	r3, [r7, #16]
 801714a:	2300      	movs	r3, #0
 801714c:	60fb      	str	r3, [r7, #12]
  
  msk = USBx_DEVICE->DIEPMSK;
 801714e:	687b      	ldr	r3, [r7, #4]
 8017150:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8017154:	691b      	ldr	r3, [r3, #16]
 8017156:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8017158:	687b      	ldr	r3, [r7, #4]
 801715a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801715e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017160:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> epnum) & 0x1) << 7;
 8017162:	78fb      	ldrb	r3, [r7, #3]
 8017164:	68fa      	ldr	r2, [r7, #12]
 8017166:	fa22 f303 	lsr.w	r3, r2, r3
 801716a:	01db      	lsls	r3, r3, #7
 801716c:	b2db      	uxtb	r3, r3
 801716e:	693a      	ldr	r2, [r7, #16]
 8017170:	4313      	orrs	r3, r2
 8017172:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP(epnum)->DIEPINT & msk;
 8017174:	78fb      	ldrb	r3, [r7, #3]
 8017176:	015a      	lsls	r2, r3, #5
 8017178:	687b      	ldr	r3, [r7, #4]
 801717a:	4413      	add	r3, r2
 801717c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8017180:	689b      	ldr	r3, [r3, #8]
 8017182:	693a      	ldr	r2, [r7, #16]
 8017184:	4013      	ands	r3, r2
 8017186:	617b      	str	r3, [r7, #20]
  return tmpreg;
 8017188:	697b      	ldr	r3, [r7, #20]
}
 801718a:	4618      	mov	r0, r3
 801718c:	371c      	adds	r7, #28
 801718e:	46bd      	mov	sp, r7
 8017190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017194:	4770      	bx	lr

08017196 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8017196:	b480      	push	{r7}
 8017198:	b083      	sub	sp, #12
 801719a:	af00      	add	r7, sp, #0
 801719c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1);
 801719e:	687b      	ldr	r3, [r7, #4]
 80171a0:	695b      	ldr	r3, [r3, #20]
 80171a2:	f003 0301 	and.w	r3, r3, #1
}
 80171a6:	4618      	mov	r0, r3
 80171a8:	370c      	adds	r7, #12
 80171aa:	46bd      	mov	sp, r7
 80171ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171b0:	4770      	bx	lr

080171b2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
 80171b2:	b480      	push	{r7}
 80171b4:	b083      	sub	sp, #12
 80171b6:	af00      	add	r7, sp, #0
 80171b8:	6078      	str	r0, [r7, #4]
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80171c0:	681b      	ldr	r3, [r3, #0]
 80171c2:	687a      	ldr	r2, [r7, #4]
 80171c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80171c8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80171cc:	f023 0307 	bic.w	r3, r3, #7
 80171d0:	6013      	str	r3, [r2, #0]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 80171d2:	687b      	ldr	r3, [r7, #4]
 80171d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80171d8:	689b      	ldr	r3, [r3, #8]
 80171da:	f003 0306 	and.w	r3, r3, #6
 80171de:	2b04      	cmp	r3, #4
 80171e0:	d109      	bne.n	80171f6 <USB_ActivateSetup+0x44>
  {
    USBx_INEP(0)->DIEPCTL |= 3;
 80171e2:	687b      	ldr	r3, [r7, #4]
 80171e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80171e8:	681b      	ldr	r3, [r3, #0]
 80171ea:	687a      	ldr	r2, [r7, #4]
 80171ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80171f0:	f043 0303 	orr.w	r3, r3, #3
 80171f4:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80171f6:	687b      	ldr	r3, [r7, #4]
 80171f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80171fc:	685b      	ldr	r3, [r3, #4]
 80171fe:	687a      	ldr	r2, [r7, #4]
 8017200:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8017204:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8017208:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801720a:	2300      	movs	r3, #0
}
 801720c:	4618      	mov	r0, r3
 801720e:	370c      	adds	r7, #12
 8017210:	46bd      	mov	sp, r7
 8017212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017216:	4770      	bx	lr

08017218 <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup: pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8017218:	b480      	push	{r7}
 801721a:	b085      	sub	sp, #20
 801721c:	af00      	add	r7, sp, #0
 801721e:	60f8      	str	r0, [r7, #12]
 8017220:	460b      	mov	r3, r1
 8017222:	607a      	str	r2, [r7, #4]
 8017224:	72fb      	strb	r3, [r7, #11]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(psetup);

  USBx_OUTEP(0)->DOEPTSIZ = 0;
 8017226:	68fb      	ldr	r3, [r7, #12]
 8017228:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801722c:	461a      	mov	r2, r3
 801722e:	2300      	movs	r3, #0
 8017230:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19)) ;
 8017232:	68fb      	ldr	r3, [r7, #12]
 8017234:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8017238:	691b      	ldr	r3, [r3, #16]
 801723a:	68fa      	ldr	r2, [r7, #12]
 801723c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8017240:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8017244:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0)->DOEPTSIZ |= (3 * 8);
 8017246:	68fb      	ldr	r3, [r7, #12]
 8017248:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801724c:	691b      	ldr	r3, [r3, #16]
 801724e:	68fa      	ldr	r2, [r7, #12]
 8017250:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8017254:	f043 0318 	orr.w	r3, r3, #24
 8017258:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 801725a:	68fb      	ldr	r3, [r7, #12]
 801725c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8017260:	691b      	ldr	r3, [r3, #16]
 8017262:	68fa      	ldr	r2, [r7, #12]
 8017264:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8017268:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 801726c:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 801726e:	2300      	movs	r3, #0
}
 8017270:	4618      	mov	r0, r3
 8017272:	3714      	adds	r7, #20
 8017274:	46bd      	mov	sp, r7
 8017276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801727a:	4770      	bx	lr

0801727c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx : Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 801727c:	b480      	push	{r7}
 801727e:	b085      	sub	sp, #20
 8017280:	af00      	add	r7, sp, #0
 8017282:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8017284:	2300      	movs	r3, #0
 8017286:	60fb      	str	r3, [r7, #12]
  
  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000)
 8017288:	68fb      	ldr	r3, [r7, #12]
 801728a:	3301      	adds	r3, #1
 801728c:	60fb      	str	r3, [r7, #12]
 801728e:	68fb      	ldr	r3, [r7, #12]
 8017290:	4a13      	ldr	r2, [pc, #76]	@ (80172e0 <USB_CoreReset+0x64>)
 8017292:	4293      	cmp	r3, r2
 8017294:	d901      	bls.n	801729a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8017296:	2303      	movs	r3, #3
 8017298:	e01b      	b.n	80172d2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0);
 801729a:	687b      	ldr	r3, [r7, #4]
 801729c:	691b      	ldr	r3, [r3, #16]
 801729e:	2b00      	cmp	r3, #0
 80172a0:	daf2      	bge.n	8017288 <USB_CoreReset+0xc>
  
  /* Core Soft Reset */
  count = 0;
 80172a2:	2300      	movs	r3, #0
 80172a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80172a6:	687b      	ldr	r3, [r7, #4]
 80172a8:	691b      	ldr	r3, [r3, #16]
 80172aa:	f043 0201 	orr.w	r2, r3, #1
 80172ae:	687b      	ldr	r3, [r7, #4]
 80172b0:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 80172b2:	68fb      	ldr	r3, [r7, #12]
 80172b4:	3301      	adds	r3, #1
 80172b6:	60fb      	str	r3, [r7, #12]
 80172b8:	68fb      	ldr	r3, [r7, #12]
 80172ba:	4a09      	ldr	r2, [pc, #36]	@ (80172e0 <USB_CoreReset+0x64>)
 80172bc:	4293      	cmp	r3, r2
 80172be:	d901      	bls.n	80172c4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80172c0:	2303      	movs	r3, #3
 80172c2:	e006      	b.n	80172d2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80172c4:	687b      	ldr	r3, [r7, #4]
 80172c6:	691b      	ldr	r3, [r3, #16]
 80172c8:	f003 0301 	and.w	r3, r3, #1
 80172cc:	2b01      	cmp	r3, #1
 80172ce:	d0f0      	beq.n	80172b2 <USB_CoreReset+0x36>
  
  return HAL_OK;
 80172d0:	2300      	movs	r3, #0
}
 80172d2:	4618      	mov	r0, r3
 80172d4:	3714      	adds	r7, #20
 80172d6:	46bd      	mov	sp, r7
 80172d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172dc:	4770      	bx	lr
 80172de:	bf00      	nop
 80172e0:	00030d40 	.word	0x00030d40

080172e4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 80172e4:	b580      	push	{r7, lr}
 80172e6:	b084      	sub	sp, #16
 80172e8:	af00      	add	r7, sp, #0
 80172ea:	4603      	mov	r3, r0
 80172ec:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80172ee:	79fb      	ldrb	r3, [r7, #7]
 80172f0:	4a08      	ldr	r2, [pc, #32]	@ (8017314 <disk_status+0x30>)
 80172f2:	009b      	lsls	r3, r3, #2
 80172f4:	4413      	add	r3, r2
 80172f6:	685b      	ldr	r3, [r3, #4]
 80172f8:	685b      	ldr	r3, [r3, #4]
 80172fa:	79fa      	ldrb	r2, [r7, #7]
 80172fc:	4905      	ldr	r1, [pc, #20]	@ (8017314 <disk_status+0x30>)
 80172fe:	440a      	add	r2, r1
 8017300:	7a12      	ldrb	r2, [r2, #8]
 8017302:	4610      	mov	r0, r2
 8017304:	4798      	blx	r3
 8017306:	4603      	mov	r3, r0
 8017308:	73fb      	strb	r3, [r7, #15]
  return stat;
 801730a:	7bfb      	ldrb	r3, [r7, #15]
}
 801730c:	4618      	mov	r0, r3
 801730e:	3710      	adds	r7, #16
 8017310:	46bd      	mov	sp, r7
 8017312:	bd80      	pop	{r7, pc}
 8017314:	20002ee0 	.word	0x20002ee0

08017318 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8017318:	b580      	push	{r7, lr}
 801731a:	b084      	sub	sp, #16
 801731c:	af00      	add	r7, sp, #0
 801731e:	4603      	mov	r3, r0
 8017320:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8017322:	2300      	movs	r3, #0
 8017324:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8017326:	79fb      	ldrb	r3, [r7, #7]
 8017328:	4a0d      	ldr	r2, [pc, #52]	@ (8017360 <disk_initialize+0x48>)
 801732a:	5cd3      	ldrb	r3, [r2, r3]
 801732c:	2b00      	cmp	r3, #0
 801732e:	d111      	bne.n	8017354 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8017330:	79fb      	ldrb	r3, [r7, #7]
 8017332:	4a0b      	ldr	r2, [pc, #44]	@ (8017360 <disk_initialize+0x48>)
 8017334:	2101      	movs	r1, #1
 8017336:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8017338:	79fb      	ldrb	r3, [r7, #7]
 801733a:	4a09      	ldr	r2, [pc, #36]	@ (8017360 <disk_initialize+0x48>)
 801733c:	009b      	lsls	r3, r3, #2
 801733e:	4413      	add	r3, r2
 8017340:	685b      	ldr	r3, [r3, #4]
 8017342:	681b      	ldr	r3, [r3, #0]
 8017344:	79fa      	ldrb	r2, [r7, #7]
 8017346:	4906      	ldr	r1, [pc, #24]	@ (8017360 <disk_initialize+0x48>)
 8017348:	440a      	add	r2, r1
 801734a:	7a12      	ldrb	r2, [r2, #8]
 801734c:	4610      	mov	r0, r2
 801734e:	4798      	blx	r3
 8017350:	4603      	mov	r3, r0
 8017352:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8017354:	7bfb      	ldrb	r3, [r7, #15]
}
 8017356:	4618      	mov	r0, r3
 8017358:	3710      	adds	r7, #16
 801735a:	46bd      	mov	sp, r7
 801735c:	bd80      	pop	{r7, pc}
 801735e:	bf00      	nop
 8017360:	20002ee0 	.word	0x20002ee0

08017364 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8017364:	b590      	push	{r4, r7, lr}
 8017366:	b087      	sub	sp, #28
 8017368:	af00      	add	r7, sp, #0
 801736a:	60b9      	str	r1, [r7, #8]
 801736c:	607a      	str	r2, [r7, #4]
 801736e:	603b      	str	r3, [r7, #0]
 8017370:	4603      	mov	r3, r0
 8017372:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8017374:	7bfb      	ldrb	r3, [r7, #15]
 8017376:	4a0a      	ldr	r2, [pc, #40]	@ (80173a0 <disk_read+0x3c>)
 8017378:	009b      	lsls	r3, r3, #2
 801737a:	4413      	add	r3, r2
 801737c:	685b      	ldr	r3, [r3, #4]
 801737e:	689c      	ldr	r4, [r3, #8]
 8017380:	7bfb      	ldrb	r3, [r7, #15]
 8017382:	4a07      	ldr	r2, [pc, #28]	@ (80173a0 <disk_read+0x3c>)
 8017384:	4413      	add	r3, r2
 8017386:	7a18      	ldrb	r0, [r3, #8]
 8017388:	683b      	ldr	r3, [r7, #0]
 801738a:	687a      	ldr	r2, [r7, #4]
 801738c:	68b9      	ldr	r1, [r7, #8]
 801738e:	47a0      	blx	r4
 8017390:	4603      	mov	r3, r0
 8017392:	75fb      	strb	r3, [r7, #23]
  return res;
 8017394:	7dfb      	ldrb	r3, [r7, #23]
}
 8017396:	4618      	mov	r0, r3
 8017398:	371c      	adds	r7, #28
 801739a:	46bd      	mov	sp, r7
 801739c:	bd90      	pop	{r4, r7, pc}
 801739e:	bf00      	nop
 80173a0:	20002ee0 	.word	0x20002ee0

080173a4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80173a4:	b590      	push	{r4, r7, lr}
 80173a6:	b087      	sub	sp, #28
 80173a8:	af00      	add	r7, sp, #0
 80173aa:	60b9      	str	r1, [r7, #8]
 80173ac:	607a      	str	r2, [r7, #4]
 80173ae:	603b      	str	r3, [r7, #0]
 80173b0:	4603      	mov	r3, r0
 80173b2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80173b4:	7bfb      	ldrb	r3, [r7, #15]
 80173b6:	4a0a      	ldr	r2, [pc, #40]	@ (80173e0 <disk_write+0x3c>)
 80173b8:	009b      	lsls	r3, r3, #2
 80173ba:	4413      	add	r3, r2
 80173bc:	685b      	ldr	r3, [r3, #4]
 80173be:	68dc      	ldr	r4, [r3, #12]
 80173c0:	7bfb      	ldrb	r3, [r7, #15]
 80173c2:	4a07      	ldr	r2, [pc, #28]	@ (80173e0 <disk_write+0x3c>)
 80173c4:	4413      	add	r3, r2
 80173c6:	7a18      	ldrb	r0, [r3, #8]
 80173c8:	683b      	ldr	r3, [r7, #0]
 80173ca:	687a      	ldr	r2, [r7, #4]
 80173cc:	68b9      	ldr	r1, [r7, #8]
 80173ce:	47a0      	blx	r4
 80173d0:	4603      	mov	r3, r0
 80173d2:	75fb      	strb	r3, [r7, #23]
  return res;
 80173d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80173d6:	4618      	mov	r0, r3
 80173d8:	371c      	adds	r7, #28
 80173da:	46bd      	mov	sp, r7
 80173dc:	bd90      	pop	{r4, r7, pc}
 80173de:	bf00      	nop
 80173e0:	20002ee0 	.word	0x20002ee0

080173e4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80173e4:	b480      	push	{r7}
 80173e6:	b087      	sub	sp, #28
 80173e8:	af00      	add	r7, sp, #0
 80173ea:	60f8      	str	r0, [r7, #12]
 80173ec:	60b9      	str	r1, [r7, #8]
 80173ee:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80173f0:	68fb      	ldr	r3, [r7, #12]
 80173f2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80173f4:	68bb      	ldr	r3, [r7, #8]
 80173f6:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 80173f8:	e007      	b.n	801740a <mem_cpy+0x26>
		*d++ = *s++;
 80173fa:	693a      	ldr	r2, [r7, #16]
 80173fc:	1c53      	adds	r3, r2, #1
 80173fe:	613b      	str	r3, [r7, #16]
 8017400:	697b      	ldr	r3, [r7, #20]
 8017402:	1c59      	adds	r1, r3, #1
 8017404:	6179      	str	r1, [r7, #20]
 8017406:	7812      	ldrb	r2, [r2, #0]
 8017408:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 801740a:	687b      	ldr	r3, [r7, #4]
 801740c:	1e5a      	subs	r2, r3, #1
 801740e:	607a      	str	r2, [r7, #4]
 8017410:	2b00      	cmp	r3, #0
 8017412:	d1f2      	bne.n	80173fa <mem_cpy+0x16>
}
 8017414:	bf00      	nop
 8017416:	bf00      	nop
 8017418:	371c      	adds	r7, #28
 801741a:	46bd      	mov	sp, r7
 801741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017420:	4770      	bx	lr
	...

08017424 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8017424:	b480      	push	{r7}
 8017426:	b085      	sub	sp, #20
 8017428:	af00      	add	r7, sp, #0
 801742a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 801742c:	2300      	movs	r3, #0
 801742e:	60fb      	str	r3, [r7, #12]
 8017430:	e016      	b.n	8017460 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8017432:	4910      	ldr	r1, [pc, #64]	@ (8017474 <clear_lock+0x50>)
 8017434:	68fa      	ldr	r2, [r7, #12]
 8017436:	4613      	mov	r3, r2
 8017438:	005b      	lsls	r3, r3, #1
 801743a:	4413      	add	r3, r2
 801743c:	009b      	lsls	r3, r3, #2
 801743e:	440b      	add	r3, r1
 8017440:	681b      	ldr	r3, [r3, #0]
 8017442:	687a      	ldr	r2, [r7, #4]
 8017444:	429a      	cmp	r2, r3
 8017446:	d108      	bne.n	801745a <clear_lock+0x36>
 8017448:	490a      	ldr	r1, [pc, #40]	@ (8017474 <clear_lock+0x50>)
 801744a:	68fa      	ldr	r2, [r7, #12]
 801744c:	4613      	mov	r3, r2
 801744e:	005b      	lsls	r3, r3, #1
 8017450:	4413      	add	r3, r2
 8017452:	009b      	lsls	r3, r3, #2
 8017454:	440b      	add	r3, r1
 8017456:	2200      	movs	r2, #0
 8017458:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801745a:	68fb      	ldr	r3, [r7, #12]
 801745c:	3301      	adds	r3, #1
 801745e:	60fb      	str	r3, [r7, #12]
 8017460:	68fb      	ldr	r3, [r7, #12]
 8017462:	2b01      	cmp	r3, #1
 8017464:	d9e5      	bls.n	8017432 <clear_lock+0xe>
	}
}
 8017466:	bf00      	nop
 8017468:	bf00      	nop
 801746a:	3714      	adds	r7, #20
 801746c:	46bd      	mov	sp, r7
 801746e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017472:	4770      	bx	lr
 8017474:	20002ec8 	.word	0x20002ec8

08017478 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8017478:	b580      	push	{r7, lr}
 801747a:	b086      	sub	sp, #24
 801747c:	af00      	add	r7, sp, #0
 801747e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8017480:	2300      	movs	r3, #0
 8017482:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8017484:	687b      	ldr	r3, [r7, #4]
 8017486:	f893 3204 	ldrb.w	r3, [r3, #516]	@ 0x204
 801748a:	2b00      	cmp	r3, #0
 801748c:	d038      	beq.n	8017500 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 801748e:	687b      	ldr	r3, [r7, #4]
 8017490:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8017494:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8017496:	687b      	ldr	r3, [r7, #4]
 8017498:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 801749c:	6879      	ldr	r1, [r7, #4]
 801749e:	2301      	movs	r3, #1
 80174a0:	697a      	ldr	r2, [r7, #20]
 80174a2:	f7ff ff7f 	bl	80173a4 <disk_write>
 80174a6:	4603      	mov	r3, r0
 80174a8:	2b00      	cmp	r3, #0
 80174aa:	d002      	beq.n	80174b2 <sync_window+0x3a>
			res = FR_DISK_ERR;
 80174ac:	2301      	movs	r3, #1
 80174ae:	73fb      	strb	r3, [r7, #15]
 80174b0:	e026      	b.n	8017500 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 80174b2:	687b      	ldr	r3, [r7, #4]
 80174b4:	2200      	movs	r2, #0
 80174b6:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80174ba:	687b      	ldr	r3, [r7, #4]
 80174bc:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 80174c0:	697a      	ldr	r2, [r7, #20]
 80174c2:	1ad2      	subs	r2, r2, r3
 80174c4:	687b      	ldr	r3, [r7, #4]
 80174c6:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80174ca:	429a      	cmp	r2, r3
 80174cc:	d218      	bcs.n	8017500 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80174ce:	687b      	ldr	r3, [r7, #4]
 80174d0:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80174d4:	613b      	str	r3, [r7, #16]
 80174d6:	e010      	b.n	80174fa <sync_window+0x82>
					wsect += fs->fsize;
 80174d8:	687b      	ldr	r3, [r7, #4]
 80174da:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80174de:	697a      	ldr	r2, [r7, #20]
 80174e0:	4413      	add	r3, r2
 80174e2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 80174e4:	687b      	ldr	r3, [r7, #4]
 80174e6:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 80174ea:	6879      	ldr	r1, [r7, #4]
 80174ec:	2301      	movs	r3, #1
 80174ee:	697a      	ldr	r2, [r7, #20]
 80174f0:	f7ff ff58 	bl	80173a4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80174f4:	693b      	ldr	r3, [r7, #16]
 80174f6:	3b01      	subs	r3, #1
 80174f8:	613b      	str	r3, [r7, #16]
 80174fa:	693b      	ldr	r3, [r7, #16]
 80174fc:	2b01      	cmp	r3, #1
 80174fe:	d8eb      	bhi.n	80174d8 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8017500:	7bfb      	ldrb	r3, [r7, #15]
}
 8017502:	4618      	mov	r0, r3
 8017504:	3718      	adds	r7, #24
 8017506:	46bd      	mov	sp, r7
 8017508:	bd80      	pop	{r7, pc}

0801750a <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 801750a:	b580      	push	{r7, lr}
 801750c:	b084      	sub	sp, #16
 801750e:	af00      	add	r7, sp, #0
 8017510:	6078      	str	r0, [r7, #4]
 8017512:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8017514:	2300      	movs	r3, #0
 8017516:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8017518:	687b      	ldr	r3, [r7, #4]
 801751a:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 801751e:	683a      	ldr	r2, [r7, #0]
 8017520:	429a      	cmp	r2, r3
 8017522:	d01b      	beq.n	801755c <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8017524:	6878      	ldr	r0, [r7, #4]
 8017526:	f7ff ffa7 	bl	8017478 <sync_window>
 801752a:	4603      	mov	r3, r0
 801752c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 801752e:	7bfb      	ldrb	r3, [r7, #15]
 8017530:	2b00      	cmp	r3, #0
 8017532:	d113      	bne.n	801755c <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8017534:	687b      	ldr	r3, [r7, #4]
 8017536:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 801753a:	6879      	ldr	r1, [r7, #4]
 801753c:	2301      	movs	r3, #1
 801753e:	683a      	ldr	r2, [r7, #0]
 8017540:	f7ff ff10 	bl	8017364 <disk_read>
 8017544:	4603      	mov	r3, r0
 8017546:	2b00      	cmp	r3, #0
 8017548:	d004      	beq.n	8017554 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 801754a:	f04f 33ff 	mov.w	r3, #4294967295
 801754e:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8017550:	2301      	movs	r3, #1
 8017552:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8017554:	687b      	ldr	r3, [r7, #4]
 8017556:	683a      	ldr	r2, [r7, #0]
 8017558:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
		}
	}
	return res;
 801755c:	7bfb      	ldrb	r3, [r7, #15]
}
 801755e:	4618      	mov	r0, r3
 8017560:	3710      	adds	r7, #16
 8017562:	46bd      	mov	sp, r7
 8017564:	bd80      	pop	{r7, pc}

08017566 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8017566:	b480      	push	{r7}
 8017568:	b083      	sub	sp, #12
 801756a:	af00      	add	r7, sp, #0
 801756c:	6078      	str	r0, [r7, #4]
 801756e:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8017570:	683b      	ldr	r3, [r7, #0]
 8017572:	3b02      	subs	r3, #2
 8017574:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8017576:	687b      	ldr	r3, [r7, #4]
 8017578:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801757c:	3b02      	subs	r3, #2
 801757e:	683a      	ldr	r2, [r7, #0]
 8017580:	429a      	cmp	r2, r3
 8017582:	d301      	bcc.n	8017588 <clust2sect+0x22>
 8017584:	2300      	movs	r3, #0
 8017586:	e00a      	b.n	801759e <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8017588:	687b      	ldr	r3, [r7, #4]
 801758a:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 801758e:	461a      	mov	r2, r3
 8017590:	683b      	ldr	r3, [r7, #0]
 8017592:	fb03 f202 	mul.w	r2, r3, r2
 8017596:	687b      	ldr	r3, [r7, #4]
 8017598:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 801759c:	4413      	add	r3, r2
}
 801759e:	4618      	mov	r0, r3
 80175a0:	370c      	adds	r7, #12
 80175a2:	46bd      	mov	sp, r7
 80175a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175a8:	4770      	bx	lr

080175aa <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 80175aa:	b580      	push	{r7, lr}
 80175ac:	b086      	sub	sp, #24
 80175ae:	af00      	add	r7, sp, #0
 80175b0:	6078      	str	r0, [r7, #4]
 80175b2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80175b4:	683b      	ldr	r3, [r7, #0]
 80175b6:	2b01      	cmp	r3, #1
 80175b8:	d905      	bls.n	80175c6 <get_fat+0x1c>
 80175ba:	687b      	ldr	r3, [r7, #4]
 80175bc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80175c0:	683a      	ldr	r2, [r7, #0]
 80175c2:	429a      	cmp	r2, r3
 80175c4:	d302      	bcc.n	80175cc <get_fat+0x22>
		val = 1;	/* Internal error */
 80175c6:	2301      	movs	r3, #1
 80175c8:	617b      	str	r3, [r7, #20]
 80175ca:	e0a3      	b.n	8017714 <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80175cc:	f04f 33ff 	mov.w	r3, #4294967295
 80175d0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80175d8:	2b03      	cmp	r3, #3
 80175da:	d068      	beq.n	80176ae <get_fat+0x104>
 80175dc:	2b03      	cmp	r3, #3
 80175de:	f300 808f 	bgt.w	8017700 <get_fat+0x156>
 80175e2:	2b01      	cmp	r3, #1
 80175e4:	d002      	beq.n	80175ec <get_fat+0x42>
 80175e6:	2b02      	cmp	r3, #2
 80175e8:	d03f      	beq.n	801766a <get_fat+0xc0>
 80175ea:	e089      	b.n	8017700 <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80175ec:	683b      	ldr	r3, [r7, #0]
 80175ee:	60fb      	str	r3, [r7, #12]
 80175f0:	68fb      	ldr	r3, [r7, #12]
 80175f2:	085b      	lsrs	r3, r3, #1
 80175f4:	68fa      	ldr	r2, [r7, #12]
 80175f6:	4413      	add	r3, r2
 80175f8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80175fa:	687b      	ldr	r3, [r7, #4]
 80175fc:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 8017600:	68fb      	ldr	r3, [r7, #12]
 8017602:	0a5b      	lsrs	r3, r3, #9
 8017604:	4413      	add	r3, r2
 8017606:	4619      	mov	r1, r3
 8017608:	6878      	ldr	r0, [r7, #4]
 801760a:	f7ff ff7e 	bl	801750a <move_window>
 801760e:	4603      	mov	r3, r0
 8017610:	2b00      	cmp	r3, #0
 8017612:	d178      	bne.n	8017706 <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 8017614:	68fb      	ldr	r3, [r7, #12]
 8017616:	1c5a      	adds	r2, r3, #1
 8017618:	60fa      	str	r2, [r7, #12]
 801761a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801761e:	687a      	ldr	r2, [r7, #4]
 8017620:	5cd3      	ldrb	r3, [r2, r3]
 8017622:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 801762a:	68fb      	ldr	r3, [r7, #12]
 801762c:	0a5b      	lsrs	r3, r3, #9
 801762e:	4413      	add	r3, r2
 8017630:	4619      	mov	r1, r3
 8017632:	6878      	ldr	r0, [r7, #4]
 8017634:	f7ff ff69 	bl	801750a <move_window>
 8017638:	4603      	mov	r3, r0
 801763a:	2b00      	cmp	r3, #0
 801763c:	d165      	bne.n	801770a <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 801763e:	68fb      	ldr	r3, [r7, #12]
 8017640:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017644:	687a      	ldr	r2, [r7, #4]
 8017646:	5cd3      	ldrb	r3, [r2, r3]
 8017648:	021b      	lsls	r3, r3, #8
 801764a:	68ba      	ldr	r2, [r7, #8]
 801764c:	4313      	orrs	r3, r2
 801764e:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8017650:	683b      	ldr	r3, [r7, #0]
 8017652:	f003 0301 	and.w	r3, r3, #1
 8017656:	2b00      	cmp	r3, #0
 8017658:	d002      	beq.n	8017660 <get_fat+0xb6>
 801765a:	68bb      	ldr	r3, [r7, #8]
 801765c:	091b      	lsrs	r3, r3, #4
 801765e:	e002      	b.n	8017666 <get_fat+0xbc>
 8017660:	68bb      	ldr	r3, [r7, #8]
 8017662:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8017666:	617b      	str	r3, [r7, #20]
			break;
 8017668:	e054      	b.n	8017714 <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801766a:	687b      	ldr	r3, [r7, #4]
 801766c:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 8017670:	683b      	ldr	r3, [r7, #0]
 8017672:	0a1b      	lsrs	r3, r3, #8
 8017674:	4413      	add	r3, r2
 8017676:	4619      	mov	r1, r3
 8017678:	6878      	ldr	r0, [r7, #4]
 801767a:	f7ff ff46 	bl	801750a <move_window>
 801767e:	4603      	mov	r3, r0
 8017680:	2b00      	cmp	r3, #0
 8017682:	d144      	bne.n	801770e <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8017684:	683b      	ldr	r3, [r7, #0]
 8017686:	005b      	lsls	r3, r3, #1
 8017688:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 801768c:	687a      	ldr	r2, [r7, #4]
 801768e:	4413      	add	r3, r2
 8017690:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8017692:	693b      	ldr	r3, [r7, #16]
 8017694:	3301      	adds	r3, #1
 8017696:	781b      	ldrb	r3, [r3, #0]
 8017698:	b21b      	sxth	r3, r3
 801769a:	021b      	lsls	r3, r3, #8
 801769c:	b21a      	sxth	r2, r3
 801769e:	693b      	ldr	r3, [r7, #16]
 80176a0:	781b      	ldrb	r3, [r3, #0]
 80176a2:	b21b      	sxth	r3, r3
 80176a4:	4313      	orrs	r3, r2
 80176a6:	b21b      	sxth	r3, r3
 80176a8:	b29b      	uxth	r3, r3
 80176aa:	617b      	str	r3, [r7, #20]
			break;
 80176ac:	e032      	b.n	8017714 <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80176ae:	687b      	ldr	r3, [r7, #4]
 80176b0:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 80176b4:	683b      	ldr	r3, [r7, #0]
 80176b6:	09db      	lsrs	r3, r3, #7
 80176b8:	4413      	add	r3, r2
 80176ba:	4619      	mov	r1, r3
 80176bc:	6878      	ldr	r0, [r7, #4]
 80176be:	f7ff ff24 	bl	801750a <move_window>
 80176c2:	4603      	mov	r3, r0
 80176c4:	2b00      	cmp	r3, #0
 80176c6:	d124      	bne.n	8017712 <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80176c8:	683b      	ldr	r3, [r7, #0]
 80176ca:	009b      	lsls	r3, r3, #2
 80176cc:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80176d0:	687a      	ldr	r2, [r7, #4]
 80176d2:	4413      	add	r3, r2
 80176d4:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 80176d6:	693b      	ldr	r3, [r7, #16]
 80176d8:	3303      	adds	r3, #3
 80176da:	781b      	ldrb	r3, [r3, #0]
 80176dc:	061a      	lsls	r2, r3, #24
 80176de:	693b      	ldr	r3, [r7, #16]
 80176e0:	3302      	adds	r3, #2
 80176e2:	781b      	ldrb	r3, [r3, #0]
 80176e4:	041b      	lsls	r3, r3, #16
 80176e6:	431a      	orrs	r2, r3
 80176e8:	693b      	ldr	r3, [r7, #16]
 80176ea:	3301      	adds	r3, #1
 80176ec:	781b      	ldrb	r3, [r3, #0]
 80176ee:	021b      	lsls	r3, r3, #8
 80176f0:	4313      	orrs	r3, r2
 80176f2:	693a      	ldr	r2, [r7, #16]
 80176f4:	7812      	ldrb	r2, [r2, #0]
 80176f6:	4313      	orrs	r3, r2
 80176f8:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80176fc:	617b      	str	r3, [r7, #20]
			break;
 80176fe:	e009      	b.n	8017714 <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 8017700:	2301      	movs	r3, #1
 8017702:	617b      	str	r3, [r7, #20]
 8017704:	e006      	b.n	8017714 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017706:	bf00      	nop
 8017708:	e004      	b.n	8017714 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801770a:	bf00      	nop
 801770c:	e002      	b.n	8017714 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801770e:	bf00      	nop
 8017710:	e000      	b.n	8017714 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8017712:	bf00      	nop
		}
	}

	return val;
 8017714:	697b      	ldr	r3, [r7, #20]
}
 8017716:	4618      	mov	r0, r3
 8017718:	3718      	adds	r7, #24
 801771a:	46bd      	mov	sp, r7
 801771c:	bd80      	pop	{r7, pc}

0801771e <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 801771e:	b580      	push	{r7, lr}
 8017720:	b088      	sub	sp, #32
 8017722:	af00      	add	r7, sp, #0
 8017724:	60f8      	str	r0, [r7, #12]
 8017726:	60b9      	str	r1, [r7, #8]
 8017728:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 801772a:	68bb      	ldr	r3, [r7, #8]
 801772c:	2b01      	cmp	r3, #1
 801772e:	d905      	bls.n	801773c <put_fat+0x1e>
 8017730:	68fb      	ldr	r3, [r7, #12]
 8017732:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017736:	68ba      	ldr	r2, [r7, #8]
 8017738:	429a      	cmp	r2, r3
 801773a:	d302      	bcc.n	8017742 <put_fat+0x24>
		res = FR_INT_ERR;
 801773c:	2302      	movs	r3, #2
 801773e:	77fb      	strb	r3, [r7, #31]
 8017740:	e0f6      	b.n	8017930 <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 8017742:	68fb      	ldr	r3, [r7, #12]
 8017744:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8017748:	2b03      	cmp	r3, #3
 801774a:	f000 809e 	beq.w	801788a <put_fat+0x16c>
 801774e:	2b03      	cmp	r3, #3
 8017750:	f300 80e4 	bgt.w	801791c <put_fat+0x1fe>
 8017754:	2b01      	cmp	r3, #1
 8017756:	d002      	beq.n	801775e <put_fat+0x40>
 8017758:	2b02      	cmp	r3, #2
 801775a:	d06f      	beq.n	801783c <put_fat+0x11e>
 801775c:	e0de      	b.n	801791c <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 801775e:	68bb      	ldr	r3, [r7, #8]
 8017760:	617b      	str	r3, [r7, #20]
 8017762:	697b      	ldr	r3, [r7, #20]
 8017764:	085b      	lsrs	r3, r3, #1
 8017766:	697a      	ldr	r2, [r7, #20]
 8017768:	4413      	add	r3, r2
 801776a:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801776c:	68fb      	ldr	r3, [r7, #12]
 801776e:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 8017772:	697b      	ldr	r3, [r7, #20]
 8017774:	0a5b      	lsrs	r3, r3, #9
 8017776:	4413      	add	r3, r2
 8017778:	4619      	mov	r1, r3
 801777a:	68f8      	ldr	r0, [r7, #12]
 801777c:	f7ff fec5 	bl	801750a <move_window>
 8017780:	4603      	mov	r3, r0
 8017782:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017784:	7ffb      	ldrb	r3, [r7, #31]
 8017786:	2b00      	cmp	r3, #0
 8017788:	f040 80cb 	bne.w	8017922 <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 801778c:	697b      	ldr	r3, [r7, #20]
 801778e:	1c5a      	adds	r2, r3, #1
 8017790:	617a      	str	r2, [r7, #20]
 8017792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017796:	68fa      	ldr	r2, [r7, #12]
 8017798:	4413      	add	r3, r2
 801779a:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 801779c:	68bb      	ldr	r3, [r7, #8]
 801779e:	f003 0301 	and.w	r3, r3, #1
 80177a2:	2b00      	cmp	r3, #0
 80177a4:	d00d      	beq.n	80177c2 <put_fat+0xa4>
 80177a6:	69bb      	ldr	r3, [r7, #24]
 80177a8:	781b      	ldrb	r3, [r3, #0]
 80177aa:	b25b      	sxtb	r3, r3
 80177ac:	f003 030f 	and.w	r3, r3, #15
 80177b0:	b25a      	sxtb	r2, r3
 80177b2:	687b      	ldr	r3, [r7, #4]
 80177b4:	b25b      	sxtb	r3, r3
 80177b6:	011b      	lsls	r3, r3, #4
 80177b8:	b25b      	sxtb	r3, r3
 80177ba:	4313      	orrs	r3, r2
 80177bc:	b25b      	sxtb	r3, r3
 80177be:	b2db      	uxtb	r3, r3
 80177c0:	e001      	b.n	80177c6 <put_fat+0xa8>
 80177c2:	687b      	ldr	r3, [r7, #4]
 80177c4:	b2db      	uxtb	r3, r3
 80177c6:	69ba      	ldr	r2, [r7, #24]
 80177c8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80177ca:	68fb      	ldr	r3, [r7, #12]
 80177cc:	2201      	movs	r2, #1
 80177ce:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80177d2:	68fb      	ldr	r3, [r7, #12]
 80177d4:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 80177d8:	697b      	ldr	r3, [r7, #20]
 80177da:	0a5b      	lsrs	r3, r3, #9
 80177dc:	4413      	add	r3, r2
 80177de:	4619      	mov	r1, r3
 80177e0:	68f8      	ldr	r0, [r7, #12]
 80177e2:	f7ff fe92 	bl	801750a <move_window>
 80177e6:	4603      	mov	r3, r0
 80177e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80177ea:	7ffb      	ldrb	r3, [r7, #31]
 80177ec:	2b00      	cmp	r3, #0
 80177ee:	f040 809a 	bne.w	8017926 <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 80177f2:	697b      	ldr	r3, [r7, #20]
 80177f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80177f8:	68fa      	ldr	r2, [r7, #12]
 80177fa:	4413      	add	r3, r2
 80177fc:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80177fe:	68bb      	ldr	r3, [r7, #8]
 8017800:	f003 0301 	and.w	r3, r3, #1
 8017804:	2b00      	cmp	r3, #0
 8017806:	d003      	beq.n	8017810 <put_fat+0xf2>
 8017808:	687b      	ldr	r3, [r7, #4]
 801780a:	091b      	lsrs	r3, r3, #4
 801780c:	b2db      	uxtb	r3, r3
 801780e:	e00e      	b.n	801782e <put_fat+0x110>
 8017810:	69bb      	ldr	r3, [r7, #24]
 8017812:	781b      	ldrb	r3, [r3, #0]
 8017814:	b25b      	sxtb	r3, r3
 8017816:	f023 030f 	bic.w	r3, r3, #15
 801781a:	b25a      	sxtb	r2, r3
 801781c:	687b      	ldr	r3, [r7, #4]
 801781e:	0a1b      	lsrs	r3, r3, #8
 8017820:	b25b      	sxtb	r3, r3
 8017822:	f003 030f 	and.w	r3, r3, #15
 8017826:	b25b      	sxtb	r3, r3
 8017828:	4313      	orrs	r3, r2
 801782a:	b25b      	sxtb	r3, r3
 801782c:	b2db      	uxtb	r3, r3
 801782e:	69ba      	ldr	r2, [r7, #24]
 8017830:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8017832:	68fb      	ldr	r3, [r7, #12]
 8017834:	2201      	movs	r2, #1
 8017836:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			break;
 801783a:	e079      	b.n	8017930 <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801783c:	68fb      	ldr	r3, [r7, #12]
 801783e:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 8017842:	68bb      	ldr	r3, [r7, #8]
 8017844:	0a1b      	lsrs	r3, r3, #8
 8017846:	4413      	add	r3, r2
 8017848:	4619      	mov	r1, r3
 801784a:	68f8      	ldr	r0, [r7, #12]
 801784c:	f7ff fe5d 	bl	801750a <move_window>
 8017850:	4603      	mov	r3, r0
 8017852:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017854:	7ffb      	ldrb	r3, [r7, #31]
 8017856:	2b00      	cmp	r3, #0
 8017858:	d167      	bne.n	801792a <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 801785a:	68bb      	ldr	r3, [r7, #8]
 801785c:	005b      	lsls	r3, r3, #1
 801785e:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8017862:	68fa      	ldr	r2, [r7, #12]
 8017864:	4413      	add	r3, r2
 8017866:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8017868:	687b      	ldr	r3, [r7, #4]
 801786a:	b2da      	uxtb	r2, r3
 801786c:	69bb      	ldr	r3, [r7, #24]
 801786e:	701a      	strb	r2, [r3, #0]
 8017870:	687b      	ldr	r3, [r7, #4]
 8017872:	b29b      	uxth	r3, r3
 8017874:	0a1b      	lsrs	r3, r3, #8
 8017876:	b29a      	uxth	r2, r3
 8017878:	69bb      	ldr	r3, [r7, #24]
 801787a:	3301      	adds	r3, #1
 801787c:	b2d2      	uxtb	r2, r2
 801787e:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8017880:	68fb      	ldr	r3, [r7, #12]
 8017882:	2201      	movs	r2, #1
 8017884:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			break;
 8017888:	e052      	b.n	8017930 <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801788a:	68fb      	ldr	r3, [r7, #12]
 801788c:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 8017890:	68bb      	ldr	r3, [r7, #8]
 8017892:	09db      	lsrs	r3, r3, #7
 8017894:	4413      	add	r3, r2
 8017896:	4619      	mov	r1, r3
 8017898:	68f8      	ldr	r0, [r7, #12]
 801789a:	f7ff fe36 	bl	801750a <move_window>
 801789e:	4603      	mov	r3, r0
 80178a0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80178a2:	7ffb      	ldrb	r3, [r7, #31]
 80178a4:	2b00      	cmp	r3, #0
 80178a6:	d142      	bne.n	801792e <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80178a8:	68bb      	ldr	r3, [r7, #8]
 80178aa:	009b      	lsls	r3, r3, #2
 80178ac:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80178b0:	68fa      	ldr	r2, [r7, #12]
 80178b2:	4413      	add	r3, r2
 80178b4:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 80178b6:	69bb      	ldr	r3, [r7, #24]
 80178b8:	3303      	adds	r3, #3
 80178ba:	781b      	ldrb	r3, [r3, #0]
 80178bc:	061a      	lsls	r2, r3, #24
 80178be:	69bb      	ldr	r3, [r7, #24]
 80178c0:	3302      	adds	r3, #2
 80178c2:	781b      	ldrb	r3, [r3, #0]
 80178c4:	041b      	lsls	r3, r3, #16
 80178c6:	431a      	orrs	r2, r3
 80178c8:	69bb      	ldr	r3, [r7, #24]
 80178ca:	3301      	adds	r3, #1
 80178cc:	781b      	ldrb	r3, [r3, #0]
 80178ce:	021b      	lsls	r3, r3, #8
 80178d0:	4313      	orrs	r3, r2
 80178d2:	69ba      	ldr	r2, [r7, #24]
 80178d4:	7812      	ldrb	r2, [r2, #0]
 80178d6:	4313      	orrs	r3, r2
 80178d8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80178dc:	687a      	ldr	r2, [r7, #4]
 80178de:	4313      	orrs	r3, r2
 80178e0:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 80178e2:	687b      	ldr	r3, [r7, #4]
 80178e4:	b2da      	uxtb	r2, r3
 80178e6:	69bb      	ldr	r3, [r7, #24]
 80178e8:	701a      	strb	r2, [r3, #0]
 80178ea:	687b      	ldr	r3, [r7, #4]
 80178ec:	b29b      	uxth	r3, r3
 80178ee:	0a1b      	lsrs	r3, r3, #8
 80178f0:	b29a      	uxth	r2, r3
 80178f2:	69bb      	ldr	r3, [r7, #24]
 80178f4:	3301      	adds	r3, #1
 80178f6:	b2d2      	uxtb	r2, r2
 80178f8:	701a      	strb	r2, [r3, #0]
 80178fa:	687b      	ldr	r3, [r7, #4]
 80178fc:	0c1a      	lsrs	r2, r3, #16
 80178fe:	69bb      	ldr	r3, [r7, #24]
 8017900:	3302      	adds	r3, #2
 8017902:	b2d2      	uxtb	r2, r2
 8017904:	701a      	strb	r2, [r3, #0]
 8017906:	687b      	ldr	r3, [r7, #4]
 8017908:	0e1a      	lsrs	r2, r3, #24
 801790a:	69bb      	ldr	r3, [r7, #24]
 801790c:	3303      	adds	r3, #3
 801790e:	b2d2      	uxtb	r2, r2
 8017910:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8017912:	68fb      	ldr	r3, [r7, #12]
 8017914:	2201      	movs	r2, #1
 8017916:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			break;
 801791a:	e009      	b.n	8017930 <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 801791c:	2302      	movs	r3, #2
 801791e:	77fb      	strb	r3, [r7, #31]
 8017920:	e006      	b.n	8017930 <put_fat+0x212>
			if (res != FR_OK) break;
 8017922:	bf00      	nop
 8017924:	e004      	b.n	8017930 <put_fat+0x212>
			if (res != FR_OK) break;
 8017926:	bf00      	nop
 8017928:	e002      	b.n	8017930 <put_fat+0x212>
			if (res != FR_OK) break;
 801792a:	bf00      	nop
 801792c:	e000      	b.n	8017930 <put_fat+0x212>
			if (res != FR_OK) break;
 801792e:	bf00      	nop
		}
	}

	return res;
 8017930:	7ffb      	ldrb	r3, [r7, #31]
}
 8017932:	4618      	mov	r0, r3
 8017934:	3720      	adds	r7, #32
 8017936:	46bd      	mov	sp, r7
 8017938:	bd80      	pop	{r7, pc}

0801793a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 801793a:	b580      	push	{r7, lr}
 801793c:	b086      	sub	sp, #24
 801793e:	af00      	add	r7, sp, #0
 8017940:	6078      	str	r0, [r7, #4]
 8017942:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8017944:	683b      	ldr	r3, [r7, #0]
 8017946:	2b00      	cmp	r3, #0
 8017948:	d10f      	bne.n	801796a <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 801794a:	687b      	ldr	r3, [r7, #4]
 801794c:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8017950:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8017952:	693b      	ldr	r3, [r7, #16]
 8017954:	2b00      	cmp	r3, #0
 8017956:	d005      	beq.n	8017964 <create_chain+0x2a>
 8017958:	687b      	ldr	r3, [r7, #4]
 801795a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801795e:	693a      	ldr	r2, [r7, #16]
 8017960:	429a      	cmp	r2, r3
 8017962:	d31c      	bcc.n	801799e <create_chain+0x64>
 8017964:	2301      	movs	r3, #1
 8017966:	613b      	str	r3, [r7, #16]
 8017968:	e019      	b.n	801799e <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 801796a:	6839      	ldr	r1, [r7, #0]
 801796c:	6878      	ldr	r0, [r7, #4]
 801796e:	f7ff fe1c 	bl	80175aa <get_fat>
 8017972:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8017974:	68bb      	ldr	r3, [r7, #8]
 8017976:	2b01      	cmp	r3, #1
 8017978:	d801      	bhi.n	801797e <create_chain+0x44>
 801797a:	2301      	movs	r3, #1
 801797c:	e076      	b.n	8017a6c <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 801797e:	68bb      	ldr	r3, [r7, #8]
 8017980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017984:	d101      	bne.n	801798a <create_chain+0x50>
 8017986:	68bb      	ldr	r3, [r7, #8]
 8017988:	e070      	b.n	8017a6c <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 801798a:	687b      	ldr	r3, [r7, #4]
 801798c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017990:	68ba      	ldr	r2, [r7, #8]
 8017992:	429a      	cmp	r2, r3
 8017994:	d201      	bcs.n	801799a <create_chain+0x60>
 8017996:	68bb      	ldr	r3, [r7, #8]
 8017998:	e068      	b.n	8017a6c <create_chain+0x132>
		scl = clst;
 801799a:	683b      	ldr	r3, [r7, #0]
 801799c:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 801799e:	693b      	ldr	r3, [r7, #16]
 80179a0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 80179a2:	697b      	ldr	r3, [r7, #20]
 80179a4:	3301      	adds	r3, #1
 80179a6:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80179a8:	687b      	ldr	r3, [r7, #4]
 80179aa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80179ae:	697a      	ldr	r2, [r7, #20]
 80179b0:	429a      	cmp	r2, r3
 80179b2:	d307      	bcc.n	80179c4 <create_chain+0x8a>
			ncl = 2;
 80179b4:	2302      	movs	r3, #2
 80179b6:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 80179b8:	697a      	ldr	r2, [r7, #20]
 80179ba:	693b      	ldr	r3, [r7, #16]
 80179bc:	429a      	cmp	r2, r3
 80179be:	d901      	bls.n	80179c4 <create_chain+0x8a>
 80179c0:	2300      	movs	r3, #0
 80179c2:	e053      	b.n	8017a6c <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80179c4:	6979      	ldr	r1, [r7, #20]
 80179c6:	6878      	ldr	r0, [r7, #4]
 80179c8:	f7ff fdef 	bl	80175aa <get_fat>
 80179cc:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 80179ce:	68bb      	ldr	r3, [r7, #8]
 80179d0:	2b00      	cmp	r3, #0
 80179d2:	d00e      	beq.n	80179f2 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80179d4:	68bb      	ldr	r3, [r7, #8]
 80179d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80179da:	d002      	beq.n	80179e2 <create_chain+0xa8>
 80179dc:	68bb      	ldr	r3, [r7, #8]
 80179de:	2b01      	cmp	r3, #1
 80179e0:	d101      	bne.n	80179e6 <create_chain+0xac>
			return cs;
 80179e2:	68bb      	ldr	r3, [r7, #8]
 80179e4:	e042      	b.n	8017a6c <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 80179e6:	697a      	ldr	r2, [r7, #20]
 80179e8:	693b      	ldr	r3, [r7, #16]
 80179ea:	429a      	cmp	r2, r3
 80179ec:	d1d9      	bne.n	80179a2 <create_chain+0x68>
 80179ee:	2300      	movs	r3, #0
 80179f0:	e03c      	b.n	8017a6c <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 80179f2:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80179f4:	f06f 4270 	mvn.w	r2, #4026531840	@ 0xf0000000
 80179f8:	6979      	ldr	r1, [r7, #20]
 80179fa:	6878      	ldr	r0, [r7, #4]
 80179fc:	f7ff fe8f 	bl	801771e <put_fat>
 8017a00:	4603      	mov	r3, r0
 8017a02:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8017a04:	7bfb      	ldrb	r3, [r7, #15]
 8017a06:	2b00      	cmp	r3, #0
 8017a08:	d109      	bne.n	8017a1e <create_chain+0xe4>
 8017a0a:	683b      	ldr	r3, [r7, #0]
 8017a0c:	2b00      	cmp	r3, #0
 8017a0e:	d006      	beq.n	8017a1e <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8017a10:	697a      	ldr	r2, [r7, #20]
 8017a12:	6839      	ldr	r1, [r7, #0]
 8017a14:	6878      	ldr	r0, [r7, #4]
 8017a16:	f7ff fe82 	bl	801771e <put_fat>
 8017a1a:	4603      	mov	r3, r0
 8017a1c:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8017a1e:	7bfb      	ldrb	r3, [r7, #15]
 8017a20:	2b00      	cmp	r3, #0
 8017a22:	d11a      	bne.n	8017a5a <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 8017a24:	687b      	ldr	r3, [r7, #4]
 8017a26:	697a      	ldr	r2, [r7, #20]
 8017a28:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 8017a2c:	687b      	ldr	r3, [r7, #4]
 8017a2e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8017a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017a36:	d018      	beq.n	8017a6a <create_chain+0x130>
			fs->free_clust--;
 8017a38:	687b      	ldr	r3, [r7, #4]
 8017a3a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8017a3e:	1e5a      	subs	r2, r3, #1
 8017a40:	687b      	ldr	r3, [r7, #4]
 8017a42:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
			fs->fsi_flag |= 1;
 8017a46:	687b      	ldr	r3, [r7, #4]
 8017a48:	f893 3205 	ldrb.w	r3, [r3, #517]	@ 0x205
 8017a4c:	f043 0301 	orr.w	r3, r3, #1
 8017a50:	b2da      	uxtb	r2, r3
 8017a52:	687b      	ldr	r3, [r7, #4]
 8017a54:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
 8017a58:	e007      	b.n	8017a6a <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8017a5a:	7bfb      	ldrb	r3, [r7, #15]
 8017a5c:	2b01      	cmp	r3, #1
 8017a5e:	d102      	bne.n	8017a66 <create_chain+0x12c>
 8017a60:	f04f 33ff 	mov.w	r3, #4294967295
 8017a64:	e000      	b.n	8017a68 <create_chain+0x12e>
 8017a66:	2301      	movs	r3, #1
 8017a68:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8017a6a:	697b      	ldr	r3, [r7, #20]
}
 8017a6c:	4618      	mov	r0, r3
 8017a6e:	3718      	adds	r7, #24
 8017a70:	46bd      	mov	sp, r7
 8017a72:	bd80      	pop	{r7, pc}

08017a74 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8017a74:	b480      	push	{r7}
 8017a76:	b087      	sub	sp, #28
 8017a78:	af00      	add	r7, sp, #0
 8017a7a:	6078      	str	r0, [r7, #4]
 8017a7c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8017a7e:	687b      	ldr	r3, [r7, #4]
 8017a80:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 8017a84:	3304      	adds	r3, #4
 8017a86:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8017a88:	683b      	ldr	r3, [r7, #0]
 8017a8a:	0a5b      	lsrs	r3, r3, #9
 8017a8c:	687a      	ldr	r2, [r7, #4]
 8017a8e:	f8d2 2200 	ldr.w	r2, [r2, #512]	@ 0x200
 8017a92:	f892 2202 	ldrb.w	r2, [r2, #514]	@ 0x202
 8017a96:	fbb3 f3f2 	udiv	r3, r3, r2
 8017a9a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8017a9c:	693b      	ldr	r3, [r7, #16]
 8017a9e:	1d1a      	adds	r2, r3, #4
 8017aa0:	613a      	str	r2, [r7, #16]
 8017aa2:	681b      	ldr	r3, [r3, #0]
 8017aa4:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 8017aa6:	68fb      	ldr	r3, [r7, #12]
 8017aa8:	2b00      	cmp	r3, #0
 8017aaa:	d101      	bne.n	8017ab0 <clmt_clust+0x3c>
 8017aac:	2300      	movs	r3, #0
 8017aae:	e010      	b.n	8017ad2 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 8017ab0:	697a      	ldr	r2, [r7, #20]
 8017ab2:	68fb      	ldr	r3, [r7, #12]
 8017ab4:	429a      	cmp	r2, r3
 8017ab6:	d307      	bcc.n	8017ac8 <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 8017ab8:	697a      	ldr	r2, [r7, #20]
 8017aba:	68fb      	ldr	r3, [r7, #12]
 8017abc:	1ad3      	subs	r3, r2, r3
 8017abe:	617b      	str	r3, [r7, #20]
 8017ac0:	693b      	ldr	r3, [r7, #16]
 8017ac2:	3304      	adds	r3, #4
 8017ac4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8017ac6:	e7e9      	b.n	8017a9c <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 8017ac8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8017aca:	693b      	ldr	r3, [r7, #16]
 8017acc:	681a      	ldr	r2, [r3, #0]
 8017ace:	697b      	ldr	r3, [r7, #20]
 8017ad0:	4413      	add	r3, r2
}
 8017ad2:	4618      	mov	r0, r3
 8017ad4:	371c      	adds	r7, #28
 8017ad6:	46bd      	mov	sp, r7
 8017ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017adc:	4770      	bx	lr

08017ade <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8017ade:	b480      	push	{r7}
 8017ae0:	b087      	sub	sp, #28
 8017ae2:	af00      	add	r7, sp, #0
 8017ae4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8017ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8017aea:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8017aec:	687b      	ldr	r3, [r7, #4]
 8017aee:	681b      	ldr	r3, [r3, #0]
 8017af0:	2b00      	cmp	r3, #0
 8017af2:	d031      	beq.n	8017b58 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8017af4:	687b      	ldr	r3, [r7, #4]
 8017af6:	681b      	ldr	r3, [r3, #0]
 8017af8:	617b      	str	r3, [r7, #20]
 8017afa:	e002      	b.n	8017b02 <get_ldnumber+0x24>
 8017afc:	697b      	ldr	r3, [r7, #20]
 8017afe:	3301      	adds	r3, #1
 8017b00:	617b      	str	r3, [r7, #20]
 8017b02:	697b      	ldr	r3, [r7, #20]
 8017b04:	781b      	ldrb	r3, [r3, #0]
 8017b06:	2b1f      	cmp	r3, #31
 8017b08:	d903      	bls.n	8017b12 <get_ldnumber+0x34>
 8017b0a:	697b      	ldr	r3, [r7, #20]
 8017b0c:	781b      	ldrb	r3, [r3, #0]
 8017b0e:	2b3a      	cmp	r3, #58	@ 0x3a
 8017b10:	d1f4      	bne.n	8017afc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8017b12:	697b      	ldr	r3, [r7, #20]
 8017b14:	781b      	ldrb	r3, [r3, #0]
 8017b16:	2b3a      	cmp	r3, #58	@ 0x3a
 8017b18:	d11c      	bne.n	8017b54 <get_ldnumber+0x76>
			tp = *path;
 8017b1a:	687b      	ldr	r3, [r7, #4]
 8017b1c:	681b      	ldr	r3, [r3, #0]
 8017b1e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8017b20:	68fb      	ldr	r3, [r7, #12]
 8017b22:	1c5a      	adds	r2, r3, #1
 8017b24:	60fa      	str	r2, [r7, #12]
 8017b26:	781b      	ldrb	r3, [r3, #0]
 8017b28:	3b30      	subs	r3, #48	@ 0x30
 8017b2a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8017b2c:	68bb      	ldr	r3, [r7, #8]
 8017b2e:	2b09      	cmp	r3, #9
 8017b30:	d80e      	bhi.n	8017b50 <get_ldnumber+0x72>
 8017b32:	68fa      	ldr	r2, [r7, #12]
 8017b34:	697b      	ldr	r3, [r7, #20]
 8017b36:	429a      	cmp	r2, r3
 8017b38:	d10a      	bne.n	8017b50 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8017b3a:	68bb      	ldr	r3, [r7, #8]
 8017b3c:	2b00      	cmp	r3, #0
 8017b3e:	d107      	bne.n	8017b50 <get_ldnumber+0x72>
					vol = (int)i;
 8017b40:	68bb      	ldr	r3, [r7, #8]
 8017b42:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8017b44:	697b      	ldr	r3, [r7, #20]
 8017b46:	3301      	adds	r3, #1
 8017b48:	617b      	str	r3, [r7, #20]
 8017b4a:	687b      	ldr	r3, [r7, #4]
 8017b4c:	697a      	ldr	r2, [r7, #20]
 8017b4e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8017b50:	693b      	ldr	r3, [r7, #16]
 8017b52:	e002      	b.n	8017b5a <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8017b54:	2300      	movs	r3, #0
 8017b56:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8017b58:	693b      	ldr	r3, [r7, #16]
}
 8017b5a:	4618      	mov	r0, r3
 8017b5c:	371c      	adds	r7, #28
 8017b5e:	46bd      	mov	sp, r7
 8017b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b64:	4770      	bx	lr
	...

08017b68 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8017b68:	b580      	push	{r7, lr}
 8017b6a:	b082      	sub	sp, #8
 8017b6c:	af00      	add	r7, sp, #0
 8017b6e:	6078      	str	r0, [r7, #4]
 8017b70:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8017b72:	687b      	ldr	r3, [r7, #4]
 8017b74:	2200      	movs	r2, #0
 8017b76:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
 8017b7a:	687b      	ldr	r3, [r7, #4]
 8017b7c:	f04f 32ff 	mov.w	r2, #4294967295
 8017b80:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8017b84:	6839      	ldr	r1, [r7, #0]
 8017b86:	6878      	ldr	r0, [r7, #4]
 8017b88:	f7ff fcbf 	bl	801750a <move_window>
 8017b8c:	4603      	mov	r3, r0
 8017b8e:	2b00      	cmp	r3, #0
 8017b90:	d001      	beq.n	8017b96 <check_fs+0x2e>
		return 3;
 8017b92:	2303      	movs	r3, #3
 8017b94:	e04b      	b.n	8017c2e <check_fs+0xc6>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8017b96:	687b      	ldr	r3, [r7, #4]
 8017b98:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8017b9c:	3301      	adds	r3, #1
 8017b9e:	781b      	ldrb	r3, [r3, #0]
 8017ba0:	b21b      	sxth	r3, r3
 8017ba2:	021b      	lsls	r3, r3, #8
 8017ba4:	b21a      	sxth	r2, r3
 8017ba6:	687b      	ldr	r3, [r7, #4]
 8017ba8:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 8017bac:	b21b      	sxth	r3, r3
 8017bae:	4313      	orrs	r3, r2
 8017bb0:	b21b      	sxth	r3, r3
 8017bb2:	4a21      	ldr	r2, [pc, #132]	@ (8017c38 <check_fs+0xd0>)
 8017bb4:	4293      	cmp	r3, r2
 8017bb6:	d001      	beq.n	8017bbc <check_fs+0x54>
		return 2;
 8017bb8:	2302      	movs	r3, #2
 8017bba:	e038      	b.n	8017c2e <check_fs+0xc6>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8017bbc:	687b      	ldr	r3, [r7, #4]
 8017bbe:	3336      	adds	r3, #54	@ 0x36
 8017bc0:	3303      	adds	r3, #3
 8017bc2:	781b      	ldrb	r3, [r3, #0]
 8017bc4:	061a      	lsls	r2, r3, #24
 8017bc6:	687b      	ldr	r3, [r7, #4]
 8017bc8:	3336      	adds	r3, #54	@ 0x36
 8017bca:	3302      	adds	r3, #2
 8017bcc:	781b      	ldrb	r3, [r3, #0]
 8017bce:	041b      	lsls	r3, r3, #16
 8017bd0:	431a      	orrs	r2, r3
 8017bd2:	687b      	ldr	r3, [r7, #4]
 8017bd4:	3336      	adds	r3, #54	@ 0x36
 8017bd6:	3301      	adds	r3, #1
 8017bd8:	781b      	ldrb	r3, [r3, #0]
 8017bda:	021b      	lsls	r3, r3, #8
 8017bdc:	4313      	orrs	r3, r2
 8017bde:	687a      	ldr	r2, [r7, #4]
 8017be0:	f892 2036 	ldrb.w	r2, [r2, #54]	@ 0x36
 8017be4:	4313      	orrs	r3, r2
 8017be6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8017bea:	4a14      	ldr	r2, [pc, #80]	@ (8017c3c <check_fs+0xd4>)
 8017bec:	4293      	cmp	r3, r2
 8017bee:	d101      	bne.n	8017bf4 <check_fs+0x8c>
		return 0;
 8017bf0:	2300      	movs	r3, #0
 8017bf2:	e01c      	b.n	8017c2e <check_fs+0xc6>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8017bf4:	687b      	ldr	r3, [r7, #4]
 8017bf6:	3352      	adds	r3, #82	@ 0x52
 8017bf8:	3303      	adds	r3, #3
 8017bfa:	781b      	ldrb	r3, [r3, #0]
 8017bfc:	061a      	lsls	r2, r3, #24
 8017bfe:	687b      	ldr	r3, [r7, #4]
 8017c00:	3352      	adds	r3, #82	@ 0x52
 8017c02:	3302      	adds	r3, #2
 8017c04:	781b      	ldrb	r3, [r3, #0]
 8017c06:	041b      	lsls	r3, r3, #16
 8017c08:	431a      	orrs	r2, r3
 8017c0a:	687b      	ldr	r3, [r7, #4]
 8017c0c:	3352      	adds	r3, #82	@ 0x52
 8017c0e:	3301      	adds	r3, #1
 8017c10:	781b      	ldrb	r3, [r3, #0]
 8017c12:	021b      	lsls	r3, r3, #8
 8017c14:	4313      	orrs	r3, r2
 8017c16:	687a      	ldr	r2, [r7, #4]
 8017c18:	f892 2052 	ldrb.w	r2, [r2, #82]	@ 0x52
 8017c1c:	4313      	orrs	r3, r2
 8017c1e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8017c22:	4a06      	ldr	r2, [pc, #24]	@ (8017c3c <check_fs+0xd4>)
 8017c24:	4293      	cmp	r3, r2
 8017c26:	d101      	bne.n	8017c2c <check_fs+0xc4>
		return 0;
 8017c28:	2300      	movs	r3, #0
 8017c2a:	e000      	b.n	8017c2e <check_fs+0xc6>

	return 1;
 8017c2c:	2301      	movs	r3, #1
}
 8017c2e:	4618      	mov	r0, r3
 8017c30:	3708      	adds	r7, #8
 8017c32:	46bd      	mov	sp, r7
 8017c34:	bd80      	pop	{r7, pc}
 8017c36:	bf00      	nop
 8017c38:	ffffaa55 	.word	0xffffaa55
 8017c3c:	00544146 	.word	0x00544146

08017c40 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8017c40:	b580      	push	{r7, lr}
 8017c42:	b096      	sub	sp, #88	@ 0x58
 8017c44:	af00      	add	r7, sp, #0
 8017c46:	60f8      	str	r0, [r7, #12]
 8017c48:	60b9      	str	r1, [r7, #8]
 8017c4a:	4613      	mov	r3, r2
 8017c4c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8017c4e:	68fb      	ldr	r3, [r7, #12]
 8017c50:	2200      	movs	r2, #0
 8017c52:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8017c54:	68b8      	ldr	r0, [r7, #8]
 8017c56:	f7ff ff42 	bl	8017ade <get_ldnumber>
 8017c5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8017c5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017c5e:	2b00      	cmp	r3, #0
 8017c60:	da01      	bge.n	8017c66 <find_volume+0x26>
 8017c62:	230b      	movs	r3, #11
 8017c64:	e2ae      	b.n	80181c4 <find_volume+0x584>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8017c66:	4a9e      	ldr	r2, [pc, #632]	@ (8017ee0 <find_volume+0x2a0>)
 8017c68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017c6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017c6e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8017c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c72:	2b00      	cmp	r3, #0
 8017c74:	d101      	bne.n	8017c7a <find_volume+0x3a>
 8017c76:	230c      	movs	r3, #12
 8017c78:	e2a4      	b.n	80181c4 <find_volume+0x584>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8017c7a:	68fb      	ldr	r3, [r7, #12]
 8017c7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017c7e:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8017c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c82:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8017c86:	2b00      	cmp	r3, #0
 8017c88:	d01b      	beq.n	8017cc2 <find_volume+0x82>
		stat = disk_status(fs->drv);
 8017c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c8c:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8017c90:	4618      	mov	r0, r3
 8017c92:	f7ff fb27 	bl	80172e4 <disk_status>
 8017c96:	4603      	mov	r3, r0
 8017c98:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8017c9c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017ca0:	f003 0301 	and.w	r3, r3, #1
 8017ca4:	2b00      	cmp	r3, #0
 8017ca6:	d10c      	bne.n	8017cc2 <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8017ca8:	79fb      	ldrb	r3, [r7, #7]
 8017caa:	2b00      	cmp	r3, #0
 8017cac:	d007      	beq.n	8017cbe <find_volume+0x7e>
 8017cae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017cb2:	f003 0304 	and.w	r3, r3, #4
 8017cb6:	2b00      	cmp	r3, #0
 8017cb8:	d001      	beq.n	8017cbe <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8017cba:	230a      	movs	r3, #10
 8017cbc:	e282      	b.n	80181c4 <find_volume+0x584>
			return FR_OK;				/* The file system object is valid */
 8017cbe:	2300      	movs	r3, #0
 8017cc0:	e280      	b.n	80181c4 <find_volume+0x584>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8017cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017cc4:	2200      	movs	r2, #0
 8017cc6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8017cca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017ccc:	b2da      	uxtb	r2, r3
 8017cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017cd0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8017cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017cd6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8017cda:	4618      	mov	r0, r3
 8017cdc:	f7ff fb1c 	bl	8017318 <disk_initialize>
 8017ce0:	4603      	mov	r3, r0
 8017ce2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8017ce6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017cea:	f003 0301 	and.w	r3, r3, #1
 8017cee:	2b00      	cmp	r3, #0
 8017cf0:	d001      	beq.n	8017cf6 <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8017cf2:	2303      	movs	r3, #3
 8017cf4:	e266      	b.n	80181c4 <find_volume+0x584>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8017cf6:	79fb      	ldrb	r3, [r7, #7]
 8017cf8:	2b00      	cmp	r3, #0
 8017cfa:	d007      	beq.n	8017d0c <find_volume+0xcc>
 8017cfc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017d00:	f003 0304 	and.w	r3, r3, #4
 8017d04:	2b00      	cmp	r3, #0
 8017d06:	d001      	beq.n	8017d0c <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8017d08:	230a      	movs	r3, #10
 8017d0a:	e25b      	b.n	80181c4 <find_volume+0x584>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8017d0c:	2300      	movs	r3, #0
 8017d0e:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8017d10:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8017d12:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8017d14:	f7ff ff28 	bl	8017b68 <check_fs>
 8017d18:	4603      	mov	r3, r0
 8017d1a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8017d1e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017d22:	2b01      	cmp	r3, #1
 8017d24:	d153      	bne.n	8017dce <find_volume+0x18e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8017d26:	2300      	movs	r3, #0
 8017d28:	643b      	str	r3, [r7, #64]	@ 0x40
 8017d2a:	e028      	b.n	8017d7e <find_volume+0x13e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8017d2c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017d2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d30:	011b      	lsls	r3, r3, #4
 8017d32:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8017d36:	4413      	add	r3, r2
 8017d38:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8017d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017d3c:	3304      	adds	r3, #4
 8017d3e:	781b      	ldrb	r3, [r3, #0]
 8017d40:	2b00      	cmp	r3, #0
 8017d42:	d012      	beq.n	8017d6a <find_volume+0x12a>
 8017d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017d46:	330b      	adds	r3, #11
 8017d48:	781b      	ldrb	r3, [r3, #0]
 8017d4a:	061a      	lsls	r2, r3, #24
 8017d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017d4e:	330a      	adds	r3, #10
 8017d50:	781b      	ldrb	r3, [r3, #0]
 8017d52:	041b      	lsls	r3, r3, #16
 8017d54:	431a      	orrs	r2, r3
 8017d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017d58:	3309      	adds	r3, #9
 8017d5a:	781b      	ldrb	r3, [r3, #0]
 8017d5c:	021b      	lsls	r3, r3, #8
 8017d5e:	4313      	orrs	r3, r2
 8017d60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017d62:	3208      	adds	r2, #8
 8017d64:	7812      	ldrb	r2, [r2, #0]
 8017d66:	431a      	orrs	r2, r3
 8017d68:	e000      	b.n	8017d6c <find_volume+0x12c>
 8017d6a:	2200      	movs	r2, #0
 8017d6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d6e:	009b      	lsls	r3, r3, #2
 8017d70:	3358      	adds	r3, #88	@ 0x58
 8017d72:	443b      	add	r3, r7
 8017d74:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8017d78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d7a:	3301      	adds	r3, #1
 8017d7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8017d7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d80:	2b03      	cmp	r3, #3
 8017d82:	d9d3      	bls.n	8017d2c <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8017d84:	2300      	movs	r3, #0
 8017d86:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8017d88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d8a:	2b00      	cmp	r3, #0
 8017d8c:	d002      	beq.n	8017d94 <find_volume+0x154>
 8017d8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d90:	3b01      	subs	r3, #1
 8017d92:	643b      	str	r3, [r7, #64]	@ 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8017d94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d96:	009b      	lsls	r3, r3, #2
 8017d98:	3358      	adds	r3, #88	@ 0x58
 8017d9a:	443b      	add	r3, r7
 8017d9c:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8017da0:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8017da2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017da4:	2b00      	cmp	r3, #0
 8017da6:	d005      	beq.n	8017db4 <find_volume+0x174>
 8017da8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8017daa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8017dac:	f7ff fedc 	bl	8017b68 <check_fs>
 8017db0:	4603      	mov	r3, r0
 8017db2:	e000      	b.n	8017db6 <find_volume+0x176>
 8017db4:	2302      	movs	r3, #2
 8017db6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8017dba:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017dbe:	2b00      	cmp	r3, #0
 8017dc0:	d005      	beq.n	8017dce <find_volume+0x18e>
 8017dc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017dc4:	3301      	adds	r3, #1
 8017dc6:	643b      	str	r3, [r7, #64]	@ 0x40
 8017dc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017dca:	2b03      	cmp	r3, #3
 8017dcc:	d9e2      	bls.n	8017d94 <find_volume+0x154>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8017dce:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017dd2:	2b03      	cmp	r3, #3
 8017dd4:	d101      	bne.n	8017dda <find_volume+0x19a>
 8017dd6:	2301      	movs	r3, #1
 8017dd8:	e1f4      	b.n	80181c4 <find_volume+0x584>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8017dda:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017dde:	2b00      	cmp	r3, #0
 8017de0:	d001      	beq.n	8017de6 <find_volume+0x1a6>
 8017de2:	230d      	movs	r3, #13
 8017de4:	e1ee      	b.n	80181c4 <find_volume+0x584>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8017de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017de8:	7b1b      	ldrb	r3, [r3, #12]
 8017dea:	b21b      	sxth	r3, r3
 8017dec:	021b      	lsls	r3, r3, #8
 8017dee:	b21a      	sxth	r2, r3
 8017df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017df2:	7adb      	ldrb	r3, [r3, #11]
 8017df4:	b21b      	sxth	r3, r3
 8017df6:	4313      	orrs	r3, r2
 8017df8:	b21b      	sxth	r3, r3
 8017dfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017dfe:	d001      	beq.n	8017e04 <find_volume+0x1c4>
		return FR_NO_FILESYSTEM;
 8017e00:	230d      	movs	r3, #13
 8017e02:	e1df      	b.n	80181c4 <find_volume+0x584>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8017e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e06:	7ddb      	ldrb	r3, [r3, #23]
 8017e08:	b21b      	sxth	r3, r3
 8017e0a:	021b      	lsls	r3, r3, #8
 8017e0c:	b21a      	sxth	r2, r3
 8017e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e10:	7d9b      	ldrb	r3, [r3, #22]
 8017e12:	b21b      	sxth	r3, r3
 8017e14:	4313      	orrs	r3, r2
 8017e16:	b21b      	sxth	r3, r3
 8017e18:	b29b      	uxth	r3, r3
 8017e1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8017e1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017e1e:	2b00      	cmp	r3, #0
 8017e20:	d112      	bne.n	8017e48 <find_volume+0x208>
 8017e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e24:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8017e28:	061a      	lsls	r2, r3, #24
 8017e2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e2c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8017e30:	041b      	lsls	r3, r3, #16
 8017e32:	431a      	orrs	r2, r3
 8017e34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e36:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8017e3a:	021b      	lsls	r3, r3, #8
 8017e3c:	4313      	orrs	r3, r2
 8017e3e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017e40:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 8017e44:	4313      	orrs	r3, r2
 8017e46:	64fb      	str	r3, [r7, #76]	@ 0x4c
	fs->fsize = fasize;
 8017e48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8017e4c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8017e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e52:	7c1a      	ldrb	r2, [r3, #16]
 8017e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e56:	f883 2203 	strb.w	r2, [r3, #515]	@ 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8017e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e5c:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8017e60:	2b01      	cmp	r3, #1
 8017e62:	d006      	beq.n	8017e72 <find_volume+0x232>
 8017e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e66:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8017e6a:	2b02      	cmp	r3, #2
 8017e6c:	d001      	beq.n	8017e72 <find_volume+0x232>
		return FR_NO_FILESYSTEM;
 8017e6e:	230d      	movs	r3, #13
 8017e70:	e1a8      	b.n	80181c4 <find_volume+0x584>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8017e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e74:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8017e78:	461a      	mov	r2, r3
 8017e7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017e7c:	fb02 f303 	mul.w	r3, r2, r3
 8017e80:	64fb      	str	r3, [r7, #76]	@ 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8017e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e84:	7b5a      	ldrb	r2, [r3, #13]
 8017e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e88:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8017e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e8e:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8017e92:	2b00      	cmp	r3, #0
 8017e94:	d00a      	beq.n	8017eac <find_volume+0x26c>
 8017e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e98:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8017e9c:	461a      	mov	r2, r3
 8017e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ea0:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8017ea4:	3b01      	subs	r3, #1
 8017ea6:	4013      	ands	r3, r2
 8017ea8:	2b00      	cmp	r3, #0
 8017eaa:	d001      	beq.n	8017eb0 <find_volume+0x270>
		return FR_NO_FILESYSTEM;
 8017eac:	230d      	movs	r3, #13
 8017eae:	e189      	b.n	80181c4 <find_volume+0x584>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8017eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017eb2:	7c9b      	ldrb	r3, [r3, #18]
 8017eb4:	b21b      	sxth	r3, r3
 8017eb6:	021b      	lsls	r3, r3, #8
 8017eb8:	b21a      	sxth	r2, r3
 8017eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ebc:	7c5b      	ldrb	r3, [r3, #17]
 8017ebe:	b21b      	sxth	r3, r3
 8017ec0:	4313      	orrs	r3, r2
 8017ec2:	b21b      	sxth	r3, r3
 8017ec4:	b29a      	uxth	r2, r3
 8017ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ec8:	f8a3 2208 	strh.w	r2, [r3, #520]	@ 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8017ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ece:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 8017ed2:	f003 030f 	and.w	r3, r3, #15
 8017ed6:	b29b      	uxth	r3, r3
 8017ed8:	2b00      	cmp	r3, #0
 8017eda:	d003      	beq.n	8017ee4 <find_volume+0x2a4>
		return FR_NO_FILESYSTEM;
 8017edc:	230d      	movs	r3, #13
 8017ede:	e171      	b.n	80181c4 <find_volume+0x584>
 8017ee0:	20002ec0 	.word	0x20002ec0

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8017ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ee6:	7d1b      	ldrb	r3, [r3, #20]
 8017ee8:	b21b      	sxth	r3, r3
 8017eea:	021b      	lsls	r3, r3, #8
 8017eec:	b21a      	sxth	r2, r3
 8017eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ef0:	7cdb      	ldrb	r3, [r3, #19]
 8017ef2:	b21b      	sxth	r3, r3
 8017ef4:	4313      	orrs	r3, r2
 8017ef6:	b21b      	sxth	r3, r3
 8017ef8:	b29b      	uxth	r3, r3
 8017efa:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8017efc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017efe:	2b00      	cmp	r3, #0
 8017f00:	d112      	bne.n	8017f28 <find_volume+0x2e8>
 8017f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f04:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8017f08:	061a      	lsls	r2, r3, #24
 8017f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f0c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8017f10:	041b      	lsls	r3, r3, #16
 8017f12:	431a      	orrs	r2, r3
 8017f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f16:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8017f1a:	021b      	lsls	r3, r3, #8
 8017f1c:	4313      	orrs	r3, r2
 8017f1e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017f20:	f892 2020 	ldrb.w	r2, [r2, #32]
 8017f24:	4313      	orrs	r3, r2
 8017f26:	64bb      	str	r3, [r7, #72]	@ 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8017f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f2a:	7bdb      	ldrb	r3, [r3, #15]
 8017f2c:	b21b      	sxth	r3, r3
 8017f2e:	021b      	lsls	r3, r3, #8
 8017f30:	b21a      	sxth	r2, r3
 8017f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f34:	7b9b      	ldrb	r3, [r3, #14]
 8017f36:	b21b      	sxth	r3, r3
 8017f38:	4313      	orrs	r3, r2
 8017f3a:	b21b      	sxth	r3, r3
 8017f3c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8017f3e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8017f40:	2b00      	cmp	r3, #0
 8017f42:	d101      	bne.n	8017f48 <find_volume+0x308>
 8017f44:	230d      	movs	r3, #13
 8017f46:	e13d      	b.n	80181c4 <find_volume+0x584>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8017f48:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8017f4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017f4c:	4413      	add	r3, r2
 8017f4e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017f50:	f8b2 2208 	ldrh.w	r2, [r2, #520]	@ 0x208
 8017f54:	0912      	lsrs	r2, r2, #4
 8017f56:	b292      	uxth	r2, r2
 8017f58:	4413      	add	r3, r2
 8017f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8017f5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017f60:	429a      	cmp	r2, r3
 8017f62:	d201      	bcs.n	8017f68 <find_volume+0x328>
 8017f64:	230d      	movs	r3, #13
 8017f66:	e12d      	b.n	80181c4 <find_volume+0x584>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8017f68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017f6c:	1ad3      	subs	r3, r2, r3
 8017f6e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017f70:	f892 2202 	ldrb.w	r2, [r2, #514]	@ 0x202
 8017f74:	fbb3 f3f2 	udiv	r3, r3, r2
 8017f78:	627b      	str	r3, [r7, #36]	@ 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8017f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017f7c:	2b00      	cmp	r3, #0
 8017f7e:	d101      	bne.n	8017f84 <find_volume+0x344>
 8017f80:	230d      	movs	r3, #13
 8017f82:	e11f      	b.n	80181c4 <find_volume+0x584>
	fmt = FS_FAT12;
 8017f84:	2301      	movs	r3, #1
 8017f86:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8017f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017f8c:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8017f90:	4293      	cmp	r3, r2
 8017f92:	d902      	bls.n	8017f9a <find_volume+0x35a>
 8017f94:	2302      	movs	r3, #2
 8017f96:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8017f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017f9c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8017fa0:	4293      	cmp	r3, r2
 8017fa2:	d902      	bls.n	8017faa <find_volume+0x36a>
 8017fa4:	2303      	movs	r3, #3
 8017fa6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8017faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017fac:	1c9a      	adds	r2, r3, #2
 8017fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fb0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8017fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fb6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8017fb8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8017fbc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8017fbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017fc0:	441a      	add	r2, r3
 8017fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fc4:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8017fc8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8017fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017fcc:	441a      	add	r2, r3
 8017fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fd0:	f8c3 2228 	str.w	r2, [r3, #552]	@ 0x228
	if (fmt == FS_FAT32) {
 8017fd4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017fd8:	2b03      	cmp	r3, #3
 8017fda:	d121      	bne.n	8018020 <find_volume+0x3e0>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8017fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fde:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 8017fe2:	2b00      	cmp	r3, #0
 8017fe4:	d001      	beq.n	8017fea <find_volume+0x3aa>
 8017fe6:	230d      	movs	r3, #13
 8017fe8:	e0ec      	b.n	80181c4 <find_volume+0x584>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8017fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fec:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8017ff0:	061a      	lsls	r2, r3, #24
 8017ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ff4:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8017ff8:	041b      	lsls	r3, r3, #16
 8017ffa:	431a      	orrs	r2, r3
 8017ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ffe:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8018002:	021b      	lsls	r3, r3, #8
 8018004:	4313      	orrs	r3, r2
 8018006:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8018008:	f892 202c 	ldrb.w	r2, [r2, #44]	@ 0x2c
 801800c:	431a      	orrs	r2, r3
 801800e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018010:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8018014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018016:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801801a:	009b      	lsls	r3, r3, #2
 801801c:	647b      	str	r3, [r7, #68]	@ 0x44
 801801e:	e025      	b.n	801806c <find_volume+0x42c>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8018020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018022:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 8018026:	2b00      	cmp	r3, #0
 8018028:	d101      	bne.n	801802e <find_volume+0x3ee>
 801802a:	230d      	movs	r3, #13
 801802c:	e0ca      	b.n	80181c4 <find_volume+0x584>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 801802e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018030:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 8018034:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018036:	441a      	add	r2, r3
 8018038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801803a:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801803e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8018042:	2b02      	cmp	r3, #2
 8018044:	d104      	bne.n	8018050 <find_volume+0x410>
 8018046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018048:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801804c:	005b      	lsls	r3, r3, #1
 801804e:	e00c      	b.n	801806a <find_volume+0x42a>
 8018050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018052:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8018056:	4613      	mov	r3, r2
 8018058:	005b      	lsls	r3, r3, #1
 801805a:	4413      	add	r3, r2
 801805c:	085a      	lsrs	r2, r3, #1
 801805e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018060:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018064:	f003 0301 	and.w	r3, r3, #1
 8018068:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 801806a:	647b      	str	r3, [r7, #68]	@ 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 801806c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801806e:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8018072:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018074:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8018078:	0a5b      	lsrs	r3, r3, #9
 801807a:	429a      	cmp	r2, r3
 801807c:	d201      	bcs.n	8018082 <find_volume+0x442>
		return FR_NO_FILESYSTEM;
 801807e:	230d      	movs	r3, #13
 8018080:	e0a0      	b.n	80181c4 <find_volume+0x584>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8018082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018084:	f04f 32ff 	mov.w	r2, #4294967295
 8018088:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
 801808c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801808e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8018092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018094:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8018098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801809a:	2280      	movs	r2, #128	@ 0x80
 801809c:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 80180a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80180a4:	2b03      	cmp	r3, #3
 80180a6:	d179      	bne.n	801819c <find_volume+0x55c>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 80180a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180aa:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80180ae:	b21b      	sxth	r3, r3
 80180b0:	021b      	lsls	r3, r3, #8
 80180b2:	b21a      	sxth	r2, r3
 80180b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80180ba:	b21b      	sxth	r3, r3
 80180bc:	4313      	orrs	r3, r2
 80180be:	b21b      	sxth	r3, r3
 80180c0:	2b01      	cmp	r3, #1
 80180c2:	d16b      	bne.n	801819c <find_volume+0x55c>
		&& move_window(fs, bsect + 1) == FR_OK)
 80180c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80180c6:	3301      	adds	r3, #1
 80180c8:	4619      	mov	r1, r3
 80180ca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80180cc:	f7ff fa1d 	bl	801750a <move_window>
 80180d0:	4603      	mov	r3, r0
 80180d2:	2b00      	cmp	r3, #0
 80180d4:	d162      	bne.n	801819c <find_volume+0x55c>
	{
		fs->fsi_flag = 0;
 80180d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180d8:	2200      	movs	r2, #0
 80180da:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80180de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180e0:	f893 31ff 	ldrb.w	r3, [r3, #511]	@ 0x1ff
 80180e4:	b21b      	sxth	r3, r3
 80180e6:	021b      	lsls	r3, r3, #8
 80180e8:	b21a      	sxth	r2, r3
 80180ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180ec:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 80180f0:	b21b      	sxth	r3, r3
 80180f2:	4313      	orrs	r3, r2
 80180f4:	b21b      	sxth	r3, r3
 80180f6:	4a35      	ldr	r2, [pc, #212]	@ (80181cc <find_volume+0x58c>)
 80180f8:	4293      	cmp	r3, r2
 80180fa:	d14f      	bne.n	801819c <find_volume+0x55c>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 80180fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180fe:	78db      	ldrb	r3, [r3, #3]
 8018100:	061a      	lsls	r2, r3, #24
 8018102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018104:	789b      	ldrb	r3, [r3, #2]
 8018106:	041b      	lsls	r3, r3, #16
 8018108:	431a      	orrs	r2, r3
 801810a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801810c:	785b      	ldrb	r3, [r3, #1]
 801810e:	021b      	lsls	r3, r3, #8
 8018110:	4313      	orrs	r3, r2
 8018112:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8018114:	7812      	ldrb	r2, [r2, #0]
 8018116:	4313      	orrs	r3, r2
 8018118:	4a2d      	ldr	r2, [pc, #180]	@ (80181d0 <find_volume+0x590>)
 801811a:	4293      	cmp	r3, r2
 801811c:	d13e      	bne.n	801819c <find_volume+0x55c>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 801811e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018120:	f893 31e7 	ldrb.w	r3, [r3, #487]	@ 0x1e7
 8018124:	061a      	lsls	r2, r3, #24
 8018126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018128:	f893 31e6 	ldrb.w	r3, [r3, #486]	@ 0x1e6
 801812c:	041b      	lsls	r3, r3, #16
 801812e:	431a      	orrs	r2, r3
 8018130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018132:	f893 31e5 	ldrb.w	r3, [r3, #485]	@ 0x1e5
 8018136:	021b      	lsls	r3, r3, #8
 8018138:	4313      	orrs	r3, r2
 801813a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801813c:	f892 21e4 	ldrb.w	r2, [r2, #484]	@ 0x1e4
 8018140:	4313      	orrs	r3, r2
 8018142:	4a24      	ldr	r2, [pc, #144]	@ (80181d4 <find_volume+0x594>)
 8018144:	4293      	cmp	r3, r2
 8018146:	d129      	bne.n	801819c <find_volume+0x55c>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8018148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801814a:	f893 31eb 	ldrb.w	r3, [r3, #491]	@ 0x1eb
 801814e:	061a      	lsls	r2, r3, #24
 8018150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018152:	f893 31ea 	ldrb.w	r3, [r3, #490]	@ 0x1ea
 8018156:	041b      	lsls	r3, r3, #16
 8018158:	431a      	orrs	r2, r3
 801815a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801815c:	f893 31e9 	ldrb.w	r3, [r3, #489]	@ 0x1e9
 8018160:	021b      	lsls	r3, r3, #8
 8018162:	4313      	orrs	r3, r2
 8018164:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8018166:	f892 21e8 	ldrb.w	r2, [r2, #488]	@ 0x1e8
 801816a:	431a      	orrs	r2, r3
 801816c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801816e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8018172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018174:	f893 31ef 	ldrb.w	r3, [r3, #495]	@ 0x1ef
 8018178:	061a      	lsls	r2, r3, #24
 801817a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801817c:	f893 31ee 	ldrb.w	r3, [r3, #494]	@ 0x1ee
 8018180:	041b      	lsls	r3, r3, #16
 8018182:	431a      	orrs	r2, r3
 8018184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018186:	f893 31ed 	ldrb.w	r3, [r3, #493]	@ 0x1ed
 801818a:	021b      	lsls	r3, r3, #8
 801818c:	4313      	orrs	r3, r2
 801818e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8018190:	f892 21ec 	ldrb.w	r2, [r2, #492]	@ 0x1ec
 8018194:	431a      	orrs	r2, r3
 8018196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018198:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 801819c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801819e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80181a2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 80181a6:	4b0c      	ldr	r3, [pc, #48]	@ (80181d8 <find_volume+0x598>)
 80181a8:	881b      	ldrh	r3, [r3, #0]
 80181aa:	3301      	adds	r3, #1
 80181ac:	b29a      	uxth	r2, r3
 80181ae:	4b0a      	ldr	r3, [pc, #40]	@ (80181d8 <find_volume+0x598>)
 80181b0:	801a      	strh	r2, [r3, #0]
 80181b2:	4b09      	ldr	r3, [pc, #36]	@ (80181d8 <find_volume+0x598>)
 80181b4:	881a      	ldrh	r2, [r3, #0]
 80181b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80181b8:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 80181bc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80181be:	f7ff f931 	bl	8017424 <clear_lock>
#endif

	return FR_OK;
 80181c2:	2300      	movs	r3, #0
}
 80181c4:	4618      	mov	r0, r3
 80181c6:	3758      	adds	r7, #88	@ 0x58
 80181c8:	46bd      	mov	sp, r7
 80181ca:	bd80      	pop	{r7, pc}
 80181cc:	ffffaa55 	.word	0xffffaa55
 80181d0:	41615252 	.word	0x41615252
 80181d4:	61417272 	.word	0x61417272
 80181d8:	20002ec4 	.word	0x20002ec4

080181dc <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 80181dc:	b580      	push	{r7, lr}
 80181de:	b084      	sub	sp, #16
 80181e0:	af00      	add	r7, sp, #0
 80181e2:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 80181e4:	687b      	ldr	r3, [r7, #4]
 80181e6:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 80181e8:	68fb      	ldr	r3, [r7, #12]
 80181ea:	2b00      	cmp	r3, #0
 80181ec:	d022      	beq.n	8018234 <validate+0x58>
 80181ee:	68fb      	ldr	r3, [r7, #12]
 80181f0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80181f4:	2b00      	cmp	r3, #0
 80181f6:	d01d      	beq.n	8018234 <validate+0x58>
 80181f8:	68fb      	ldr	r3, [r7, #12]
 80181fa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80181fe:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8018202:	2b00      	cmp	r3, #0
 8018204:	d016      	beq.n	8018234 <validate+0x58>
 8018206:	68fb      	ldr	r3, [r7, #12]
 8018208:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 801820c:	f8b3 2206 	ldrh.w	r2, [r3, #518]	@ 0x206
 8018210:	68fb      	ldr	r3, [r7, #12]
 8018212:	f8b3 3204 	ldrh.w	r3, [r3, #516]	@ 0x204
 8018216:	429a      	cmp	r2, r3
 8018218:	d10c      	bne.n	8018234 <validate+0x58>
 801821a:	68fb      	ldr	r3, [r7, #12]
 801821c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8018220:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8018224:	4618      	mov	r0, r3
 8018226:	f7ff f85d 	bl	80172e4 <disk_status>
 801822a:	4603      	mov	r3, r0
 801822c:	f003 0301 	and.w	r3, r3, #1
 8018230:	2b00      	cmp	r3, #0
 8018232:	d001      	beq.n	8018238 <validate+0x5c>
		return FR_INVALID_OBJECT;
 8018234:	2309      	movs	r3, #9
 8018236:	e000      	b.n	801823a <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8018238:	2300      	movs	r3, #0
}
 801823a:	4618      	mov	r0, r3
 801823c:	3710      	adds	r7, #16
 801823e:	46bd      	mov	sp, r7
 8018240:	bd80      	pop	{r7, pc}
	...

08018244 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8018244:	b580      	push	{r7, lr}
 8018246:	b088      	sub	sp, #32
 8018248:	af00      	add	r7, sp, #0
 801824a:	60f8      	str	r0, [r7, #12]
 801824c:	60b9      	str	r1, [r7, #8]
 801824e:	4613      	mov	r3, r2
 8018250:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8018252:	68bb      	ldr	r3, [r7, #8]
 8018254:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8018256:	f107 0310 	add.w	r3, r7, #16
 801825a:	4618      	mov	r0, r3
 801825c:	f7ff fc3f 	bl	8017ade <get_ldnumber>
 8018260:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8018262:	69fb      	ldr	r3, [r7, #28]
 8018264:	2b00      	cmp	r3, #0
 8018266:	da01      	bge.n	801826c <f_mount+0x28>
 8018268:	230b      	movs	r3, #11
 801826a:	e02d      	b.n	80182c8 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 801826c:	4a18      	ldr	r2, [pc, #96]	@ (80182d0 <f_mount+0x8c>)
 801826e:	69fb      	ldr	r3, [r7, #28]
 8018270:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018274:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8018276:	69bb      	ldr	r3, [r7, #24]
 8018278:	2b00      	cmp	r3, #0
 801827a:	d006      	beq.n	801828a <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 801827c:	69b8      	ldr	r0, [r7, #24]
 801827e:	f7ff f8d1 	bl	8017424 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8018282:	69bb      	ldr	r3, [r7, #24]
 8018284:	2200      	movs	r2, #0
 8018286:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
	}

	if (fs) {
 801828a:	68fb      	ldr	r3, [r7, #12]
 801828c:	2b00      	cmp	r3, #0
 801828e:	d003      	beq.n	8018298 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 8018290:	68fb      	ldr	r3, [r7, #12]
 8018292:	2200      	movs	r2, #0
 8018294:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8018298:	68fa      	ldr	r2, [r7, #12]
 801829a:	490d      	ldr	r1, [pc, #52]	@ (80182d0 <f_mount+0x8c>)
 801829c:	69fb      	ldr	r3, [r7, #28]
 801829e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80182a2:	68fb      	ldr	r3, [r7, #12]
 80182a4:	2b00      	cmp	r3, #0
 80182a6:	d002      	beq.n	80182ae <f_mount+0x6a>
 80182a8:	79fb      	ldrb	r3, [r7, #7]
 80182aa:	2b01      	cmp	r3, #1
 80182ac:	d001      	beq.n	80182b2 <f_mount+0x6e>
 80182ae:	2300      	movs	r3, #0
 80182b0:	e00a      	b.n	80182c8 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 80182b2:	f107 0108 	add.w	r1, r7, #8
 80182b6:	f107 030c 	add.w	r3, r7, #12
 80182ba:	2200      	movs	r2, #0
 80182bc:	4618      	mov	r0, r3
 80182be:	f7ff fcbf 	bl	8017c40 <find_volume>
 80182c2:	4603      	mov	r3, r0
 80182c4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80182c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80182c8:	4618      	mov	r0, r3
 80182ca:	3720      	adds	r7, #32
 80182cc:	46bd      	mov	sp, r7
 80182ce:	bd80      	pop	{r7, pc}
 80182d0:	20002ec0 	.word	0x20002ec0

080182d4 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80182d4:	b580      	push	{r7, lr}
 80182d6:	b08a      	sub	sp, #40	@ 0x28
 80182d8:	af00      	add	r7, sp, #0
 80182da:	60f8      	str	r0, [r7, #12]
 80182dc:	60b9      	str	r1, [r7, #8]
 80182de:	607a      	str	r2, [r7, #4]
 80182e0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 80182e2:	68bb      	ldr	r3, [r7, #8]
 80182e4:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 80182e6:	683b      	ldr	r3, [r7, #0]
 80182e8:	2200      	movs	r2, #0
 80182ea:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 80182ec:	68f8      	ldr	r0, [r7, #12]
 80182ee:	f7ff ff75 	bl	80181dc <validate>
 80182f2:	4603      	mov	r3, r0
 80182f4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80182f6:	7dfb      	ldrb	r3, [r7, #23]
 80182f8:	2b00      	cmp	r3, #0
 80182fa:	d001      	beq.n	8018300 <f_write+0x2c>
 80182fc:	7dfb      	ldrb	r3, [r7, #23]
 80182fe:	e192      	b.n	8018626 <f_write+0x352>
	if (fp->err)							/* Check error */
 8018300:	68fb      	ldr	r3, [r7, #12]
 8018302:	f893 3207 	ldrb.w	r3, [r3, #519]	@ 0x207
 8018306:	2b00      	cmp	r3, #0
 8018308:	d003      	beq.n	8018312 <f_write+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 801830a:	68fb      	ldr	r3, [r7, #12]
 801830c:	f893 3207 	ldrb.w	r3, [r3, #519]	@ 0x207
 8018310:	e189      	b.n	8018626 <f_write+0x352>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8018312:	68fb      	ldr	r3, [r7, #12]
 8018314:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 8018318:	f003 0302 	and.w	r3, r3, #2
 801831c:	2b00      	cmp	r3, #0
 801831e:	d101      	bne.n	8018324 <f_write+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 8018320:	2307      	movs	r3, #7
 8018322:	e180      	b.n	8018626 <f_write+0x352>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8018324:	68fb      	ldr	r3, [r7, #12]
 8018326:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801832a:	687b      	ldr	r3, [r7, #4]
 801832c:	441a      	add	r2, r3
 801832e:	68fb      	ldr	r3, [r7, #12]
 8018330:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8018334:	429a      	cmp	r2, r3
 8018336:	f080 8158 	bcs.w	80185ea <f_write+0x316>
 801833a:	2300      	movs	r3, #0
 801833c:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 801833e:	e154      	b.n	80185ea <f_write+0x316>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8018340:	68fb      	ldr	r3, [r7, #12]
 8018342:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8018346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801834a:	2b00      	cmp	r3, #0
 801834c:	f040 8114 	bne.w	8018578 <f_write+0x2a4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8018350:	68fb      	ldr	r3, [r7, #12]
 8018352:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8018356:	0a5b      	lsrs	r3, r3, #9
 8018358:	b2da      	uxtb	r2, r3
 801835a:	68fb      	ldr	r3, [r7, #12]
 801835c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8018360:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8018364:	3b01      	subs	r3, #1
 8018366:	b2db      	uxtb	r3, r3
 8018368:	4013      	ands	r3, r2
 801836a:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 801836c:	7dbb      	ldrb	r3, [r7, #22]
 801836e:	2b00      	cmp	r3, #0
 8018370:	d151      	bne.n	8018416 <f_write+0x142>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8018372:	68fb      	ldr	r3, [r7, #12]
 8018374:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8018378:	2b00      	cmp	r3, #0
 801837a:	d10f      	bne.n	801839c <f_write+0xc8>
					clst = fp->sclust;		/* Follow from the origin */
 801837c:	68fb      	ldr	r3, [r7, #12]
 801837e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8018382:	627b      	str	r3, [r7, #36]	@ 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8018384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018386:	2b00      	cmp	r3, #0
 8018388:	d121      	bne.n	80183ce <f_write+0xfa>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 801838a:	68fb      	ldr	r3, [r7, #12]
 801838c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8018390:	2100      	movs	r1, #0
 8018392:	4618      	mov	r0, r3
 8018394:	f7ff fad1 	bl	801793a <create_chain>
 8018398:	6278      	str	r0, [r7, #36]	@ 0x24
 801839a:	e018      	b.n	80183ce <f_write+0xfa>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 801839c:	68fb      	ldr	r3, [r7, #12]
 801839e:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 80183a2:	2b00      	cmp	r3, #0
 80183a4:	d008      	beq.n	80183b8 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80183a6:	68fb      	ldr	r3, [r7, #12]
 80183a8:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 80183ac:	4619      	mov	r1, r3
 80183ae:	68f8      	ldr	r0, [r7, #12]
 80183b0:	f7ff fb60 	bl	8017a74 <clmt_clust>
 80183b4:	6278      	str	r0, [r7, #36]	@ 0x24
 80183b6:	e00a      	b.n	80183ce <f_write+0xfa>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80183b8:	68fb      	ldr	r3, [r7, #12]
 80183ba:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80183be:	68fb      	ldr	r3, [r7, #12]
 80183c0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80183c4:	4619      	mov	r1, r3
 80183c6:	4610      	mov	r0, r2
 80183c8:	f7ff fab7 	bl	801793a <create_chain>
 80183cc:	6278      	str	r0, [r7, #36]	@ 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80183ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80183d0:	2b00      	cmp	r3, #0
 80183d2:	f000 810f 	beq.w	80185f4 <f_write+0x320>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 80183d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80183d8:	2b01      	cmp	r3, #1
 80183da:	d105      	bne.n	80183e8 <f_write+0x114>
 80183dc:	68fb      	ldr	r3, [r7, #12]
 80183de:	2202      	movs	r2, #2
 80183e0:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 80183e4:	2302      	movs	r3, #2
 80183e6:	e11e      	b.n	8018626 <f_write+0x352>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80183e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80183ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80183ee:	d105      	bne.n	80183fc <f_write+0x128>
 80183f0:	68fb      	ldr	r3, [r7, #12]
 80183f2:	2201      	movs	r2, #1
 80183f4:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 80183f8:	2301      	movs	r3, #1
 80183fa:	e114      	b.n	8018626 <f_write+0x352>
				fp->clust = clst;			/* Update current cluster */
 80183fc:	68fb      	ldr	r3, [r7, #12]
 80183fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018400:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8018404:	68fb      	ldr	r3, [r7, #12]
 8018406:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801840a:	2b00      	cmp	r3, #0
 801840c:	d103      	bne.n	8018416 <f_write+0x142>
 801840e:	68fb      	ldr	r3, [r7, #12]
 8018410:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018412:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8018416:	68fb      	ldr	r3, [r7, #12]
 8018418:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 801841c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8018420:	2b00      	cmp	r3, #0
 8018422:	d01d      	beq.n	8018460 <f_write+0x18c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8018424:	68fb      	ldr	r3, [r7, #12]
 8018426:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 801842a:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 801842e:	68f9      	ldr	r1, [r7, #12]
 8018430:	68fb      	ldr	r3, [r7, #12]
 8018432:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8018436:	2301      	movs	r3, #1
 8018438:	f7fe ffb4 	bl	80173a4 <disk_write>
 801843c:	4603      	mov	r3, r0
 801843e:	2b00      	cmp	r3, #0
 8018440:	d005      	beq.n	801844e <f_write+0x17a>
					ABORT(fp->fs, FR_DISK_ERR);
 8018442:	68fb      	ldr	r3, [r7, #12]
 8018444:	2201      	movs	r2, #1
 8018446:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 801844a:	2301      	movs	r3, #1
 801844c:	e0eb      	b.n	8018626 <f_write+0x352>
				fp->flag &= ~FA__DIRTY;
 801844e:	68fb      	ldr	r3, [r7, #12]
 8018450:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 8018454:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8018458:	b2da      	uxtb	r2, r3
 801845a:	68fb      	ldr	r3, [r7, #12]
 801845c:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8018460:	68fb      	ldr	r3, [r7, #12]
 8018462:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8018466:	68fb      	ldr	r3, [r7, #12]
 8018468:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801846c:	4619      	mov	r1, r3
 801846e:	4610      	mov	r0, r2
 8018470:	f7ff f879 	bl	8017566 <clust2sect>
 8018474:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8018476:	693b      	ldr	r3, [r7, #16]
 8018478:	2b00      	cmp	r3, #0
 801847a:	d105      	bne.n	8018488 <f_write+0x1b4>
 801847c:	68fb      	ldr	r3, [r7, #12]
 801847e:	2202      	movs	r2, #2
 8018480:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8018484:	2302      	movs	r3, #2
 8018486:	e0ce      	b.n	8018626 <f_write+0x352>
			sect += csect;
 8018488:	7dbb      	ldrb	r3, [r7, #22]
 801848a:	693a      	ldr	r2, [r7, #16]
 801848c:	4413      	add	r3, r2
 801848e:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8018490:	687b      	ldr	r3, [r7, #4]
 8018492:	0a5b      	lsrs	r3, r3, #9
 8018494:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8018496:	69fb      	ldr	r3, [r7, #28]
 8018498:	2b00      	cmp	r3, #0
 801849a:	d048      	beq.n	801852e <f_write+0x25a>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 801849c:	7dba      	ldrb	r2, [r7, #22]
 801849e:	69fb      	ldr	r3, [r7, #28]
 80184a0:	4413      	add	r3, r2
 80184a2:	68fa      	ldr	r2, [r7, #12]
 80184a4:	f8d2 2200 	ldr.w	r2, [r2, #512]	@ 0x200
 80184a8:	f892 2202 	ldrb.w	r2, [r2, #514]	@ 0x202
 80184ac:	4293      	cmp	r3, r2
 80184ae:	d908      	bls.n	80184c2 <f_write+0x1ee>
					cc = fp->fs->csize - csect;
 80184b0:	68fb      	ldr	r3, [r7, #12]
 80184b2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80184b6:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 80184ba:	461a      	mov	r2, r3
 80184bc:	7dbb      	ldrb	r3, [r7, #22]
 80184be:	1ad3      	subs	r3, r2, r3
 80184c0:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 80184c2:	68fb      	ldr	r3, [r7, #12]
 80184c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80184c8:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 80184cc:	69fb      	ldr	r3, [r7, #28]
 80184ce:	693a      	ldr	r2, [r7, #16]
 80184d0:	69b9      	ldr	r1, [r7, #24]
 80184d2:	f7fe ff67 	bl	80173a4 <disk_write>
 80184d6:	4603      	mov	r3, r0
 80184d8:	2b00      	cmp	r3, #0
 80184da:	d005      	beq.n	80184e8 <f_write+0x214>
					ABORT(fp->fs, FR_DISK_ERR);
 80184dc:	68fb      	ldr	r3, [r7, #12]
 80184de:	2201      	movs	r2, #1
 80184e0:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 80184e4:	2301      	movs	r3, #1
 80184e6:	e09e      	b.n	8018626 <f_write+0x352>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80184e8:	68fb      	ldr	r3, [r7, #12]
 80184ea:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 80184ee:	693b      	ldr	r3, [r7, #16]
 80184f0:	1ad3      	subs	r3, r2, r3
 80184f2:	69fa      	ldr	r2, [r7, #28]
 80184f4:	429a      	cmp	r2, r3
 80184f6:	d916      	bls.n	8018526 <f_write+0x252>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 80184f8:	68f8      	ldr	r0, [r7, #12]
 80184fa:	68fb      	ldr	r3, [r7, #12]
 80184fc:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8018500:	693b      	ldr	r3, [r7, #16]
 8018502:	1ad3      	subs	r3, r2, r3
 8018504:	025b      	lsls	r3, r3, #9
 8018506:	69ba      	ldr	r2, [r7, #24]
 8018508:	4413      	add	r3, r2
 801850a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801850e:	4619      	mov	r1, r3
 8018510:	f7fe ff68 	bl	80173e4 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 8018514:	68fb      	ldr	r3, [r7, #12]
 8018516:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 801851a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801851e:	b2da      	uxtb	r2, r3
 8018520:	68fb      	ldr	r3, [r7, #12]
 8018522:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8018526:	69fb      	ldr	r3, [r7, #28]
 8018528:	025b      	lsls	r3, r3, #9
 801852a:	623b      	str	r3, [r7, #32]
				continue;
 801852c:	e047      	b.n	80185be <f_write+0x2ea>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 801852e:	68fb      	ldr	r3, [r7, #12]
 8018530:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018534:	693a      	ldr	r2, [r7, #16]
 8018536:	429a      	cmp	r2, r3
 8018538:	d01a      	beq.n	8018570 <f_write+0x29c>
				if (fp->fptr < fp->fsize &&
 801853a:	68fb      	ldr	r3, [r7, #12]
 801853c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8018540:	68fb      	ldr	r3, [r7, #12]
 8018542:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8018546:	429a      	cmp	r2, r3
 8018548:	d212      	bcs.n	8018570 <f_write+0x29c>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 801854a:	68fb      	ldr	r3, [r7, #12]
 801854c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8018550:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 8018554:	68f9      	ldr	r1, [r7, #12]
 8018556:	2301      	movs	r3, #1
 8018558:	693a      	ldr	r2, [r7, #16]
 801855a:	f7fe ff03 	bl	8017364 <disk_read>
 801855e:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 8018560:	2b00      	cmp	r3, #0
 8018562:	d005      	beq.n	8018570 <f_write+0x29c>
						ABORT(fp->fs, FR_DISK_ERR);
 8018564:	68fb      	ldr	r3, [r7, #12]
 8018566:	2201      	movs	r2, #1
 8018568:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 801856c:	2301      	movs	r3, #1
 801856e:	e05a      	b.n	8018626 <f_write+0x352>
			}
#endif
			fp->dsect = sect;
 8018570:	68fb      	ldr	r3, [r7, #12]
 8018572:	693a      	ldr	r2, [r7, #16]
 8018574:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8018578:	68fb      	ldr	r3, [r7, #12]
 801857a:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 801857e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018582:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8018586:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8018588:	6a3a      	ldr	r2, [r7, #32]
 801858a:	687b      	ldr	r3, [r7, #4]
 801858c:	429a      	cmp	r2, r3
 801858e:	d901      	bls.n	8018594 <f_write+0x2c0>
 8018590:	687b      	ldr	r3, [r7, #4]
 8018592:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8018594:	68fb      	ldr	r3, [r7, #12]
 8018596:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 801859a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801859e:	68fa      	ldr	r2, [r7, #12]
 80185a0:	4413      	add	r3, r2
 80185a2:	6a3a      	ldr	r2, [r7, #32]
 80185a4:	69b9      	ldr	r1, [r7, #24]
 80185a6:	4618      	mov	r0, r3
 80185a8:	f7fe ff1c 	bl	80173e4 <mem_cpy>
		fp->flag |= FA__DIRTY;
 80185ac:	68fb      	ldr	r3, [r7, #12]
 80185ae:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 80185b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80185b6:	b2da      	uxtb	r2, r3
 80185b8:	68fb      	ldr	r3, [r7, #12]
 80185ba:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 80185be:	69ba      	ldr	r2, [r7, #24]
 80185c0:	6a3b      	ldr	r3, [r7, #32]
 80185c2:	4413      	add	r3, r2
 80185c4:	61bb      	str	r3, [r7, #24]
 80185c6:	68fb      	ldr	r3, [r7, #12]
 80185c8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80185cc:	6a3b      	ldr	r3, [r7, #32]
 80185ce:	441a      	add	r2, r3
 80185d0:	68fb      	ldr	r3, [r7, #12]
 80185d2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
 80185d6:	683b      	ldr	r3, [r7, #0]
 80185d8:	681a      	ldr	r2, [r3, #0]
 80185da:	6a3b      	ldr	r3, [r7, #32]
 80185dc:	441a      	add	r2, r3
 80185de:	683b      	ldr	r3, [r7, #0]
 80185e0:	601a      	str	r2, [r3, #0]
 80185e2:	687a      	ldr	r2, [r7, #4]
 80185e4:	6a3b      	ldr	r3, [r7, #32]
 80185e6:	1ad3      	subs	r3, r2, r3
 80185e8:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80185ea:	687b      	ldr	r3, [r7, #4]
 80185ec:	2b00      	cmp	r3, #0
 80185ee:	f47f aea7 	bne.w	8018340 <f_write+0x6c>
 80185f2:	e000      	b.n	80185f6 <f_write+0x322>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80185f4:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 80185f6:	68fb      	ldr	r3, [r7, #12]
 80185f8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80185fc:	68fb      	ldr	r3, [r7, #12]
 80185fe:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8018602:	429a      	cmp	r2, r3
 8018604:	d905      	bls.n	8018612 <f_write+0x33e>
 8018606:	68fb      	ldr	r3, [r7, #12]
 8018608:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801860c:	68fb      	ldr	r3, [r7, #12]
 801860e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8018612:	68fb      	ldr	r3, [r7, #12]
 8018614:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 8018618:	f043 0320 	orr.w	r3, r3, #32
 801861c:	b2da      	uxtb	r2, r3
 801861e:	68fb      	ldr	r3, [r7, #12]
 8018620:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206

	LEAVE_FF(fp->fs, FR_OK);
 8018624:	2300      	movs	r3, #0
}
 8018626:	4618      	mov	r0, r3
 8018628:	3728      	adds	r7, #40	@ 0x28
 801862a:	46bd      	mov	sp, r7
 801862c:	bd80      	pop	{r7, pc}
	...

08018630 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8018630:	b480      	push	{r7}
 8018632:	b087      	sub	sp, #28
 8018634:	af00      	add	r7, sp, #0
 8018636:	60f8      	str	r0, [r7, #12]
 8018638:	60b9      	str	r1, [r7, #8]
 801863a:	4613      	mov	r3, r2
 801863c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801863e:	2301      	movs	r3, #1
 8018640:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8018642:	2300      	movs	r3, #0
 8018644:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8018646:	4b1f      	ldr	r3, [pc, #124]	@ (80186c4 <FATFS_LinkDriverEx+0x94>)
 8018648:	7a5b      	ldrb	r3, [r3, #9]
 801864a:	b2db      	uxtb	r3, r3
 801864c:	2b01      	cmp	r3, #1
 801864e:	d831      	bhi.n	80186b4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8018650:	4b1c      	ldr	r3, [pc, #112]	@ (80186c4 <FATFS_LinkDriverEx+0x94>)
 8018652:	7a5b      	ldrb	r3, [r3, #9]
 8018654:	b2db      	uxtb	r3, r3
 8018656:	461a      	mov	r2, r3
 8018658:	4b1a      	ldr	r3, [pc, #104]	@ (80186c4 <FATFS_LinkDriverEx+0x94>)
 801865a:	2100      	movs	r1, #0
 801865c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 801865e:	4b19      	ldr	r3, [pc, #100]	@ (80186c4 <FATFS_LinkDriverEx+0x94>)
 8018660:	7a5b      	ldrb	r3, [r3, #9]
 8018662:	b2db      	uxtb	r3, r3
 8018664:	4a17      	ldr	r2, [pc, #92]	@ (80186c4 <FATFS_LinkDriverEx+0x94>)
 8018666:	009b      	lsls	r3, r3, #2
 8018668:	4413      	add	r3, r2
 801866a:	68fa      	ldr	r2, [r7, #12]
 801866c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 801866e:	4b15      	ldr	r3, [pc, #84]	@ (80186c4 <FATFS_LinkDriverEx+0x94>)
 8018670:	7a5b      	ldrb	r3, [r3, #9]
 8018672:	b2db      	uxtb	r3, r3
 8018674:	461a      	mov	r2, r3
 8018676:	4b13      	ldr	r3, [pc, #76]	@ (80186c4 <FATFS_LinkDriverEx+0x94>)
 8018678:	4413      	add	r3, r2
 801867a:	79fa      	ldrb	r2, [r7, #7]
 801867c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801867e:	4b11      	ldr	r3, [pc, #68]	@ (80186c4 <FATFS_LinkDriverEx+0x94>)
 8018680:	7a5b      	ldrb	r3, [r3, #9]
 8018682:	b2db      	uxtb	r3, r3
 8018684:	1c5a      	adds	r2, r3, #1
 8018686:	b2d1      	uxtb	r1, r2
 8018688:	4a0e      	ldr	r2, [pc, #56]	@ (80186c4 <FATFS_LinkDriverEx+0x94>)
 801868a:	7251      	strb	r1, [r2, #9]
 801868c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801868e:	7dbb      	ldrb	r3, [r7, #22]
 8018690:	3330      	adds	r3, #48	@ 0x30
 8018692:	b2da      	uxtb	r2, r3
 8018694:	68bb      	ldr	r3, [r7, #8]
 8018696:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8018698:	68bb      	ldr	r3, [r7, #8]
 801869a:	3301      	adds	r3, #1
 801869c:	223a      	movs	r2, #58	@ 0x3a
 801869e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80186a0:	68bb      	ldr	r3, [r7, #8]
 80186a2:	3302      	adds	r3, #2
 80186a4:	222f      	movs	r2, #47	@ 0x2f
 80186a6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80186a8:	68bb      	ldr	r3, [r7, #8]
 80186aa:	3303      	adds	r3, #3
 80186ac:	2200      	movs	r2, #0
 80186ae:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80186b0:	2300      	movs	r3, #0
 80186b2:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 80186b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80186b6:	4618      	mov	r0, r3
 80186b8:	371c      	adds	r7, #28
 80186ba:	46bd      	mov	sp, r7
 80186bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186c0:	4770      	bx	lr
 80186c2:	bf00      	nop
 80186c4:	20002ee0 	.word	0x20002ee0

080186c8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 80186c8:	b580      	push	{r7, lr}
 80186ca:	b082      	sub	sp, #8
 80186cc:	af00      	add	r7, sp, #0
 80186ce:	6078      	str	r0, [r7, #4]
 80186d0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80186d2:	2200      	movs	r2, #0
 80186d4:	6839      	ldr	r1, [r7, #0]
 80186d6:	6878      	ldr	r0, [r7, #4]
 80186d8:	f7ff ffaa 	bl	8018630 <FATFS_LinkDriverEx>
 80186dc:	4603      	mov	r3, r0
}
 80186de:	4618      	mov	r0, r3
 80186e0:	3708      	adds	r7, #8
 80186e2:	46bd      	mov	sp, r7
 80186e4:	bd80      	pop	{r7, pc}
	...

080186e8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80186e8:	b580      	push	{r7, lr}
 80186ea:	b082      	sub	sp, #8
 80186ec:	af00      	add	r7, sp, #0
 80186ee:	4603      	mov	r3, r0
 80186f0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80186f2:	4b0b      	ldr	r3, [pc, #44]	@ (8018720 <SD_initialize+0x38>)
 80186f4:	2201      	movs	r2, #1
 80186f6:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 80186f8:	f7f7 ff0e 	bl	8010518 <BSP_SD_Init>
 80186fc:	4603      	mov	r3, r0
 80186fe:	2b00      	cmp	r3, #0
 8018700:	d107      	bne.n	8018712 <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8018702:	4b07      	ldr	r3, [pc, #28]	@ (8018720 <SD_initialize+0x38>)
 8018704:	781b      	ldrb	r3, [r3, #0]
 8018706:	b2db      	uxtb	r3, r3
 8018708:	f023 0301 	bic.w	r3, r3, #1
 801870c:	b2da      	uxtb	r2, r3
 801870e:	4b04      	ldr	r3, [pc, #16]	@ (8018720 <SD_initialize+0x38>)
 8018710:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8018712:	4b03      	ldr	r3, [pc, #12]	@ (8018720 <SD_initialize+0x38>)
 8018714:	781b      	ldrb	r3, [r3, #0]
 8018716:	b2db      	uxtb	r3, r3
}
 8018718:	4618      	mov	r0, r3
 801871a:	3708      	adds	r7, #8
 801871c:	46bd      	mov	sp, r7
 801871e:	bd80      	pop	{r7, pc}
 8018720:	200003f4 	.word	0x200003f4

08018724 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8018724:	b580      	push	{r7, lr}
 8018726:	b082      	sub	sp, #8
 8018728:	af00      	add	r7, sp, #0
 801872a:	4603      	mov	r3, r0
 801872c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 801872e:	4b0b      	ldr	r3, [pc, #44]	@ (801875c <SD_status+0x38>)
 8018730:	2201      	movs	r2, #1
 8018732:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetStatus() == MSD_OK)
 8018734:	f7f8 faaf 	bl	8010c96 <BSP_SD_GetStatus>
 8018738:	4603      	mov	r3, r0
 801873a:	2b00      	cmp	r3, #0
 801873c:	d107      	bne.n	801874e <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 801873e:	4b07      	ldr	r3, [pc, #28]	@ (801875c <SD_status+0x38>)
 8018740:	781b      	ldrb	r3, [r3, #0]
 8018742:	b2db      	uxtb	r3, r3
 8018744:	f023 0301 	bic.w	r3, r3, #1
 8018748:	b2da      	uxtb	r2, r3
 801874a:	4b04      	ldr	r3, [pc, #16]	@ (801875c <SD_status+0x38>)
 801874c:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 801874e:	4b03      	ldr	r3, [pc, #12]	@ (801875c <SD_status+0x38>)
 8018750:	781b      	ldrb	r3, [r3, #0]
 8018752:	b2db      	uxtb	r3, r3
}
 8018754:	4618      	mov	r0, r3
 8018756:	3708      	adds	r7, #8
 8018758:	46bd      	mov	sp, r7
 801875a:	bd80      	pop	{r7, pc}
 801875c:	200003f4 	.word	0x200003f4

08018760 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8018760:	b5b0      	push	{r4, r5, r7, lr}
 8018762:	b088      	sub	sp, #32
 8018764:	af02      	add	r7, sp, #8
 8018766:	60b9      	str	r1, [r7, #8]
 8018768:	607a      	str	r2, [r7, #4]
 801876a:	603b      	str	r3, [r7, #0]
 801876c:	4603      	mov	r3, r0
 801876e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_OK;
 8018770:	2300      	movs	r3, #0
 8018772:	75fb      	strb	r3, [r7, #23]
  
//  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
//                       (uint64_t) (sector * BLOCK_SIZE), 
//                       BLOCK_SIZE, 
//                       count) != MSD_OK)
  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 8018774:	687b      	ldr	r3, [r7, #4]
 8018776:	2200      	movs	r2, #0
 8018778:	461c      	mov	r4, r3
 801877a:	4615      	mov	r5, r2
 801877c:	683b      	ldr	r3, [r7, #0]
 801877e:	9301      	str	r3, [sp, #4]
 8018780:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8018784:	9300      	str	r3, [sp, #0]
 8018786:	4622      	mov	r2, r4
 8018788:	462b      	mov	r3, r5
 801878a:	68b8      	ldr	r0, [r7, #8]
 801878c:	f7f7 ff1e 	bl	80105cc <BSP_SD_ReadBlocks>
 8018790:	4603      	mov	r3, r0
 8018792:	2b00      	cmp	r3, #0
 8018794:	d001      	beq.n	801879a <SD_read+0x3a>
                       (uint64_t) (sector), 
                       BLOCK_SIZE, 
                       count) != MSD_OK)
  {
    res = RES_ERROR;
 8018796:	2301      	movs	r3, #1
 8018798:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 801879a:	7dfb      	ldrb	r3, [r7, #23]
}
 801879c:	4618      	mov	r0, r3
 801879e:	3718      	adds	r7, #24
 80187a0:	46bd      	mov	sp, r7
 80187a2:	bdb0      	pop	{r4, r5, r7, pc}

080187a4 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80187a4:	b5b0      	push	{r4, r5, r7, lr}
 80187a6:	b088      	sub	sp, #32
 80187a8:	af02      	add	r7, sp, #8
 80187aa:	60b9      	str	r1, [r7, #8]
 80187ac:	607a      	str	r2, [r7, #4]
 80187ae:	603b      	str	r3, [r7, #0]
 80187b0:	4603      	mov	r3, r0
 80187b2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_OK;
 80187b4:	2300      	movs	r3, #0
 80187b6:	75fb      	strb	r3, [r7, #23]
  
//  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
//                        (uint64_t)(sector * BLOCK_SIZE), 
//                        BLOCK_SIZE, count) != MSD_OK)
  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 80187b8:	687b      	ldr	r3, [r7, #4]
 80187ba:	2200      	movs	r2, #0
 80187bc:	461c      	mov	r4, r3
 80187be:	4615      	mov	r5, r2
 80187c0:	683b      	ldr	r3, [r7, #0]
 80187c2:	9301      	str	r3, [sp, #4]
 80187c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80187c8:	9300      	str	r3, [sp, #0]
 80187ca:	4622      	mov	r2, r4
 80187cc:	462b      	mov	r3, r5
 80187ce:	68b8      	ldr	r0, [r7, #8]
 80187d0:	f7f7 ff74 	bl	80106bc <BSP_SD_WriteBlocks>
 80187d4:	4603      	mov	r3, r0
 80187d6:	2b00      	cmp	r3, #0
 80187d8:	d001      	beq.n	80187de <SD_write+0x3a>
                        (uint64_t)(sector), 
                        BLOCK_SIZE, count) != MSD_OK)
  {
    res = RES_ERROR;
 80187da:	2301      	movs	r3, #1
 80187dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 80187de:	7dfb      	ldrb	r3, [r7, #23]
}
 80187e0:	4618      	mov	r0, r3
 80187e2:	3718      	adds	r7, #24
 80187e4:	46bd      	mov	sp, r7
 80187e6:	bdb0      	pop	{r4, r5, r7, pc}

080187e8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80187e8:	b580      	push	{r7, lr}
 80187ea:	b098      	sub	sp, #96	@ 0x60
 80187ec:	af00      	add	r7, sp, #0
 80187ee:	4603      	mov	r3, r0
 80187f0:	603a      	str	r2, [r7, #0]
 80187f2:	71fb      	strb	r3, [r7, #7]
 80187f4:	460b      	mov	r3, r1
 80187f6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80187f8:	2301      	movs	r3, #1
 80187fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80187fe:	4b1f      	ldr	r3, [pc, #124]	@ (801887c <SD_ioctl+0x94>)
 8018800:	781b      	ldrb	r3, [r3, #0]
 8018802:	b2db      	uxtb	r3, r3
 8018804:	f003 0301 	and.w	r3, r3, #1
 8018808:	2b00      	cmp	r3, #0
 801880a:	d001      	beq.n	8018810 <SD_ioctl+0x28>
 801880c:	2303      	movs	r3, #3
 801880e:	e030      	b.n	8018872 <SD_ioctl+0x8a>
  
  switch (cmd)
 8018810:	79bb      	ldrb	r3, [r7, #6]
 8018812:	2b03      	cmp	r3, #3
 8018814:	d828      	bhi.n	8018868 <SD_ioctl+0x80>
 8018816:	a201      	add	r2, pc, #4	@ (adr r2, 801881c <SD_ioctl+0x34>)
 8018818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801881c:	0801882d 	.word	0x0801882d
 8018820:	08018835 	.word	0x08018835
 8018824:	0801884f 	.word	0x0801884f
 8018828:	0801885f 	.word	0x0801885f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 801882c:	2300      	movs	r3, #0
 801882e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    break;
 8018832:	e01c      	b.n	801886e <SD_ioctl+0x86>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8018834:	f107 030c 	add.w	r3, r7, #12
 8018838:	4618      	mov	r0, r3
 801883a:	f7f7 fe8f 	bl	801055c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.CardCapacity / BLOCK_SIZE;
 801883e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018840:	0a5a      	lsrs	r2, r3, #9
 8018842:	683b      	ldr	r3, [r7, #0]
 8018844:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8018846:	2300      	movs	r3, #0
 8018848:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    break;
 801884c:	e00f      	b.n	801886e <SD_ioctl+0x86>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    *(WORD*)buff = BLOCK_SIZE;
 801884e:	683b      	ldr	r3, [r7, #0]
 8018850:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018854:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8018856:	2300      	movs	r3, #0
 8018858:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    break;
 801885c:	e007      	b.n	801886e <SD_ioctl+0x86>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    *(DWORD*)buff = BLOCK_SIZE;
 801885e:	683b      	ldr	r3, [r7, #0]
 8018860:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018864:	601a      	str	r2, [r3, #0]
    break;
 8018866:	e002      	b.n	801886e <SD_ioctl+0x86>
  
  default:
    res = RES_PARERR;
 8018868:	2304      	movs	r3, #4
 801886a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }
  
  return res;
 801886e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8018872:	4618      	mov	r0, r3
 8018874:	3760      	adds	r7, #96	@ 0x60
 8018876:	46bd      	mov	sp, r7
 8018878:	bd80      	pop	{r7, pc}
 801887a:	bf00      	nop
 801887c:	200003f4 	.word	0x200003f4

08018880 <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8018880:	b580      	push	{r7, lr}
 8018882:	b084      	sub	sp, #16
 8018884:	af00      	add	r7, sp, #0
 8018886:	6078      	str	r0, [r7, #4]
 8018888:	460b      	mov	r3, r1
 801888a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 801888c:	2300      	movs	r3, #0
 801888e:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8018890:	687b      	ldr	r3, [r7, #4]
 8018892:	7c1b      	ldrb	r3, [r3, #16]
 8018894:	2b00      	cmp	r3, #0
 8018896:	d10e      	bne.n	80188b6 <USBD_CDC_Init+0x36>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8018898:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801889c:	2202      	movs	r2, #2
 801889e:	2181      	movs	r1, #129	@ 0x81
 80188a0:	6878      	ldr	r0, [r7, #4]
 80188a2:	f7ed fb1a 	bl	8005eda <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 80188a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80188aa:	2202      	movs	r2, #2
 80188ac:	2101      	movs	r1, #1
 80188ae:	6878      	ldr	r0, [r7, #4]
 80188b0:	f7ed fb13 	bl	8005eda <USBD_LL_OpenEP>
 80188b4:	e00b      	b.n	80188ce <USBD_CDC_Init+0x4e>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 80188b6:	2340      	movs	r3, #64	@ 0x40
 80188b8:	2202      	movs	r2, #2
 80188ba:	2181      	movs	r1, #129	@ 0x81
 80188bc:	6878      	ldr	r0, [r7, #4]
 80188be:	f7ed fb0c 	bl	8005eda <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 80188c2:	2340      	movs	r3, #64	@ 0x40
 80188c4:	2202      	movs	r2, #2
 80188c6:	2101      	movs	r1, #1
 80188c8:	6878      	ldr	r0, [r7, #4]
 80188ca:	f7ed fb06 	bl	8005eda <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 80188ce:	2308      	movs	r3, #8
 80188d0:	2203      	movs	r2, #3
 80188d2:	2182      	movs	r1, #130	@ 0x82
 80188d4:	6878      	ldr	r0, [r7, #4]
 80188d6:	f7ed fb00 	bl	8005eda <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 80188da:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80188de:	f001 febd 	bl	801a65c <malloc>
 80188e2:	4603      	mov	r3, r0
 80188e4:	461a      	mov	r2, r3
 80188e6:	687b      	ldr	r3, [r7, #4]
 80188e8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
  
  if(pdev->pClassData == NULL)
 80188ec:	687b      	ldr	r3, [r7, #4]
 80188ee:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80188f2:	2b00      	cmp	r3, #0
 80188f4:	d102      	bne.n	80188fc <USBD_CDC_Init+0x7c>
  {
    ret = 1; 
 80188f6:	2301      	movs	r3, #1
 80188f8:	73fb      	strb	r3, [r7, #15]
 80188fa:	e026      	b.n	801894a <USBD_CDC_Init+0xca>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80188fc:	687b      	ldr	r3, [r7, #4]
 80188fe:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018902:	60bb      	str	r3, [r7, #8]
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8018904:	687b      	ldr	r3, [r7, #4]
 8018906:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 801890a:	681b      	ldr	r3, [r3, #0]
 801890c:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
 801890e:	68bb      	ldr	r3, [r7, #8]
 8018910:	2200      	movs	r2, #0
 8018912:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState =0;
 8018916:	68bb      	ldr	r3, [r7, #8]
 8018918:	2200      	movs	r2, #0
 801891a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 801891e:	687b      	ldr	r3, [r7, #4]
 8018920:	7c1b      	ldrb	r3, [r3, #16]
 8018922:	2b00      	cmp	r3, #0
 8018924:	d109      	bne.n	801893a <USBD_CDC_Init+0xba>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8018926:	68bb      	ldr	r3, [r7, #8]
 8018928:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801892c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8018930:	2101      	movs	r1, #1
 8018932:	6878      	ldr	r0, [r7, #4]
 8018934:	f7ed fb7a 	bl	800602c <USBD_LL_PrepareReceive>
 8018938:	e007      	b.n	801894a <USBD_CDC_Init+0xca>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 801893a:	68bb      	ldr	r3, [r7, #8]
 801893c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8018940:	2340      	movs	r3, #64	@ 0x40
 8018942:	2101      	movs	r1, #1
 8018944:	6878      	ldr	r0, [r7, #4]
 8018946:	f7ed fb71 	bl	800602c <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    
    
  }
  return ret;
 801894a:	7bfb      	ldrb	r3, [r7, #15]
}
 801894c:	4618      	mov	r0, r3
 801894e:	3710      	adds	r7, #16
 8018950:	46bd      	mov	sp, r7
 8018952:	bd80      	pop	{r7, pc}

08018954 <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8018954:	b580      	push	{r7, lr}
 8018956:	b084      	sub	sp, #16
 8018958:	af00      	add	r7, sp, #0
 801895a:	6078      	str	r0, [r7, #4]
 801895c:	460b      	mov	r3, r1
 801895e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 8018960:	2300      	movs	r3, #0
 8018962:	73fb      	strb	r3, [r7, #15]
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8018964:	2181      	movs	r1, #129	@ 0x81
 8018966:	6878      	ldr	r0, [r7, #4]
 8018968:	f7ed fad1 	bl	8005f0e <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 801896c:	2101      	movs	r1, #1
 801896e:	6878      	ldr	r0, [r7, #4]
 8018970:	f7ed facd 	bl	8005f0e <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 8018974:	2182      	movs	r1, #130	@ 0x82
 8018976:	6878      	ldr	r0, [r7, #4]
 8018978:	f7ed fac9 	bl	8005f0e <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 801897c:	687b      	ldr	r3, [r7, #4]
 801897e:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018982:	2b00      	cmp	r3, #0
 8018984:	d00e      	beq.n	80189a4 <USBD_CDC_DeInit+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8018986:	687b      	ldr	r3, [r7, #4]
 8018988:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 801898c:	685b      	ldr	r3, [r3, #4]
 801898e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8018990:	687b      	ldr	r3, [r7, #4]
 8018992:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018996:	4618      	mov	r0, r3
 8018998:	f001 fe68 	bl	801a66c <free>
    pdev->pClassData = NULL;
 801899c:	687b      	ldr	r3, [r7, #4]
 801899e:	2200      	movs	r2, #0
 80189a0:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
  }
  
  return ret;
 80189a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80189a6:	4618      	mov	r0, r3
 80189a8:	3710      	adds	r7, #16
 80189aa:	46bd      	mov	sp, r7
 80189ac:	bd80      	pop	{r7, pc}
	...

080189b0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 80189b0:	b580      	push	{r7, lr}
 80189b2:	b084      	sub	sp, #16
 80189b4:	af00      	add	r7, sp, #0
 80189b6:	6078      	str	r0, [r7, #4]
 80189b8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80189ba:	687b      	ldr	r3, [r7, #4]
 80189bc:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80189c0:	60fb      	str	r3, [r7, #12]
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80189c2:	683b      	ldr	r3, [r7, #0]
 80189c4:	781b      	ldrb	r3, [r3, #0]
 80189c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80189ca:	2b00      	cmp	r3, #0
 80189cc:	d039      	beq.n	8018a42 <USBD_CDC_Setup+0x92>
 80189ce:	2b20      	cmp	r3, #32
 80189d0:	d143      	bne.n	8018a5a <USBD_CDC_Setup+0xaa>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 80189d2:	683b      	ldr	r3, [r7, #0]
 80189d4:	88db      	ldrh	r3, [r3, #6]
 80189d6:	2b00      	cmp	r3, #0
 80189d8:	d029      	beq.n	8018a2e <USBD_CDC_Setup+0x7e>
    {
      if (req->bmRequest & 0x80)
 80189da:	683b      	ldr	r3, [r7, #0]
 80189dc:	781b      	ldrb	r3, [r3, #0]
 80189de:	b25b      	sxtb	r3, r3
 80189e0:	2b00      	cmp	r3, #0
 80189e2:	da11      	bge.n	8018a08 <USBD_CDC_Setup+0x58>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80189e4:	687b      	ldr	r3, [r7, #4]
 80189e6:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80189ea:	689b      	ldr	r3, [r3, #8]
 80189ec:	683a      	ldr	r2, [r7, #0]
 80189ee:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 80189f0:	68f9      	ldr	r1, [r7, #12]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80189f2:	683a      	ldr	r2, [r7, #0]
 80189f4:	88d2      	ldrh	r2, [r2, #6]
 80189f6:	4798      	blx	r3
                                                          req->wLength);
          USBD_CtlSendData (pdev, 
                            (uint8_t *)hcdc->data,
 80189f8:	68f9      	ldr	r1, [r7, #12]
          USBD_CtlSendData (pdev, 
 80189fa:	683b      	ldr	r3, [r7, #0]
 80189fc:	88db      	ldrh	r3, [r3, #6]
 80189fe:	461a      	mov	r2, r3
 8018a00:	6878      	ldr	r0, [r7, #4]
 8018a02:	f001 f832 	bl	8019a6a <USBD_CtlSendData>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t*)req,
                                                        0);
    }
    break;
 8018a06:	e029      	b.n	8018a5c <USBD_CDC_Setup+0xac>
        hcdc->CmdOpCode = req->bRequest;
 8018a08:	683b      	ldr	r3, [r7, #0]
 8018a0a:	785a      	ldrb	r2, [r3, #1]
 8018a0c:	68fb      	ldr	r3, [r7, #12]
 8018a0e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
        hcdc->CmdLength = req->wLength;
 8018a12:	683b      	ldr	r3, [r7, #0]
 8018a14:	88db      	ldrh	r3, [r3, #6]
 8018a16:	b2da      	uxtb	r2, r3
 8018a18:	68fb      	ldr	r3, [r7, #12]
 8018a1a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
                           (uint8_t *)hcdc->data,
 8018a1e:	68f9      	ldr	r1, [r7, #12]
        USBD_CtlPrepareRx (pdev, 
 8018a20:	683b      	ldr	r3, [r7, #0]
 8018a22:	88db      	ldrh	r3, [r3, #6]
 8018a24:	461a      	mov	r2, r3
 8018a26:	6878      	ldr	r0, [r7, #4]
 8018a28:	f001 f84d 	bl	8019ac6 <USBD_CtlPrepareRx>
    break;
 8018a2c:	e016      	b.n	8018a5c <USBD_CDC_Setup+0xac>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8018a2e:	687b      	ldr	r3, [r7, #4]
 8018a30:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8018a34:	689b      	ldr	r3, [r3, #8]
 8018a36:	683a      	ldr	r2, [r7, #0]
 8018a38:	7850      	ldrb	r0, [r2, #1]
 8018a3a:	2200      	movs	r2, #0
 8018a3c:	6839      	ldr	r1, [r7, #0]
 8018a3e:	4798      	blx	r3
    break;
 8018a40:	e00c      	b.n	8018a5c <USBD_CDC_Setup+0xac>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8018a42:	683b      	ldr	r3, [r7, #0]
 8018a44:	785b      	ldrb	r3, [r3, #1]
 8018a46:	2b0a      	cmp	r3, #10
 8018a48:	d001      	beq.n	8018a4e <USBD_CDC_Setup+0x9e>
 8018a4a:	2b0b      	cmp	r3, #11
                        &ifalt,
                        1);
      break;
      
    case USB_REQ_SET_INTERFACE :
      break;
 8018a4c:	e005      	b.n	8018a5a <USBD_CDC_Setup+0xaa>
      USBD_CtlSendData (pdev,
 8018a4e:	2201      	movs	r2, #1
 8018a50:	4905      	ldr	r1, [pc, #20]	@ (8018a68 <USBD_CDC_Setup+0xb8>)
 8018a52:	6878      	ldr	r0, [r7, #4]
 8018a54:	f001 f809 	bl	8019a6a <USBD_CtlSendData>
      break;
 8018a58:	bf00      	nop
    }
 
  default: 
    break;
 8018a5a:	bf00      	nop
  }
  return USBD_OK;
 8018a5c:	2300      	movs	r3, #0
}
 8018a5e:	4618      	mov	r0, r3
 8018a60:	3710      	adds	r7, #16
 8018a62:	46bd      	mov	sp, r7
 8018a64:	bd80      	pop	{r7, pc}
 8018a66:	bf00      	nop
 8018a68:	20002eec 	.word	0x20002eec

08018a6c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8018a6c:	b480      	push	{r7}
 8018a6e:	b085      	sub	sp, #20
 8018a70:	af00      	add	r7, sp, #0
 8018a72:	6078      	str	r0, [r7, #4]
 8018a74:	460b      	mov	r3, r1
 8018a76:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8018a78:	687b      	ldr	r3, [r7, #4]
 8018a7a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018a7e:	60fb      	str	r3, [r7, #12]
  
  if(pdev->pClassData != NULL)
 8018a80:	687b      	ldr	r3, [r7, #4]
 8018a82:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018a86:	2b00      	cmp	r3, #0
 8018a88:	d005      	beq.n	8018a96 <USBD_CDC_DataIn+0x2a>
  {
    
    hcdc->TxState = 0;
 8018a8a:	68fb      	ldr	r3, [r7, #12]
 8018a8c:	2200      	movs	r2, #0
 8018a8e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    return USBD_OK;
 8018a92:	2300      	movs	r3, #0
 8018a94:	e000      	b.n	8018a98 <USBD_CDC_DataIn+0x2c>
  }
  else
  {
    return USBD_FAIL;
 8018a96:	2302      	movs	r3, #2
  }
}
 8018a98:	4618      	mov	r0, r3
 8018a9a:	3714      	adds	r7, #20
 8018a9c:	46bd      	mov	sp, r7
 8018a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018aa2:	4770      	bx	lr

08018aa4 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 8018aa4:	b580      	push	{r7, lr}
 8018aa6:	b084      	sub	sp, #16
 8018aa8:	af00      	add	r7, sp, #0
 8018aaa:	6078      	str	r0, [r7, #4]
 8018aac:	460b      	mov	r3, r1
 8018aae:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8018ab0:	687b      	ldr	r3, [r7, #4]
 8018ab2:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018ab6:	60fb      	str	r3, [r7, #12]
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8018ab8:	78fb      	ldrb	r3, [r7, #3]
 8018aba:	4619      	mov	r1, r3
 8018abc:	6878      	ldr	r0, [r7, #4]
 8018abe:	f7ed facc 	bl	800605a <USBD_LL_GetRxDataSize>
 8018ac2:	4602      	mov	r2, r0
 8018ac4:	68fb      	ldr	r3, [r7, #12]
 8018ac6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8018aca:	687b      	ldr	r3, [r7, #4]
 8018acc:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018ad0:	2b00      	cmp	r3, #0
 8018ad2:	d00d      	beq.n	8018af0 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8018ad4:	687b      	ldr	r3, [r7, #4]
 8018ad6:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8018ada:	68db      	ldr	r3, [r3, #12]
 8018adc:	68fa      	ldr	r2, [r7, #12]
 8018ade:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8018ae2:	68fa      	ldr	r2, [r7, #12]
 8018ae4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8018ae8:	4611      	mov	r1, r2
 8018aea:	4798      	blx	r3

    return USBD_OK;
 8018aec:	2300      	movs	r3, #0
 8018aee:	e000      	b.n	8018af2 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8018af0:	2302      	movs	r3, #2
  }
}
 8018af2:	4618      	mov	r0, r3
 8018af4:	3710      	adds	r7, #16
 8018af6:	46bd      	mov	sp, r7
 8018af8:	bd80      	pop	{r7, pc}

08018afa <USBD_CDC_EP0_RxReady>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8018afa:	b580      	push	{r7, lr}
 8018afc:	b084      	sub	sp, #16
 8018afe:	af00      	add	r7, sp, #0
 8018b00:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8018b02:	687b      	ldr	r3, [r7, #4]
 8018b04:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018b08:	60fb      	str	r3, [r7, #12]
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8018b0a:	687b      	ldr	r3, [r7, #4]
 8018b0c:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8018b10:	2b00      	cmp	r3, #0
 8018b12:	d014      	beq.n	8018b3e <USBD_CDC_EP0_RxReady+0x44>
 8018b14:	68fb      	ldr	r3, [r7, #12]
 8018b16:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8018b1a:	2bff      	cmp	r3, #255	@ 0xff
 8018b1c:	d00f      	beq.n	8018b3e <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8018b1e:	687b      	ldr	r3, [r7, #4]
 8018b20:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8018b24:	689b      	ldr	r3, [r3, #8]
 8018b26:	68fa      	ldr	r2, [r7, #12]
 8018b28:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8018b2c:	68f9      	ldr	r1, [r7, #12]
                                                      hcdc->CmdLength);
 8018b2e:	68fa      	ldr	r2, [r7, #12]
 8018b30:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8018b34:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFF; 
 8018b36:	68fb      	ldr	r3, [r7, #12]
 8018b38:	22ff      	movs	r2, #255	@ 0xff
 8018b3a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
      
  }
  return USBD_OK;
 8018b3e:	2300      	movs	r3, #0
}
 8018b40:	4618      	mov	r0, r3
 8018b42:	3710      	adds	r7, #16
 8018b44:	46bd      	mov	sp, r7
 8018b46:	bd80      	pop	{r7, pc}

08018b48 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 8018b48:	b480      	push	{r7}
 8018b4a:	b083      	sub	sp, #12
 8018b4c:	af00      	add	r7, sp, #0
 8018b4e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8018b50:	687b      	ldr	r3, [r7, #4]
 8018b52:	2243      	movs	r2, #67	@ 0x43
 8018b54:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8018b56:	4b03      	ldr	r3, [pc, #12]	@ (8018b64 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8018b58:	4618      	mov	r0, r3
 8018b5a:	370c      	adds	r7, #12
 8018b5c:	46bd      	mov	sp, r7
 8018b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b62:	4770      	bx	lr
 8018b64:	20000480 	.word	0x20000480

08018b68 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 8018b68:	b480      	push	{r7}
 8018b6a:	b083      	sub	sp, #12
 8018b6c:	af00      	add	r7, sp, #0
 8018b6e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8018b70:	687b      	ldr	r3, [r7, #4]
 8018b72:	2243      	movs	r2, #67	@ 0x43
 8018b74:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8018b76:	4b03      	ldr	r3, [pc, #12]	@ (8018b84 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8018b78:	4618      	mov	r0, r3
 8018b7a:	370c      	adds	r7, #12
 8018b7c:	46bd      	mov	sp, r7
 8018b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b82:	4770      	bx	lr
 8018b84:	2000043c 	.word	0x2000043c

08018b88 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 8018b88:	b480      	push	{r7}
 8018b8a:	b083      	sub	sp, #12
 8018b8c:	af00      	add	r7, sp, #0
 8018b8e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8018b90:	687b      	ldr	r3, [r7, #4]
 8018b92:	2243      	movs	r2, #67	@ 0x43
 8018b94:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8018b96:	4b03      	ldr	r3, [pc, #12]	@ (8018ba4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8018b98:	4618      	mov	r0, r3
 8018b9a:	370c      	adds	r7, #12
 8018b9c:	46bd      	mov	sp, r7
 8018b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ba2:	4770      	bx	lr
 8018ba4:	200004c4 	.word	0x200004c4

08018ba8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 8018ba8:	b480      	push	{r7}
 8018baa:	b083      	sub	sp, #12
 8018bac:	af00      	add	r7, sp, #0
 8018bae:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8018bb0:	687b      	ldr	r3, [r7, #4]
 8018bb2:	220a      	movs	r2, #10
 8018bb4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8018bb6:	4b03      	ldr	r3, [pc, #12]	@ (8018bc4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8018bb8:	4618      	mov	r0, r3
 8018bba:	370c      	adds	r7, #12
 8018bbc:	46bd      	mov	sp, r7
 8018bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bc2:	4770      	bx	lr
 8018bc4:	200003f8 	.word	0x200003f8

08018bc8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
 8018bc8:	b480      	push	{r7}
 8018bca:	b085      	sub	sp, #20
 8018bcc:	af00      	add	r7, sp, #0
 8018bce:	6078      	str	r0, [r7, #4]
 8018bd0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8018bd2:	2302      	movs	r3, #2
 8018bd4:	73fb      	strb	r3, [r7, #15]
  
  if(fops != NULL)
 8018bd6:	683b      	ldr	r3, [r7, #0]
 8018bd8:	2b00      	cmp	r3, #0
 8018bda:	d005      	beq.n	8018be8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 8018bdc:	687b      	ldr	r3, [r7, #4]
 8018bde:	683a      	ldr	r2, [r7, #0]
 8018be0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    ret = USBD_OK;    
 8018be4:	2300      	movs	r3, #0
 8018be6:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8018be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8018bea:	4618      	mov	r0, r3
 8018bec:	3714      	adds	r7, #20
 8018bee:	46bd      	mov	sp, r7
 8018bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bf4:	4770      	bx	lr

08018bf6 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 8018bf6:	b480      	push	{r7}
 8018bf8:	b087      	sub	sp, #28
 8018bfa:	af00      	add	r7, sp, #0
 8018bfc:	60f8      	str	r0, [r7, #12]
 8018bfe:	60b9      	str	r1, [r7, #8]
 8018c00:	4613      	mov	r3, r2
 8018c02:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8018c04:	68fb      	ldr	r3, [r7, #12]
 8018c06:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018c0a:	617b      	str	r3, [r7, #20]
  
  hcdc->TxBuffer = pbuff;
 8018c0c:	697b      	ldr	r3, [r7, #20]
 8018c0e:	68ba      	ldr	r2, [r7, #8]
 8018c10:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;  
 8018c14:	88fa      	ldrh	r2, [r7, #6]
 8018c16:	697b      	ldr	r3, [r7, #20]
 8018c18:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
  
  return USBD_OK;  
 8018c1c:	2300      	movs	r3, #0
}
 8018c1e:	4618      	mov	r0, r3
 8018c20:	371c      	adds	r7, #28
 8018c22:	46bd      	mov	sp, r7
 8018c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c28:	4770      	bx	lr

08018c2a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 8018c2a:	b480      	push	{r7}
 8018c2c:	b085      	sub	sp, #20
 8018c2e:	af00      	add	r7, sp, #0
 8018c30:	6078      	str	r0, [r7, #4]
 8018c32:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8018c34:	687b      	ldr	r3, [r7, #4]
 8018c36:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018c3a:	60fb      	str	r3, [r7, #12]
  
  hcdc->RxBuffer = pbuff;
 8018c3c:	68fb      	ldr	r3, [r7, #12]
 8018c3e:	683a      	ldr	r2, [r7, #0]
 8018c40:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
  
  return USBD_OK;
 8018c44:	2300      	movs	r3, #0
}
 8018c46:	4618      	mov	r0, r3
 8018c48:	3714      	adds	r7, #20
 8018c4a:	46bd      	mov	sp, r7
 8018c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c50:	4770      	bx	lr

08018c52 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 8018c52:	b580      	push	{r7, lr}
 8018c54:	b084      	sub	sp, #16
 8018c56:	af00      	add	r7, sp, #0
 8018c58:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8018c5a:	687b      	ldr	r3, [r7, #4]
 8018c5c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018c60:	60fb      	str	r3, [r7, #12]
  
  if(pdev->pClassData != NULL)
 8018c62:	687b      	ldr	r3, [r7, #4]
 8018c64:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018c68:	2b00      	cmp	r3, #0
 8018c6a:	d017      	beq.n	8018c9c <USBD_CDC_TransmitPacket+0x4a>
  {
    if(hcdc->TxState == 0)
 8018c6c:	68fb      	ldr	r3, [r7, #12]
 8018c6e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018c72:	2b00      	cmp	r3, #0
 8018c74:	d110      	bne.n	8018c98 <USBD_CDC_TransmitPacket+0x46>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 8018c76:	68fb      	ldr	r3, [r7, #12]
 8018c78:	2201      	movs	r2, #1
 8018c7a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8018c7e:	68fb      	ldr	r3, [r7, #12]
 8018c80:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
 8018c84:	68fb      	ldr	r3, [r7, #12]
 8018c86:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev,
 8018c8a:	b29b      	uxth	r3, r3
 8018c8c:	2181      	movs	r1, #129	@ 0x81
 8018c8e:	6878      	ldr	r0, [r7, #4]
 8018c90:	f7ed f9b5 	bl	8005ffe <USBD_LL_Transmit>
      
      return USBD_OK;
 8018c94:	2300      	movs	r3, #0
 8018c96:	e002      	b.n	8018c9e <USBD_CDC_TransmitPacket+0x4c>
    }
    else
    {
      return USBD_BUSY;
 8018c98:	2301      	movs	r3, #1
 8018c9a:	e000      	b.n	8018c9e <USBD_CDC_TransmitPacket+0x4c>
    }
  }
  else
  {
    return USBD_FAIL;
 8018c9c:	2302      	movs	r3, #2
  }
}
 8018c9e:	4618      	mov	r0, r3
 8018ca0:	3710      	adds	r7, #16
 8018ca2:	46bd      	mov	sp, r7
 8018ca4:	bd80      	pop	{r7, pc}

08018ca6 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8018ca6:	b580      	push	{r7, lr}
 8018ca8:	b084      	sub	sp, #16
 8018caa:	af00      	add	r7, sp, #0
 8018cac:	60f8      	str	r0, [r7, #12]
 8018cae:	60b9      	str	r1, [r7, #8]
 8018cb0:	4613      	mov	r3, r2
 8018cb2:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8018cb4:	68fb      	ldr	r3, [r7, #12]
 8018cb6:	2b00      	cmp	r3, #0
 8018cb8:	d101      	bne.n	8018cbe <USBD_Init+0x18>
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 8018cba:	2302      	movs	r3, #2
 8018cbc:	e01a      	b.n	8018cf4 <USBD_Init+0x4e>
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8018cbe:	68fb      	ldr	r3, [r7, #12]
 8018cc0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018cc4:	2b00      	cmp	r3, #0
 8018cc6:	d003      	beq.n	8018cd0 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8018cc8:	68fb      	ldr	r3, [r7, #12]
 8018cca:	2200      	movs	r2, #0
 8018ccc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8018cd0:	68bb      	ldr	r3, [r7, #8]
 8018cd2:	2b00      	cmp	r3, #0
 8018cd4:	d003      	beq.n	8018cde <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8018cd6:	68fb      	ldr	r3, [r7, #12]
 8018cd8:	68ba      	ldr	r2, [r7, #8]
 8018cda:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8018cde:	68fb      	ldr	r3, [r7, #12]
 8018ce0:	2201      	movs	r2, #1
 8018ce2:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
  pdev->id = id;
 8018ce6:	68fb      	ldr	r3, [r7, #12]
 8018ce8:	79fa      	ldrb	r2, [r7, #7]
 8018cea:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8018cec:	68f8      	ldr	r0, [r7, #12]
 8018cee:	f7ed f89b 	bl	8005e28 <USBD_LL_Init>
  
  return USBD_OK; 
 8018cf2:	2300      	movs	r3, #0
}
 8018cf4:	4618      	mov	r0, r3
 8018cf6:	3710      	adds	r7, #16
 8018cf8:	46bd      	mov	sp, r7
 8018cfa:	bd80      	pop	{r7, pc}

08018cfc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8018cfc:	b480      	push	{r7}
 8018cfe:	b085      	sub	sp, #20
 8018d00:	af00      	add	r7, sp, #0
 8018d02:	6078      	str	r0, [r7, #4]
 8018d04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 8018d06:	2300      	movs	r3, #0
 8018d08:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 8018d0a:	683b      	ldr	r3, [r7, #0]
 8018d0c:	2b00      	cmp	r3, #0
 8018d0e:	d006      	beq.n	8018d1e <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8018d10:	687b      	ldr	r3, [r7, #4]
 8018d12:	683a      	ldr	r2, [r7, #0]
 8018d14:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    status = USBD_OK;
 8018d18:	2300      	movs	r3, #0
 8018d1a:	73fb      	strb	r3, [r7, #15]
 8018d1c:	e001      	b.n	8018d22 <USBD_RegisterClass+0x26>
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8018d1e:	2302      	movs	r3, #2
 8018d20:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8018d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8018d24:	4618      	mov	r0, r3
 8018d26:	3714      	adds	r7, #20
 8018d28:	46bd      	mov	sp, r7
 8018d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d2e:	4770      	bx	lr

08018d30 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8018d30:	b580      	push	{r7, lr}
 8018d32:	b082      	sub	sp, #8
 8018d34:	af00      	add	r7, sp, #0
 8018d36:	6078      	str	r0, [r7, #4]
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8018d38:	6878      	ldr	r0, [r7, #4]
 8018d3a:	f7ed f8bf 	bl	8005ebc <USBD_LL_Start>
  
  return USBD_OK;  
 8018d3e:	2300      	movs	r3, #0
}
 8018d40:	4618      	mov	r0, r3
 8018d42:	3708      	adds	r7, #8
 8018d44:	46bd      	mov	sp, r7
 8018d46:	bd80      	pop	{r7, pc}

08018d48 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 8018d48:	b480      	push	{r7}
 8018d4a:	b083      	sub	sp, #12
 8018d4c:	af00      	add	r7, sp, #0
 8018d4e:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8018d50:	2300      	movs	r3, #0
}
 8018d52:	4618      	mov	r0, r3
 8018d54:	370c      	adds	r7, #12
 8018d56:	46bd      	mov	sp, r7
 8018d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d5c:	4770      	bx	lr

08018d5e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8018d5e:	b580      	push	{r7, lr}
 8018d60:	b084      	sub	sp, #16
 8018d62:	af00      	add	r7, sp, #0
 8018d64:	6078      	str	r0, [r7, #4]
 8018d66:	460b      	mov	r3, r1
 8018d68:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8018d6a:	2302      	movs	r3, #2
 8018d6c:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 8018d6e:	687b      	ldr	r3, [r7, #4]
 8018d70:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018d74:	2b00      	cmp	r3, #0
 8018d76:	d00c      	beq.n	8018d92 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8018d78:	687b      	ldr	r3, [r7, #4]
 8018d7a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018d7e:	681b      	ldr	r3, [r3, #0]
 8018d80:	78fa      	ldrb	r2, [r7, #3]
 8018d82:	4611      	mov	r1, r2
 8018d84:	6878      	ldr	r0, [r7, #4]
 8018d86:	4798      	blx	r3
 8018d88:	4603      	mov	r3, r0
 8018d8a:	2b00      	cmp	r3, #0
 8018d8c:	d101      	bne.n	8018d92 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8018d8e:	2300      	movs	r3, #0
 8018d90:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 8018d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8018d94:	4618      	mov	r0, r3
 8018d96:	3710      	adds	r7, #16
 8018d98:	46bd      	mov	sp, r7
 8018d9a:	bd80      	pop	{r7, pc}

08018d9c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8018d9c:	b580      	push	{r7, lr}
 8018d9e:	b082      	sub	sp, #8
 8018da0:	af00      	add	r7, sp, #0
 8018da2:	6078      	str	r0, [r7, #4]
 8018da4:	460b      	mov	r3, r1
 8018da6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8018da8:	687b      	ldr	r3, [r7, #4]
 8018daa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018dae:	685b      	ldr	r3, [r3, #4]
 8018db0:	78fa      	ldrb	r2, [r7, #3]
 8018db2:	4611      	mov	r1, r2
 8018db4:	6878      	ldr	r0, [r7, #4]
 8018db6:	4798      	blx	r3
  return USBD_OK;
 8018db8:	2300      	movs	r3, #0
}
 8018dba:	4618      	mov	r0, r3
 8018dbc:	3708      	adds	r7, #8
 8018dbe:	46bd      	mov	sp, r7
 8018dc0:	bd80      	pop	{r7, pc}

08018dc2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8018dc2:	b580      	push	{r7, lr}
 8018dc4:	b082      	sub	sp, #8
 8018dc6:	af00      	add	r7, sp, #0
 8018dc8:	6078      	str	r0, [r7, #4]
 8018dca:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8018dcc:	687b      	ldr	r3, [r7, #4]
 8018dce:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8018dd2:	6839      	ldr	r1, [r7, #0]
 8018dd4:	4618      	mov	r0, r3
 8018dd6:	f000 fda2 	bl	801991e <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8018dda:	687b      	ldr	r3, [r7, #4]
 8018ddc:	2201      	movs	r2, #1
 8018dde:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8018de2:	687b      	ldr	r3, [r7, #4]
 8018de4:	f8b3 320e 	ldrh.w	r3, [r3, #526]	@ 0x20e
 8018de8:	461a      	mov	r2, r3
 8018dea:	687b      	ldr	r3, [r7, #4]
 8018dec:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 8018df0:	687b      	ldr	r3, [r7, #4]
 8018df2:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8018df6:	f003 031f 	and.w	r3, r3, #31
 8018dfa:	2b02      	cmp	r3, #2
 8018dfc:	d016      	beq.n	8018e2c <USBD_LL_SetupStage+0x6a>
 8018dfe:	2b02      	cmp	r3, #2
 8018e00:	dc1c      	bgt.n	8018e3c <USBD_LL_SetupStage+0x7a>
 8018e02:	2b00      	cmp	r3, #0
 8018e04:	d002      	beq.n	8018e0c <USBD_LL_SetupStage+0x4a>
 8018e06:	2b01      	cmp	r3, #1
 8018e08:	d008      	beq.n	8018e1c <USBD_LL_SetupStage+0x5a>
 8018e0a:	e017      	b.n	8018e3c <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 8018e0c:	687b      	ldr	r3, [r7, #4]
 8018e0e:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8018e12:	4619      	mov	r1, r3
 8018e14:	6878      	ldr	r0, [r7, #4]
 8018e16:	f000 f9c7 	bl	80191a8 <USBD_StdDevReq>
    break;
 8018e1a:	e01a      	b.n	8018e52 <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8018e1c:	687b      	ldr	r3, [r7, #4]
 8018e1e:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8018e22:	4619      	mov	r1, r3
 8018e24:	6878      	ldr	r0, [r7, #4]
 8018e26:	f000 fa0f 	bl	8019248 <USBD_StdItfReq>
    break;
 8018e2a:	e012      	b.n	8018e52 <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8018e2c:	687b      	ldr	r3, [r7, #4]
 8018e2e:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8018e32:	4619      	mov	r1, r3
 8018e34:	6878      	ldr	r0, [r7, #4]
 8018e36:	f000 fa3a 	bl	80192ae <USBD_StdEPReq>
    break;
 8018e3a:	e00a      	b.n	8018e52 <USBD_LL_SetupStage+0x90>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8018e3c:	687b      	ldr	r3, [r7, #4]
 8018e3e:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8018e42:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8018e46:	b2db      	uxtb	r3, r3
 8018e48:	4619      	mov	r1, r3
 8018e4a:	6878      	ldr	r0, [r7, #4]
 8018e4c:	f7ed f872 	bl	8005f34 <USBD_LL_StallEP>
    break;
 8018e50:	bf00      	nop
  }  
  return USBD_OK;  
 8018e52:	2300      	movs	r3, #0
}
 8018e54:	4618      	mov	r0, r3
 8018e56:	3708      	adds	r7, #8
 8018e58:	46bd      	mov	sp, r7
 8018e5a:	bd80      	pop	{r7, pc}

08018e5c <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8018e5c:	b580      	push	{r7, lr}
 8018e5e:	b086      	sub	sp, #24
 8018e60:	af00      	add	r7, sp, #0
 8018e62:	60f8      	str	r0, [r7, #12]
 8018e64:	460b      	mov	r3, r1
 8018e66:	607a      	str	r2, [r7, #4]
 8018e68:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8018e6a:	7afb      	ldrb	r3, [r7, #11]
 8018e6c:	2b00      	cmp	r3, #0
 8018e6e:	d138      	bne.n	8018ee2 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8018e70:	68fb      	ldr	r3, [r7, #12]
 8018e72:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8018e76:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8018e78:	68fb      	ldr	r3, [r7, #12]
 8018e7a:	f8d3 31f4 	ldr.w	r3, [r3, #500]	@ 0x1f4
 8018e7e:	2b03      	cmp	r3, #3
 8018e80:	d142      	bne.n	8018f08 <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 8018e82:	697b      	ldr	r3, [r7, #20]
 8018e84:	689a      	ldr	r2, [r3, #8]
 8018e86:	697b      	ldr	r3, [r7, #20]
 8018e88:	68db      	ldr	r3, [r3, #12]
 8018e8a:	429a      	cmp	r2, r3
 8018e8c:	d914      	bls.n	8018eb8 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 8018e8e:	697b      	ldr	r3, [r7, #20]
 8018e90:	689a      	ldr	r2, [r3, #8]
 8018e92:	697b      	ldr	r3, [r7, #20]
 8018e94:	68db      	ldr	r3, [r3, #12]
 8018e96:	1ad2      	subs	r2, r2, r3
 8018e98:	697b      	ldr	r3, [r7, #20]
 8018e9a:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8018e9c:	697b      	ldr	r3, [r7, #20]
 8018e9e:	68da      	ldr	r2, [r3, #12]
 8018ea0:	697b      	ldr	r3, [r7, #20]
 8018ea2:	689b      	ldr	r3, [r3, #8]
 8018ea4:	4293      	cmp	r3, r2
 8018ea6:	bf28      	it	cs
 8018ea8:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 8018eaa:	b29b      	uxth	r3, r3
 8018eac:	461a      	mov	r2, r3
 8018eae:	6879      	ldr	r1, [r7, #4]
 8018eb0:	68f8      	ldr	r0, [r7, #12]
 8018eb2:	f000 fe26 	bl	8019b02 <USBD_CtlContinueRx>
 8018eb6:	e027      	b.n	8018f08 <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8018eb8:	68fb      	ldr	r3, [r7, #12]
 8018eba:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018ebe:	691b      	ldr	r3, [r3, #16]
 8018ec0:	2b00      	cmp	r3, #0
 8018ec2:	d00a      	beq.n	8018eda <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8018ec4:	68fb      	ldr	r3, [r7, #12]
 8018ec6:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8018eca:	2b03      	cmp	r3, #3
 8018ecc:	d105      	bne.n	8018eda <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 8018ece:	68fb      	ldr	r3, [r7, #12]
 8018ed0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018ed4:	691b      	ldr	r3, [r3, #16]
 8018ed6:	68f8      	ldr	r0, [r7, #12]
 8018ed8:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8018eda:	68f8      	ldr	r0, [r7, #12]
 8018edc:	f000 fe23 	bl	8019b26 <USBD_CtlSendStatus>
 8018ee0:	e012      	b.n	8018f08 <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8018ee2:	68fb      	ldr	r3, [r7, #12]
 8018ee4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018ee8:	699b      	ldr	r3, [r3, #24]
 8018eea:	2b00      	cmp	r3, #0
 8018eec:	d00c      	beq.n	8018f08 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8018eee:	68fb      	ldr	r3, [r7, #12]
 8018ef0:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 8018ef4:	2b03      	cmp	r3, #3
 8018ef6:	d107      	bne.n	8018f08 <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8018ef8:	68fb      	ldr	r3, [r7, #12]
 8018efa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018efe:	699b      	ldr	r3, [r3, #24]
 8018f00:	7afa      	ldrb	r2, [r7, #11]
 8018f02:	4611      	mov	r1, r2
 8018f04:	68f8      	ldr	r0, [r7, #12]
 8018f06:	4798      	blx	r3
  }  
  return USBD_OK;
 8018f08:	2300      	movs	r3, #0
}
 8018f0a:	4618      	mov	r0, r3
 8018f0c:	3718      	adds	r7, #24
 8018f0e:	46bd      	mov	sp, r7
 8018f10:	bd80      	pop	{r7, pc}

08018f12 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8018f12:	b580      	push	{r7, lr}
 8018f14:	b086      	sub	sp, #24
 8018f16:	af00      	add	r7, sp, #0
 8018f18:	60f8      	str	r0, [r7, #12]
 8018f1a:	460b      	mov	r3, r1
 8018f1c:	607a      	str	r2, [r7, #4]
 8018f1e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8018f20:	7afb      	ldrb	r3, [r7, #11]
 8018f22:	2b00      	cmp	r3, #0
 8018f24:	d16c      	bne.n	8019000 <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 8018f26:	68fb      	ldr	r3, [r7, #12]
 8018f28:	3314      	adds	r3, #20
 8018f2a:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8018f2c:	68fb      	ldr	r3, [r7, #12]
 8018f2e:	f8d3 31f4 	ldr.w	r3, [r3, #500]	@ 0x1f4
 8018f32:	2b02      	cmp	r3, #2
 8018f34:	d157      	bne.n	8018fe6 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 8018f36:	697b      	ldr	r3, [r7, #20]
 8018f38:	689a      	ldr	r2, [r3, #8]
 8018f3a:	697b      	ldr	r3, [r7, #20]
 8018f3c:	68db      	ldr	r3, [r3, #12]
 8018f3e:	429a      	cmp	r2, r3
 8018f40:	d915      	bls.n	8018f6e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 8018f42:	697b      	ldr	r3, [r7, #20]
 8018f44:	689a      	ldr	r2, [r3, #8]
 8018f46:	697b      	ldr	r3, [r7, #20]
 8018f48:	68db      	ldr	r3, [r3, #12]
 8018f4a:	1ad2      	subs	r2, r2, r3
 8018f4c:	697b      	ldr	r3, [r7, #20]
 8018f4e:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 8018f50:	697b      	ldr	r3, [r7, #20]
 8018f52:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 8018f54:	b29b      	uxth	r3, r3
 8018f56:	461a      	mov	r2, r3
 8018f58:	6879      	ldr	r1, [r7, #4]
 8018f5a:	68f8      	ldr	r0, [r7, #12]
 8018f5c:	f000 fda1 	bl	8019aa2 <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8018f60:	2300      	movs	r3, #0
 8018f62:	2200      	movs	r2, #0
 8018f64:	2100      	movs	r1, #0
 8018f66:	68f8      	ldr	r0, [r7, #12]
 8018f68:	f7ed f860 	bl	800602c <USBD_LL_PrepareReceive>
 8018f6c:	e03b      	b.n	8018fe6 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 8018f6e:	697b      	ldr	r3, [r7, #20]
 8018f70:	685b      	ldr	r3, [r3, #4]
 8018f72:	697a      	ldr	r2, [r7, #20]
 8018f74:	68d2      	ldr	r2, [r2, #12]
 8018f76:	fbb3 f1f2 	udiv	r1, r3, r2
 8018f7a:	fb01 f202 	mul.w	r2, r1, r2
 8018f7e:	1a9b      	subs	r3, r3, r2
 8018f80:	2b00      	cmp	r3, #0
 8018f82:	d11c      	bne.n	8018fbe <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8018f84:	697b      	ldr	r3, [r7, #20]
 8018f86:	685a      	ldr	r2, [r3, #4]
 8018f88:	697b      	ldr	r3, [r7, #20]
 8018f8a:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 8018f8c:	429a      	cmp	r2, r3
 8018f8e:	d316      	bcc.n	8018fbe <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 8018f90:	697b      	ldr	r3, [r7, #20]
 8018f92:	685a      	ldr	r2, [r3, #4]
 8018f94:	68fb      	ldr	r3, [r7, #12]
 8018f96:	f8d3 31f8 	ldr.w	r3, [r3, #504]	@ 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 8018f9a:	429a      	cmp	r2, r3
 8018f9c:	d20f      	bcs.n	8018fbe <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8018f9e:	2200      	movs	r2, #0
 8018fa0:	2100      	movs	r1, #0
 8018fa2:	68f8      	ldr	r0, [r7, #12]
 8018fa4:	f000 fd7d 	bl	8019aa2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8018fa8:	68fb      	ldr	r3, [r7, #12]
 8018faa:	2200      	movs	r2, #0
 8018fac:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8018fb0:	2300      	movs	r3, #0
 8018fb2:	2200      	movs	r2, #0
 8018fb4:	2100      	movs	r1, #0
 8018fb6:	68f8      	ldr	r0, [r7, #12]
 8018fb8:	f7ed f838 	bl	800602c <USBD_LL_PrepareReceive>
 8018fbc:	e013      	b.n	8018fe6 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8018fbe:	68fb      	ldr	r3, [r7, #12]
 8018fc0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018fc4:	68db      	ldr	r3, [r3, #12]
 8018fc6:	2b00      	cmp	r3, #0
 8018fc8:	d00a      	beq.n	8018fe0 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8018fca:	68fb      	ldr	r3, [r7, #12]
 8018fcc:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8018fd0:	2b03      	cmp	r3, #3
 8018fd2:	d105      	bne.n	8018fe0 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8018fd4:	68fb      	ldr	r3, [r7, #12]
 8018fd6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018fda:	68db      	ldr	r3, [r3, #12]
 8018fdc:	68f8      	ldr	r0, [r7, #12]
 8018fde:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8018fe0:	68f8      	ldr	r0, [r7, #12]
 8018fe2:	f000 fdb3 	bl	8019b4c <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8018fe6:	68fb      	ldr	r3, [r7, #12]
 8018fe8:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8018fec:	2b01      	cmp	r3, #1
 8018fee:	d11a      	bne.n	8019026 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 8018ff0:	68f8      	ldr	r0, [r7, #12]
 8018ff2:	f7ff fea9 	bl	8018d48 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 8018ff6:	68fb      	ldr	r3, [r7, #12]
 8018ff8:	2200      	movs	r2, #0
 8018ffa:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
 8018ffe:	e012      	b.n	8019026 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8019000:	68fb      	ldr	r3, [r7, #12]
 8019002:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8019006:	695b      	ldr	r3, [r3, #20]
 8019008:	2b00      	cmp	r3, #0
 801900a:	d00c      	beq.n	8019026 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 801900c:	68fb      	ldr	r3, [r7, #12]
 801900e:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 8019012:	2b03      	cmp	r3, #3
 8019014:	d107      	bne.n	8019026 <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8019016:	68fb      	ldr	r3, [r7, #12]
 8019018:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801901c:	695b      	ldr	r3, [r3, #20]
 801901e:	7afa      	ldrb	r2, [r7, #11]
 8019020:	4611      	mov	r1, r2
 8019022:	68f8      	ldr	r0, [r7, #12]
 8019024:	4798      	blx	r3
  }  
  return USBD_OK;
 8019026:	2300      	movs	r3, #0
}
 8019028:	4618      	mov	r0, r3
 801902a:	3718      	adds	r7, #24
 801902c:	46bd      	mov	sp, r7
 801902e:	bd80      	pop	{r7, pc}

08019030 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8019030:	b580      	push	{r7, lr}
 8019032:	b082      	sub	sp, #8
 8019034:	af00      	add	r7, sp, #0
 8019036:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8019038:	2340      	movs	r3, #64	@ 0x40
 801903a:	2200      	movs	r2, #0
 801903c:	2100      	movs	r1, #0
 801903e:	6878      	ldr	r0, [r7, #4]
 8019040:	f7ec ff4b 	bl	8005eda <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8019044:	687b      	ldr	r3, [r7, #4]
 8019046:	2240      	movs	r2, #64	@ 0x40
 8019048:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 801904c:	2340      	movs	r3, #64	@ 0x40
 801904e:	2200      	movs	r2, #0
 8019050:	2180      	movs	r1, #128	@ 0x80
 8019052:	6878      	ldr	r0, [r7, #4]
 8019054:	f7ec ff41 	bl	8005eda <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8019058:	687b      	ldr	r3, [r7, #4]
 801905a:	2240      	movs	r2, #64	@ 0x40
 801905c:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801905e:	687b      	ldr	r3, [r7, #4]
 8019060:	2201      	movs	r2, #1
 8019062:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
  
  if (pdev->pClassData) 
 8019066:	687b      	ldr	r3, [r7, #4]
 8019068:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801906c:	2b00      	cmp	r3, #0
 801906e:	d009      	beq.n	8019084 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8019070:	687b      	ldr	r3, [r7, #4]
 8019072:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8019076:	685b      	ldr	r3, [r3, #4]
 8019078:	687a      	ldr	r2, [r7, #4]
 801907a:	6852      	ldr	r2, [r2, #4]
 801907c:	b2d2      	uxtb	r2, r2
 801907e:	4611      	mov	r1, r2
 8019080:	6878      	ldr	r0, [r7, #4]
 8019082:	4798      	blx	r3
 
  
  return USBD_OK;
 8019084:	2300      	movs	r3, #0
}
 8019086:	4618      	mov	r0, r3
 8019088:	3708      	adds	r7, #8
 801908a:	46bd      	mov	sp, r7
 801908c:	bd80      	pop	{r7, pc}

0801908e <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 801908e:	b480      	push	{r7}
 8019090:	b083      	sub	sp, #12
 8019092:	af00      	add	r7, sp, #0
 8019094:	6078      	str	r0, [r7, #4]
 8019096:	460b      	mov	r3, r1
 8019098:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801909a:	687b      	ldr	r3, [r7, #4]
 801909c:	78fa      	ldrb	r2, [r7, #3]
 801909e:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 80190a0:	2300      	movs	r3, #0
}
 80190a2:	4618      	mov	r0, r3
 80190a4:	370c      	adds	r7, #12
 80190a6:	46bd      	mov	sp, r7
 80190a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190ac:	4770      	bx	lr

080190ae <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 80190ae:	b480      	push	{r7}
 80190b0:	b083      	sub	sp, #12
 80190b2:	af00      	add	r7, sp, #0
 80190b4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80190b6:	687b      	ldr	r3, [r7, #4]
 80190b8:	f893 21fc 	ldrb.w	r2, [r3, #508]	@ 0x1fc
 80190bc:	687b      	ldr	r3, [r7, #4]
 80190be:	f883 21fd 	strb.w	r2, [r3, #509]	@ 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80190c2:	687b      	ldr	r3, [r7, #4]
 80190c4:	2204      	movs	r2, #4
 80190c6:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
  return USBD_OK;
 80190ca:	2300      	movs	r3, #0
}
 80190cc:	4618      	mov	r0, r3
 80190ce:	370c      	adds	r7, #12
 80190d0:	46bd      	mov	sp, r7
 80190d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190d6:	4770      	bx	lr

080190d8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 80190d8:	b480      	push	{r7}
 80190da:	b083      	sub	sp, #12
 80190dc:	af00      	add	r7, sp, #0
 80190de:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 80190e0:	687b      	ldr	r3, [r7, #4]
 80190e2:	f893 21fd 	ldrb.w	r2, [r3, #509]	@ 0x1fd
 80190e6:	687b      	ldr	r3, [r7, #4]
 80190e8:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
  return USBD_OK;
 80190ec:	2300      	movs	r3, #0
}
 80190ee:	4618      	mov	r0, r3
 80190f0:	370c      	adds	r7, #12
 80190f2:	46bd      	mov	sp, r7
 80190f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190f8:	4770      	bx	lr

080190fa <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 80190fa:	b580      	push	{r7, lr}
 80190fc:	b082      	sub	sp, #8
 80190fe:	af00      	add	r7, sp, #0
 8019100:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8019102:	687b      	ldr	r3, [r7, #4]
 8019104:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 8019108:	2b03      	cmp	r3, #3
 801910a:	d10b      	bne.n	8019124 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 801910c:	687b      	ldr	r3, [r7, #4]
 801910e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8019112:	69db      	ldr	r3, [r3, #28]
 8019114:	2b00      	cmp	r3, #0
 8019116:	d005      	beq.n	8019124 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8019118:	687b      	ldr	r3, [r7, #4]
 801911a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801911e:	69db      	ldr	r3, [r3, #28]
 8019120:	6878      	ldr	r0, [r7, #4]
 8019122:	4798      	blx	r3
    }
  }
  return USBD_OK;
 8019124:	2300      	movs	r3, #0
}
 8019126:	4618      	mov	r0, r3
 8019128:	3708      	adds	r7, #8
 801912a:	46bd      	mov	sp, r7
 801912c:	bd80      	pop	{r7, pc}

0801912e <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 801912e:	b480      	push	{r7}
 8019130:	b083      	sub	sp, #12
 8019132:	af00      	add	r7, sp, #0
 8019134:	6078      	str	r0, [r7, #4]
 8019136:	460b      	mov	r3, r1
 8019138:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 801913a:	2300      	movs	r3, #0
}
 801913c:	4618      	mov	r0, r3
 801913e:	370c      	adds	r7, #12
 8019140:	46bd      	mov	sp, r7
 8019142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019146:	4770      	bx	lr

08019148 <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8019148:	b480      	push	{r7}
 801914a:	b083      	sub	sp, #12
 801914c:	af00      	add	r7, sp, #0
 801914e:	6078      	str	r0, [r7, #4]
 8019150:	460b      	mov	r3, r1
 8019152:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 8019154:	2300      	movs	r3, #0
}
 8019156:	4618      	mov	r0, r3
 8019158:	370c      	adds	r7, #12
 801915a:	46bd      	mov	sp, r7
 801915c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019160:	4770      	bx	lr

08019162 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 8019162:	b480      	push	{r7}
 8019164:	b083      	sub	sp, #12
 8019166:	af00      	add	r7, sp, #0
 8019168:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 801916a:	2300      	movs	r3, #0
}
 801916c:	4618      	mov	r0, r3
 801916e:	370c      	adds	r7, #12
 8019170:	46bd      	mov	sp, r7
 8019172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019176:	4770      	bx	lr

08019178 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8019178:	b580      	push	{r7, lr}
 801917a:	b082      	sub	sp, #8
 801917c:	af00      	add	r7, sp, #0
 801917e:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8019180:	687b      	ldr	r3, [r7, #4]
 8019182:	2201      	movs	r2, #1
 8019184:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8019188:	687b      	ldr	r3, [r7, #4]
 801918a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801918e:	685b      	ldr	r3, [r3, #4]
 8019190:	687a      	ldr	r2, [r7, #4]
 8019192:	6852      	ldr	r2, [r2, #4]
 8019194:	b2d2      	uxtb	r2, r2
 8019196:	4611      	mov	r1, r2
 8019198:	6878      	ldr	r0, [r7, #4]
 801919a:	4798      	blx	r3
   
  return USBD_OK;
 801919c:	2300      	movs	r3, #0
}
 801919e:	4618      	mov	r0, r3
 80191a0:	3708      	adds	r7, #8
 80191a2:	46bd      	mov	sp, r7
 80191a4:	bd80      	pop	{r7, pc}
	...

080191a8 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80191a8:	b580      	push	{r7, lr}
 80191aa:	b084      	sub	sp, #16
 80191ac:	af00      	add	r7, sp, #0
 80191ae:	6078      	str	r0, [r7, #4]
 80191b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 80191b2:	2300      	movs	r3, #0
 80191b4:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 80191b6:	683b      	ldr	r3, [r7, #0]
 80191b8:	785b      	ldrb	r3, [r3, #1]
 80191ba:	2b09      	cmp	r3, #9
 80191bc:	d839      	bhi.n	8019232 <USBD_StdDevReq+0x8a>
 80191be:	a201      	add	r2, pc, #4	@ (adr r2, 80191c4 <USBD_StdDevReq+0x1c>)
 80191c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80191c4:	08019215 	.word	0x08019215
 80191c8:	08019229 	.word	0x08019229
 80191cc:	08019233 	.word	0x08019233
 80191d0:	0801921f 	.word	0x0801921f
 80191d4:	08019233 	.word	0x08019233
 80191d8:	080191f7 	.word	0x080191f7
 80191dc:	080191ed 	.word	0x080191ed
 80191e0:	08019233 	.word	0x08019233
 80191e4:	0801920b 	.word	0x0801920b
 80191e8:	08019201 	.word	0x08019201
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 80191ec:	6839      	ldr	r1, [r7, #0]
 80191ee:	6878      	ldr	r0, [r7, #4]
 80191f0:	f000 f93a 	bl	8019468 <USBD_GetDescriptor>
    break;
 80191f4:	e022      	b.n	801923c <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 80191f6:	6839      	ldr	r1, [r7, #0]
 80191f8:	6878      	ldr	r0, [r7, #4]
 80191fa:	f000 fa29 	bl	8019650 <USBD_SetAddress>
    break;
 80191fe:	e01d      	b.n	801923c <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 8019200:	6839      	ldr	r1, [r7, #0]
 8019202:	6878      	ldr	r0, [r7, #4]
 8019204:	f000 fa64 	bl	80196d0 <USBD_SetConfig>
    break;
 8019208:	e018      	b.n	801923c <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 801920a:	6839      	ldr	r1, [r7, #0]
 801920c:	6878      	ldr	r0, [r7, #4]
 801920e:	f000 fae7 	bl	80197e0 <USBD_GetConfig>
    break;
 8019212:	e013      	b.n	801923c <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 8019214:	6839      	ldr	r1, [r7, #0]
 8019216:	6878      	ldr	r0, [r7, #4]
 8019218:	f000 fb14 	bl	8019844 <USBD_GetStatus>
    break;
 801921c:	e00e      	b.n	801923c <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 801921e:	6839      	ldr	r1, [r7, #0]
 8019220:	6878      	ldr	r0, [r7, #4]
 8019222:	f000 fb39 	bl	8019898 <USBD_SetFeature>
    break;
 8019226:	e009      	b.n	801923c <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 8019228:	6839      	ldr	r1, [r7, #0]
 801922a:	6878      	ldr	r0, [r7, #4]
 801922c:	f000 fb4f 	bl	80198ce <USBD_ClrFeature>
    break;
 8019230:	e004      	b.n	801923c <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 8019232:	6839      	ldr	r1, [r7, #0]
 8019234:	6878      	ldr	r0, [r7, #4]
 8019236:	f000 fbac 	bl	8019992 <USBD_CtlError>
    break;
 801923a:	bf00      	nop
  }
  
  return ret;
 801923c:	7bfb      	ldrb	r3, [r7, #15]
}
 801923e:	4618      	mov	r0, r3
 8019240:	3710      	adds	r7, #16
 8019242:	46bd      	mov	sp, r7
 8019244:	bd80      	pop	{r7, pc}
 8019246:	bf00      	nop

08019248 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8019248:	b580      	push	{r7, lr}
 801924a:	b084      	sub	sp, #16
 801924c:	af00      	add	r7, sp, #0
 801924e:	6078      	str	r0, [r7, #4]
 8019250:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 8019252:	2300      	movs	r3, #0
 8019254:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 8019256:	687b      	ldr	r3, [r7, #4]
 8019258:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 801925c:	2b03      	cmp	r3, #3
 801925e:	d11b      	bne.n	8019298 <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8019260:	683b      	ldr	r3, [r7, #0]
 8019262:	889b      	ldrh	r3, [r3, #4]
 8019264:	b2db      	uxtb	r3, r3
 8019266:	2b01      	cmp	r3, #1
 8019268:	d811      	bhi.n	801928e <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 801926a:	687b      	ldr	r3, [r7, #4]
 801926c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8019270:	689b      	ldr	r3, [r3, #8]
 8019272:	6839      	ldr	r1, [r7, #0]
 8019274:	6878      	ldr	r0, [r7, #4]
 8019276:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8019278:	683b      	ldr	r3, [r7, #0]
 801927a:	88db      	ldrh	r3, [r3, #6]
 801927c:	2b00      	cmp	r3, #0
 801927e:	d110      	bne.n	80192a2 <USBD_StdItfReq+0x5a>
 8019280:	7bfb      	ldrb	r3, [r7, #15]
 8019282:	2b00      	cmp	r3, #0
 8019284:	d10d      	bne.n	80192a2 <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 8019286:	6878      	ldr	r0, [r7, #4]
 8019288:	f000 fc4d 	bl	8019b26 <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 801928c:	e009      	b.n	80192a2 <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 801928e:	6839      	ldr	r1, [r7, #0]
 8019290:	6878      	ldr	r0, [r7, #4]
 8019292:	f000 fb7e 	bl	8019992 <USBD_CtlError>
    break;
 8019296:	e004      	b.n	80192a2 <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 8019298:	6839      	ldr	r1, [r7, #0]
 801929a:	6878      	ldr	r0, [r7, #4]
 801929c:	f000 fb79 	bl	8019992 <USBD_CtlError>
    break;
 80192a0:	e000      	b.n	80192a4 <USBD_StdItfReq+0x5c>
    break;
 80192a2:	bf00      	nop
  }
  return USBD_OK;
 80192a4:	2300      	movs	r3, #0
}
 80192a6:	4618      	mov	r0, r3
 80192a8:	3710      	adds	r7, #16
 80192aa:	46bd      	mov	sp, r7
 80192ac:	bd80      	pop	{r7, pc}

080192ae <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80192ae:	b580      	push	{r7, lr}
 80192b0:	b084      	sub	sp, #16
 80192b2:	af00      	add	r7, sp, #0
 80192b4:	6078      	str	r0, [r7, #4]
 80192b6:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 80192b8:	2300      	movs	r3, #0
 80192ba:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 80192bc:	683b      	ldr	r3, [r7, #0]
 80192be:	889b      	ldrh	r3, [r3, #4]
 80192c0:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 80192c2:	683b      	ldr	r3, [r7, #0]
 80192c4:	781b      	ldrb	r3, [r3, #0]
 80192c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80192ca:	2b20      	cmp	r3, #32
 80192cc:	d108      	bne.n	80192e0 <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 80192ce:	687b      	ldr	r3, [r7, #4]
 80192d0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80192d4:	689b      	ldr	r3, [r3, #8]
 80192d6:	6839      	ldr	r1, [r7, #0]
 80192d8:	6878      	ldr	r0, [r7, #4]
 80192da:	4798      	blx	r3
    
    return USBD_OK;
 80192dc:	2300      	movs	r3, #0
 80192de:	e0be      	b.n	801945e <USBD_StdEPReq+0x1b0>
  }
  
  switch (req->bRequest) 
 80192e0:	683b      	ldr	r3, [r7, #0]
 80192e2:	785b      	ldrb	r3, [r3, #1]
 80192e4:	2b03      	cmp	r3, #3
 80192e6:	d007      	beq.n	80192f8 <USBD_StdEPReq+0x4a>
 80192e8:	2b03      	cmp	r3, #3
 80192ea:	f300 80b6 	bgt.w	801945a <USBD_StdEPReq+0x1ac>
 80192ee:	2b00      	cmp	r3, #0
 80192f0:	d06d      	beq.n	80193ce <USBD_StdEPReq+0x120>
 80192f2:	2b01      	cmp	r3, #1
 80192f4:	d035      	beq.n	8019362 <USBD_StdEPReq+0xb4>
      break;
    }
    break;
    
  default:
    break;
 80192f6:	e0b0      	b.n	801945a <USBD_StdEPReq+0x1ac>
    switch (pdev->dev_state) 
 80192f8:	687b      	ldr	r3, [r7, #4]
 80192fa:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 80192fe:	2b02      	cmp	r3, #2
 8019300:	d002      	beq.n	8019308 <USBD_StdEPReq+0x5a>
 8019302:	2b03      	cmp	r3, #3
 8019304:	d00c      	beq.n	8019320 <USBD_StdEPReq+0x72>
 8019306:	e025      	b.n	8019354 <USBD_StdEPReq+0xa6>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8019308:	7bbb      	ldrb	r3, [r7, #14]
 801930a:	2b00      	cmp	r3, #0
 801930c:	d027      	beq.n	801935e <USBD_StdEPReq+0xb0>
 801930e:	7bbb      	ldrb	r3, [r7, #14]
 8019310:	2b80      	cmp	r3, #128	@ 0x80
 8019312:	d024      	beq.n	801935e <USBD_StdEPReq+0xb0>
        USBD_LL_StallEP(pdev , ep_addr);
 8019314:	7bbb      	ldrb	r3, [r7, #14]
 8019316:	4619      	mov	r1, r3
 8019318:	6878      	ldr	r0, [r7, #4]
 801931a:	f7ec fe0b 	bl	8005f34 <USBD_LL_StallEP>
      break;	
 801931e:	e01e      	b.n	801935e <USBD_StdEPReq+0xb0>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8019320:	683b      	ldr	r3, [r7, #0]
 8019322:	885b      	ldrh	r3, [r3, #2]
 8019324:	2b00      	cmp	r3, #0
 8019326:	d10a      	bne.n	801933e <USBD_StdEPReq+0x90>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8019328:	7bbb      	ldrb	r3, [r7, #14]
 801932a:	2b00      	cmp	r3, #0
 801932c:	d007      	beq.n	801933e <USBD_StdEPReq+0x90>
 801932e:	7bbb      	ldrb	r3, [r7, #14]
 8019330:	2b80      	cmp	r3, #128	@ 0x80
 8019332:	d004      	beq.n	801933e <USBD_StdEPReq+0x90>
          USBD_LL_StallEP(pdev , ep_addr);
 8019334:	7bbb      	ldrb	r3, [r7, #14]
 8019336:	4619      	mov	r1, r3
 8019338:	6878      	ldr	r0, [r7, #4]
 801933a:	f7ec fdfb 	bl	8005f34 <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 801933e:	687b      	ldr	r3, [r7, #4]
 8019340:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8019344:	689b      	ldr	r3, [r3, #8]
 8019346:	6839      	ldr	r1, [r7, #0]
 8019348:	6878      	ldr	r0, [r7, #4]
 801934a:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 801934c:	6878      	ldr	r0, [r7, #4]
 801934e:	f000 fbea 	bl	8019b26 <USBD_CtlSendStatus>
      break;
 8019352:	e005      	b.n	8019360 <USBD_StdEPReq+0xb2>
      USBD_CtlError(pdev , req);
 8019354:	6839      	ldr	r1, [r7, #0]
 8019356:	6878      	ldr	r0, [r7, #4]
 8019358:	f000 fb1b 	bl	8019992 <USBD_CtlError>
      break;    
 801935c:	e000      	b.n	8019360 <USBD_StdEPReq+0xb2>
      break;	
 801935e:	bf00      	nop
    break;
 8019360:	e07c      	b.n	801945c <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 8019362:	687b      	ldr	r3, [r7, #4]
 8019364:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 8019368:	2b02      	cmp	r3, #2
 801936a:	d002      	beq.n	8019372 <USBD_StdEPReq+0xc4>
 801936c:	2b03      	cmp	r3, #3
 801936e:	d00c      	beq.n	801938a <USBD_StdEPReq+0xdc>
 8019370:	e024      	b.n	80193bc <USBD_StdEPReq+0x10e>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8019372:	7bbb      	ldrb	r3, [r7, #14]
 8019374:	2b00      	cmp	r3, #0
 8019376:	d026      	beq.n	80193c6 <USBD_StdEPReq+0x118>
 8019378:	7bbb      	ldrb	r3, [r7, #14]
 801937a:	2b80      	cmp	r3, #128	@ 0x80
 801937c:	d023      	beq.n	80193c6 <USBD_StdEPReq+0x118>
        USBD_LL_StallEP(pdev , ep_addr);
 801937e:	7bbb      	ldrb	r3, [r7, #14]
 8019380:	4619      	mov	r1, r3
 8019382:	6878      	ldr	r0, [r7, #4]
 8019384:	f7ec fdd6 	bl	8005f34 <USBD_LL_StallEP>
      break;	
 8019388:	e01d      	b.n	80193c6 <USBD_StdEPReq+0x118>
      if (req->wValue == USB_FEATURE_EP_HALT)
 801938a:	683b      	ldr	r3, [r7, #0]
 801938c:	885b      	ldrh	r3, [r3, #2]
 801938e:	2b00      	cmp	r3, #0
 8019390:	d11b      	bne.n	80193ca <USBD_StdEPReq+0x11c>
        if ((ep_addr & 0x7F) != 0x00) 
 8019392:	7bbb      	ldrb	r3, [r7, #14]
 8019394:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019398:	2b00      	cmp	r3, #0
 801939a:	d00b      	beq.n	80193b4 <USBD_StdEPReq+0x106>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 801939c:	7bbb      	ldrb	r3, [r7, #14]
 801939e:	4619      	mov	r1, r3
 80193a0:	6878      	ldr	r0, [r7, #4]
 80193a2:	f7ec fdda 	bl	8005f5a <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 80193a6:	687b      	ldr	r3, [r7, #4]
 80193a8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80193ac:	689b      	ldr	r3, [r3, #8]
 80193ae:	6839      	ldr	r1, [r7, #0]
 80193b0:	6878      	ldr	r0, [r7, #4]
 80193b2:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80193b4:	6878      	ldr	r0, [r7, #4]
 80193b6:	f000 fbb6 	bl	8019b26 <USBD_CtlSendStatus>
      break;
 80193ba:	e006      	b.n	80193ca <USBD_StdEPReq+0x11c>
      USBD_CtlError(pdev , req);
 80193bc:	6839      	ldr	r1, [r7, #0]
 80193be:	6878      	ldr	r0, [r7, #4]
 80193c0:	f000 fae7 	bl	8019992 <USBD_CtlError>
      break;    
 80193c4:	e002      	b.n	80193cc <USBD_StdEPReq+0x11e>
      break;	
 80193c6:	bf00      	nop
 80193c8:	e048      	b.n	801945c <USBD_StdEPReq+0x1ae>
      break;
 80193ca:	bf00      	nop
    break;
 80193cc:	e046      	b.n	801945c <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 80193ce:	687b      	ldr	r3, [r7, #4]
 80193d0:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 80193d4:	2b02      	cmp	r3, #2
 80193d6:	d002      	beq.n	80193de <USBD_StdEPReq+0x130>
 80193d8:	2b03      	cmp	r3, #3
 80193da:	d00b      	beq.n	80193f4 <USBD_StdEPReq+0x146>
 80193dc:	e036      	b.n	801944c <USBD_StdEPReq+0x19e>
      if ((ep_addr & 0x7F) != 0x00) 
 80193de:	7bbb      	ldrb	r3, [r7, #14]
 80193e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80193e4:	2b00      	cmp	r3, #0
 80193e6:	d036      	beq.n	8019456 <USBD_StdEPReq+0x1a8>
        USBD_LL_StallEP(pdev , ep_addr);
 80193e8:	7bbb      	ldrb	r3, [r7, #14]
 80193ea:	4619      	mov	r1, r3
 80193ec:	6878      	ldr	r0, [r7, #4]
 80193ee:	f7ec fda1 	bl	8005f34 <USBD_LL_StallEP>
      break;	
 80193f2:	e030      	b.n	8019456 <USBD_StdEPReq+0x1a8>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80193f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80193f8:	2b00      	cmp	r3, #0
 80193fa:	da08      	bge.n	801940e <USBD_StdEPReq+0x160>
 80193fc:	7bbb      	ldrb	r3, [r7, #14]
 80193fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019402:	3301      	adds	r3, #1
 8019404:	011b      	lsls	r3, r3, #4
 8019406:	687a      	ldr	r2, [r7, #4]
 8019408:	4413      	add	r3, r2
 801940a:	3304      	adds	r3, #4
 801940c:	e007      	b.n	801941e <USBD_StdEPReq+0x170>
                                         &pdev->ep_out[ep_addr & 0x7F];
 801940e:	7bbb      	ldrb	r3, [r7, #14]
 8019410:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8019414:	3310      	adds	r3, #16
 8019416:	011b      	lsls	r3, r3, #4
 8019418:	687a      	ldr	r2, [r7, #4]
 801941a:	4413      	add	r3, r2
 801941c:	3304      	adds	r3, #4
 801941e:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8019420:	7bbb      	ldrb	r3, [r7, #14]
 8019422:	4619      	mov	r1, r3
 8019424:	6878      	ldr	r0, [r7, #4]
 8019426:	f7ec fdab 	bl	8005f80 <USBD_LL_IsStallEP>
 801942a:	4603      	mov	r3, r0
 801942c:	2b00      	cmp	r3, #0
 801942e:	d003      	beq.n	8019438 <USBD_StdEPReq+0x18a>
        pep->status = 0x0001;     
 8019430:	68bb      	ldr	r3, [r7, #8]
 8019432:	2201      	movs	r2, #1
 8019434:	601a      	str	r2, [r3, #0]
 8019436:	e002      	b.n	801943e <USBD_StdEPReq+0x190>
        pep->status = 0x0000;  
 8019438:	68bb      	ldr	r3, [r7, #8]
 801943a:	2200      	movs	r2, #0
 801943c:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 801943e:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 8019440:	2202      	movs	r2, #2
 8019442:	4619      	mov	r1, r3
 8019444:	6878      	ldr	r0, [r7, #4]
 8019446:	f000 fb10 	bl	8019a6a <USBD_CtlSendData>
      break;
 801944a:	e005      	b.n	8019458 <USBD_StdEPReq+0x1aa>
      USBD_CtlError(pdev , req);
 801944c:	6839      	ldr	r1, [r7, #0]
 801944e:	6878      	ldr	r0, [r7, #4]
 8019450:	f000 fa9f 	bl	8019992 <USBD_CtlError>
      break;
 8019454:	e000      	b.n	8019458 <USBD_StdEPReq+0x1aa>
      break;	
 8019456:	bf00      	nop
    break;
 8019458:	e000      	b.n	801945c <USBD_StdEPReq+0x1ae>
    break;
 801945a:	bf00      	nop
  }
  return ret;
 801945c:	7bfb      	ldrb	r3, [r7, #15]
}
 801945e:	4618      	mov	r0, r3
 8019460:	3710      	adds	r7, #16
 8019462:	46bd      	mov	sp, r7
 8019464:	bd80      	pop	{r7, pc}
	...

08019468 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 8019468:	b580      	push	{r7, lr}
 801946a:	b084      	sub	sp, #16
 801946c:	af00      	add	r7, sp, #0
 801946e:	6078      	str	r0, [r7, #4]
 8019470:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8019472:	683b      	ldr	r3, [r7, #0]
 8019474:	885b      	ldrh	r3, [r3, #2]
 8019476:	0a1b      	lsrs	r3, r3, #8
 8019478:	b29b      	uxth	r3, r3
 801947a:	3b01      	subs	r3, #1
 801947c:	2b06      	cmp	r3, #6
 801947e:	f200 80c9 	bhi.w	8019614 <USBD_GetDescriptor+0x1ac>
 8019482:	a201      	add	r2, pc, #4	@ (adr r2, 8019488 <USBD_GetDescriptor+0x20>)
 8019484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019488:	080194a5 	.word	0x080194a5
 801948c:	080194bd 	.word	0x080194bd
 8019490:	080194fd 	.word	0x080194fd
 8019494:	08019615 	.word	0x08019615
 8019498:	08019615 	.word	0x08019615
 801949c:	080195c1 	.word	0x080195c1
 80194a0:	080195e7 	.word	0x080195e7
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80194a4:	687b      	ldr	r3, [r7, #4]
 80194a6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80194aa:	681b      	ldr	r3, [r3, #0]
 80194ac:	687a      	ldr	r2, [r7, #4]
 80194ae:	7c12      	ldrb	r2, [r2, #16]
 80194b0:	f107 010a 	add.w	r1, r7, #10
 80194b4:	4610      	mov	r0, r2
 80194b6:	4798      	blx	r3
 80194b8:	60f8      	str	r0, [r7, #12]
    break;
 80194ba:	e0b0      	b.n	801961e <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 80194bc:	687b      	ldr	r3, [r7, #4]
 80194be:	7c1b      	ldrb	r3, [r3, #16]
 80194c0:	2b00      	cmp	r3, #0
 80194c2:	d10d      	bne.n	80194e0 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 80194c4:	687b      	ldr	r3, [r7, #4]
 80194c6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80194ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80194cc:	f107 020a 	add.w	r2, r7, #10
 80194d0:	4610      	mov	r0, r2
 80194d2:	4798      	blx	r3
 80194d4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80194d6:	68fb      	ldr	r3, [r7, #12]
 80194d8:	3301      	adds	r3, #1
 80194da:	2202      	movs	r2, #2
 80194dc:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 80194de:	e09e      	b.n	801961e <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 80194e0:	687b      	ldr	r3, [r7, #4]
 80194e2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80194e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80194e8:	f107 020a 	add.w	r2, r7, #10
 80194ec:	4610      	mov	r0, r2
 80194ee:	4798      	blx	r3
 80194f0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80194f2:	68fb      	ldr	r3, [r7, #12]
 80194f4:	3301      	adds	r3, #1
 80194f6:	2202      	movs	r2, #2
 80194f8:	701a      	strb	r2, [r3, #0]
    break;
 80194fa:	e090      	b.n	801961e <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80194fc:	683b      	ldr	r3, [r7, #0]
 80194fe:	885b      	ldrh	r3, [r3, #2]
 8019500:	b2db      	uxtb	r3, r3
 8019502:	2b05      	cmp	r3, #5
 8019504:	d856      	bhi.n	80195b4 <USBD_GetDescriptor+0x14c>
 8019506:	a201      	add	r2, pc, #4	@ (adr r2, 801950c <USBD_GetDescriptor+0xa4>)
 8019508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801950c:	08019525 	.word	0x08019525
 8019510:	0801953d 	.word	0x0801953d
 8019514:	08019555 	.word	0x08019555
 8019518:	0801956d 	.word	0x0801956d
 801951c:	08019585 	.word	0x08019585
 8019520:	0801959d 	.word	0x0801959d
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8019524:	687b      	ldr	r3, [r7, #4]
 8019526:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801952a:	685b      	ldr	r3, [r3, #4]
 801952c:	687a      	ldr	r2, [r7, #4]
 801952e:	7c12      	ldrb	r2, [r2, #16]
 8019530:	f107 010a 	add.w	r1, r7, #10
 8019534:	4610      	mov	r0, r2
 8019536:	4798      	blx	r3
 8019538:	60f8      	str	r0, [r7, #12]
      break;
 801953a:	e040      	b.n	80195be <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801953c:	687b      	ldr	r3, [r7, #4]
 801953e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8019542:	689b      	ldr	r3, [r3, #8]
 8019544:	687a      	ldr	r2, [r7, #4]
 8019546:	7c12      	ldrb	r2, [r2, #16]
 8019548:	f107 010a 	add.w	r1, r7, #10
 801954c:	4610      	mov	r0, r2
 801954e:	4798      	blx	r3
 8019550:	60f8      	str	r0, [r7, #12]
      break;
 8019552:	e034      	b.n	80195be <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8019554:	687b      	ldr	r3, [r7, #4]
 8019556:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801955a:	68db      	ldr	r3, [r3, #12]
 801955c:	687a      	ldr	r2, [r7, #4]
 801955e:	7c12      	ldrb	r2, [r2, #16]
 8019560:	f107 010a 	add.w	r1, r7, #10
 8019564:	4610      	mov	r0, r2
 8019566:	4798      	blx	r3
 8019568:	60f8      	str	r0, [r7, #12]
      break;
 801956a:	e028      	b.n	80195be <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801956c:	687b      	ldr	r3, [r7, #4]
 801956e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8019572:	691b      	ldr	r3, [r3, #16]
 8019574:	687a      	ldr	r2, [r7, #4]
 8019576:	7c12      	ldrb	r2, [r2, #16]
 8019578:	f107 010a 	add.w	r1, r7, #10
 801957c:	4610      	mov	r0, r2
 801957e:	4798      	blx	r3
 8019580:	60f8      	str	r0, [r7, #12]
      break;
 8019582:	e01c      	b.n	80195be <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8019584:	687b      	ldr	r3, [r7, #4]
 8019586:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801958a:	695b      	ldr	r3, [r3, #20]
 801958c:	687a      	ldr	r2, [r7, #4]
 801958e:	7c12      	ldrb	r2, [r2, #16]
 8019590:	f107 010a 	add.w	r1, r7, #10
 8019594:	4610      	mov	r0, r2
 8019596:	4798      	blx	r3
 8019598:	60f8      	str	r0, [r7, #12]
      break;
 801959a:	e010      	b.n	80195be <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801959c:	687b      	ldr	r3, [r7, #4]
 801959e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80195a2:	699b      	ldr	r3, [r3, #24]
 80195a4:	687a      	ldr	r2, [r7, #4]
 80195a6:	7c12      	ldrb	r2, [r2, #16]
 80195a8:	f107 010a 	add.w	r1, r7, #10
 80195ac:	4610      	mov	r0, r2
 80195ae:	4798      	blx	r3
 80195b0:	60f8      	str	r0, [r7, #12]
      break;
 80195b2:	e004      	b.n	80195be <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 80195b4:	6839      	ldr	r1, [r7, #0]
 80195b6:	6878      	ldr	r0, [r7, #4]
 80195b8:	f000 f9eb 	bl	8019992 <USBD_CtlError>
      return;
 80195bc:	e044      	b.n	8019648 <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 80195be:	e02e      	b.n	801961e <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80195c0:	687b      	ldr	r3, [r7, #4]
 80195c2:	7c1b      	ldrb	r3, [r3, #16]
 80195c4:	2b00      	cmp	r3, #0
 80195c6:	d109      	bne.n	80195dc <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80195c8:	687b      	ldr	r3, [r7, #4]
 80195ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80195ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80195d0:	f107 020a 	add.w	r2, r7, #10
 80195d4:	4610      	mov	r0, r2
 80195d6:	4798      	blx	r3
 80195d8:	60f8      	str	r0, [r7, #12]
      break;
 80195da:	e020      	b.n	801961e <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80195dc:	6839      	ldr	r1, [r7, #0]
 80195de:	6878      	ldr	r0, [r7, #4]
 80195e0:	f000 f9d7 	bl	8019992 <USBD_CtlError>
      return;
 80195e4:	e030      	b.n	8019648 <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80195e6:	687b      	ldr	r3, [r7, #4]
 80195e8:	7c1b      	ldrb	r3, [r3, #16]
 80195ea:	2b00      	cmp	r3, #0
 80195ec:	d10d      	bne.n	801960a <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80195ee:	687b      	ldr	r3, [r7, #4]
 80195f0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80195f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80195f6:	f107 020a 	add.w	r2, r7, #10
 80195fa:	4610      	mov	r0, r2
 80195fc:	4798      	blx	r3
 80195fe:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8019600:	68fb      	ldr	r3, [r7, #12]
 8019602:	3301      	adds	r3, #1
 8019604:	2207      	movs	r2, #7
 8019606:	701a      	strb	r2, [r3, #0]
      break; 
 8019608:	e009      	b.n	801961e <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 801960a:	6839      	ldr	r1, [r7, #0]
 801960c:	6878      	ldr	r0, [r7, #4]
 801960e:	f000 f9c0 	bl	8019992 <USBD_CtlError>
      return;
 8019612:	e019      	b.n	8019648 <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 8019614:	6839      	ldr	r1, [r7, #0]
 8019616:	6878      	ldr	r0, [r7, #4]
 8019618:	f000 f9bb 	bl	8019992 <USBD_CtlError>
    return;
 801961c:	e014      	b.n	8019648 <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 801961e:	897b      	ldrh	r3, [r7, #10]
 8019620:	2b00      	cmp	r3, #0
 8019622:	d011      	beq.n	8019648 <USBD_GetDescriptor+0x1e0>
 8019624:	683b      	ldr	r3, [r7, #0]
 8019626:	88db      	ldrh	r3, [r3, #6]
 8019628:	2b00      	cmp	r3, #0
 801962a:	d00d      	beq.n	8019648 <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 801962c:	683b      	ldr	r3, [r7, #0]
 801962e:	88da      	ldrh	r2, [r3, #6]
 8019630:	897b      	ldrh	r3, [r7, #10]
 8019632:	4293      	cmp	r3, r2
 8019634:	bf28      	it	cs
 8019636:	4613      	movcs	r3, r2
 8019638:	b29b      	uxth	r3, r3
 801963a:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 801963c:	897b      	ldrh	r3, [r7, #10]
 801963e:	461a      	mov	r2, r3
 8019640:	68f9      	ldr	r1, [r7, #12]
 8019642:	6878      	ldr	r0, [r7, #4]
 8019644:	f000 fa11 	bl	8019a6a <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 8019648:	3710      	adds	r7, #16
 801964a:	46bd      	mov	sp, r7
 801964c:	bd80      	pop	{r7, pc}
 801964e:	bf00      	nop

08019650 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8019650:	b580      	push	{r7, lr}
 8019652:	b084      	sub	sp, #16
 8019654:	af00      	add	r7, sp, #0
 8019656:	6078      	str	r0, [r7, #4]
 8019658:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 801965a:	683b      	ldr	r3, [r7, #0]
 801965c:	889b      	ldrh	r3, [r3, #4]
 801965e:	2b00      	cmp	r3, #0
 8019660:	d12c      	bne.n	80196bc <USBD_SetAddress+0x6c>
 8019662:	683b      	ldr	r3, [r7, #0]
 8019664:	88db      	ldrh	r3, [r3, #6]
 8019666:	2b00      	cmp	r3, #0
 8019668:	d128      	bne.n	80196bc <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 801966a:	683b      	ldr	r3, [r7, #0]
 801966c:	885b      	ldrh	r3, [r3, #2]
 801966e:	b2db      	uxtb	r3, r3
 8019670:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019674:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8019676:	687b      	ldr	r3, [r7, #4]
 8019678:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 801967c:	2b03      	cmp	r3, #3
 801967e:	d104      	bne.n	801968a <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 8019680:	6839      	ldr	r1, [r7, #0]
 8019682:	6878      	ldr	r0, [r7, #4]
 8019684:	f000 f985 	bl	8019992 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8019688:	e01d      	b.n	80196c6 <USBD_SetAddress+0x76>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 801968a:	687b      	ldr	r3, [r7, #4]
 801968c:	7bfa      	ldrb	r2, [r7, #15]
 801968e:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8019692:	7bfb      	ldrb	r3, [r7, #15]
 8019694:	4619      	mov	r1, r3
 8019696:	6878      	ldr	r0, [r7, #4]
 8019698:	f7ec fc9e 	bl	8005fd8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 801969c:	6878      	ldr	r0, [r7, #4]
 801969e:	f000 fa42 	bl	8019b26 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 80196a2:	7bfb      	ldrb	r3, [r7, #15]
 80196a4:	2b00      	cmp	r3, #0
 80196a6:	d004      	beq.n	80196b2 <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 80196a8:	687b      	ldr	r3, [r7, #4]
 80196aa:	2202      	movs	r2, #2
 80196ac:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80196b0:	e009      	b.n	80196c6 <USBD_SetAddress+0x76>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 80196b2:	687b      	ldr	r3, [r7, #4]
 80196b4:	2201      	movs	r2, #1
 80196b6:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80196ba:	e004      	b.n	80196c6 <USBD_SetAddress+0x76>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 80196bc:	6839      	ldr	r1, [r7, #0]
 80196be:	6878      	ldr	r0, [r7, #4]
 80196c0:	f000 f967 	bl	8019992 <USBD_CtlError>
  } 
}
 80196c4:	bf00      	nop
 80196c6:	bf00      	nop
 80196c8:	3710      	adds	r7, #16
 80196ca:	46bd      	mov	sp, r7
 80196cc:	bd80      	pop	{r7, pc}
	...

080196d0 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 80196d0:	b580      	push	{r7, lr}
 80196d2:	b082      	sub	sp, #8
 80196d4:	af00      	add	r7, sp, #0
 80196d6:	6078      	str	r0, [r7, #4]
 80196d8:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 80196da:	683b      	ldr	r3, [r7, #0]
 80196dc:	885b      	ldrh	r3, [r3, #2]
 80196de:	b2da      	uxtb	r2, r3
 80196e0:	4b3e      	ldr	r3, [pc, #248]	@ (80197dc <USBD_SetConfig+0x10c>)
 80196e2:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 80196e4:	4b3d      	ldr	r3, [pc, #244]	@ (80197dc <USBD_SetConfig+0x10c>)
 80196e6:	781b      	ldrb	r3, [r3, #0]
 80196e8:	2b01      	cmp	r3, #1
 80196ea:	d904      	bls.n	80196f6 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 80196ec:	6839      	ldr	r1, [r7, #0]
 80196ee:	6878      	ldr	r0, [r7, #4]
 80196f0:	f000 f94f 	bl	8019992 <USBD_CtlError>
 80196f4:	e06f      	b.n	80197d6 <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 80196f6:	687b      	ldr	r3, [r7, #4]
 80196f8:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 80196fc:	2b02      	cmp	r3, #2
 80196fe:	d002      	beq.n	8019706 <USBD_SetConfig+0x36>
 8019700:	2b03      	cmp	r3, #3
 8019702:	d023      	beq.n	801974c <USBD_SetConfig+0x7c>
 8019704:	e062      	b.n	80197cc <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8019706:	4b35      	ldr	r3, [pc, #212]	@ (80197dc <USBD_SetConfig+0x10c>)
 8019708:	781b      	ldrb	r3, [r3, #0]
 801970a:	2b00      	cmp	r3, #0
 801970c:	d01a      	beq.n	8019744 <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 801970e:	4b33      	ldr	r3, [pc, #204]	@ (80197dc <USBD_SetConfig+0x10c>)
 8019710:	781b      	ldrb	r3, [r3, #0]
 8019712:	461a      	mov	r2, r3
 8019714:	687b      	ldr	r3, [r7, #4]
 8019716:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8019718:	687b      	ldr	r3, [r7, #4]
 801971a:	2203      	movs	r2, #3
 801971c:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8019720:	4b2e      	ldr	r3, [pc, #184]	@ (80197dc <USBD_SetConfig+0x10c>)
 8019722:	781b      	ldrb	r3, [r3, #0]
 8019724:	4619      	mov	r1, r3
 8019726:	6878      	ldr	r0, [r7, #4]
 8019728:	f7ff fb19 	bl	8018d5e <USBD_SetClassConfig>
 801972c:	4603      	mov	r3, r0
 801972e:	2b02      	cmp	r3, #2
 8019730:	d104      	bne.n	801973c <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 8019732:	6839      	ldr	r1, [r7, #0]
 8019734:	6878      	ldr	r0, [r7, #4]
 8019736:	f000 f92c 	bl	8019992 <USBD_CtlError>
          return;
 801973a:	e04c      	b.n	80197d6 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 801973c:	6878      	ldr	r0, [r7, #4]
 801973e:	f000 f9f2 	bl	8019b26 <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 8019742:	e048      	b.n	80197d6 <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 8019744:	6878      	ldr	r0, [r7, #4]
 8019746:	f000 f9ee 	bl	8019b26 <USBD_CtlSendStatus>
      break;
 801974a:	e044      	b.n	80197d6 <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 801974c:	4b23      	ldr	r3, [pc, #140]	@ (80197dc <USBD_SetConfig+0x10c>)
 801974e:	781b      	ldrb	r3, [r3, #0]
 8019750:	2b00      	cmp	r3, #0
 8019752:	d112      	bne.n	801977a <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8019754:	687b      	ldr	r3, [r7, #4]
 8019756:	2202      	movs	r2, #2
 8019758:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
        pdev->dev_config = cfgidx;          
 801975c:	4b1f      	ldr	r3, [pc, #124]	@ (80197dc <USBD_SetConfig+0x10c>)
 801975e:	781b      	ldrb	r3, [r3, #0]
 8019760:	461a      	mov	r2, r3
 8019762:	687b      	ldr	r3, [r7, #4]
 8019764:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8019766:	4b1d      	ldr	r3, [pc, #116]	@ (80197dc <USBD_SetConfig+0x10c>)
 8019768:	781b      	ldrb	r3, [r3, #0]
 801976a:	4619      	mov	r1, r3
 801976c:	6878      	ldr	r0, [r7, #4]
 801976e:	f7ff fb15 	bl	8018d9c <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 8019772:	6878      	ldr	r0, [r7, #4]
 8019774:	f000 f9d7 	bl	8019b26 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8019778:	e02d      	b.n	80197d6 <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 801977a:	4b18      	ldr	r3, [pc, #96]	@ (80197dc <USBD_SetConfig+0x10c>)
 801977c:	781b      	ldrb	r3, [r3, #0]
 801977e:	461a      	mov	r2, r3
 8019780:	687b      	ldr	r3, [r7, #4]
 8019782:	685b      	ldr	r3, [r3, #4]
 8019784:	429a      	cmp	r2, r3
 8019786:	d01d      	beq.n	80197c4 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8019788:	687b      	ldr	r3, [r7, #4]
 801978a:	685b      	ldr	r3, [r3, #4]
 801978c:	b2db      	uxtb	r3, r3
 801978e:	4619      	mov	r1, r3
 8019790:	6878      	ldr	r0, [r7, #4]
 8019792:	f7ff fb03 	bl	8018d9c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8019796:	4b11      	ldr	r3, [pc, #68]	@ (80197dc <USBD_SetConfig+0x10c>)
 8019798:	781b      	ldrb	r3, [r3, #0]
 801979a:	461a      	mov	r2, r3
 801979c:	687b      	ldr	r3, [r7, #4]
 801979e:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 80197a0:	4b0e      	ldr	r3, [pc, #56]	@ (80197dc <USBD_SetConfig+0x10c>)
 80197a2:	781b      	ldrb	r3, [r3, #0]
 80197a4:	4619      	mov	r1, r3
 80197a6:	6878      	ldr	r0, [r7, #4]
 80197a8:	f7ff fad9 	bl	8018d5e <USBD_SetClassConfig>
 80197ac:	4603      	mov	r3, r0
 80197ae:	2b02      	cmp	r3, #2
 80197b0:	d104      	bne.n	80197bc <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 80197b2:	6839      	ldr	r1, [r7, #0]
 80197b4:	6878      	ldr	r0, [r7, #4]
 80197b6:	f000 f8ec 	bl	8019992 <USBD_CtlError>
          return;
 80197ba:	e00c      	b.n	80197d6 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 80197bc:	6878      	ldr	r0, [r7, #4]
 80197be:	f000 f9b2 	bl	8019b26 <USBD_CtlSendStatus>
      break;
 80197c2:	e008      	b.n	80197d6 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 80197c4:	6878      	ldr	r0, [r7, #4]
 80197c6:	f000 f9ae 	bl	8019b26 <USBD_CtlSendStatus>
      break;
 80197ca:	e004      	b.n	80197d6 <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 80197cc:	6839      	ldr	r1, [r7, #0]
 80197ce:	6878      	ldr	r0, [r7, #4]
 80197d0:	f000 f8df 	bl	8019992 <USBD_CtlError>
      break;
 80197d4:	bf00      	nop
    }
  }
}
 80197d6:	3708      	adds	r7, #8
 80197d8:	46bd      	mov	sp, r7
 80197da:	bd80      	pop	{r7, pc}
 80197dc:	20002eed 	.word	0x20002eed

080197e0 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 80197e0:	b580      	push	{r7, lr}
 80197e2:	b082      	sub	sp, #8
 80197e4:	af00      	add	r7, sp, #0
 80197e6:	6078      	str	r0, [r7, #4]
 80197e8:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 80197ea:	683b      	ldr	r3, [r7, #0]
 80197ec:	88db      	ldrh	r3, [r3, #6]
 80197ee:	2b01      	cmp	r3, #1
 80197f0:	d004      	beq.n	80197fc <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 80197f2:	6839      	ldr	r1, [r7, #0]
 80197f4:	6878      	ldr	r0, [r7, #4]
 80197f6:	f000 f8cc 	bl	8019992 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 80197fa:	e01f      	b.n	801983c <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 80197fc:	687b      	ldr	r3, [r7, #4]
 80197fe:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 8019802:	2b02      	cmp	r3, #2
 8019804:	d002      	beq.n	801980c <USBD_GetConfig+0x2c>
 8019806:	2b03      	cmp	r3, #3
 8019808:	d00b      	beq.n	8019822 <USBD_GetConfig+0x42>
 801980a:	e012      	b.n	8019832 <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 801980c:	687b      	ldr	r3, [r7, #4]
 801980e:	2200      	movs	r2, #0
 8019810:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 8019812:	687b      	ldr	r3, [r7, #4]
 8019814:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 8019816:	2201      	movs	r2, #1
 8019818:	4619      	mov	r1, r3
 801981a:	6878      	ldr	r0, [r7, #4]
 801981c:	f000 f925 	bl	8019a6a <USBD_CtlSendData>
      break;
 8019820:	e00c      	b.n	801983c <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 8019822:	687b      	ldr	r3, [r7, #4]
 8019824:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 8019826:	2201      	movs	r2, #1
 8019828:	4619      	mov	r1, r3
 801982a:	6878      	ldr	r0, [r7, #4]
 801982c:	f000 f91d 	bl	8019a6a <USBD_CtlSendData>
      break;
 8019830:	e004      	b.n	801983c <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 8019832:	6839      	ldr	r1, [r7, #0]
 8019834:	6878      	ldr	r0, [r7, #4]
 8019836:	f000 f8ac 	bl	8019992 <USBD_CtlError>
      break;
 801983a:	bf00      	nop
}
 801983c:	bf00      	nop
 801983e:	3708      	adds	r7, #8
 8019840:	46bd      	mov	sp, r7
 8019842:	bd80      	pop	{r7, pc}

08019844 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8019844:	b580      	push	{r7, lr}
 8019846:	b082      	sub	sp, #8
 8019848:	af00      	add	r7, sp, #0
 801984a:	6078      	str	r0, [r7, #4]
 801984c:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 801984e:	687b      	ldr	r3, [r7, #4]
 8019850:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 8019854:	3b02      	subs	r3, #2
 8019856:	2b01      	cmp	r3, #1
 8019858:	d815      	bhi.n	8019886 <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 801985a:	687b      	ldr	r3, [r7, #4]
 801985c:	2201      	movs	r2, #1
 801985e:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8019860:	687b      	ldr	r3, [r7, #4]
 8019862:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8019866:	2b00      	cmp	r3, #0
 8019868:	d005      	beq.n	8019876 <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 801986a:	687b      	ldr	r3, [r7, #4]
 801986c:	68db      	ldr	r3, [r3, #12]
 801986e:	f043 0202 	orr.w	r2, r3, #2
 8019872:	687b      	ldr	r3, [r7, #4]
 8019874:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 8019876:	687b      	ldr	r3, [r7, #4]
 8019878:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 801987a:	2202      	movs	r2, #2
 801987c:	4619      	mov	r1, r3
 801987e:	6878      	ldr	r0, [r7, #4]
 8019880:	f000 f8f3 	bl	8019a6a <USBD_CtlSendData>
                      2);
    break;
 8019884:	e004      	b.n	8019890 <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 8019886:	6839      	ldr	r1, [r7, #0]
 8019888:	6878      	ldr	r0, [r7, #4]
 801988a:	f000 f882 	bl	8019992 <USBD_CtlError>
    break;
 801988e:	bf00      	nop
  }
}
 8019890:	bf00      	nop
 8019892:	3708      	adds	r7, #8
 8019894:	46bd      	mov	sp, r7
 8019896:	bd80      	pop	{r7, pc}

08019898 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8019898:	b580      	push	{r7, lr}
 801989a:	b082      	sub	sp, #8
 801989c:	af00      	add	r7, sp, #0
 801989e:	6078      	str	r0, [r7, #4]
 80198a0:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80198a2:	683b      	ldr	r3, [r7, #0]
 80198a4:	885b      	ldrh	r3, [r3, #2]
 80198a6:	2b01      	cmp	r3, #1
 80198a8:	d10d      	bne.n	80198c6 <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 80198aa:	687b      	ldr	r3, [r7, #4]
 80198ac:	2201      	movs	r2, #1
 80198ae:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    pdev->pClass->Setup (pdev, req);   
 80198b2:	687b      	ldr	r3, [r7, #4]
 80198b4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80198b8:	689b      	ldr	r3, [r3, #8]
 80198ba:	6839      	ldr	r1, [r7, #0]
 80198bc:	6878      	ldr	r0, [r7, #4]
 80198be:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 80198c0:	6878      	ldr	r0, [r7, #4]
 80198c2:	f000 f930 	bl	8019b26 <USBD_CtlSendStatus>
  }

}
 80198c6:	bf00      	nop
 80198c8:	3708      	adds	r7, #8
 80198ca:	46bd      	mov	sp, r7
 80198cc:	bd80      	pop	{r7, pc}

080198ce <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 80198ce:	b580      	push	{r7, lr}
 80198d0:	b082      	sub	sp, #8
 80198d2:	af00      	add	r7, sp, #0
 80198d4:	6078      	str	r0, [r7, #4]
 80198d6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80198d8:	687b      	ldr	r3, [r7, #4]
 80198da:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 80198de:	3b02      	subs	r3, #2
 80198e0:	2b01      	cmp	r3, #1
 80198e2:	d812      	bhi.n	801990a <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 80198e4:	683b      	ldr	r3, [r7, #0]
 80198e6:	885b      	ldrh	r3, [r3, #2]
 80198e8:	2b01      	cmp	r3, #1
 80198ea:	d113      	bne.n	8019914 <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 80198ec:	687b      	ldr	r3, [r7, #4]
 80198ee:	2200      	movs	r2, #0
 80198f0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
      pdev->pClass->Setup (pdev, req);   
 80198f4:	687b      	ldr	r3, [r7, #4]
 80198f6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80198fa:	689b      	ldr	r3, [r3, #8]
 80198fc:	6839      	ldr	r1, [r7, #0]
 80198fe:	6878      	ldr	r0, [r7, #4]
 8019900:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8019902:	6878      	ldr	r0, [r7, #4]
 8019904:	f000 f90f 	bl	8019b26 <USBD_CtlSendStatus>
    }
    break;
 8019908:	e004      	b.n	8019914 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 801990a:	6839      	ldr	r1, [r7, #0]
 801990c:	6878      	ldr	r0, [r7, #4]
 801990e:	f000 f840 	bl	8019992 <USBD_CtlError>
    break;
 8019912:	e000      	b.n	8019916 <USBD_ClrFeature+0x48>
    break;
 8019914:	bf00      	nop
  }
}
 8019916:	bf00      	nop
 8019918:	3708      	adds	r7, #8
 801991a:	46bd      	mov	sp, r7
 801991c:	bd80      	pop	{r7, pc}

0801991e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801991e:	b480      	push	{r7}
 8019920:	b083      	sub	sp, #12
 8019922:	af00      	add	r7, sp, #0
 8019924:	6078      	str	r0, [r7, #4]
 8019926:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 8019928:	683b      	ldr	r3, [r7, #0]
 801992a:	781a      	ldrb	r2, [r3, #0]
 801992c:	687b      	ldr	r3, [r7, #4]
 801992e:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8019930:	683b      	ldr	r3, [r7, #0]
 8019932:	785a      	ldrb	r2, [r3, #1]
 8019934:	687b      	ldr	r3, [r7, #4]
 8019936:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8019938:	683b      	ldr	r3, [r7, #0]
 801993a:	3302      	adds	r3, #2
 801993c:	781b      	ldrb	r3, [r3, #0]
 801993e:	461a      	mov	r2, r3
 8019940:	683b      	ldr	r3, [r7, #0]
 8019942:	3303      	adds	r3, #3
 8019944:	781b      	ldrb	r3, [r3, #0]
 8019946:	021b      	lsls	r3, r3, #8
 8019948:	b29b      	uxth	r3, r3
 801994a:	4413      	add	r3, r2
 801994c:	b29a      	uxth	r2, r3
 801994e:	687b      	ldr	r3, [r7, #4]
 8019950:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8019952:	683b      	ldr	r3, [r7, #0]
 8019954:	3304      	adds	r3, #4
 8019956:	781b      	ldrb	r3, [r3, #0]
 8019958:	461a      	mov	r2, r3
 801995a:	683b      	ldr	r3, [r7, #0]
 801995c:	3305      	adds	r3, #5
 801995e:	781b      	ldrb	r3, [r3, #0]
 8019960:	021b      	lsls	r3, r3, #8
 8019962:	b29b      	uxth	r3, r3
 8019964:	4413      	add	r3, r2
 8019966:	b29a      	uxth	r2, r3
 8019968:	687b      	ldr	r3, [r7, #4]
 801996a:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 801996c:	683b      	ldr	r3, [r7, #0]
 801996e:	3306      	adds	r3, #6
 8019970:	781b      	ldrb	r3, [r3, #0]
 8019972:	461a      	mov	r2, r3
 8019974:	683b      	ldr	r3, [r7, #0]
 8019976:	3307      	adds	r3, #7
 8019978:	781b      	ldrb	r3, [r3, #0]
 801997a:	021b      	lsls	r3, r3, #8
 801997c:	b29b      	uxth	r3, r3
 801997e:	4413      	add	r3, r2
 8019980:	b29a      	uxth	r2, r3
 8019982:	687b      	ldr	r3, [r7, #4]
 8019984:	80da      	strh	r2, [r3, #6]

}
 8019986:	bf00      	nop
 8019988:	370c      	adds	r7, #12
 801998a:	46bd      	mov	sp, r7
 801998c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019990:	4770      	bx	lr

08019992 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8019992:	b580      	push	{r7, lr}
 8019994:	b082      	sub	sp, #8
 8019996:	af00      	add	r7, sp, #0
 8019998:	6078      	str	r0, [r7, #4]
 801999a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 801999c:	2180      	movs	r1, #128	@ 0x80
 801999e:	6878      	ldr	r0, [r7, #4]
 80199a0:	f7ec fac8 	bl	8005f34 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 80199a4:	2100      	movs	r1, #0
 80199a6:	6878      	ldr	r0, [r7, #4]
 80199a8:	f7ec fac4 	bl	8005f34 <USBD_LL_StallEP>
}
 80199ac:	bf00      	nop
 80199ae:	3708      	adds	r7, #8
 80199b0:	46bd      	mov	sp, r7
 80199b2:	bd80      	pop	{r7, pc}

080199b4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80199b4:	b580      	push	{r7, lr}
 80199b6:	b086      	sub	sp, #24
 80199b8:	af00      	add	r7, sp, #0
 80199ba:	60f8      	str	r0, [r7, #12]
 80199bc:	60b9      	str	r1, [r7, #8]
 80199be:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 80199c0:	2300      	movs	r3, #0
 80199c2:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 80199c4:	68fb      	ldr	r3, [r7, #12]
 80199c6:	2b00      	cmp	r3, #0
 80199c8:	d033      	beq.n	8019a32 <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 80199ca:	68f8      	ldr	r0, [r7, #12]
 80199cc:	f000 f835 	bl	8019a3a <USBD_GetLen>
 80199d0:	4603      	mov	r3, r0
 80199d2:	3301      	adds	r3, #1
 80199d4:	b29b      	uxth	r3, r3
 80199d6:	005b      	lsls	r3, r3, #1
 80199d8:	b29a      	uxth	r2, r3
 80199da:	687b      	ldr	r3, [r7, #4]
 80199dc:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 80199de:	687b      	ldr	r3, [r7, #4]
 80199e0:	881a      	ldrh	r2, [r3, #0]
 80199e2:	7dfb      	ldrb	r3, [r7, #23]
 80199e4:	1c59      	adds	r1, r3, #1
 80199e6:	75f9      	strb	r1, [r7, #23]
 80199e8:	4619      	mov	r1, r3
 80199ea:	68bb      	ldr	r3, [r7, #8]
 80199ec:	440b      	add	r3, r1
 80199ee:	b2d2      	uxtb	r2, r2
 80199f0:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 80199f2:	7dfb      	ldrb	r3, [r7, #23]
 80199f4:	1c5a      	adds	r2, r3, #1
 80199f6:	75fa      	strb	r2, [r7, #23]
 80199f8:	461a      	mov	r2, r3
 80199fa:	68bb      	ldr	r3, [r7, #8]
 80199fc:	4413      	add	r3, r2
 80199fe:	2203      	movs	r2, #3
 8019a00:	701a      	strb	r2, [r3, #0]
    
    while (*desc != '\0') 
 8019a02:	e012      	b.n	8019a2a <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 8019a04:	68fb      	ldr	r3, [r7, #12]
 8019a06:	1c5a      	adds	r2, r3, #1
 8019a08:	60fa      	str	r2, [r7, #12]
 8019a0a:	7dfa      	ldrb	r2, [r7, #23]
 8019a0c:	1c51      	adds	r1, r2, #1
 8019a0e:	75f9      	strb	r1, [r7, #23]
 8019a10:	4611      	mov	r1, r2
 8019a12:	68ba      	ldr	r2, [r7, #8]
 8019a14:	440a      	add	r2, r1
 8019a16:	781b      	ldrb	r3, [r3, #0]
 8019a18:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 8019a1a:	7dfb      	ldrb	r3, [r7, #23]
 8019a1c:	1c5a      	adds	r2, r3, #1
 8019a1e:	75fa      	strb	r2, [r7, #23]
 8019a20:	461a      	mov	r2, r3
 8019a22:	68bb      	ldr	r3, [r7, #8]
 8019a24:	4413      	add	r3, r2
 8019a26:	2200      	movs	r2, #0
 8019a28:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0') 
 8019a2a:	68fb      	ldr	r3, [r7, #12]
 8019a2c:	781b      	ldrb	r3, [r3, #0]
 8019a2e:	2b00      	cmp	r3, #0
 8019a30:	d1e8      	bne.n	8019a04 <USBD_GetString+0x50>
    }
  } 
}
 8019a32:	bf00      	nop
 8019a34:	3718      	adds	r7, #24
 8019a36:	46bd      	mov	sp, r7
 8019a38:	bd80      	pop	{r7, pc}

08019a3a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8019a3a:	b480      	push	{r7}
 8019a3c:	b085      	sub	sp, #20
 8019a3e:	af00      	add	r7, sp, #0
 8019a40:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 8019a42:	2300      	movs	r3, #0
 8019a44:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0') 
 8019a46:	e005      	b.n	8019a54 <USBD_GetLen+0x1a>
    {
        len++;
 8019a48:	7bfb      	ldrb	r3, [r7, #15]
 8019a4a:	3301      	adds	r3, #1
 8019a4c:	73fb      	strb	r3, [r7, #15]
        buf++;
 8019a4e:	687b      	ldr	r3, [r7, #4]
 8019a50:	3301      	adds	r3, #1
 8019a52:	607b      	str	r3, [r7, #4]
    while (*buf != '\0') 
 8019a54:	687b      	ldr	r3, [r7, #4]
 8019a56:	781b      	ldrb	r3, [r3, #0]
 8019a58:	2b00      	cmp	r3, #0
 8019a5a:	d1f5      	bne.n	8019a48 <USBD_GetLen+0xe>
    }

    return len;
 8019a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8019a5e:	4618      	mov	r0, r3
 8019a60:	3714      	adds	r7, #20
 8019a62:	46bd      	mov	sp, r7
 8019a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a68:	4770      	bx	lr

08019a6a <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8019a6a:	b580      	push	{r7, lr}
 8019a6c:	b084      	sub	sp, #16
 8019a6e:	af00      	add	r7, sp, #0
 8019a70:	60f8      	str	r0, [r7, #12]
 8019a72:	60b9      	str	r1, [r7, #8]
 8019a74:	4613      	mov	r3, r2
 8019a76:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8019a78:	68fb      	ldr	r3, [r7, #12]
 8019a7a:	2202      	movs	r2, #2
 8019a7c:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  pdev->ep_in[0].total_length = len;
 8019a80:	88fa      	ldrh	r2, [r7, #6]
 8019a82:	68fb      	ldr	r3, [r7, #12]
 8019a84:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 8019a86:	88fa      	ldrh	r2, [r7, #6]
 8019a88:	68fb      	ldr	r3, [r7, #12]
 8019a8a:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8019a8c:	88fb      	ldrh	r3, [r7, #6]
 8019a8e:	68ba      	ldr	r2, [r7, #8]
 8019a90:	2100      	movs	r1, #0
 8019a92:	68f8      	ldr	r0, [r7, #12]
 8019a94:	f7ec fab3 	bl	8005ffe <USBD_LL_Transmit>
  
  return USBD_OK;
 8019a98:	2300      	movs	r3, #0
}
 8019a9a:	4618      	mov	r0, r3
 8019a9c:	3710      	adds	r7, #16
 8019a9e:	46bd      	mov	sp, r7
 8019aa0:	bd80      	pop	{r7, pc}

08019aa2 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8019aa2:	b580      	push	{r7, lr}
 8019aa4:	b084      	sub	sp, #16
 8019aa6:	af00      	add	r7, sp, #0
 8019aa8:	60f8      	str	r0, [r7, #12]
 8019aaa:	60b9      	str	r1, [r7, #8]
 8019aac:	4613      	mov	r3, r2
 8019aae:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8019ab0:	88fb      	ldrh	r3, [r7, #6]
 8019ab2:	68ba      	ldr	r2, [r7, #8]
 8019ab4:	2100      	movs	r1, #0
 8019ab6:	68f8      	ldr	r0, [r7, #12]
 8019ab8:	f7ec faa1 	bl	8005ffe <USBD_LL_Transmit>
  
  return USBD_OK;
 8019abc:	2300      	movs	r3, #0
}
 8019abe:	4618      	mov	r0, r3
 8019ac0:	3710      	adds	r7, #16
 8019ac2:	46bd      	mov	sp, r7
 8019ac4:	bd80      	pop	{r7, pc}

08019ac6 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8019ac6:	b580      	push	{r7, lr}
 8019ac8:	b084      	sub	sp, #16
 8019aca:	af00      	add	r7, sp, #0
 8019acc:	60f8      	str	r0, [r7, #12]
 8019ace:	60b9      	str	r1, [r7, #8]
 8019ad0:	4613      	mov	r3, r2
 8019ad2:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8019ad4:	68fb      	ldr	r3, [r7, #12]
 8019ad6:	2203      	movs	r2, #3
 8019ad8:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  pdev->ep_out[0].total_length = len;
 8019adc:	88fa      	ldrh	r2, [r7, #6]
 8019ade:	68fb      	ldr	r3, [r7, #12]
 8019ae0:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
  pdev->ep_out[0].rem_length   = len;
 8019ae4:	88fa      	ldrh	r2, [r7, #6]
 8019ae6:	68fb      	ldr	r3, [r7, #12]
 8019ae8:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8019aec:	88fb      	ldrh	r3, [r7, #6]
 8019aee:	68ba      	ldr	r2, [r7, #8]
 8019af0:	2100      	movs	r1, #0
 8019af2:	68f8      	ldr	r0, [r7, #12]
 8019af4:	f7ec fa9a 	bl	800602c <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
 8019af8:	2300      	movs	r3, #0
}
 8019afa:	4618      	mov	r0, r3
 8019afc:	3710      	adds	r7, #16
 8019afe:	46bd      	mov	sp, r7
 8019b00:	bd80      	pop	{r7, pc}

08019b02 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8019b02:	b580      	push	{r7, lr}
 8019b04:	b084      	sub	sp, #16
 8019b06:	af00      	add	r7, sp, #0
 8019b08:	60f8      	str	r0, [r7, #12]
 8019b0a:	60b9      	str	r1, [r7, #8]
 8019b0c:	4613      	mov	r3, r2
 8019b0e:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 8019b10:	88fb      	ldrh	r3, [r7, #6]
 8019b12:	68ba      	ldr	r2, [r7, #8]
 8019b14:	2100      	movs	r1, #0
 8019b16:	68f8      	ldr	r0, [r7, #12]
 8019b18:	f7ec fa88 	bl	800602c <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 8019b1c:	2300      	movs	r3, #0
}
 8019b1e:	4618      	mov	r0, r3
 8019b20:	3710      	adds	r7, #16
 8019b22:	46bd      	mov	sp, r7
 8019b24:	bd80      	pop	{r7, pc}

08019b26 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8019b26:	b580      	push	{r7, lr}
 8019b28:	b082      	sub	sp, #8
 8019b2a:	af00      	add	r7, sp, #0
 8019b2c:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8019b2e:	687b      	ldr	r3, [r7, #4]
 8019b30:	2204      	movs	r2, #4
 8019b32:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8019b36:	2300      	movs	r3, #0
 8019b38:	2200      	movs	r2, #0
 8019b3a:	2100      	movs	r1, #0
 8019b3c:	6878      	ldr	r0, [r7, #4]
 8019b3e:	f7ec fa5e 	bl	8005ffe <USBD_LL_Transmit>
  
  return USBD_OK;
 8019b42:	2300      	movs	r3, #0
}
 8019b44:	4618      	mov	r0, r3
 8019b46:	3708      	adds	r7, #8
 8019b48:	46bd      	mov	sp, r7
 8019b4a:	bd80      	pop	{r7, pc}

08019b4c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8019b4c:	b580      	push	{r7, lr}
 8019b4e:	b082      	sub	sp, #8
 8019b50:	af00      	add	r7, sp, #0
 8019b52:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8019b54:	687b      	ldr	r3, [r7, #4]
 8019b56:	2205      	movs	r2, #5
 8019b58:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8019b5c:	2300      	movs	r3, #0
 8019b5e:	2200      	movs	r2, #0
 8019b60:	2100      	movs	r1, #0
 8019b62:	6878      	ldr	r0, [r7, #4]
 8019b64:	f7ec fa62 	bl	800602c <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 8019b68:	2300      	movs	r3, #0
}
 8019b6a:	4618      	mov	r0, r3
 8019b6c:	3708      	adds	r7, #8
 8019b6e:	46bd      	mov	sp, r7
 8019b70:	bd80      	pop	{r7, pc}
	...

08019b74 <funchad34.constprop.0>:
 8019b74:	b500      	push	{lr}
 8019b76:	4b0b      	ldr	r3, [pc, #44]	@ (8019ba4 <funchad34.constprop.0+0x30>)
 8019b78:	6842      	ldr	r2, [r0, #4]
 8019b7a:	f8d0 e000 	ldr.w	lr, [r0]
 8019b7e:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8019b82:	4909      	ldr	r1, [pc, #36]	@ (8019ba8 <funchad34.constprop.0+0x34>)
 8019b84:	605a      	str	r2, [r3, #4]
 8019b86:	68c2      	ldr	r2, [r0, #12]
 8019b88:	f8c3 c008 	str.w	ip, [r3, #8]
 8019b8c:	60da      	str	r2, [r3, #12]
 8019b8e:	f8d0 c010 	ldr.w	ip, [r0, #16]
 8019b92:	6942      	ldr	r2, [r0, #20]
 8019b94:	f8c3 e000 	str.w	lr, [r3]
 8019b98:	f8c3 c010 	str.w	ip, [r3, #16]
 8019b9c:	600a      	str	r2, [r1, #0]
 8019b9e:	615a      	str	r2, [r3, #20]
 8019ba0:	f85d fb04 	ldr.w	pc, [sp], #4
 8019ba4:	20002ef4 	.word	0x20002ef4
 8019ba8:	20002ef0 	.word	0x20002ef0
 8019bac:	00000000 	.word	0x00000000

08019bb0 <neai_anomalydetection_learn>:
 8019bb0:	4bba      	ldr	r3, [pc, #744]	@ (8019e9c <neai_anomalydetection_learn+0x2ec>)
 8019bb2:	781b      	ldrb	r3, [r3, #0]
 8019bb4:	2b01      	cmp	r3, #1
 8019bb6:	d003      	beq.n	8019bc0 <neai_anomalydetection_learn+0x10>
 8019bb8:	4bb9      	ldr	r3, [pc, #740]	@ (8019ea0 <neai_anomalydetection_learn+0x2f0>)
 8019bba:	207b      	movs	r0, #123	@ 0x7b
 8019bbc:	7018      	strb	r0, [r3, #0]
 8019bbe:	4770      	bx	lr
 8019bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019bc4:	ed2d 8b02 	vpush	{d8}
 8019bc8:	f7ff ffd4 	bl	8019b74 <funchad34.constprop.0>
 8019bcc:	4bb5      	ldr	r3, [pc, #724]	@ (8019ea4 <neai_anomalydetection_learn+0x2f4>)
 8019bce:	681f      	ldr	r7, [r3, #0]
 8019bd0:	f107 0801 	add.w	r8, r7, #1
 8019bd4:	f1b8 0f02 	cmp.w	r8, #2
 8019bd8:	f8c3 8000 	str.w	r8, [r3]
 8019bdc:	f200 811a 	bhi.w	8019e14 <neai_anomalydetection_learn+0x264>
 8019be0:	4eb1      	ldr	r6, [pc, #708]	@ (8019ea8 <neai_anomalydetection_learn+0x2f8>)
 8019be2:	4db2      	ldr	r5, [pc, #712]	@ (8019eac <neai_anomalydetection_learn+0x2fc>)
 8019be4:	4cb2      	ldr	r4, [pc, #712]	@ (8019eb0 <neai_anomalydetection_learn+0x300>)
 8019be6:	ed95 5a00 	vldr	s10, [r5]
 8019bea:	edd4 7a00 	vldr	s15, [r4]
 8019bee:	ed96 7a00 	vldr	s14, [r6]
 8019bf2:	edd5 4a01 	vldr	s9, [r5, #4]
 8019bf6:	4baa      	ldr	r3, [pc, #680]	@ (8019ea0 <neai_anomalydetection_learn+0x2f0>)
 8019bf8:	3702      	adds	r7, #2
 8019bfa:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8019bfe:	ee25 6a05 	vmul.f32	s12, s10, s10
 8019c02:	ee07 7a90 	vmov	s15, r7
 8019c06:	ee36 6a26 	vadd.f32	s12, s12, s13
 8019c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019c0e:	ee77 6a45 	vsub.f32	s13, s14, s10
 8019c12:	ee27 7a07 	vmul.f32	s14, s14, s14
 8019c16:	eec6 5aa7 	vdiv.f32	s11, s13, s15
 8019c1a:	ee37 7a46 	vsub.f32	s14, s14, s12
 8019c1e:	ee75 5a85 	vadd.f32	s11, s11, s10
 8019c22:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8019c26:	ee25 5aa5 	vmul.f32	s10, s11, s11
 8019c2a:	ee36 7a86 	vadd.f32	s14, s13, s12
 8019c2e:	edd4 6a01 	vldr	s13, [r4, #4]
 8019c32:	edc5 5a00 	vstr	s11, [r5]
 8019c36:	ee37 7a45 	vsub.f32	s14, s14, s10
 8019c3a:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8019c3e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8019c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c46:	bfa8      	it	ge
 8019c48:	eeb1 4ac7 	vsqrtge.f32	s8, s14
 8019c4c:	ee24 5aa4 	vmul.f32	s10, s9, s9
 8019c50:	ed96 7a01 	vldr	s14, [r6, #4]
 8019c54:	bfb8      	it	lt
 8019c56:	ed9f 4a97 	vldrlt	s8, [pc, #604]	@ 8019eb4 <neai_anomalydetection_learn+0x304>
 8019c5a:	ee77 3a64 	vsub.f32	s7, s14, s9
 8019c5e:	ee35 5a26 	vadd.f32	s10, s10, s13
 8019c62:	ee27 7a07 	vmul.f32	s14, s14, s14
 8019c66:	ee83 6aa7 	vdiv.f32	s12, s7, s15
 8019c6a:	ee37 7a45 	vsub.f32	s14, s14, s10
 8019c6e:	ee36 6a24 	vadd.f32	s12, s12, s9
 8019c72:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8019c76:	ee66 5a06 	vmul.f32	s11, s12, s12
 8019c7a:	ee36 7a85 	vadd.f32	s14, s13, s10
 8019c7e:	edd5 4a02 	vldr	s9, [r5, #8]
 8019c82:	edd4 6a02 	vldr	s13, [r4, #8]
 8019c86:	ed84 4a00 	vstr	s8, [r4]
 8019c8a:	ee37 7a65 	vsub.f32	s14, s14, s11
 8019c8e:	ee24 5aa4 	vmul.f32	s10, s9, s9
 8019c92:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8019c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c9a:	bfa8      	it	ge
 8019c9c:	eeb1 4ac7 	vsqrtge.f32	s8, s14
 8019ca0:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8019ca4:	ed96 7a02 	vldr	s14, [r6, #8]
 8019ca8:	ed85 6a01 	vstr	s12, [r5, #4]
 8019cac:	ee77 3a64 	vsub.f32	s7, s14, s9
 8019cb0:	ee35 5a26 	vadd.f32	s10, s10, s13
 8019cb4:	ee27 7a07 	vmul.f32	s14, s14, s14
 8019cb8:	eec3 5aa7 	vdiv.f32	s11, s7, s15
 8019cbc:	ee37 7a45 	vsub.f32	s14, s14, s10
 8019cc0:	ee75 5aa4 	vadd.f32	s11, s11, s9
 8019cc4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8019cc8:	ee25 6aa5 	vmul.f32	s12, s11, s11
 8019ccc:	ee36 7a85 	vadd.f32	s14, s13, s10
 8019cd0:	bfb8      	it	lt
 8019cd2:	ed9f 4a78 	vldrlt	s8, [pc, #480]	@ 8019eb4 <neai_anomalydetection_learn+0x304>
 8019cd6:	edd5 4a03 	vldr	s9, [r5, #12]
 8019cda:	edd4 6a03 	vldr	s13, [r4, #12]
 8019cde:	ed84 4a01 	vstr	s8, [r4, #4]
 8019ce2:	ee37 7a46 	vsub.f32	s14, s14, s12
 8019ce6:	ee24 5aa4 	vmul.f32	s10, s9, s9
 8019cea:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8019cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019cf2:	bfa8      	it	ge
 8019cf4:	eeb1 4ac7 	vsqrtge.f32	s8, s14
 8019cf8:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8019cfc:	ed96 7a03 	vldr	s14, [r6, #12]
 8019d00:	edc5 5a02 	vstr	s11, [r5, #8]
 8019d04:	ee77 3a64 	vsub.f32	s7, s14, s9
 8019d08:	ee35 5a26 	vadd.f32	s10, s10, s13
 8019d0c:	ee27 7a07 	vmul.f32	s14, s14, s14
 8019d10:	ee83 6aa7 	vdiv.f32	s12, s7, s15
 8019d14:	ee37 7a45 	vsub.f32	s14, s14, s10
 8019d18:	ee36 6a24 	vadd.f32	s12, s12, s9
 8019d1c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8019d20:	ee66 5a06 	vmul.f32	s11, s12, s12
 8019d24:	ee36 7a85 	vadd.f32	s14, s13, s10
 8019d28:	edd5 4a04 	vldr	s9, [r5, #16]
 8019d2c:	bfb8      	it	lt
 8019d2e:	ed9f 4a61 	vldrlt	s8, [pc, #388]	@ 8019eb4 <neai_anomalydetection_learn+0x304>
 8019d32:	edd4 6a04 	vldr	s13, [r4, #16]
 8019d36:	ed84 4a02 	vstr	s8, [r4, #8]
 8019d3a:	ee37 7a65 	vsub.f32	s14, s14, s11
 8019d3e:	ee24 5aa4 	vmul.f32	s10, s9, s9
 8019d42:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8019d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019d4a:	bfa8      	it	ge
 8019d4c:	eeb1 4ac7 	vsqrtge.f32	s8, s14
 8019d50:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8019d54:	ed96 7a04 	vldr	s14, [r6, #16]
 8019d58:	ed85 6a03 	vstr	s12, [r5, #12]
 8019d5c:	ee77 3a64 	vsub.f32	s7, s14, s9
 8019d60:	ee35 5a26 	vadd.f32	s10, s10, s13
 8019d64:	ee27 7a07 	vmul.f32	s14, s14, s14
 8019d68:	eec3 5aa7 	vdiv.f32	s11, s7, s15
 8019d6c:	ee37 7a45 	vsub.f32	s14, s14, s10
 8019d70:	ee75 5aa4 	vadd.f32	s11, s11, s9
 8019d74:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8019d78:	ee25 6aa5 	vmul.f32	s12, s11, s11
 8019d7c:	ee36 7a85 	vadd.f32	s14, s13, s10
 8019d80:	bfb8      	it	lt
 8019d82:	ed9f 4a4c 	vldrlt	s8, [pc, #304]	@ 8019eb4 <neai_anomalydetection_learn+0x304>
 8019d86:	ed95 5a05 	vldr	s10, [r5, #20]
 8019d8a:	edd6 6a05 	vldr	s13, [r6, #20]
 8019d8e:	ed84 4a03 	vstr	s8, [r4, #12]
 8019d92:	ee37 7a46 	vsub.f32	s14, s14, s12
 8019d96:	ee25 6a05 	vmul.f32	s12, s10, s10
 8019d9a:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8019d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019da2:	bfa8      	it	ge
 8019da4:	eef1 4ac7 	vsqrtge.f32	s9, s14
 8019da8:	ed94 7a05 	vldr	s14, [r4, #20]
 8019dac:	edc5 5a04 	vstr	s11, [r5, #16]
 8019db0:	ee27 7a07 	vmul.f32	s14, s14, s14
 8019db4:	ee36 4ac5 	vsub.f32	s8, s13, s10
 8019db8:	ee37 7a06 	vadd.f32	s14, s14, s12
 8019dbc:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8019dc0:	ee84 6a27 	vdiv.f32	s12, s8, s15
 8019dc4:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8019dc8:	bfb8      	it	lt
 8019dca:	eddf 4a3a 	vldrlt	s9, [pc, #232]	@ 8019eb4 <neai_anomalydetection_learn+0x304>
 8019dce:	eec6 5aa7 	vdiv.f32	s11, s13, s15
 8019dd2:	ee76 7a05 	vadd.f32	s15, s12, s10
 8019dd6:	ee37 7a25 	vadd.f32	s14, s14, s11
 8019dda:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8019dde:	edc4 4a04 	vstr	s9, [r4, #16]
 8019de2:	ee37 7a66 	vsub.f32	s14, s14, s13
 8019de6:	edc5 7a05 	vstr	s15, [r5, #20]
 8019dea:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8019dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019df2:	bfac      	ite	ge
 8019df4:	eef1 6ac7 	vsqrtge.f32	s13, s14
 8019df8:	eddf 6a2e 	vldrlt	s13, [pc, #184]	@ 8019eb4 <neai_anomalydetection_learn+0x304>
 8019dfc:	f1b8 0f09 	cmp.w	r8, #9
 8019e00:	bf8c      	ite	hi
 8019e02:	207f      	movhi	r0, #127	@ 0x7f
 8019e04:	207e      	movls	r0, #126	@ 0x7e
 8019e06:	7018      	strb	r0, [r3, #0]
 8019e08:	ecbd 8b02 	vpop	{d8}
 8019e0c:	edc4 6a05 	vstr	s13, [r4, #20]
 8019e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019e14:	4c26      	ldr	r4, [pc, #152]	@ (8019eb0 <neai_anomalydetection_learn+0x300>)
 8019e16:	4e24      	ldr	r6, [pc, #144]	@ (8019ea8 <neai_anomalydetection_learn+0x2f8>)
 8019e18:	edd4 6a00 	vldr	s13, [r4]
 8019e1c:	4d23      	ldr	r5, [pc, #140]	@ (8019eac <neai_anomalydetection_learn+0x2fc>)
 8019e1e:	ed96 7a00 	vldr	s14, [r6]
 8019e22:	edd5 7a00 	vldr	s15, [r5]
 8019e26:	eef5 6a40 	vcmp.f32	s13, #0.0
 8019e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e2e:	d045      	beq.n	8019ebc <neai_anomalydetection_learn+0x30c>
 8019e30:	ee37 7a67 	vsub.f32	s14, s14, s15
 8019e34:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8019e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e3c:	f100 8165 	bmi.w	801a10a <neai_anomalydetection_learn+0x55a>
 8019e40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8019e44:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8019eb4 <neai_anomalydetection_learn+0x304>
 8019e48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8019e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e50:	f300 816d 	bgt.w	801a12e <neai_anomalydetection_learn+0x57e>
 8019e54:	edd4 5a01 	vldr	s11, [r4, #4]
 8019e58:	eef5 5a40 	vcmp.f32	s11, #0.0
 8019e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e60:	ee77 6a87 	vadd.f32	s13, s15, s14
 8019e64:	f040 814a 	bne.w	801a0fc <neai_anomalydetection_learn+0x54c>
 8019e68:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8019eb8 <neai_anomalydetection_learn+0x308>
 8019e6c:	edd4 5a02 	vldr	s11, [r4, #8]
 8019e70:	ee77 7a66 	vsub.f32	s15, s14, s13
 8019e74:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8019e78:	ee67 7a86 	vmul.f32	s15, s15, s12
 8019e7c:	eef5 5a40 	vcmp.f32	s11, #0.0
 8019e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e84:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8019e88:	f000 814e 	beq.w	801a128 <neai_anomalydetection_learn+0x578>
 8019e8c:	ed96 6a02 	vldr	s12, [r6, #8]
 8019e90:	ed95 5a02 	vldr	s10, [r5, #8]
 8019e94:	eef0 7a47 	vmov.f32	s15, s14
 8019e98:	e032      	b.n	8019f00 <neai_anomalydetection_learn+0x350>
 8019e9a:	bf00      	nop
 8019e9c:	20000570 	.word	0x20000570
 8019ea0:	20000568 	.word	0x20000568
 8019ea4:	2000056c 	.word	0x2000056c
 8019ea8:	20002ef4 	.word	0x20002ef4
 8019eac:	20000594 	.word	0x20000594
 8019eb0:	200005ac 	.word	0x200005ac
 8019eb4:	00000000 	.word	0x00000000
 8019eb8:	42c80000 	.word	0x42c80000
 8019ebc:	edd4 5a01 	vldr	s11, [r4, #4]
 8019ec0:	eef5 5a40 	vcmp.f32	s11, #0.0
 8019ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ec8:	f040 80fd 	bne.w	801a0c6 <neai_anomalydetection_learn+0x516>
 8019ecc:	ed1f 7a06 	vldr	s14, [pc, #-24]	@ 8019eb8 <neai_anomalydetection_learn+0x308>
 8019ed0:	eef0 6a47 	vmov.f32	s13, s14
 8019ed4:	eef0 7a47 	vmov.f32	s15, s14
 8019ed8:	ee37 7a66 	vsub.f32	s14, s14, s13
 8019edc:	edd4 5a02 	vldr	s11, [r4, #8]
 8019ee0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8019ee4:	ee27 7a06 	vmul.f32	s14, s14, s12
 8019ee8:	eef5 5a40 	vcmp.f32	s11, #0.0
 8019eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ef0:	ee77 6a26 	vadd.f32	s13, s14, s13
 8019ef4:	f000 8115 	beq.w	801a122 <neai_anomalydetection_learn+0x572>
 8019ef8:	ed96 6a02 	vldr	s12, [r6, #8]
 8019efc:	ed95 5a02 	vldr	s10, [r5, #8]
 8019f00:	ee36 6a45 	vsub.f32	s12, s12, s10
 8019f04:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
 8019f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f0c:	d501      	bpl.n	8019f12 <neai_anomalydetection_learn+0x362>
 8019f0e:	eeb1 6a46 	vneg.f32	s12, s12
 8019f12:	ee86 7a25 	vdiv.f32	s14, s12, s11
 8019f16:	eeb4 7a67 	vcmp.f32	s14, s15
 8019f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f1e:	bfc8      	it	gt
 8019f20:	eef0 7a47 	vmovgt.f32	s15, s14
 8019f24:	ee37 7a66 	vsub.f32	s14, s14, s13
 8019f28:	eef0 5a08 	vmov.f32	s11, #8	@ 0x40400000  3.0
 8019f2c:	ee87 6a25 	vdiv.f32	s12, s14, s11
 8019f30:	edd4 5a03 	vldr	s11, [r4, #12]
 8019f34:	ed96 7a03 	vldr	s14, [r6, #12]
 8019f38:	ed95 5a03 	vldr	s10, [r5, #12]
 8019f3c:	eef5 5a40 	vcmp.f32	s11, #0.0
 8019f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f44:	ee76 6a26 	vadd.f32	s13, s12, s13
 8019f48:	f000 80e5 	beq.w	801a116 <neai_anomalydetection_learn+0x566>
 8019f4c:	ee37 7a45 	vsub.f32	s14, s14, s10
 8019f50:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8019f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f58:	d501      	bpl.n	8019f5e <neai_anomalydetection_learn+0x3ae>
 8019f5a:	eeb1 7a47 	vneg.f32	s14, s14
 8019f5e:	ee87 6a25 	vdiv.f32	s12, s14, s11
 8019f62:	ee36 7a66 	vsub.f32	s14, s12, s13
 8019f66:	eef5 5a00 	vmov.f32	s11, #80	@ 0x3e800000  0.250
 8019f6a:	ee27 7a25 	vmul.f32	s14, s14, s11
 8019f6e:	edd4 5a04 	vldr	s11, [r4, #16]
 8019f72:	eef4 7a46 	vcmp.f32	s15, s12
 8019f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f7a:	eef5 5a40 	vcmp.f32	s11, #0.0
 8019f7e:	bf48      	it	mi
 8019f80:	eef0 7a46 	vmovmi.f32	s15, s12
 8019f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f88:	ee37 7a26 	vadd.f32	s14, s14, s13
 8019f8c:	ed95 6a04 	vldr	s12, [r5, #16]
 8019f90:	edd6 6a04 	vldr	s13, [r6, #16]
 8019f94:	f000 80bc 	beq.w	801a110 <neai_anomalydetection_learn+0x560>
 8019f98:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8019f9c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8019fa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019fa4:	d501      	bpl.n	8019faa <neai_anomalydetection_learn+0x3fa>
 8019fa6:	eef1 6a66 	vneg.f32	s13, s13
 8019faa:	ee86 6aa5 	vdiv.f32	s12, s13, s11
 8019fae:	ee36 5a47 	vsub.f32	s10, s12, s14
 8019fb2:	eef1 5a04 	vmov.f32	s11, #20	@ 0x40a00000  5.0
 8019fb6:	eec5 6a25 	vdiv.f32	s13, s10, s11
 8019fba:	edd4 5a05 	vldr	s11, [r4, #20]
 8019fbe:	ed95 5a05 	vldr	s10, [r5, #20]
 8019fc2:	eef4 7a46 	vcmp.f32	s15, s12
 8019fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019fca:	eef5 5a40 	vcmp.f32	s11, #0.0
 8019fce:	bf48      	it	mi
 8019fd0:	eef0 7a46 	vmovmi.f32	s15, s12
 8019fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019fd8:	ed96 6a05 	vldr	s12, [r6, #20]
 8019fdc:	ee76 6a87 	vadd.f32	s13, s13, s14
 8019fe0:	f000 809c 	beq.w	801a11c <neai_anomalydetection_learn+0x56c>
 8019fe4:	ee36 7a45 	vsub.f32	s14, s12, s10
 8019fe8:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8019fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ff0:	bf48      	it	mi
 8019ff2:	eeb1 7a47 	vnegmi.f32	s14, s14
 8019ff6:	ee87 6a25 	vdiv.f32	s12, s14, s11
 8019ffa:	4859      	ldr	r0, [pc, #356]	@ (801a160 <neai_anomalydetection_learn+0x5b0>)
 8019ffc:	4959      	ldr	r1, [pc, #356]	@ (801a164 <neai_anomalydetection_learn+0x5b4>)
 8019ffe:	6803      	ldr	r3, [r0, #0]
 801a000:	4a59      	ldr	r2, [pc, #356]	@ (801a168 <neai_anomalydetection_learn+0x5b8>)
 801a002:	3301      	adds	r3, #1
 801a004:	6003      	str	r3, [r0, #0]
 801a006:	ee36 5a66 	vsub.f32	s10, s12, s13
 801a00a:	eef1 5a08 	vmov.f32	s11, #24	@ 0x40c00000  6.0
 801a00e:	ee85 7a25 	vdiv.f32	s14, s10, s11
 801a012:	eeb4 6a67 	vcmp.f32	s12, s15
 801a016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a01a:	edd1 5a00 	vldr	s11, [r1]
 801a01e:	ee37 7a26 	vadd.f32	s14, s14, s13
 801a022:	bfc8      	it	gt
 801a024:	eef0 7a46 	vmovgt.f32	s15, s12
 801a028:	ee06 3a90 	vmov	s13, r3
 801a02c:	ed92 6a00 	vldr	s12, [r2]
 801a030:	eeb8 5a66 	vcvt.f32.u32	s10, s13
 801a034:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801a038:	ee37 7a65 	vsub.f32	s14, s14, s11
 801a03c:	ee87 8a85 	vdiv.f32	s16, s15, s10
 801a040:	eec7 6a05 	vdiv.f32	s13, s14, s10
 801a044:	ee38 8a06 	vadd.f32	s16, s16, s12
 801a048:	ee76 7aa5 	vadd.f32	s15, s13, s11
 801a04c:	ed82 8a00 	vstr	s16, [r2]
 801a050:	edc1 7a00 	vstr	s15, [r1]
 801a054:	2b00      	cmp	r3, #0
 801a056:	f43f adc6 	beq.w	8019be6 <neai_anomalydetection_learn+0x36>
 801a05a:	4b44      	ldr	r3, [pc, #272]	@ (801a16c <neai_anomalydetection_learn+0x5bc>)
 801a05c:	edd3 8a00 	vldr	s17, [r3]
 801a060:	ee67 7aa8 	vmul.f32	s15, s15, s17
 801a064:	ee17 0a90 	vmov	r0, s15
 801a068:	f7ea fa6e 	bl	8004548 <__aeabi_f2d>
 801a06c:	ed9f 1b38 	vldr	d1, [pc, #224]	@ 801a150 <neai_anomalydetection_learn+0x5a0>
 801a070:	ec41 0b10 	vmov	d0, r0, r1
 801a074:	f001 fc08 	bl	801b888 <fmax>
 801a078:	ec51 0b10 	vmov	r0, r1, d0
 801a07c:	f7ea fd56 	bl	8004b2c <__aeabi_d2f>
 801a080:	eef1 0a04 	vmov.f32	s1, #20	@ 0x40a00000  5.0
 801a084:	ee00 0a10 	vmov	s0, r0
 801a088:	f001 fc4c 	bl	801b924 <fminf>
 801a08c:	4b38      	ldr	r3, [pc, #224]	@ (801a170 <neai_anomalydetection_learn+0x5c0>)
 801a08e:	ee68 7a28 	vmul.f32	s15, s16, s17
 801a092:	ed83 0a00 	vstr	s0, [r3]
 801a096:	ee17 0a90 	vmov	r0, s15
 801a09a:	f7ea fa55 	bl	8004548 <__aeabi_f2d>
 801a09e:	ed9f 1b2e 	vldr	d1, [pc, #184]	@ 801a158 <neai_anomalydetection_learn+0x5a8>
 801a0a2:	ec41 0b10 	vmov	d0, r0, r1
 801a0a6:	f001 fbef 	bl	801b888 <fmax>
 801a0aa:	ec51 0b10 	vmov	r0, r1, d0
 801a0ae:	f7ea fd3d 	bl	8004b2c <__aeabi_d2f>
 801a0b2:	eddf 0a30 	vldr	s1, [pc, #192]	@ 801a174 <neai_anomalydetection_learn+0x5c4>
 801a0b6:	ee00 0a10 	vmov	s0, r0
 801a0ba:	f001 fc33 	bl	801b924 <fminf>
 801a0be:	4b2e      	ldr	r3, [pc, #184]	@ (801a178 <neai_anomalydetection_learn+0x5c8>)
 801a0c0:	ed83 0a00 	vstr	s0, [r3]
 801a0c4:	e58f      	b.n	8019be6 <neai_anomalydetection_learn+0x36>
 801a0c6:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 801a174 <neai_anomalydetection_learn+0x5c4>
 801a0ca:	ed96 6a01 	vldr	s12, [r6, #4]
 801a0ce:	ed95 5a01 	vldr	s10, [r5, #4]
 801a0d2:	eef0 7a66 	vmov.f32	s15, s13
 801a0d6:	ee36 6a45 	vsub.f32	s12, s12, s10
 801a0da:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
 801a0de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a0e2:	d501      	bpl.n	801a0e8 <neai_anomalydetection_learn+0x538>
 801a0e4:	eeb1 6a46 	vneg.f32	s12, s12
 801a0e8:	ee86 7a25 	vdiv.f32	s14, s12, s11
 801a0ec:	eef4 7a47 	vcmp.f32	s15, s14
 801a0f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a0f4:	bf48      	it	mi
 801a0f6:	eef0 7a47 	vmovmi.f32	s15, s14
 801a0fa:	e6ed      	b.n	8019ed8 <neai_anomalydetection_learn+0x328>
 801a0fc:	ed96 6a01 	vldr	s12, [r6, #4]
 801a100:	ed95 5a01 	vldr	s10, [r5, #4]
 801a104:	eef0 7a47 	vmov.f32	s15, s14
 801a108:	e7e5      	b.n	801a0d6 <neai_anomalydetection_learn+0x526>
 801a10a:	eeb1 7a47 	vneg.f32	s14, s14
 801a10e:	e697      	b.n	8019e40 <neai_anomalydetection_learn+0x290>
 801a110:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 801a174 <neai_anomalydetection_learn+0x5c4>
 801a114:	e74b      	b.n	8019fae <neai_anomalydetection_learn+0x3fe>
 801a116:	ed9f 6a17 	vldr	s12, [pc, #92]	@ 801a174 <neai_anomalydetection_learn+0x5c4>
 801a11a:	e722      	b.n	8019f62 <neai_anomalydetection_learn+0x3b2>
 801a11c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 801a174 <neai_anomalydetection_learn+0x5c4>
 801a120:	e76b      	b.n	8019ffa <neai_anomalydetection_learn+0x44a>
 801a122:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 801a174 <neai_anomalydetection_learn+0x5c4>
 801a126:	e6f6      	b.n	8019f16 <neai_anomalydetection_learn+0x366>
 801a128:	eef0 7a47 	vmov.f32	s15, s14
 801a12c:	e6fa      	b.n	8019f24 <neai_anomalydetection_learn+0x374>
 801a12e:	edd4 5a01 	vldr	s11, [r4, #4]
 801a132:	ed96 6a01 	vldr	s12, [r6, #4]
 801a136:	ed95 5a01 	vldr	s10, [r5, #4]
 801a13a:	eef5 5a40 	vcmp.f32	s11, #0.0
 801a13e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a142:	ee77 6a87 	vadd.f32	s13, s15, s14
 801a146:	d1c6      	bne.n	801a0d6 <neai_anomalydetection_learn+0x526>
 801a148:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 801a174 <neai_anomalydetection_learn+0x5c4>
 801a14c:	e7ce      	b.n	801a0ec <neai_anomalydetection_learn+0x53c>
 801a14e:	bf00      	nop
 801a150:	00000000 	.word	0x00000000
 801a154:	3ff00000 	.word	0x3ff00000
 801a158:	00000000 	.word	0x00000000
 801a15c:	40080000 	.word	0x40080000
 801a160:	20000574 	.word	0x20000574
 801a164:	2000057c 	.word	0x2000057c
 801a168:	20000578 	.word	0x20000578
 801a16c:	20000588 	.word	0x20000588
 801a170:	20000590 	.word	0x20000590
 801a174:	42c80000 	.word	0x42c80000
 801a178:	2000058c 	.word	0x2000058c
 801a17c:	00000000 	.word	0x00000000

0801a180 <neai_anomalydetection_detect>:
 801a180:	b510      	push	{r4, lr}
 801a182:	ed2d 8b06 	vpush	{d8-d10}
 801a186:	4ade      	ldr	r2, [pc, #888]	@ (801a500 <neai_anomalydetection_detect+0x380>)
 801a188:	460c      	mov	r4, r1
 801a18a:	7813      	ldrb	r3, [r2, #0]
 801a18c:	21ff      	movs	r1, #255	@ 0xff
 801a18e:	7021      	strb	r1, [r4, #0]
 801a190:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801a194:	2901      	cmp	r1, #1
 801a196:	d95b      	bls.n	801a250 <neai_anomalydetection_detect+0xd0>
 801a198:	2b80      	cmp	r3, #128	@ 0x80
 801a19a:	d059      	beq.n	801a250 <neai_anomalydetection_detect+0xd0>
 801a19c:	4bd9      	ldr	r3, [pc, #868]	@ (801a504 <neai_anomalydetection_detect+0x384>)
 801a19e:	681b      	ldr	r3, [r3, #0]
 801a1a0:	2b09      	cmp	r3, #9
 801a1a2:	d953      	bls.n	801a24c <neai_anomalydetection_detect+0xcc>
 801a1a4:	f7ff fce6 	bl	8019b74 <funchad34.constprop.0>
 801a1a8:	4bd7      	ldr	r3, [pc, #860]	@ (801a508 <neai_anomalydetection_detect+0x388>)
 801a1aa:	6818      	ldr	r0, [r3, #0]
 801a1ac:	f7ea f9cc 	bl	8004548 <__aeabi_f2d>
 801a1b0:	a3cf      	add	r3, pc, #828	@ (adr r3, 801a4f0 <neai_anomalydetection_detect+0x370>)
 801a1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a1b6:	f7ea fa1f 	bl	80045f8 <__aeabi_dmul>
 801a1ba:	f7ea fcb7 	bl	8004b2c <__aeabi_d2f>
 801a1be:	eddf 7ad3 	vldr	s15, [pc, #844]	@ 801a50c <neai_anomalydetection_detect+0x38c>
 801a1c2:	ee08 0a10 	vmov	s16, r0
 801a1c6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801a1ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a1ce:	da43      	bge.n	801a258 <neai_anomalydetection_detect+0xd8>
 801a1d0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801a1d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a1d8:	4bcd      	ldr	r3, [pc, #820]	@ (801a510 <neai_anomalydetection_detect+0x390>)
 801a1da:	dd74      	ble.n	801a2c6 <neai_anomalydetection_detect+0x146>
 801a1dc:	eddf 9acd 	vldr	s19, [pc, #820]	@ 801a514 <neai_anomalydetection_detect+0x394>
 801a1e0:	edc3 7a00 	vstr	s15, [r3]
 801a1e4:	eeb0 8a67 	vmov.f32	s16, s15
 801a1e8:	4bcb      	ldr	r3, [pc, #812]	@ (801a518 <neai_anomalydetection_detect+0x398>)
 801a1ea:	49cc      	ldr	r1, [pc, #816]	@ (801a51c <neai_anomalydetection_detect+0x39c>)
 801a1ec:	edd3 6a00 	vldr	s13, [r3]
 801a1f0:	4acb      	ldr	r2, [pc, #812]	@ (801a520 <neai_anomalydetection_detect+0x3a0>)
 801a1f2:	ed91 7a00 	vldr	s14, [r1]
 801a1f6:	edd2 7a00 	vldr	s15, [r2]
 801a1fa:	eef5 6a40 	vcmp.f32	s13, #0.0
 801a1fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a202:	d038      	beq.n	801a276 <neai_anomalydetection_detect+0xf6>
 801a204:	ee37 7a67 	vsub.f32	s14, s14, s15
 801a208:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 801a20c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a210:	d501      	bpl.n	801a216 <neai_anomalydetection_detect+0x96>
 801a212:	eeb1 7a47 	vneg.f32	s14, s14
 801a216:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801a21a:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 801a524 <neai_anomalydetection_detect+0x3a4>
 801a21e:	eef4 7ac7 	vcmpe.f32	s15, s14
 801a222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a226:	f300 8191 	bgt.w	801a54c <neai_anomalydetection_detect+0x3cc>
 801a22a:	edd3 5a01 	vldr	s11, [r3, #4]
 801a22e:	eef5 5a40 	vcmp.f32	s11, #0.0
 801a232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a236:	ee77 6a87 	vadd.f32	s13, s15, s14
 801a23a:	f000 814e 	beq.w	801a4da <neai_anomalydetection_detect+0x35a>
 801a23e:	ed91 6a01 	vldr	s12, [r1, #4]
 801a242:	ed92 5a01 	vldr	s10, [r2, #4]
 801a246:	eef0 7a47 	vmov.f32	s15, s14
 801a24a:	e023      	b.n	801a294 <neai_anomalydetection_detect+0x114>
 801a24c:	237e      	movs	r3, #126	@ 0x7e
 801a24e:	7013      	strb	r3, [r2, #0]
 801a250:	ecbd 8b06 	vpop	{d8-d10}
 801a254:	4618      	mov	r0, r3
 801a256:	bd10      	pop	{r4, pc}
 801a258:	eddf 7ab8 	vldr	s15, [pc, #736]	@ 801a53c <neai_anomalydetection_detect+0x3bc>
 801a25c:	4bac      	ldr	r3, [pc, #688]	@ (801a510 <neai_anomalydetection_detect+0x390>)
 801a25e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801a262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a266:	d928      	bls.n	801a2ba <neai_anomalydetection_detect+0x13a>
 801a268:	eddf 9aaf 	vldr	s19, [pc, #700]	@ 801a528 <neai_anomalydetection_detect+0x3a8>
 801a26c:	edc3 7a00 	vstr	s15, [r3]
 801a270:	eeb0 8a67 	vmov.f32	s16, s15
 801a274:	e7b8      	b.n	801a1e8 <neai_anomalydetection_detect+0x68>
 801a276:	edd3 5a01 	vldr	s11, [r3, #4]
 801a27a:	eef5 5a40 	vcmp.f32	s11, #0.0
 801a27e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a282:	d027      	beq.n	801a2d4 <neai_anomalydetection_detect+0x154>
 801a284:	eddf 7aad 	vldr	s15, [pc, #692]	@ 801a53c <neai_anomalydetection_detect+0x3bc>
 801a288:	ed91 6a01 	vldr	s12, [r1, #4]
 801a28c:	ed92 5a01 	vldr	s10, [r2, #4]
 801a290:	eef0 6a67 	vmov.f32	s13, s15
 801a294:	ee36 6a45 	vsub.f32	s12, s12, s10
 801a298:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
 801a29c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a2a0:	d501      	bpl.n	801a2a6 <neai_anomalydetection_detect+0x126>
 801a2a2:	eeb1 6a46 	vneg.f32	s12, s12
 801a2a6:	ee86 7a25 	vdiv.f32	s14, s12, s11
 801a2aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 801a2ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a2b2:	d515      	bpl.n	801a2e0 <neai_anomalydetection_detect+0x160>
 801a2b4:	eef0 7a47 	vmov.f32	s15, s14
 801a2b8:	e012      	b.n	801a2e0 <neai_anomalydetection_detect+0x160>
 801a2ba:	eef7 9a08 	vmov.f32	s19, #120	@ 0x3fc00000  1.5
 801a2be:	ee68 9a29 	vmul.f32	s19, s16, s19
 801a2c2:	6018      	str	r0, [r3, #0]
 801a2c4:	e790      	b.n	801a1e8 <neai_anomalydetection_detect+0x68>
 801a2c6:	ed93 8a00 	vldr	s16, [r3]
 801a2ca:	eef7 9a08 	vmov.f32	s19, #120	@ 0x3fc00000  1.5
 801a2ce:	ee68 9a29 	vmul.f32	s19, s16, s19
 801a2d2:	e789      	b.n	801a1e8 <neai_anomalydetection_detect+0x68>
 801a2d4:	eddf 6a99 	vldr	s13, [pc, #612]	@ 801a53c <neai_anomalydetection_detect+0x3bc>
 801a2d8:	eeb0 7a66 	vmov.f32	s14, s13
 801a2dc:	eef0 7a66 	vmov.f32	s15, s13
 801a2e0:	ee37 7a66 	vsub.f32	s14, s14, s13
 801a2e4:	edd3 5a02 	vldr	s11, [r3, #8]
 801a2e8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801a2ec:	ee27 7a06 	vmul.f32	s14, s14, s12
 801a2f0:	eef5 5a40 	vcmp.f32	s11, #0.0
 801a2f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a2f8:	ee37 7a26 	vadd.f32	s14, s14, s13
 801a2fc:	ed92 6a02 	vldr	s12, [r2, #8]
 801a300:	edd1 6a02 	vldr	s13, [r1, #8]
 801a304:	f000 811c 	beq.w	801a540 <neai_anomalydetection_detect+0x3c0>
 801a308:	ee76 6ac6 	vsub.f32	s13, s13, s12
 801a30c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 801a310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a314:	d501      	bpl.n	801a31a <neai_anomalydetection_detect+0x19a>
 801a316:	eef1 6a66 	vneg.f32	s13, s13
 801a31a:	ee86 6aa5 	vdiv.f32	s12, s13, s11
 801a31e:	ee36 5a47 	vsub.f32	s10, s12, s14
 801a322:	eef0 5a08 	vmov.f32	s11, #8	@ 0x40400000  3.0
 801a326:	eec5 6a25 	vdiv.f32	s13, s10, s11
 801a32a:	edd3 5a03 	vldr	s11, [r3, #12]
 801a32e:	ed92 5a03 	vldr	s10, [r2, #12]
 801a332:	eeb4 6a67 	vcmp.f32	s12, s15
 801a336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a33a:	eef5 5a40 	vcmp.f32	s11, #0.0
 801a33e:	bfc8      	it	gt
 801a340:	eef0 7a46 	vmovgt.f32	s15, s12
 801a344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a348:	ed91 6a03 	vldr	s12, [r1, #12]
 801a34c:	ee76 6a87 	vadd.f32	s13, s13, s14
 801a350:	f000 80c9 	beq.w	801a4e6 <neai_anomalydetection_detect+0x366>
 801a354:	ee36 7a45 	vsub.f32	s14, s12, s10
 801a358:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 801a35c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a360:	d501      	bpl.n	801a366 <neai_anomalydetection_detect+0x1e6>
 801a362:	eeb1 7a47 	vneg.f32	s14, s14
 801a366:	ee87 6a25 	vdiv.f32	s12, s14, s11
 801a36a:	ee36 7a66 	vsub.f32	s14, s12, s13
 801a36e:	eef5 5a00 	vmov.f32	s11, #80	@ 0x3e800000  0.250
 801a372:	ee27 7a25 	vmul.f32	s14, s14, s11
 801a376:	edd3 5a04 	vldr	s11, [r3, #16]
 801a37a:	eeb4 6a67 	vcmp.f32	s12, s15
 801a37e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a382:	eef5 5a40 	vcmp.f32	s11, #0.0
 801a386:	bfc8      	it	gt
 801a388:	eef0 7a46 	vmovgt.f32	s15, s12
 801a38c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a390:	ee37 7a26 	vadd.f32	s14, s14, s13
 801a394:	ed91 6a04 	vldr	s12, [r1, #16]
 801a398:	edd2 6a04 	vldr	s13, [r2, #16]
 801a39c:	f000 80d3 	beq.w	801a546 <neai_anomalydetection_detect+0x3c6>
 801a3a0:	ee36 6a66 	vsub.f32	s12, s12, s13
 801a3a4:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
 801a3a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3ac:	d501      	bpl.n	801a3b2 <neai_anomalydetection_detect+0x232>
 801a3ae:	eeb1 6a46 	vneg.f32	s12, s12
 801a3b2:	eec6 6a25 	vdiv.f32	s13, s12, s11
 801a3b6:	ee76 5ac7 	vsub.f32	s11, s13, s14
 801a3ba:	eeb1 6a04 	vmov.f32	s12, #20	@ 0x40a00000  5.0
 801a3be:	ee85 9a86 	vdiv.f32	s18, s11, s12
 801a3c2:	ed93 6a05 	vldr	s12, [r3, #20]
 801a3c6:	edd2 5a05 	vldr	s11, [r2, #20]
 801a3ca:	eef4 6a67 	vcmp.f32	s13, s15
 801a3ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3d2:	eeb5 6a40 	vcmp.f32	s12, #0.0
 801a3d6:	bfc8      	it	gt
 801a3d8:	eef0 7a66 	vmovgt.f32	s15, s13
 801a3dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3e0:	edd1 6a05 	vldr	s13, [r1, #20]
 801a3e4:	ee39 9a07 	vadd.f32	s18, s18, s14
 801a3e8:	d07a      	beq.n	801a4e0 <neai_anomalydetection_detect+0x360>
 801a3ea:	ee36 7ae5 	vsub.f32	s14, s13, s11
 801a3ee:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 801a3f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3f6:	bf48      	it	mi
 801a3f8:	eeb1 7a47 	vnegmi.f32	s14, s14
 801a3fc:	eec7 8a06 	vdiv.f32	s17, s14, s12
 801a400:	4b4a      	ldr	r3, [pc, #296]	@ (801a52c <neai_anomalydetection_detect+0x3ac>)
 801a402:	eef4 7a68 	vcmp.f32	s15, s17
 801a406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a40a:	bf48      	it	mi
 801a40c:	eef0 7a68 	vmovmi.f32	s15, s17
 801a410:	ee67 7a88 	vmul.f32	s15, s15, s16
 801a414:	edd3 6a00 	vldr	s13, [r3]
 801a418:	4b45      	ldr	r3, [pc, #276]	@ (801a530 <neai_anomalydetection_detect+0x3b0>)
 801a41a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 801a41e:	eeb7 aa00 	vmov.f32	s20, #112	@ 0x3f800000  1.0
 801a422:	ee77 7a4a 	vsub.f32	s15, s14, s20
 801a426:	edd3 6a00 	vldr	s13, [r3]
 801a42a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801a42e:	ee78 8ac9 	vsub.f32	s17, s17, s18
 801a432:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801a436:	ee17 0a90 	vmov	r0, s15
 801a43a:	f7ea f885 	bl	8004548 <__aeabi_f2d>
 801a43e:	ed9f 1b2e 	vldr	d1, [pc, #184]	@ 801a4f8 <neai_anomalydetection_detect+0x378>
 801a442:	ec41 0b10 	vmov	d0, r0, r1
 801a446:	f001 fa1f 	bl	801b888 <fmax>
 801a44a:	ec51 0b10 	vmov	r0, r1, d0
 801a44e:	f7ea fb6d 	bl	8004b2c <__aeabi_d2f>
 801a452:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 801a456:	ee00 0a10 	vmov	s0, r0
 801a45a:	f001 fa63 	bl	801b924 <fminf>
 801a45e:	eef1 7a08 	vmov.f32	s15, #24	@ 0x40c00000  6.0
 801a462:	ee88 7aa7 	vdiv.f32	s14, s17, s15
 801a466:	4b33      	ldr	r3, [pc, #204]	@ (801a534 <neai_anomalydetection_detect+0x3b4>)
 801a468:	ed93 6a00 	vldr	s12, [r3]
 801a46c:	4b32      	ldr	r3, [pc, #200]	@ (801a538 <neai_anomalydetection_detect+0x3b8>)
 801a46e:	ee37 7a09 	vadd.f32	s14, s14, s18
 801a472:	edd3 6a00 	vldr	s13, [r3]
 801a476:	ee27 7a08 	vmul.f32	s14, s14, s16
 801a47a:	eec7 7a06 	vdiv.f32	s15, s14, s12
 801a47e:	ee77 7aca 	vsub.f32	s15, s15, s20
 801a482:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801a486:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801a48a:	ee77 7a80 	vadd.f32	s15, s15, s0
 801a48e:	ee67 7aa9 	vmul.f32	s15, s15, s19
 801a492:	ee17 0a90 	vmov	r0, s15
 801a496:	f7ea f857 	bl	8004548 <__aeabi_f2d>
 801a49a:	ed9f 1b17 	vldr	d1, [pc, #92]	@ 801a4f8 <neai_anomalydetection_detect+0x378>
 801a49e:	ec41 0b10 	vmov	d0, r0, r1
 801a4a2:	f001 f9f1 	bl	801b888 <fmax>
 801a4a6:	ec51 0b10 	vmov	r0, r1, d0
 801a4aa:	f7ea fb3f 	bl	8004b2c <__aeabi_d2f>
 801a4ae:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 801a4b2:	ee00 0a10 	vmov	s0, r0
 801a4b6:	f001 fa35 	bl	801b924 <fminf>
 801a4ba:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 801a4be:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801a4c2:	2300      	movs	r3, #0
 801a4c4:	ee20 0a27 	vmul.f32	s0, s0, s15
 801a4c8:	4618      	mov	r0, r3
 801a4ca:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 801a4ce:	ee17 2a90 	vmov	r2, s15
 801a4d2:	7022      	strb	r2, [r4, #0]
 801a4d4:	ecbd 8b06 	vpop	{d8-d10}
 801a4d8:	bd10      	pop	{r4, pc}
 801a4da:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 801a53c <neai_anomalydetection_detect+0x3bc>
 801a4de:	e6e9      	b.n	801a2b4 <neai_anomalydetection_detect+0x134>
 801a4e0:	eddf 8a16 	vldr	s17, [pc, #88]	@ 801a53c <neai_anomalydetection_detect+0x3bc>
 801a4e4:	e78c      	b.n	801a400 <neai_anomalydetection_detect+0x280>
 801a4e6:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 801a53c <neai_anomalydetection_detect+0x3bc>
 801a4ea:	e73e      	b.n	801a36a <neai_anomalydetection_detect+0x1ea>
 801a4ec:	f3af 8000 	nop.w
 801a4f0:	eb851eb8 	.word	0xeb851eb8
 801a4f4:	3fe6b851 	.word	0x3fe6b851
	...
 801a500:	20000568 	.word	0x20000568
 801a504:	2000056c 	.word	0x2000056c
 801a508:	20000508 	.word	0x20000508
 801a50c:	3c23d70a 	.word	0x3c23d70a
 801a510:	20002f0c 	.word	0x20002f0c
 801a514:	3c75c28f 	.word	0x3c75c28f
 801a518:	200005ac 	.word	0x200005ac
 801a51c:	20002ef4 	.word	0x20002ef4
 801a520:	20000594 	.word	0x20000594
 801a524:	00000000 	.word	0x00000000
 801a528:	43160000 	.word	0x43160000
 801a52c:	2000058c 	.word	0x2000058c
 801a530:	20000580 	.word	0x20000580
 801a534:	20000590 	.word	0x20000590
 801a538:	20000584 	.word	0x20000584
 801a53c:	42c80000 	.word	0x42c80000
 801a540:	ed1f 6a02 	vldr	s12, [pc, #-8]	@ 801a53c <neai_anomalydetection_detect+0x3bc>
 801a544:	e6eb      	b.n	801a31e <neai_anomalydetection_detect+0x19e>
 801a546:	ed5f 6a03 	vldr	s13, [pc, #-12]	@ 801a53c <neai_anomalydetection_detect+0x3bc>
 801a54a:	e734      	b.n	801a3b6 <neai_anomalydetection_detect+0x236>
 801a54c:	edd3 5a01 	vldr	s11, [r3, #4]
 801a550:	eef5 5a40 	vcmp.f32	s11, #0.0
 801a554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a558:	ee77 6a87 	vadd.f32	s13, s15, s14
 801a55c:	d004      	beq.n	801a568 <neai_anomalydetection_detect+0x3e8>
 801a55e:	ed91 6a01 	vldr	s12, [r1, #4]
 801a562:	ed92 5a01 	vldr	s10, [r2, #4]
 801a566:	e695      	b.n	801a294 <neai_anomalydetection_detect+0x114>
 801a568:	ed1f 7a0c 	vldr	s14, [pc, #-48]	@ 801a53c <neai_anomalydetection_detect+0x3bc>
 801a56c:	e69d      	b.n	801a2aa <neai_anomalydetection_detect+0x12a>
 801a56e:	bf00      	nop

0801a570 <_fminf>:
 801a570:	f001 b9d8 	b.w	801b924 <fminf>

0801a574 <neai_anomalydetection_init>:
 801a574:	b538      	push	{r3, r4, r5, lr}
 801a576:	4a24      	ldr	r2, [pc, #144]	@ (801a608 <neai_anomalydetection_init+0x94>)
 801a578:	4c24      	ldr	r4, [pc, #144]	@ (801a60c <neai_anomalydetection_init+0x98>)
 801a57a:	4925      	ldr	r1, [pc, #148]	@ (801a610 <neai_anomalydetection_init+0x9c>)
 801a57c:	4d25      	ldr	r5, [pc, #148]	@ (801a614 <neai_anomalydetection_init+0xa0>)
 801a57e:	f8df c0d8 	ldr.w	ip, [pc, #216]	@ 801a658 <neai_anomalydetection_init+0xe4>
 801a582:	eddf 0a25 	vldr	s1, [pc, #148]	@ 801a618 <neai_anomalydetection_init+0xa4>
 801a586:	2300      	movs	r3, #0
 801a588:	2000      	movs	r0, #0
 801a58a:	ed2d 8b02 	vpush	{d8}
 801a58e:	e9c2 3300 	strd	r3, r3, [r2]
 801a592:	6020      	str	r0, [r4, #0]
 801a594:	e9c2 3302 	strd	r3, r3, [r2, #8]
 801a598:	e9c2 3304 	strd	r3, r3, [r2, #16]
 801a59c:	4c1f      	ldr	r4, [pc, #124]	@ (801a61c <neai_anomalydetection_init+0xa8>)
 801a59e:	4a20      	ldr	r2, [pc, #128]	@ (801a620 <neai_anomalydetection_init+0xac>)
 801a5a0:	6028      	str	r0, [r5, #0]
 801a5a2:	e9c1 3300 	strd	r3, r3, [r1]
 801a5a6:	e9c1 3302 	strd	r3, r3, [r1, #8]
 801a5aa:	e9c1 3304 	strd	r3, r3, [r1, #16]
 801a5ae:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 801a5b2:	491c      	ldr	r1, [pc, #112]	@ (801a624 <neai_anomalydetection_init+0xb0>)
 801a5b4:	6013      	str	r3, [r2, #0]
 801a5b6:	6020      	str	r0, [r4, #0]
 801a5b8:	4a1b      	ldr	r2, [pc, #108]	@ (801a628 <neai_anomalydetection_init+0xb4>)
 801a5ba:	481c      	ldr	r0, [pc, #112]	@ (801a62c <neai_anomalydetection_init+0xb8>)
 801a5bc:	4c1c      	ldr	r4, [pc, #112]	@ (801a630 <neai_anomalydetection_init+0xbc>)
 801a5be:	f8c1 c000 	str.w	ip, [r1]
 801a5c2:	491c      	ldr	r1, [pc, #112]	@ (801a634 <neai_anomalydetection_init+0xc0>)
 801a5c4:	6011      	str	r1, [r2, #0]
 801a5c6:	6004      	str	r4, [r0, #0]
 801a5c8:	4a1b      	ldr	r2, [pc, #108]	@ (801a638 <neai_anomalydetection_init+0xc4>)
 801a5ca:	481c      	ldr	r0, [pc, #112]	@ (801a63c <neai_anomalydetection_init+0xc8>)
 801a5cc:	ed9f 8a1c 	vldr	s16, [pc, #112]	@ 801a640 <neai_anomalydetection_init+0xcc>
 801a5d0:	491c      	ldr	r1, [pc, #112]	@ (801a644 <neai_anomalydetection_init+0xd0>)
 801a5d2:	4c1d      	ldr	r4, [pc, #116]	@ (801a648 <neai_anomalydetection_init+0xd4>)
 801a5d4:	6011      	str	r1, [r2, #0]
 801a5d6:	6004      	str	r4, [r0, #0]
 801a5d8:	4a1c      	ldr	r2, [pc, #112]	@ (801a64c <neai_anomalydetection_init+0xd8>)
 801a5da:	4c1d      	ldr	r4, [pc, #116]	@ (801a650 <neai_anomalydetection_init+0xdc>)
 801a5dc:	eeb0 0a48 	vmov.f32	s0, s16
 801a5e0:	2101      	movs	r1, #1
 801a5e2:	7011      	strb	r1, [r2, #0]
 801a5e4:	7023      	strb	r3, [r4, #0]
 801a5e6:	f7ff ffc3 	bl	801a570 <_fminf>
 801a5ea:	eeb4 0a48 	vcmp.f32	s0, s16
 801a5ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a5f2:	bf1c      	itt	ne
 801a5f4:	2081      	movne	r0, #129	@ 0x81
 801a5f6:	7020      	strbne	r0, [r4, #0]
 801a5f8:	ecbd 8b02 	vpop	{d8}
 801a5fc:	4b15      	ldr	r3, [pc, #84]	@ (801a654 <neai_anomalydetection_init+0xe0>)
 801a5fe:	bf08      	it	eq
 801a600:	7820      	ldrbeq	r0, [r4, #0]
 801a602:	2200      	movs	r2, #0
 801a604:	601a      	str	r2, [r3, #0]
 801a606:	bd38      	pop	{r3, r4, r5, pc}
 801a608:	200005ac 	.word	0x200005ac
 801a60c:	2000057c 	.word	0x2000057c
 801a610:	20000594 	.word	0x20000594
 801a614:	20000578 	.word	0x20000578
 801a618:	40066666 	.word	0x40066666
 801a61c:	20000590 	.word	0x20000590
 801a620:	20000574 	.word	0x20000574
 801a624:	2000058c 	.word	0x2000058c
 801a628:	20000588 	.word	0x20000588
 801a62c:	20002f0c 	.word	0x20002f0c
 801a630:	3f35c28f 	.word	0x3f35c28f
 801a634:	3fbeb852 	.word	0x3fbeb852
 801a638:	20000584 	.word	0x20000584
 801a63c:	20000580 	.word	0x20000580
 801a640:	3f8ccccd 	.word	0x3f8ccccd
 801a644:	3f0a3d71 	.word	0x3f0a3d71
 801a648:	3f7851ec 	.word	0x3f7851ec
 801a64c:	20000570 	.word	0x20000570
 801a650:	20000568 	.word	0x20000568
 801a654:	2000056c 	.word	0x2000056c
 801a658:	40400000 	.word	0x40400000

0801a65c <malloc>:
 801a65c:	4b02      	ldr	r3, [pc, #8]	@ (801a668 <malloc+0xc>)
 801a65e:	4601      	mov	r1, r0
 801a660:	6818      	ldr	r0, [r3, #0]
 801a662:	f000 b82d 	b.w	801a6c0 <_malloc_r>
 801a666:	bf00      	nop
 801a668:	20000518 	.word	0x20000518

0801a66c <free>:
 801a66c:	4b02      	ldr	r3, [pc, #8]	@ (801a678 <free+0xc>)
 801a66e:	4601      	mov	r1, r0
 801a670:	6818      	ldr	r0, [r3, #0]
 801a672:	f000 ba85 	b.w	801ab80 <_free_r>
 801a676:	bf00      	nop
 801a678:	20000518 	.word	0x20000518

0801a67c <sbrk_aligned>:
 801a67c:	b570      	push	{r4, r5, r6, lr}
 801a67e:	4e0f      	ldr	r6, [pc, #60]	@ (801a6bc <sbrk_aligned+0x40>)
 801a680:	460c      	mov	r4, r1
 801a682:	6831      	ldr	r1, [r6, #0]
 801a684:	4605      	mov	r5, r0
 801a686:	b911      	cbnz	r1, 801a68e <sbrk_aligned+0x12>
 801a688:	f000 fa1c 	bl	801aac4 <_sbrk_r>
 801a68c:	6030      	str	r0, [r6, #0]
 801a68e:	4621      	mov	r1, r4
 801a690:	4628      	mov	r0, r5
 801a692:	f000 fa17 	bl	801aac4 <_sbrk_r>
 801a696:	1c43      	adds	r3, r0, #1
 801a698:	d103      	bne.n	801a6a2 <sbrk_aligned+0x26>
 801a69a:	f04f 34ff 	mov.w	r4, #4294967295
 801a69e:	4620      	mov	r0, r4
 801a6a0:	bd70      	pop	{r4, r5, r6, pc}
 801a6a2:	1cc4      	adds	r4, r0, #3
 801a6a4:	f024 0403 	bic.w	r4, r4, #3
 801a6a8:	42a0      	cmp	r0, r4
 801a6aa:	d0f8      	beq.n	801a69e <sbrk_aligned+0x22>
 801a6ac:	1a21      	subs	r1, r4, r0
 801a6ae:	4628      	mov	r0, r5
 801a6b0:	f000 fa08 	bl	801aac4 <_sbrk_r>
 801a6b4:	3001      	adds	r0, #1
 801a6b6:	d1f2      	bne.n	801a69e <sbrk_aligned+0x22>
 801a6b8:	e7ef      	b.n	801a69a <sbrk_aligned+0x1e>
 801a6ba:	bf00      	nop
 801a6bc:	20002f10 	.word	0x20002f10

0801a6c0 <_malloc_r>:
 801a6c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a6c4:	1ccd      	adds	r5, r1, #3
 801a6c6:	f025 0503 	bic.w	r5, r5, #3
 801a6ca:	3508      	adds	r5, #8
 801a6cc:	2d0c      	cmp	r5, #12
 801a6ce:	bf38      	it	cc
 801a6d0:	250c      	movcc	r5, #12
 801a6d2:	2d00      	cmp	r5, #0
 801a6d4:	4606      	mov	r6, r0
 801a6d6:	db01      	blt.n	801a6dc <_malloc_r+0x1c>
 801a6d8:	42a9      	cmp	r1, r5
 801a6da:	d904      	bls.n	801a6e6 <_malloc_r+0x26>
 801a6dc:	230c      	movs	r3, #12
 801a6de:	6033      	str	r3, [r6, #0]
 801a6e0:	2000      	movs	r0, #0
 801a6e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a6e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801a7bc <_malloc_r+0xfc>
 801a6ea:	f000 f869 	bl	801a7c0 <__malloc_lock>
 801a6ee:	f8d8 3000 	ldr.w	r3, [r8]
 801a6f2:	461c      	mov	r4, r3
 801a6f4:	bb44      	cbnz	r4, 801a748 <_malloc_r+0x88>
 801a6f6:	4629      	mov	r1, r5
 801a6f8:	4630      	mov	r0, r6
 801a6fa:	f7ff ffbf 	bl	801a67c <sbrk_aligned>
 801a6fe:	1c43      	adds	r3, r0, #1
 801a700:	4604      	mov	r4, r0
 801a702:	d158      	bne.n	801a7b6 <_malloc_r+0xf6>
 801a704:	f8d8 4000 	ldr.w	r4, [r8]
 801a708:	4627      	mov	r7, r4
 801a70a:	2f00      	cmp	r7, #0
 801a70c:	d143      	bne.n	801a796 <_malloc_r+0xd6>
 801a70e:	2c00      	cmp	r4, #0
 801a710:	d04b      	beq.n	801a7aa <_malloc_r+0xea>
 801a712:	6823      	ldr	r3, [r4, #0]
 801a714:	4639      	mov	r1, r7
 801a716:	4630      	mov	r0, r6
 801a718:	eb04 0903 	add.w	r9, r4, r3
 801a71c:	f000 f9d2 	bl	801aac4 <_sbrk_r>
 801a720:	4581      	cmp	r9, r0
 801a722:	d142      	bne.n	801a7aa <_malloc_r+0xea>
 801a724:	6821      	ldr	r1, [r4, #0]
 801a726:	1a6d      	subs	r5, r5, r1
 801a728:	4629      	mov	r1, r5
 801a72a:	4630      	mov	r0, r6
 801a72c:	f7ff ffa6 	bl	801a67c <sbrk_aligned>
 801a730:	3001      	adds	r0, #1
 801a732:	d03a      	beq.n	801a7aa <_malloc_r+0xea>
 801a734:	6823      	ldr	r3, [r4, #0]
 801a736:	442b      	add	r3, r5
 801a738:	6023      	str	r3, [r4, #0]
 801a73a:	f8d8 3000 	ldr.w	r3, [r8]
 801a73e:	685a      	ldr	r2, [r3, #4]
 801a740:	bb62      	cbnz	r2, 801a79c <_malloc_r+0xdc>
 801a742:	f8c8 7000 	str.w	r7, [r8]
 801a746:	e00f      	b.n	801a768 <_malloc_r+0xa8>
 801a748:	6822      	ldr	r2, [r4, #0]
 801a74a:	1b52      	subs	r2, r2, r5
 801a74c:	d420      	bmi.n	801a790 <_malloc_r+0xd0>
 801a74e:	2a0b      	cmp	r2, #11
 801a750:	d917      	bls.n	801a782 <_malloc_r+0xc2>
 801a752:	1961      	adds	r1, r4, r5
 801a754:	42a3      	cmp	r3, r4
 801a756:	6025      	str	r5, [r4, #0]
 801a758:	bf18      	it	ne
 801a75a:	6059      	strne	r1, [r3, #4]
 801a75c:	6863      	ldr	r3, [r4, #4]
 801a75e:	bf08      	it	eq
 801a760:	f8c8 1000 	streq.w	r1, [r8]
 801a764:	5162      	str	r2, [r4, r5]
 801a766:	604b      	str	r3, [r1, #4]
 801a768:	4630      	mov	r0, r6
 801a76a:	f000 f82f 	bl	801a7cc <__malloc_unlock>
 801a76e:	f104 000b 	add.w	r0, r4, #11
 801a772:	1d23      	adds	r3, r4, #4
 801a774:	f020 0007 	bic.w	r0, r0, #7
 801a778:	1ac2      	subs	r2, r0, r3
 801a77a:	bf1c      	itt	ne
 801a77c:	1a1b      	subne	r3, r3, r0
 801a77e:	50a3      	strne	r3, [r4, r2]
 801a780:	e7af      	b.n	801a6e2 <_malloc_r+0x22>
 801a782:	6862      	ldr	r2, [r4, #4]
 801a784:	42a3      	cmp	r3, r4
 801a786:	bf0c      	ite	eq
 801a788:	f8c8 2000 	streq.w	r2, [r8]
 801a78c:	605a      	strne	r2, [r3, #4]
 801a78e:	e7eb      	b.n	801a768 <_malloc_r+0xa8>
 801a790:	4623      	mov	r3, r4
 801a792:	6864      	ldr	r4, [r4, #4]
 801a794:	e7ae      	b.n	801a6f4 <_malloc_r+0x34>
 801a796:	463c      	mov	r4, r7
 801a798:	687f      	ldr	r7, [r7, #4]
 801a79a:	e7b6      	b.n	801a70a <_malloc_r+0x4a>
 801a79c:	461a      	mov	r2, r3
 801a79e:	685b      	ldr	r3, [r3, #4]
 801a7a0:	42a3      	cmp	r3, r4
 801a7a2:	d1fb      	bne.n	801a79c <_malloc_r+0xdc>
 801a7a4:	2300      	movs	r3, #0
 801a7a6:	6053      	str	r3, [r2, #4]
 801a7a8:	e7de      	b.n	801a768 <_malloc_r+0xa8>
 801a7aa:	230c      	movs	r3, #12
 801a7ac:	6033      	str	r3, [r6, #0]
 801a7ae:	4630      	mov	r0, r6
 801a7b0:	f000 f80c 	bl	801a7cc <__malloc_unlock>
 801a7b4:	e794      	b.n	801a6e0 <_malloc_r+0x20>
 801a7b6:	6005      	str	r5, [r0, #0]
 801a7b8:	e7d6      	b.n	801a768 <_malloc_r+0xa8>
 801a7ba:	bf00      	nop
 801a7bc:	20002f14 	.word	0x20002f14

0801a7c0 <__malloc_lock>:
 801a7c0:	4801      	ldr	r0, [pc, #4]	@ (801a7c8 <__malloc_lock+0x8>)
 801a7c2:	f000 b9cc 	b.w	801ab5e <__retarget_lock_acquire_recursive>
 801a7c6:	bf00      	nop
 801a7c8:	20003058 	.word	0x20003058

0801a7cc <__malloc_unlock>:
 801a7cc:	4801      	ldr	r0, [pc, #4]	@ (801a7d4 <__malloc_unlock+0x8>)
 801a7ce:	f000 b9c7 	b.w	801ab60 <__retarget_lock_release_recursive>
 801a7d2:	bf00      	nop
 801a7d4:	20003058 	.word	0x20003058

0801a7d8 <std>:
 801a7d8:	2300      	movs	r3, #0
 801a7da:	b510      	push	{r4, lr}
 801a7dc:	4604      	mov	r4, r0
 801a7de:	e9c0 3300 	strd	r3, r3, [r0]
 801a7e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a7e6:	6083      	str	r3, [r0, #8]
 801a7e8:	8181      	strh	r1, [r0, #12]
 801a7ea:	6643      	str	r3, [r0, #100]	@ 0x64
 801a7ec:	81c2      	strh	r2, [r0, #14]
 801a7ee:	6183      	str	r3, [r0, #24]
 801a7f0:	4619      	mov	r1, r3
 801a7f2:	2208      	movs	r2, #8
 801a7f4:	305c      	adds	r0, #92	@ 0x5c
 801a7f6:	f000 f928 	bl	801aa4a <memset>
 801a7fa:	4b0d      	ldr	r3, [pc, #52]	@ (801a830 <std+0x58>)
 801a7fc:	6263      	str	r3, [r4, #36]	@ 0x24
 801a7fe:	4b0d      	ldr	r3, [pc, #52]	@ (801a834 <std+0x5c>)
 801a800:	62a3      	str	r3, [r4, #40]	@ 0x28
 801a802:	4b0d      	ldr	r3, [pc, #52]	@ (801a838 <std+0x60>)
 801a804:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801a806:	4b0d      	ldr	r3, [pc, #52]	@ (801a83c <std+0x64>)
 801a808:	6323      	str	r3, [r4, #48]	@ 0x30
 801a80a:	4b0d      	ldr	r3, [pc, #52]	@ (801a840 <std+0x68>)
 801a80c:	6224      	str	r4, [r4, #32]
 801a80e:	429c      	cmp	r4, r3
 801a810:	d006      	beq.n	801a820 <std+0x48>
 801a812:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801a816:	4294      	cmp	r4, r2
 801a818:	d002      	beq.n	801a820 <std+0x48>
 801a81a:	33d0      	adds	r3, #208	@ 0xd0
 801a81c:	429c      	cmp	r4, r3
 801a81e:	d105      	bne.n	801a82c <std+0x54>
 801a820:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801a824:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a828:	f000 b998 	b.w	801ab5c <__retarget_lock_init_recursive>
 801a82c:	bd10      	pop	{r4, pc}
 801a82e:	bf00      	nop
 801a830:	0801a9c5 	.word	0x0801a9c5
 801a834:	0801a9e7 	.word	0x0801a9e7
 801a838:	0801aa1f 	.word	0x0801aa1f
 801a83c:	0801aa43 	.word	0x0801aa43
 801a840:	20002f18 	.word	0x20002f18

0801a844 <stdio_exit_handler>:
 801a844:	4a02      	ldr	r2, [pc, #8]	@ (801a850 <stdio_exit_handler+0xc>)
 801a846:	4903      	ldr	r1, [pc, #12]	@ (801a854 <stdio_exit_handler+0x10>)
 801a848:	4803      	ldr	r0, [pc, #12]	@ (801a858 <stdio_exit_handler+0x14>)
 801a84a:	f000 b869 	b.w	801a920 <_fwalk_sglue>
 801a84e:	bf00      	nop
 801a850:	2000050c 	.word	0x2000050c
 801a854:	0801b569 	.word	0x0801b569
 801a858:	2000051c 	.word	0x2000051c

0801a85c <cleanup_stdio>:
 801a85c:	6841      	ldr	r1, [r0, #4]
 801a85e:	4b0c      	ldr	r3, [pc, #48]	@ (801a890 <cleanup_stdio+0x34>)
 801a860:	4299      	cmp	r1, r3
 801a862:	b510      	push	{r4, lr}
 801a864:	4604      	mov	r4, r0
 801a866:	d001      	beq.n	801a86c <cleanup_stdio+0x10>
 801a868:	f000 fe7e 	bl	801b568 <_fflush_r>
 801a86c:	68a1      	ldr	r1, [r4, #8]
 801a86e:	4b09      	ldr	r3, [pc, #36]	@ (801a894 <cleanup_stdio+0x38>)
 801a870:	4299      	cmp	r1, r3
 801a872:	d002      	beq.n	801a87a <cleanup_stdio+0x1e>
 801a874:	4620      	mov	r0, r4
 801a876:	f000 fe77 	bl	801b568 <_fflush_r>
 801a87a:	68e1      	ldr	r1, [r4, #12]
 801a87c:	4b06      	ldr	r3, [pc, #24]	@ (801a898 <cleanup_stdio+0x3c>)
 801a87e:	4299      	cmp	r1, r3
 801a880:	d004      	beq.n	801a88c <cleanup_stdio+0x30>
 801a882:	4620      	mov	r0, r4
 801a884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a888:	f000 be6e 	b.w	801b568 <_fflush_r>
 801a88c:	bd10      	pop	{r4, pc}
 801a88e:	bf00      	nop
 801a890:	20002f18 	.word	0x20002f18
 801a894:	20002f80 	.word	0x20002f80
 801a898:	20002fe8 	.word	0x20002fe8

0801a89c <global_stdio_init.part.0>:
 801a89c:	b510      	push	{r4, lr}
 801a89e:	4b0b      	ldr	r3, [pc, #44]	@ (801a8cc <global_stdio_init.part.0+0x30>)
 801a8a0:	4c0b      	ldr	r4, [pc, #44]	@ (801a8d0 <global_stdio_init.part.0+0x34>)
 801a8a2:	4a0c      	ldr	r2, [pc, #48]	@ (801a8d4 <global_stdio_init.part.0+0x38>)
 801a8a4:	601a      	str	r2, [r3, #0]
 801a8a6:	4620      	mov	r0, r4
 801a8a8:	2200      	movs	r2, #0
 801a8aa:	2104      	movs	r1, #4
 801a8ac:	f7ff ff94 	bl	801a7d8 <std>
 801a8b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801a8b4:	2201      	movs	r2, #1
 801a8b6:	2109      	movs	r1, #9
 801a8b8:	f7ff ff8e 	bl	801a7d8 <std>
 801a8bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801a8c0:	2202      	movs	r2, #2
 801a8c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a8c6:	2112      	movs	r1, #18
 801a8c8:	f7ff bf86 	b.w	801a7d8 <std>
 801a8cc:	20003050 	.word	0x20003050
 801a8d0:	20002f18 	.word	0x20002f18
 801a8d4:	0801a845 	.word	0x0801a845

0801a8d8 <__sfp_lock_acquire>:
 801a8d8:	4801      	ldr	r0, [pc, #4]	@ (801a8e0 <__sfp_lock_acquire+0x8>)
 801a8da:	f000 b940 	b.w	801ab5e <__retarget_lock_acquire_recursive>
 801a8de:	bf00      	nop
 801a8e0:	20003059 	.word	0x20003059

0801a8e4 <__sfp_lock_release>:
 801a8e4:	4801      	ldr	r0, [pc, #4]	@ (801a8ec <__sfp_lock_release+0x8>)
 801a8e6:	f000 b93b 	b.w	801ab60 <__retarget_lock_release_recursive>
 801a8ea:	bf00      	nop
 801a8ec:	20003059 	.word	0x20003059

0801a8f0 <__sinit>:
 801a8f0:	b510      	push	{r4, lr}
 801a8f2:	4604      	mov	r4, r0
 801a8f4:	f7ff fff0 	bl	801a8d8 <__sfp_lock_acquire>
 801a8f8:	6a23      	ldr	r3, [r4, #32]
 801a8fa:	b11b      	cbz	r3, 801a904 <__sinit+0x14>
 801a8fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a900:	f7ff bff0 	b.w	801a8e4 <__sfp_lock_release>
 801a904:	4b04      	ldr	r3, [pc, #16]	@ (801a918 <__sinit+0x28>)
 801a906:	6223      	str	r3, [r4, #32]
 801a908:	4b04      	ldr	r3, [pc, #16]	@ (801a91c <__sinit+0x2c>)
 801a90a:	681b      	ldr	r3, [r3, #0]
 801a90c:	2b00      	cmp	r3, #0
 801a90e:	d1f5      	bne.n	801a8fc <__sinit+0xc>
 801a910:	f7ff ffc4 	bl	801a89c <global_stdio_init.part.0>
 801a914:	e7f2      	b.n	801a8fc <__sinit+0xc>
 801a916:	bf00      	nop
 801a918:	0801a85d 	.word	0x0801a85d
 801a91c:	20003050 	.word	0x20003050

0801a920 <_fwalk_sglue>:
 801a920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a924:	4607      	mov	r7, r0
 801a926:	4688      	mov	r8, r1
 801a928:	4614      	mov	r4, r2
 801a92a:	2600      	movs	r6, #0
 801a92c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a930:	f1b9 0901 	subs.w	r9, r9, #1
 801a934:	d505      	bpl.n	801a942 <_fwalk_sglue+0x22>
 801a936:	6824      	ldr	r4, [r4, #0]
 801a938:	2c00      	cmp	r4, #0
 801a93a:	d1f7      	bne.n	801a92c <_fwalk_sglue+0xc>
 801a93c:	4630      	mov	r0, r6
 801a93e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a942:	89ab      	ldrh	r3, [r5, #12]
 801a944:	2b01      	cmp	r3, #1
 801a946:	d907      	bls.n	801a958 <_fwalk_sglue+0x38>
 801a948:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a94c:	3301      	adds	r3, #1
 801a94e:	d003      	beq.n	801a958 <_fwalk_sglue+0x38>
 801a950:	4629      	mov	r1, r5
 801a952:	4638      	mov	r0, r7
 801a954:	47c0      	blx	r8
 801a956:	4306      	orrs	r6, r0
 801a958:	3568      	adds	r5, #104	@ 0x68
 801a95a:	e7e9      	b.n	801a930 <_fwalk_sglue+0x10>

0801a95c <iprintf>:
 801a95c:	b40f      	push	{r0, r1, r2, r3}
 801a95e:	b507      	push	{r0, r1, r2, lr}
 801a960:	4906      	ldr	r1, [pc, #24]	@ (801a97c <iprintf+0x20>)
 801a962:	ab04      	add	r3, sp, #16
 801a964:	6808      	ldr	r0, [r1, #0]
 801a966:	f853 2b04 	ldr.w	r2, [r3], #4
 801a96a:	6881      	ldr	r1, [r0, #8]
 801a96c:	9301      	str	r3, [sp, #4]
 801a96e:	f000 fad3 	bl	801af18 <_vfiprintf_r>
 801a972:	b003      	add	sp, #12
 801a974:	f85d eb04 	ldr.w	lr, [sp], #4
 801a978:	b004      	add	sp, #16
 801a97a:	4770      	bx	lr
 801a97c:	20000518 	.word	0x20000518

0801a980 <siprintf>:
 801a980:	b40e      	push	{r1, r2, r3}
 801a982:	b510      	push	{r4, lr}
 801a984:	b09d      	sub	sp, #116	@ 0x74
 801a986:	ab1f      	add	r3, sp, #124	@ 0x7c
 801a988:	9002      	str	r0, [sp, #8]
 801a98a:	9006      	str	r0, [sp, #24]
 801a98c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801a990:	480a      	ldr	r0, [pc, #40]	@ (801a9bc <siprintf+0x3c>)
 801a992:	9107      	str	r1, [sp, #28]
 801a994:	9104      	str	r1, [sp, #16]
 801a996:	490a      	ldr	r1, [pc, #40]	@ (801a9c0 <siprintf+0x40>)
 801a998:	f853 2b04 	ldr.w	r2, [r3], #4
 801a99c:	9105      	str	r1, [sp, #20]
 801a99e:	2400      	movs	r4, #0
 801a9a0:	a902      	add	r1, sp, #8
 801a9a2:	6800      	ldr	r0, [r0, #0]
 801a9a4:	9301      	str	r3, [sp, #4]
 801a9a6:	941b      	str	r4, [sp, #108]	@ 0x6c
 801a9a8:	f000 f990 	bl	801accc <_svfiprintf_r>
 801a9ac:	9b02      	ldr	r3, [sp, #8]
 801a9ae:	701c      	strb	r4, [r3, #0]
 801a9b0:	b01d      	add	sp, #116	@ 0x74
 801a9b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a9b6:	b003      	add	sp, #12
 801a9b8:	4770      	bx	lr
 801a9ba:	bf00      	nop
 801a9bc:	20000518 	.word	0x20000518
 801a9c0:	ffff0208 	.word	0xffff0208

0801a9c4 <__sread>:
 801a9c4:	b510      	push	{r4, lr}
 801a9c6:	460c      	mov	r4, r1
 801a9c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a9cc:	f000 f868 	bl	801aaa0 <_read_r>
 801a9d0:	2800      	cmp	r0, #0
 801a9d2:	bfab      	itete	ge
 801a9d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801a9d6:	89a3      	ldrhlt	r3, [r4, #12]
 801a9d8:	181b      	addge	r3, r3, r0
 801a9da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801a9de:	bfac      	ite	ge
 801a9e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 801a9e2:	81a3      	strhlt	r3, [r4, #12]
 801a9e4:	bd10      	pop	{r4, pc}

0801a9e6 <__swrite>:
 801a9e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a9ea:	461f      	mov	r7, r3
 801a9ec:	898b      	ldrh	r3, [r1, #12]
 801a9ee:	05db      	lsls	r3, r3, #23
 801a9f0:	4605      	mov	r5, r0
 801a9f2:	460c      	mov	r4, r1
 801a9f4:	4616      	mov	r6, r2
 801a9f6:	d505      	bpl.n	801aa04 <__swrite+0x1e>
 801a9f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a9fc:	2302      	movs	r3, #2
 801a9fe:	2200      	movs	r2, #0
 801aa00:	f000 f83c 	bl	801aa7c <_lseek_r>
 801aa04:	89a3      	ldrh	r3, [r4, #12]
 801aa06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801aa0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801aa0e:	81a3      	strh	r3, [r4, #12]
 801aa10:	4632      	mov	r2, r6
 801aa12:	463b      	mov	r3, r7
 801aa14:	4628      	mov	r0, r5
 801aa16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801aa1a:	f000 b863 	b.w	801aae4 <_write_r>

0801aa1e <__sseek>:
 801aa1e:	b510      	push	{r4, lr}
 801aa20:	460c      	mov	r4, r1
 801aa22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801aa26:	f000 f829 	bl	801aa7c <_lseek_r>
 801aa2a:	1c43      	adds	r3, r0, #1
 801aa2c:	89a3      	ldrh	r3, [r4, #12]
 801aa2e:	bf15      	itete	ne
 801aa30:	6560      	strne	r0, [r4, #84]	@ 0x54
 801aa32:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801aa36:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801aa3a:	81a3      	strheq	r3, [r4, #12]
 801aa3c:	bf18      	it	ne
 801aa3e:	81a3      	strhne	r3, [r4, #12]
 801aa40:	bd10      	pop	{r4, pc}

0801aa42 <__sclose>:
 801aa42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801aa46:	f000 b809 	b.w	801aa5c <_close_r>

0801aa4a <memset>:
 801aa4a:	4402      	add	r2, r0
 801aa4c:	4603      	mov	r3, r0
 801aa4e:	4293      	cmp	r3, r2
 801aa50:	d100      	bne.n	801aa54 <memset+0xa>
 801aa52:	4770      	bx	lr
 801aa54:	f803 1b01 	strb.w	r1, [r3], #1
 801aa58:	e7f9      	b.n	801aa4e <memset+0x4>
	...

0801aa5c <_close_r>:
 801aa5c:	b538      	push	{r3, r4, r5, lr}
 801aa5e:	4d06      	ldr	r5, [pc, #24]	@ (801aa78 <_close_r+0x1c>)
 801aa60:	2300      	movs	r3, #0
 801aa62:	4604      	mov	r4, r0
 801aa64:	4608      	mov	r0, r1
 801aa66:	602b      	str	r3, [r5, #0]
 801aa68:	f7ea ff00 	bl	800586c <_close>
 801aa6c:	1c43      	adds	r3, r0, #1
 801aa6e:	d102      	bne.n	801aa76 <_close_r+0x1a>
 801aa70:	682b      	ldr	r3, [r5, #0]
 801aa72:	b103      	cbz	r3, 801aa76 <_close_r+0x1a>
 801aa74:	6023      	str	r3, [r4, #0]
 801aa76:	bd38      	pop	{r3, r4, r5, pc}
 801aa78:	20003054 	.word	0x20003054

0801aa7c <_lseek_r>:
 801aa7c:	b538      	push	{r3, r4, r5, lr}
 801aa7e:	4d07      	ldr	r5, [pc, #28]	@ (801aa9c <_lseek_r+0x20>)
 801aa80:	4604      	mov	r4, r0
 801aa82:	4608      	mov	r0, r1
 801aa84:	4611      	mov	r1, r2
 801aa86:	2200      	movs	r2, #0
 801aa88:	602a      	str	r2, [r5, #0]
 801aa8a:	461a      	mov	r2, r3
 801aa8c:	f7ea ff15 	bl	80058ba <_lseek>
 801aa90:	1c43      	adds	r3, r0, #1
 801aa92:	d102      	bne.n	801aa9a <_lseek_r+0x1e>
 801aa94:	682b      	ldr	r3, [r5, #0]
 801aa96:	b103      	cbz	r3, 801aa9a <_lseek_r+0x1e>
 801aa98:	6023      	str	r3, [r4, #0]
 801aa9a:	bd38      	pop	{r3, r4, r5, pc}
 801aa9c:	20003054 	.word	0x20003054

0801aaa0 <_read_r>:
 801aaa0:	b538      	push	{r3, r4, r5, lr}
 801aaa2:	4d07      	ldr	r5, [pc, #28]	@ (801aac0 <_read_r+0x20>)
 801aaa4:	4604      	mov	r4, r0
 801aaa6:	4608      	mov	r0, r1
 801aaa8:	4611      	mov	r1, r2
 801aaaa:	2200      	movs	r2, #0
 801aaac:	602a      	str	r2, [r5, #0]
 801aaae:	461a      	mov	r2, r3
 801aab0:	f7ea ff10 	bl	80058d4 <_read>
 801aab4:	1c43      	adds	r3, r0, #1
 801aab6:	d102      	bne.n	801aabe <_read_r+0x1e>
 801aab8:	682b      	ldr	r3, [r5, #0]
 801aaba:	b103      	cbz	r3, 801aabe <_read_r+0x1e>
 801aabc:	6023      	str	r3, [r4, #0]
 801aabe:	bd38      	pop	{r3, r4, r5, pc}
 801aac0:	20003054 	.word	0x20003054

0801aac4 <_sbrk_r>:
 801aac4:	b538      	push	{r3, r4, r5, lr}
 801aac6:	4d06      	ldr	r5, [pc, #24]	@ (801aae0 <_sbrk_r+0x1c>)
 801aac8:	2300      	movs	r3, #0
 801aaca:	4604      	mov	r4, r0
 801aacc:	4608      	mov	r0, r1
 801aace:	602b      	str	r3, [r5, #0]
 801aad0:	f7ea fe84 	bl	80057dc <_sbrk>
 801aad4:	1c43      	adds	r3, r0, #1
 801aad6:	d102      	bne.n	801aade <_sbrk_r+0x1a>
 801aad8:	682b      	ldr	r3, [r5, #0]
 801aada:	b103      	cbz	r3, 801aade <_sbrk_r+0x1a>
 801aadc:	6023      	str	r3, [r4, #0]
 801aade:	bd38      	pop	{r3, r4, r5, pc}
 801aae0:	20003054 	.word	0x20003054

0801aae4 <_write_r>:
 801aae4:	b538      	push	{r3, r4, r5, lr}
 801aae6:	4d07      	ldr	r5, [pc, #28]	@ (801ab04 <_write_r+0x20>)
 801aae8:	4604      	mov	r4, r0
 801aaea:	4608      	mov	r0, r1
 801aaec:	4611      	mov	r1, r2
 801aaee:	2200      	movs	r2, #0
 801aaf0:	602a      	str	r2, [r5, #0]
 801aaf2:	461a      	mov	r2, r3
 801aaf4:	f7ea fe9e 	bl	8005834 <_write>
 801aaf8:	1c43      	adds	r3, r0, #1
 801aafa:	d102      	bne.n	801ab02 <_write_r+0x1e>
 801aafc:	682b      	ldr	r3, [r5, #0]
 801aafe:	b103      	cbz	r3, 801ab02 <_write_r+0x1e>
 801ab00:	6023      	str	r3, [r4, #0]
 801ab02:	bd38      	pop	{r3, r4, r5, pc}
 801ab04:	20003054 	.word	0x20003054

0801ab08 <__errno>:
 801ab08:	4b01      	ldr	r3, [pc, #4]	@ (801ab10 <__errno+0x8>)
 801ab0a:	6818      	ldr	r0, [r3, #0]
 801ab0c:	4770      	bx	lr
 801ab0e:	bf00      	nop
 801ab10:	20000518 	.word	0x20000518

0801ab14 <__libc_init_array>:
 801ab14:	b570      	push	{r4, r5, r6, lr}
 801ab16:	4d0d      	ldr	r5, [pc, #52]	@ (801ab4c <__libc_init_array+0x38>)
 801ab18:	4c0d      	ldr	r4, [pc, #52]	@ (801ab50 <__libc_init_array+0x3c>)
 801ab1a:	1b64      	subs	r4, r4, r5
 801ab1c:	10a4      	asrs	r4, r4, #2
 801ab1e:	2600      	movs	r6, #0
 801ab20:	42a6      	cmp	r6, r4
 801ab22:	d109      	bne.n	801ab38 <__libc_init_array+0x24>
 801ab24:	4d0b      	ldr	r5, [pc, #44]	@ (801ab54 <__libc_init_array+0x40>)
 801ab26:	4c0c      	ldr	r4, [pc, #48]	@ (801ab58 <__libc_init_array+0x44>)
 801ab28:	f000 ff36 	bl	801b998 <_init>
 801ab2c:	1b64      	subs	r4, r4, r5
 801ab2e:	10a4      	asrs	r4, r4, #2
 801ab30:	2600      	movs	r6, #0
 801ab32:	42a6      	cmp	r6, r4
 801ab34:	d105      	bne.n	801ab42 <__libc_init_array+0x2e>
 801ab36:	bd70      	pop	{r4, r5, r6, pc}
 801ab38:	f855 3b04 	ldr.w	r3, [r5], #4
 801ab3c:	4798      	blx	r3
 801ab3e:	3601      	adds	r6, #1
 801ab40:	e7ee      	b.n	801ab20 <__libc_init_array+0xc>
 801ab42:	f855 3b04 	ldr.w	r3, [r5], #4
 801ab46:	4798      	blx	r3
 801ab48:	3601      	adds	r6, #1
 801ab4a:	e7f2      	b.n	801ab32 <__libc_init_array+0x1e>
 801ab4c:	0801bee0 	.word	0x0801bee0
 801ab50:	0801bee0 	.word	0x0801bee0
 801ab54:	0801bee0 	.word	0x0801bee0
 801ab58:	0801bee4 	.word	0x0801bee4

0801ab5c <__retarget_lock_init_recursive>:
 801ab5c:	4770      	bx	lr

0801ab5e <__retarget_lock_acquire_recursive>:
 801ab5e:	4770      	bx	lr

0801ab60 <__retarget_lock_release_recursive>:
 801ab60:	4770      	bx	lr

0801ab62 <memcpy>:
 801ab62:	440a      	add	r2, r1
 801ab64:	4291      	cmp	r1, r2
 801ab66:	f100 33ff 	add.w	r3, r0, #4294967295
 801ab6a:	d100      	bne.n	801ab6e <memcpy+0xc>
 801ab6c:	4770      	bx	lr
 801ab6e:	b510      	push	{r4, lr}
 801ab70:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ab74:	f803 4f01 	strb.w	r4, [r3, #1]!
 801ab78:	4291      	cmp	r1, r2
 801ab7a:	d1f9      	bne.n	801ab70 <memcpy+0xe>
 801ab7c:	bd10      	pop	{r4, pc}
	...

0801ab80 <_free_r>:
 801ab80:	b538      	push	{r3, r4, r5, lr}
 801ab82:	4605      	mov	r5, r0
 801ab84:	2900      	cmp	r1, #0
 801ab86:	d041      	beq.n	801ac0c <_free_r+0x8c>
 801ab88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ab8c:	1f0c      	subs	r4, r1, #4
 801ab8e:	2b00      	cmp	r3, #0
 801ab90:	bfb8      	it	lt
 801ab92:	18e4      	addlt	r4, r4, r3
 801ab94:	f7ff fe14 	bl	801a7c0 <__malloc_lock>
 801ab98:	4a1d      	ldr	r2, [pc, #116]	@ (801ac10 <_free_r+0x90>)
 801ab9a:	6813      	ldr	r3, [r2, #0]
 801ab9c:	b933      	cbnz	r3, 801abac <_free_r+0x2c>
 801ab9e:	6063      	str	r3, [r4, #4]
 801aba0:	6014      	str	r4, [r2, #0]
 801aba2:	4628      	mov	r0, r5
 801aba4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801aba8:	f7ff be10 	b.w	801a7cc <__malloc_unlock>
 801abac:	42a3      	cmp	r3, r4
 801abae:	d908      	bls.n	801abc2 <_free_r+0x42>
 801abb0:	6820      	ldr	r0, [r4, #0]
 801abb2:	1821      	adds	r1, r4, r0
 801abb4:	428b      	cmp	r3, r1
 801abb6:	bf01      	itttt	eq
 801abb8:	6819      	ldreq	r1, [r3, #0]
 801abba:	685b      	ldreq	r3, [r3, #4]
 801abbc:	1809      	addeq	r1, r1, r0
 801abbe:	6021      	streq	r1, [r4, #0]
 801abc0:	e7ed      	b.n	801ab9e <_free_r+0x1e>
 801abc2:	461a      	mov	r2, r3
 801abc4:	685b      	ldr	r3, [r3, #4]
 801abc6:	b10b      	cbz	r3, 801abcc <_free_r+0x4c>
 801abc8:	42a3      	cmp	r3, r4
 801abca:	d9fa      	bls.n	801abc2 <_free_r+0x42>
 801abcc:	6811      	ldr	r1, [r2, #0]
 801abce:	1850      	adds	r0, r2, r1
 801abd0:	42a0      	cmp	r0, r4
 801abd2:	d10b      	bne.n	801abec <_free_r+0x6c>
 801abd4:	6820      	ldr	r0, [r4, #0]
 801abd6:	4401      	add	r1, r0
 801abd8:	1850      	adds	r0, r2, r1
 801abda:	4283      	cmp	r3, r0
 801abdc:	6011      	str	r1, [r2, #0]
 801abde:	d1e0      	bne.n	801aba2 <_free_r+0x22>
 801abe0:	6818      	ldr	r0, [r3, #0]
 801abe2:	685b      	ldr	r3, [r3, #4]
 801abe4:	6053      	str	r3, [r2, #4]
 801abe6:	4408      	add	r0, r1
 801abe8:	6010      	str	r0, [r2, #0]
 801abea:	e7da      	b.n	801aba2 <_free_r+0x22>
 801abec:	d902      	bls.n	801abf4 <_free_r+0x74>
 801abee:	230c      	movs	r3, #12
 801abf0:	602b      	str	r3, [r5, #0]
 801abf2:	e7d6      	b.n	801aba2 <_free_r+0x22>
 801abf4:	6820      	ldr	r0, [r4, #0]
 801abf6:	1821      	adds	r1, r4, r0
 801abf8:	428b      	cmp	r3, r1
 801abfa:	bf04      	itt	eq
 801abfc:	6819      	ldreq	r1, [r3, #0]
 801abfe:	685b      	ldreq	r3, [r3, #4]
 801ac00:	6063      	str	r3, [r4, #4]
 801ac02:	bf04      	itt	eq
 801ac04:	1809      	addeq	r1, r1, r0
 801ac06:	6021      	streq	r1, [r4, #0]
 801ac08:	6054      	str	r4, [r2, #4]
 801ac0a:	e7ca      	b.n	801aba2 <_free_r+0x22>
 801ac0c:	bd38      	pop	{r3, r4, r5, pc}
 801ac0e:	bf00      	nop
 801ac10:	20002f14 	.word	0x20002f14

0801ac14 <__ssputs_r>:
 801ac14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ac18:	688e      	ldr	r6, [r1, #8]
 801ac1a:	461f      	mov	r7, r3
 801ac1c:	42be      	cmp	r6, r7
 801ac1e:	680b      	ldr	r3, [r1, #0]
 801ac20:	4682      	mov	sl, r0
 801ac22:	460c      	mov	r4, r1
 801ac24:	4690      	mov	r8, r2
 801ac26:	d82d      	bhi.n	801ac84 <__ssputs_r+0x70>
 801ac28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ac2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801ac30:	d026      	beq.n	801ac80 <__ssputs_r+0x6c>
 801ac32:	6965      	ldr	r5, [r4, #20]
 801ac34:	6909      	ldr	r1, [r1, #16]
 801ac36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801ac3a:	eba3 0901 	sub.w	r9, r3, r1
 801ac3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801ac42:	1c7b      	adds	r3, r7, #1
 801ac44:	444b      	add	r3, r9
 801ac46:	106d      	asrs	r5, r5, #1
 801ac48:	429d      	cmp	r5, r3
 801ac4a:	bf38      	it	cc
 801ac4c:	461d      	movcc	r5, r3
 801ac4e:	0553      	lsls	r3, r2, #21
 801ac50:	d527      	bpl.n	801aca2 <__ssputs_r+0x8e>
 801ac52:	4629      	mov	r1, r5
 801ac54:	f7ff fd34 	bl	801a6c0 <_malloc_r>
 801ac58:	4606      	mov	r6, r0
 801ac5a:	b360      	cbz	r0, 801acb6 <__ssputs_r+0xa2>
 801ac5c:	6921      	ldr	r1, [r4, #16]
 801ac5e:	464a      	mov	r2, r9
 801ac60:	f7ff ff7f 	bl	801ab62 <memcpy>
 801ac64:	89a3      	ldrh	r3, [r4, #12]
 801ac66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801ac6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ac6e:	81a3      	strh	r3, [r4, #12]
 801ac70:	6126      	str	r6, [r4, #16]
 801ac72:	6165      	str	r5, [r4, #20]
 801ac74:	444e      	add	r6, r9
 801ac76:	eba5 0509 	sub.w	r5, r5, r9
 801ac7a:	6026      	str	r6, [r4, #0]
 801ac7c:	60a5      	str	r5, [r4, #8]
 801ac7e:	463e      	mov	r6, r7
 801ac80:	42be      	cmp	r6, r7
 801ac82:	d900      	bls.n	801ac86 <__ssputs_r+0x72>
 801ac84:	463e      	mov	r6, r7
 801ac86:	6820      	ldr	r0, [r4, #0]
 801ac88:	4632      	mov	r2, r6
 801ac8a:	4641      	mov	r1, r8
 801ac8c:	f000 fd28 	bl	801b6e0 <memmove>
 801ac90:	68a3      	ldr	r3, [r4, #8]
 801ac92:	1b9b      	subs	r3, r3, r6
 801ac94:	60a3      	str	r3, [r4, #8]
 801ac96:	6823      	ldr	r3, [r4, #0]
 801ac98:	4433      	add	r3, r6
 801ac9a:	6023      	str	r3, [r4, #0]
 801ac9c:	2000      	movs	r0, #0
 801ac9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aca2:	462a      	mov	r2, r5
 801aca4:	f000 fd36 	bl	801b714 <_realloc_r>
 801aca8:	4606      	mov	r6, r0
 801acaa:	2800      	cmp	r0, #0
 801acac:	d1e0      	bne.n	801ac70 <__ssputs_r+0x5c>
 801acae:	6921      	ldr	r1, [r4, #16]
 801acb0:	4650      	mov	r0, sl
 801acb2:	f7ff ff65 	bl	801ab80 <_free_r>
 801acb6:	230c      	movs	r3, #12
 801acb8:	f8ca 3000 	str.w	r3, [sl]
 801acbc:	89a3      	ldrh	r3, [r4, #12]
 801acbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801acc2:	81a3      	strh	r3, [r4, #12]
 801acc4:	f04f 30ff 	mov.w	r0, #4294967295
 801acc8:	e7e9      	b.n	801ac9e <__ssputs_r+0x8a>
	...

0801accc <_svfiprintf_r>:
 801accc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801acd0:	4698      	mov	r8, r3
 801acd2:	898b      	ldrh	r3, [r1, #12]
 801acd4:	061b      	lsls	r3, r3, #24
 801acd6:	b09d      	sub	sp, #116	@ 0x74
 801acd8:	4607      	mov	r7, r0
 801acda:	460d      	mov	r5, r1
 801acdc:	4614      	mov	r4, r2
 801acde:	d510      	bpl.n	801ad02 <_svfiprintf_r+0x36>
 801ace0:	690b      	ldr	r3, [r1, #16]
 801ace2:	b973      	cbnz	r3, 801ad02 <_svfiprintf_r+0x36>
 801ace4:	2140      	movs	r1, #64	@ 0x40
 801ace6:	f7ff fceb 	bl	801a6c0 <_malloc_r>
 801acea:	6028      	str	r0, [r5, #0]
 801acec:	6128      	str	r0, [r5, #16]
 801acee:	b930      	cbnz	r0, 801acfe <_svfiprintf_r+0x32>
 801acf0:	230c      	movs	r3, #12
 801acf2:	603b      	str	r3, [r7, #0]
 801acf4:	f04f 30ff 	mov.w	r0, #4294967295
 801acf8:	b01d      	add	sp, #116	@ 0x74
 801acfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801acfe:	2340      	movs	r3, #64	@ 0x40
 801ad00:	616b      	str	r3, [r5, #20]
 801ad02:	2300      	movs	r3, #0
 801ad04:	9309      	str	r3, [sp, #36]	@ 0x24
 801ad06:	2320      	movs	r3, #32
 801ad08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801ad0c:	f8cd 800c 	str.w	r8, [sp, #12]
 801ad10:	2330      	movs	r3, #48	@ 0x30
 801ad12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801aeb0 <_svfiprintf_r+0x1e4>
 801ad16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801ad1a:	f04f 0901 	mov.w	r9, #1
 801ad1e:	4623      	mov	r3, r4
 801ad20:	469a      	mov	sl, r3
 801ad22:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ad26:	b10a      	cbz	r2, 801ad2c <_svfiprintf_r+0x60>
 801ad28:	2a25      	cmp	r2, #37	@ 0x25
 801ad2a:	d1f9      	bne.n	801ad20 <_svfiprintf_r+0x54>
 801ad2c:	ebba 0b04 	subs.w	fp, sl, r4
 801ad30:	d00b      	beq.n	801ad4a <_svfiprintf_r+0x7e>
 801ad32:	465b      	mov	r3, fp
 801ad34:	4622      	mov	r2, r4
 801ad36:	4629      	mov	r1, r5
 801ad38:	4638      	mov	r0, r7
 801ad3a:	f7ff ff6b 	bl	801ac14 <__ssputs_r>
 801ad3e:	3001      	adds	r0, #1
 801ad40:	f000 80a7 	beq.w	801ae92 <_svfiprintf_r+0x1c6>
 801ad44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ad46:	445a      	add	r2, fp
 801ad48:	9209      	str	r2, [sp, #36]	@ 0x24
 801ad4a:	f89a 3000 	ldrb.w	r3, [sl]
 801ad4e:	2b00      	cmp	r3, #0
 801ad50:	f000 809f 	beq.w	801ae92 <_svfiprintf_r+0x1c6>
 801ad54:	2300      	movs	r3, #0
 801ad56:	f04f 32ff 	mov.w	r2, #4294967295
 801ad5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ad5e:	f10a 0a01 	add.w	sl, sl, #1
 801ad62:	9304      	str	r3, [sp, #16]
 801ad64:	9307      	str	r3, [sp, #28]
 801ad66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ad6a:	931a      	str	r3, [sp, #104]	@ 0x68
 801ad6c:	4654      	mov	r4, sl
 801ad6e:	2205      	movs	r2, #5
 801ad70:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ad74:	484e      	ldr	r0, [pc, #312]	@ (801aeb0 <_svfiprintf_r+0x1e4>)
 801ad76:	f7e9 fa33 	bl	80041e0 <memchr>
 801ad7a:	9a04      	ldr	r2, [sp, #16]
 801ad7c:	b9d8      	cbnz	r0, 801adb6 <_svfiprintf_r+0xea>
 801ad7e:	06d0      	lsls	r0, r2, #27
 801ad80:	bf44      	itt	mi
 801ad82:	2320      	movmi	r3, #32
 801ad84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ad88:	0711      	lsls	r1, r2, #28
 801ad8a:	bf44      	itt	mi
 801ad8c:	232b      	movmi	r3, #43	@ 0x2b
 801ad8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ad92:	f89a 3000 	ldrb.w	r3, [sl]
 801ad96:	2b2a      	cmp	r3, #42	@ 0x2a
 801ad98:	d015      	beq.n	801adc6 <_svfiprintf_r+0xfa>
 801ad9a:	9a07      	ldr	r2, [sp, #28]
 801ad9c:	4654      	mov	r4, sl
 801ad9e:	2000      	movs	r0, #0
 801ada0:	f04f 0c0a 	mov.w	ip, #10
 801ada4:	4621      	mov	r1, r4
 801ada6:	f811 3b01 	ldrb.w	r3, [r1], #1
 801adaa:	3b30      	subs	r3, #48	@ 0x30
 801adac:	2b09      	cmp	r3, #9
 801adae:	d94b      	bls.n	801ae48 <_svfiprintf_r+0x17c>
 801adb0:	b1b0      	cbz	r0, 801ade0 <_svfiprintf_r+0x114>
 801adb2:	9207      	str	r2, [sp, #28]
 801adb4:	e014      	b.n	801ade0 <_svfiprintf_r+0x114>
 801adb6:	eba0 0308 	sub.w	r3, r0, r8
 801adba:	fa09 f303 	lsl.w	r3, r9, r3
 801adbe:	4313      	orrs	r3, r2
 801adc0:	9304      	str	r3, [sp, #16]
 801adc2:	46a2      	mov	sl, r4
 801adc4:	e7d2      	b.n	801ad6c <_svfiprintf_r+0xa0>
 801adc6:	9b03      	ldr	r3, [sp, #12]
 801adc8:	1d19      	adds	r1, r3, #4
 801adca:	681b      	ldr	r3, [r3, #0]
 801adcc:	9103      	str	r1, [sp, #12]
 801adce:	2b00      	cmp	r3, #0
 801add0:	bfbb      	ittet	lt
 801add2:	425b      	neglt	r3, r3
 801add4:	f042 0202 	orrlt.w	r2, r2, #2
 801add8:	9307      	strge	r3, [sp, #28]
 801adda:	9307      	strlt	r3, [sp, #28]
 801addc:	bfb8      	it	lt
 801adde:	9204      	strlt	r2, [sp, #16]
 801ade0:	7823      	ldrb	r3, [r4, #0]
 801ade2:	2b2e      	cmp	r3, #46	@ 0x2e
 801ade4:	d10a      	bne.n	801adfc <_svfiprintf_r+0x130>
 801ade6:	7863      	ldrb	r3, [r4, #1]
 801ade8:	2b2a      	cmp	r3, #42	@ 0x2a
 801adea:	d132      	bne.n	801ae52 <_svfiprintf_r+0x186>
 801adec:	9b03      	ldr	r3, [sp, #12]
 801adee:	1d1a      	adds	r2, r3, #4
 801adf0:	681b      	ldr	r3, [r3, #0]
 801adf2:	9203      	str	r2, [sp, #12]
 801adf4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801adf8:	3402      	adds	r4, #2
 801adfa:	9305      	str	r3, [sp, #20]
 801adfc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801aec0 <_svfiprintf_r+0x1f4>
 801ae00:	7821      	ldrb	r1, [r4, #0]
 801ae02:	2203      	movs	r2, #3
 801ae04:	4650      	mov	r0, sl
 801ae06:	f7e9 f9eb 	bl	80041e0 <memchr>
 801ae0a:	b138      	cbz	r0, 801ae1c <_svfiprintf_r+0x150>
 801ae0c:	9b04      	ldr	r3, [sp, #16]
 801ae0e:	eba0 000a 	sub.w	r0, r0, sl
 801ae12:	2240      	movs	r2, #64	@ 0x40
 801ae14:	4082      	lsls	r2, r0
 801ae16:	4313      	orrs	r3, r2
 801ae18:	3401      	adds	r4, #1
 801ae1a:	9304      	str	r3, [sp, #16]
 801ae1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ae20:	4824      	ldr	r0, [pc, #144]	@ (801aeb4 <_svfiprintf_r+0x1e8>)
 801ae22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801ae26:	2206      	movs	r2, #6
 801ae28:	f7e9 f9da 	bl	80041e0 <memchr>
 801ae2c:	2800      	cmp	r0, #0
 801ae2e:	d036      	beq.n	801ae9e <_svfiprintf_r+0x1d2>
 801ae30:	4b21      	ldr	r3, [pc, #132]	@ (801aeb8 <_svfiprintf_r+0x1ec>)
 801ae32:	bb1b      	cbnz	r3, 801ae7c <_svfiprintf_r+0x1b0>
 801ae34:	9b03      	ldr	r3, [sp, #12]
 801ae36:	3307      	adds	r3, #7
 801ae38:	f023 0307 	bic.w	r3, r3, #7
 801ae3c:	3308      	adds	r3, #8
 801ae3e:	9303      	str	r3, [sp, #12]
 801ae40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ae42:	4433      	add	r3, r6
 801ae44:	9309      	str	r3, [sp, #36]	@ 0x24
 801ae46:	e76a      	b.n	801ad1e <_svfiprintf_r+0x52>
 801ae48:	fb0c 3202 	mla	r2, ip, r2, r3
 801ae4c:	460c      	mov	r4, r1
 801ae4e:	2001      	movs	r0, #1
 801ae50:	e7a8      	b.n	801ada4 <_svfiprintf_r+0xd8>
 801ae52:	2300      	movs	r3, #0
 801ae54:	3401      	adds	r4, #1
 801ae56:	9305      	str	r3, [sp, #20]
 801ae58:	4619      	mov	r1, r3
 801ae5a:	f04f 0c0a 	mov.w	ip, #10
 801ae5e:	4620      	mov	r0, r4
 801ae60:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ae64:	3a30      	subs	r2, #48	@ 0x30
 801ae66:	2a09      	cmp	r2, #9
 801ae68:	d903      	bls.n	801ae72 <_svfiprintf_r+0x1a6>
 801ae6a:	2b00      	cmp	r3, #0
 801ae6c:	d0c6      	beq.n	801adfc <_svfiprintf_r+0x130>
 801ae6e:	9105      	str	r1, [sp, #20]
 801ae70:	e7c4      	b.n	801adfc <_svfiprintf_r+0x130>
 801ae72:	fb0c 2101 	mla	r1, ip, r1, r2
 801ae76:	4604      	mov	r4, r0
 801ae78:	2301      	movs	r3, #1
 801ae7a:	e7f0      	b.n	801ae5e <_svfiprintf_r+0x192>
 801ae7c:	ab03      	add	r3, sp, #12
 801ae7e:	9300      	str	r3, [sp, #0]
 801ae80:	462a      	mov	r2, r5
 801ae82:	4b0e      	ldr	r3, [pc, #56]	@ (801aebc <_svfiprintf_r+0x1f0>)
 801ae84:	a904      	add	r1, sp, #16
 801ae86:	4638      	mov	r0, r7
 801ae88:	f3af 8000 	nop.w
 801ae8c:	1c42      	adds	r2, r0, #1
 801ae8e:	4606      	mov	r6, r0
 801ae90:	d1d6      	bne.n	801ae40 <_svfiprintf_r+0x174>
 801ae92:	89ab      	ldrh	r3, [r5, #12]
 801ae94:	065b      	lsls	r3, r3, #25
 801ae96:	f53f af2d 	bmi.w	801acf4 <_svfiprintf_r+0x28>
 801ae9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ae9c:	e72c      	b.n	801acf8 <_svfiprintf_r+0x2c>
 801ae9e:	ab03      	add	r3, sp, #12
 801aea0:	9300      	str	r3, [sp, #0]
 801aea2:	462a      	mov	r2, r5
 801aea4:	4b05      	ldr	r3, [pc, #20]	@ (801aebc <_svfiprintf_r+0x1f0>)
 801aea6:	a904      	add	r1, sp, #16
 801aea8:	4638      	mov	r0, r7
 801aeaa:	f000 f9bb 	bl	801b224 <_printf_i>
 801aeae:	e7ed      	b.n	801ae8c <_svfiprintf_r+0x1c0>
 801aeb0:	0801bea0 	.word	0x0801bea0
 801aeb4:	0801beaa 	.word	0x0801beaa
 801aeb8:	00000000 	.word	0x00000000
 801aebc:	0801ac15 	.word	0x0801ac15
 801aec0:	0801bea6 	.word	0x0801bea6

0801aec4 <__sfputc_r>:
 801aec4:	6893      	ldr	r3, [r2, #8]
 801aec6:	3b01      	subs	r3, #1
 801aec8:	2b00      	cmp	r3, #0
 801aeca:	b410      	push	{r4}
 801aecc:	6093      	str	r3, [r2, #8]
 801aece:	da08      	bge.n	801aee2 <__sfputc_r+0x1e>
 801aed0:	6994      	ldr	r4, [r2, #24]
 801aed2:	42a3      	cmp	r3, r4
 801aed4:	db01      	blt.n	801aeda <__sfputc_r+0x16>
 801aed6:	290a      	cmp	r1, #10
 801aed8:	d103      	bne.n	801aee2 <__sfputc_r+0x1e>
 801aeda:	f85d 4b04 	ldr.w	r4, [sp], #4
 801aede:	f000 bb6b 	b.w	801b5b8 <__swbuf_r>
 801aee2:	6813      	ldr	r3, [r2, #0]
 801aee4:	1c58      	adds	r0, r3, #1
 801aee6:	6010      	str	r0, [r2, #0]
 801aee8:	7019      	strb	r1, [r3, #0]
 801aeea:	4608      	mov	r0, r1
 801aeec:	f85d 4b04 	ldr.w	r4, [sp], #4
 801aef0:	4770      	bx	lr

0801aef2 <__sfputs_r>:
 801aef2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801aef4:	4606      	mov	r6, r0
 801aef6:	460f      	mov	r7, r1
 801aef8:	4614      	mov	r4, r2
 801aefa:	18d5      	adds	r5, r2, r3
 801aefc:	42ac      	cmp	r4, r5
 801aefe:	d101      	bne.n	801af04 <__sfputs_r+0x12>
 801af00:	2000      	movs	r0, #0
 801af02:	e007      	b.n	801af14 <__sfputs_r+0x22>
 801af04:	f814 1b01 	ldrb.w	r1, [r4], #1
 801af08:	463a      	mov	r2, r7
 801af0a:	4630      	mov	r0, r6
 801af0c:	f7ff ffda 	bl	801aec4 <__sfputc_r>
 801af10:	1c43      	adds	r3, r0, #1
 801af12:	d1f3      	bne.n	801aefc <__sfputs_r+0xa>
 801af14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801af18 <_vfiprintf_r>:
 801af18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af1c:	460d      	mov	r5, r1
 801af1e:	b09d      	sub	sp, #116	@ 0x74
 801af20:	4614      	mov	r4, r2
 801af22:	4698      	mov	r8, r3
 801af24:	4606      	mov	r6, r0
 801af26:	b118      	cbz	r0, 801af30 <_vfiprintf_r+0x18>
 801af28:	6a03      	ldr	r3, [r0, #32]
 801af2a:	b90b      	cbnz	r3, 801af30 <_vfiprintf_r+0x18>
 801af2c:	f7ff fce0 	bl	801a8f0 <__sinit>
 801af30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801af32:	07d9      	lsls	r1, r3, #31
 801af34:	d405      	bmi.n	801af42 <_vfiprintf_r+0x2a>
 801af36:	89ab      	ldrh	r3, [r5, #12]
 801af38:	059a      	lsls	r2, r3, #22
 801af3a:	d402      	bmi.n	801af42 <_vfiprintf_r+0x2a>
 801af3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801af3e:	f7ff fe0e 	bl	801ab5e <__retarget_lock_acquire_recursive>
 801af42:	89ab      	ldrh	r3, [r5, #12]
 801af44:	071b      	lsls	r3, r3, #28
 801af46:	d501      	bpl.n	801af4c <_vfiprintf_r+0x34>
 801af48:	692b      	ldr	r3, [r5, #16]
 801af4a:	b99b      	cbnz	r3, 801af74 <_vfiprintf_r+0x5c>
 801af4c:	4629      	mov	r1, r5
 801af4e:	4630      	mov	r0, r6
 801af50:	f000 fb70 	bl	801b634 <__swsetup_r>
 801af54:	b170      	cbz	r0, 801af74 <_vfiprintf_r+0x5c>
 801af56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801af58:	07dc      	lsls	r4, r3, #31
 801af5a:	d504      	bpl.n	801af66 <_vfiprintf_r+0x4e>
 801af5c:	f04f 30ff 	mov.w	r0, #4294967295
 801af60:	b01d      	add	sp, #116	@ 0x74
 801af62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801af66:	89ab      	ldrh	r3, [r5, #12]
 801af68:	0598      	lsls	r0, r3, #22
 801af6a:	d4f7      	bmi.n	801af5c <_vfiprintf_r+0x44>
 801af6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801af6e:	f7ff fdf7 	bl	801ab60 <__retarget_lock_release_recursive>
 801af72:	e7f3      	b.n	801af5c <_vfiprintf_r+0x44>
 801af74:	2300      	movs	r3, #0
 801af76:	9309      	str	r3, [sp, #36]	@ 0x24
 801af78:	2320      	movs	r3, #32
 801af7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801af7e:	f8cd 800c 	str.w	r8, [sp, #12]
 801af82:	2330      	movs	r3, #48	@ 0x30
 801af84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801b134 <_vfiprintf_r+0x21c>
 801af88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801af8c:	f04f 0901 	mov.w	r9, #1
 801af90:	4623      	mov	r3, r4
 801af92:	469a      	mov	sl, r3
 801af94:	f813 2b01 	ldrb.w	r2, [r3], #1
 801af98:	b10a      	cbz	r2, 801af9e <_vfiprintf_r+0x86>
 801af9a:	2a25      	cmp	r2, #37	@ 0x25
 801af9c:	d1f9      	bne.n	801af92 <_vfiprintf_r+0x7a>
 801af9e:	ebba 0b04 	subs.w	fp, sl, r4
 801afa2:	d00b      	beq.n	801afbc <_vfiprintf_r+0xa4>
 801afa4:	465b      	mov	r3, fp
 801afa6:	4622      	mov	r2, r4
 801afa8:	4629      	mov	r1, r5
 801afaa:	4630      	mov	r0, r6
 801afac:	f7ff ffa1 	bl	801aef2 <__sfputs_r>
 801afb0:	3001      	adds	r0, #1
 801afb2:	f000 80a7 	beq.w	801b104 <_vfiprintf_r+0x1ec>
 801afb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801afb8:	445a      	add	r2, fp
 801afba:	9209      	str	r2, [sp, #36]	@ 0x24
 801afbc:	f89a 3000 	ldrb.w	r3, [sl]
 801afc0:	2b00      	cmp	r3, #0
 801afc2:	f000 809f 	beq.w	801b104 <_vfiprintf_r+0x1ec>
 801afc6:	2300      	movs	r3, #0
 801afc8:	f04f 32ff 	mov.w	r2, #4294967295
 801afcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801afd0:	f10a 0a01 	add.w	sl, sl, #1
 801afd4:	9304      	str	r3, [sp, #16]
 801afd6:	9307      	str	r3, [sp, #28]
 801afd8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801afdc:	931a      	str	r3, [sp, #104]	@ 0x68
 801afde:	4654      	mov	r4, sl
 801afe0:	2205      	movs	r2, #5
 801afe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801afe6:	4853      	ldr	r0, [pc, #332]	@ (801b134 <_vfiprintf_r+0x21c>)
 801afe8:	f7e9 f8fa 	bl	80041e0 <memchr>
 801afec:	9a04      	ldr	r2, [sp, #16]
 801afee:	b9d8      	cbnz	r0, 801b028 <_vfiprintf_r+0x110>
 801aff0:	06d1      	lsls	r1, r2, #27
 801aff2:	bf44      	itt	mi
 801aff4:	2320      	movmi	r3, #32
 801aff6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801affa:	0713      	lsls	r3, r2, #28
 801affc:	bf44      	itt	mi
 801affe:	232b      	movmi	r3, #43	@ 0x2b
 801b000:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b004:	f89a 3000 	ldrb.w	r3, [sl]
 801b008:	2b2a      	cmp	r3, #42	@ 0x2a
 801b00a:	d015      	beq.n	801b038 <_vfiprintf_r+0x120>
 801b00c:	9a07      	ldr	r2, [sp, #28]
 801b00e:	4654      	mov	r4, sl
 801b010:	2000      	movs	r0, #0
 801b012:	f04f 0c0a 	mov.w	ip, #10
 801b016:	4621      	mov	r1, r4
 801b018:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b01c:	3b30      	subs	r3, #48	@ 0x30
 801b01e:	2b09      	cmp	r3, #9
 801b020:	d94b      	bls.n	801b0ba <_vfiprintf_r+0x1a2>
 801b022:	b1b0      	cbz	r0, 801b052 <_vfiprintf_r+0x13a>
 801b024:	9207      	str	r2, [sp, #28]
 801b026:	e014      	b.n	801b052 <_vfiprintf_r+0x13a>
 801b028:	eba0 0308 	sub.w	r3, r0, r8
 801b02c:	fa09 f303 	lsl.w	r3, r9, r3
 801b030:	4313      	orrs	r3, r2
 801b032:	9304      	str	r3, [sp, #16]
 801b034:	46a2      	mov	sl, r4
 801b036:	e7d2      	b.n	801afde <_vfiprintf_r+0xc6>
 801b038:	9b03      	ldr	r3, [sp, #12]
 801b03a:	1d19      	adds	r1, r3, #4
 801b03c:	681b      	ldr	r3, [r3, #0]
 801b03e:	9103      	str	r1, [sp, #12]
 801b040:	2b00      	cmp	r3, #0
 801b042:	bfbb      	ittet	lt
 801b044:	425b      	neglt	r3, r3
 801b046:	f042 0202 	orrlt.w	r2, r2, #2
 801b04a:	9307      	strge	r3, [sp, #28]
 801b04c:	9307      	strlt	r3, [sp, #28]
 801b04e:	bfb8      	it	lt
 801b050:	9204      	strlt	r2, [sp, #16]
 801b052:	7823      	ldrb	r3, [r4, #0]
 801b054:	2b2e      	cmp	r3, #46	@ 0x2e
 801b056:	d10a      	bne.n	801b06e <_vfiprintf_r+0x156>
 801b058:	7863      	ldrb	r3, [r4, #1]
 801b05a:	2b2a      	cmp	r3, #42	@ 0x2a
 801b05c:	d132      	bne.n	801b0c4 <_vfiprintf_r+0x1ac>
 801b05e:	9b03      	ldr	r3, [sp, #12]
 801b060:	1d1a      	adds	r2, r3, #4
 801b062:	681b      	ldr	r3, [r3, #0]
 801b064:	9203      	str	r2, [sp, #12]
 801b066:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b06a:	3402      	adds	r4, #2
 801b06c:	9305      	str	r3, [sp, #20]
 801b06e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801b144 <_vfiprintf_r+0x22c>
 801b072:	7821      	ldrb	r1, [r4, #0]
 801b074:	2203      	movs	r2, #3
 801b076:	4650      	mov	r0, sl
 801b078:	f7e9 f8b2 	bl	80041e0 <memchr>
 801b07c:	b138      	cbz	r0, 801b08e <_vfiprintf_r+0x176>
 801b07e:	9b04      	ldr	r3, [sp, #16]
 801b080:	eba0 000a 	sub.w	r0, r0, sl
 801b084:	2240      	movs	r2, #64	@ 0x40
 801b086:	4082      	lsls	r2, r0
 801b088:	4313      	orrs	r3, r2
 801b08a:	3401      	adds	r4, #1
 801b08c:	9304      	str	r3, [sp, #16]
 801b08e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b092:	4829      	ldr	r0, [pc, #164]	@ (801b138 <_vfiprintf_r+0x220>)
 801b094:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b098:	2206      	movs	r2, #6
 801b09a:	f7e9 f8a1 	bl	80041e0 <memchr>
 801b09e:	2800      	cmp	r0, #0
 801b0a0:	d03f      	beq.n	801b122 <_vfiprintf_r+0x20a>
 801b0a2:	4b26      	ldr	r3, [pc, #152]	@ (801b13c <_vfiprintf_r+0x224>)
 801b0a4:	bb1b      	cbnz	r3, 801b0ee <_vfiprintf_r+0x1d6>
 801b0a6:	9b03      	ldr	r3, [sp, #12]
 801b0a8:	3307      	adds	r3, #7
 801b0aa:	f023 0307 	bic.w	r3, r3, #7
 801b0ae:	3308      	adds	r3, #8
 801b0b0:	9303      	str	r3, [sp, #12]
 801b0b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b0b4:	443b      	add	r3, r7
 801b0b6:	9309      	str	r3, [sp, #36]	@ 0x24
 801b0b8:	e76a      	b.n	801af90 <_vfiprintf_r+0x78>
 801b0ba:	fb0c 3202 	mla	r2, ip, r2, r3
 801b0be:	460c      	mov	r4, r1
 801b0c0:	2001      	movs	r0, #1
 801b0c2:	e7a8      	b.n	801b016 <_vfiprintf_r+0xfe>
 801b0c4:	2300      	movs	r3, #0
 801b0c6:	3401      	adds	r4, #1
 801b0c8:	9305      	str	r3, [sp, #20]
 801b0ca:	4619      	mov	r1, r3
 801b0cc:	f04f 0c0a 	mov.w	ip, #10
 801b0d0:	4620      	mov	r0, r4
 801b0d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b0d6:	3a30      	subs	r2, #48	@ 0x30
 801b0d8:	2a09      	cmp	r2, #9
 801b0da:	d903      	bls.n	801b0e4 <_vfiprintf_r+0x1cc>
 801b0dc:	2b00      	cmp	r3, #0
 801b0de:	d0c6      	beq.n	801b06e <_vfiprintf_r+0x156>
 801b0e0:	9105      	str	r1, [sp, #20]
 801b0e2:	e7c4      	b.n	801b06e <_vfiprintf_r+0x156>
 801b0e4:	fb0c 2101 	mla	r1, ip, r1, r2
 801b0e8:	4604      	mov	r4, r0
 801b0ea:	2301      	movs	r3, #1
 801b0ec:	e7f0      	b.n	801b0d0 <_vfiprintf_r+0x1b8>
 801b0ee:	ab03      	add	r3, sp, #12
 801b0f0:	9300      	str	r3, [sp, #0]
 801b0f2:	462a      	mov	r2, r5
 801b0f4:	4b12      	ldr	r3, [pc, #72]	@ (801b140 <_vfiprintf_r+0x228>)
 801b0f6:	a904      	add	r1, sp, #16
 801b0f8:	4630      	mov	r0, r6
 801b0fa:	f3af 8000 	nop.w
 801b0fe:	4607      	mov	r7, r0
 801b100:	1c78      	adds	r0, r7, #1
 801b102:	d1d6      	bne.n	801b0b2 <_vfiprintf_r+0x19a>
 801b104:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b106:	07d9      	lsls	r1, r3, #31
 801b108:	d405      	bmi.n	801b116 <_vfiprintf_r+0x1fe>
 801b10a:	89ab      	ldrh	r3, [r5, #12]
 801b10c:	059a      	lsls	r2, r3, #22
 801b10e:	d402      	bmi.n	801b116 <_vfiprintf_r+0x1fe>
 801b110:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b112:	f7ff fd25 	bl	801ab60 <__retarget_lock_release_recursive>
 801b116:	89ab      	ldrh	r3, [r5, #12]
 801b118:	065b      	lsls	r3, r3, #25
 801b11a:	f53f af1f 	bmi.w	801af5c <_vfiprintf_r+0x44>
 801b11e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b120:	e71e      	b.n	801af60 <_vfiprintf_r+0x48>
 801b122:	ab03      	add	r3, sp, #12
 801b124:	9300      	str	r3, [sp, #0]
 801b126:	462a      	mov	r2, r5
 801b128:	4b05      	ldr	r3, [pc, #20]	@ (801b140 <_vfiprintf_r+0x228>)
 801b12a:	a904      	add	r1, sp, #16
 801b12c:	4630      	mov	r0, r6
 801b12e:	f000 f879 	bl	801b224 <_printf_i>
 801b132:	e7e4      	b.n	801b0fe <_vfiprintf_r+0x1e6>
 801b134:	0801bea0 	.word	0x0801bea0
 801b138:	0801beaa 	.word	0x0801beaa
 801b13c:	00000000 	.word	0x00000000
 801b140:	0801aef3 	.word	0x0801aef3
 801b144:	0801bea6 	.word	0x0801bea6

0801b148 <_printf_common>:
 801b148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b14c:	4616      	mov	r6, r2
 801b14e:	4698      	mov	r8, r3
 801b150:	688a      	ldr	r2, [r1, #8]
 801b152:	690b      	ldr	r3, [r1, #16]
 801b154:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801b158:	4293      	cmp	r3, r2
 801b15a:	bfb8      	it	lt
 801b15c:	4613      	movlt	r3, r2
 801b15e:	6033      	str	r3, [r6, #0]
 801b160:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801b164:	4607      	mov	r7, r0
 801b166:	460c      	mov	r4, r1
 801b168:	b10a      	cbz	r2, 801b16e <_printf_common+0x26>
 801b16a:	3301      	adds	r3, #1
 801b16c:	6033      	str	r3, [r6, #0]
 801b16e:	6823      	ldr	r3, [r4, #0]
 801b170:	0699      	lsls	r1, r3, #26
 801b172:	bf42      	ittt	mi
 801b174:	6833      	ldrmi	r3, [r6, #0]
 801b176:	3302      	addmi	r3, #2
 801b178:	6033      	strmi	r3, [r6, #0]
 801b17a:	6825      	ldr	r5, [r4, #0]
 801b17c:	f015 0506 	ands.w	r5, r5, #6
 801b180:	d106      	bne.n	801b190 <_printf_common+0x48>
 801b182:	f104 0a19 	add.w	sl, r4, #25
 801b186:	68e3      	ldr	r3, [r4, #12]
 801b188:	6832      	ldr	r2, [r6, #0]
 801b18a:	1a9b      	subs	r3, r3, r2
 801b18c:	42ab      	cmp	r3, r5
 801b18e:	dc26      	bgt.n	801b1de <_printf_common+0x96>
 801b190:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801b194:	6822      	ldr	r2, [r4, #0]
 801b196:	3b00      	subs	r3, #0
 801b198:	bf18      	it	ne
 801b19a:	2301      	movne	r3, #1
 801b19c:	0692      	lsls	r2, r2, #26
 801b19e:	d42b      	bmi.n	801b1f8 <_printf_common+0xb0>
 801b1a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801b1a4:	4641      	mov	r1, r8
 801b1a6:	4638      	mov	r0, r7
 801b1a8:	47c8      	blx	r9
 801b1aa:	3001      	adds	r0, #1
 801b1ac:	d01e      	beq.n	801b1ec <_printf_common+0xa4>
 801b1ae:	6823      	ldr	r3, [r4, #0]
 801b1b0:	6922      	ldr	r2, [r4, #16]
 801b1b2:	f003 0306 	and.w	r3, r3, #6
 801b1b6:	2b04      	cmp	r3, #4
 801b1b8:	bf02      	ittt	eq
 801b1ba:	68e5      	ldreq	r5, [r4, #12]
 801b1bc:	6833      	ldreq	r3, [r6, #0]
 801b1be:	1aed      	subeq	r5, r5, r3
 801b1c0:	68a3      	ldr	r3, [r4, #8]
 801b1c2:	bf0c      	ite	eq
 801b1c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801b1c8:	2500      	movne	r5, #0
 801b1ca:	4293      	cmp	r3, r2
 801b1cc:	bfc4      	itt	gt
 801b1ce:	1a9b      	subgt	r3, r3, r2
 801b1d0:	18ed      	addgt	r5, r5, r3
 801b1d2:	2600      	movs	r6, #0
 801b1d4:	341a      	adds	r4, #26
 801b1d6:	42b5      	cmp	r5, r6
 801b1d8:	d11a      	bne.n	801b210 <_printf_common+0xc8>
 801b1da:	2000      	movs	r0, #0
 801b1dc:	e008      	b.n	801b1f0 <_printf_common+0xa8>
 801b1de:	2301      	movs	r3, #1
 801b1e0:	4652      	mov	r2, sl
 801b1e2:	4641      	mov	r1, r8
 801b1e4:	4638      	mov	r0, r7
 801b1e6:	47c8      	blx	r9
 801b1e8:	3001      	adds	r0, #1
 801b1ea:	d103      	bne.n	801b1f4 <_printf_common+0xac>
 801b1ec:	f04f 30ff 	mov.w	r0, #4294967295
 801b1f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b1f4:	3501      	adds	r5, #1
 801b1f6:	e7c6      	b.n	801b186 <_printf_common+0x3e>
 801b1f8:	18e1      	adds	r1, r4, r3
 801b1fa:	1c5a      	adds	r2, r3, #1
 801b1fc:	2030      	movs	r0, #48	@ 0x30
 801b1fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801b202:	4422      	add	r2, r4
 801b204:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801b208:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801b20c:	3302      	adds	r3, #2
 801b20e:	e7c7      	b.n	801b1a0 <_printf_common+0x58>
 801b210:	2301      	movs	r3, #1
 801b212:	4622      	mov	r2, r4
 801b214:	4641      	mov	r1, r8
 801b216:	4638      	mov	r0, r7
 801b218:	47c8      	blx	r9
 801b21a:	3001      	adds	r0, #1
 801b21c:	d0e6      	beq.n	801b1ec <_printf_common+0xa4>
 801b21e:	3601      	adds	r6, #1
 801b220:	e7d9      	b.n	801b1d6 <_printf_common+0x8e>
	...

0801b224 <_printf_i>:
 801b224:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801b228:	7e0f      	ldrb	r7, [r1, #24]
 801b22a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801b22c:	2f78      	cmp	r7, #120	@ 0x78
 801b22e:	4691      	mov	r9, r2
 801b230:	4680      	mov	r8, r0
 801b232:	460c      	mov	r4, r1
 801b234:	469a      	mov	sl, r3
 801b236:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801b23a:	d807      	bhi.n	801b24c <_printf_i+0x28>
 801b23c:	2f62      	cmp	r7, #98	@ 0x62
 801b23e:	d80a      	bhi.n	801b256 <_printf_i+0x32>
 801b240:	2f00      	cmp	r7, #0
 801b242:	f000 80d1 	beq.w	801b3e8 <_printf_i+0x1c4>
 801b246:	2f58      	cmp	r7, #88	@ 0x58
 801b248:	f000 80b8 	beq.w	801b3bc <_printf_i+0x198>
 801b24c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801b250:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801b254:	e03a      	b.n	801b2cc <_printf_i+0xa8>
 801b256:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801b25a:	2b15      	cmp	r3, #21
 801b25c:	d8f6      	bhi.n	801b24c <_printf_i+0x28>
 801b25e:	a101      	add	r1, pc, #4	@ (adr r1, 801b264 <_printf_i+0x40>)
 801b260:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801b264:	0801b2bd 	.word	0x0801b2bd
 801b268:	0801b2d1 	.word	0x0801b2d1
 801b26c:	0801b24d 	.word	0x0801b24d
 801b270:	0801b24d 	.word	0x0801b24d
 801b274:	0801b24d 	.word	0x0801b24d
 801b278:	0801b24d 	.word	0x0801b24d
 801b27c:	0801b2d1 	.word	0x0801b2d1
 801b280:	0801b24d 	.word	0x0801b24d
 801b284:	0801b24d 	.word	0x0801b24d
 801b288:	0801b24d 	.word	0x0801b24d
 801b28c:	0801b24d 	.word	0x0801b24d
 801b290:	0801b3cf 	.word	0x0801b3cf
 801b294:	0801b2fb 	.word	0x0801b2fb
 801b298:	0801b389 	.word	0x0801b389
 801b29c:	0801b24d 	.word	0x0801b24d
 801b2a0:	0801b24d 	.word	0x0801b24d
 801b2a4:	0801b3f1 	.word	0x0801b3f1
 801b2a8:	0801b24d 	.word	0x0801b24d
 801b2ac:	0801b2fb 	.word	0x0801b2fb
 801b2b0:	0801b24d 	.word	0x0801b24d
 801b2b4:	0801b24d 	.word	0x0801b24d
 801b2b8:	0801b391 	.word	0x0801b391
 801b2bc:	6833      	ldr	r3, [r6, #0]
 801b2be:	1d1a      	adds	r2, r3, #4
 801b2c0:	681b      	ldr	r3, [r3, #0]
 801b2c2:	6032      	str	r2, [r6, #0]
 801b2c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801b2c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801b2cc:	2301      	movs	r3, #1
 801b2ce:	e09c      	b.n	801b40a <_printf_i+0x1e6>
 801b2d0:	6833      	ldr	r3, [r6, #0]
 801b2d2:	6820      	ldr	r0, [r4, #0]
 801b2d4:	1d19      	adds	r1, r3, #4
 801b2d6:	6031      	str	r1, [r6, #0]
 801b2d8:	0606      	lsls	r6, r0, #24
 801b2da:	d501      	bpl.n	801b2e0 <_printf_i+0xbc>
 801b2dc:	681d      	ldr	r5, [r3, #0]
 801b2de:	e003      	b.n	801b2e8 <_printf_i+0xc4>
 801b2e0:	0645      	lsls	r5, r0, #25
 801b2e2:	d5fb      	bpl.n	801b2dc <_printf_i+0xb8>
 801b2e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 801b2e8:	2d00      	cmp	r5, #0
 801b2ea:	da03      	bge.n	801b2f4 <_printf_i+0xd0>
 801b2ec:	232d      	movs	r3, #45	@ 0x2d
 801b2ee:	426d      	negs	r5, r5
 801b2f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801b2f4:	4858      	ldr	r0, [pc, #352]	@ (801b458 <_printf_i+0x234>)
 801b2f6:	230a      	movs	r3, #10
 801b2f8:	e011      	b.n	801b31e <_printf_i+0xfa>
 801b2fa:	6821      	ldr	r1, [r4, #0]
 801b2fc:	6833      	ldr	r3, [r6, #0]
 801b2fe:	0608      	lsls	r0, r1, #24
 801b300:	f853 5b04 	ldr.w	r5, [r3], #4
 801b304:	d402      	bmi.n	801b30c <_printf_i+0xe8>
 801b306:	0649      	lsls	r1, r1, #25
 801b308:	bf48      	it	mi
 801b30a:	b2ad      	uxthmi	r5, r5
 801b30c:	2f6f      	cmp	r7, #111	@ 0x6f
 801b30e:	4852      	ldr	r0, [pc, #328]	@ (801b458 <_printf_i+0x234>)
 801b310:	6033      	str	r3, [r6, #0]
 801b312:	bf14      	ite	ne
 801b314:	230a      	movne	r3, #10
 801b316:	2308      	moveq	r3, #8
 801b318:	2100      	movs	r1, #0
 801b31a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801b31e:	6866      	ldr	r6, [r4, #4]
 801b320:	60a6      	str	r6, [r4, #8]
 801b322:	2e00      	cmp	r6, #0
 801b324:	db05      	blt.n	801b332 <_printf_i+0x10e>
 801b326:	6821      	ldr	r1, [r4, #0]
 801b328:	432e      	orrs	r6, r5
 801b32a:	f021 0104 	bic.w	r1, r1, #4
 801b32e:	6021      	str	r1, [r4, #0]
 801b330:	d04b      	beq.n	801b3ca <_printf_i+0x1a6>
 801b332:	4616      	mov	r6, r2
 801b334:	fbb5 f1f3 	udiv	r1, r5, r3
 801b338:	fb03 5711 	mls	r7, r3, r1, r5
 801b33c:	5dc7      	ldrb	r7, [r0, r7]
 801b33e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801b342:	462f      	mov	r7, r5
 801b344:	42bb      	cmp	r3, r7
 801b346:	460d      	mov	r5, r1
 801b348:	d9f4      	bls.n	801b334 <_printf_i+0x110>
 801b34a:	2b08      	cmp	r3, #8
 801b34c:	d10b      	bne.n	801b366 <_printf_i+0x142>
 801b34e:	6823      	ldr	r3, [r4, #0]
 801b350:	07df      	lsls	r7, r3, #31
 801b352:	d508      	bpl.n	801b366 <_printf_i+0x142>
 801b354:	6923      	ldr	r3, [r4, #16]
 801b356:	6861      	ldr	r1, [r4, #4]
 801b358:	4299      	cmp	r1, r3
 801b35a:	bfde      	ittt	le
 801b35c:	2330      	movle	r3, #48	@ 0x30
 801b35e:	f806 3c01 	strble.w	r3, [r6, #-1]
 801b362:	f106 36ff 	addle.w	r6, r6, #4294967295
 801b366:	1b92      	subs	r2, r2, r6
 801b368:	6122      	str	r2, [r4, #16]
 801b36a:	f8cd a000 	str.w	sl, [sp]
 801b36e:	464b      	mov	r3, r9
 801b370:	aa03      	add	r2, sp, #12
 801b372:	4621      	mov	r1, r4
 801b374:	4640      	mov	r0, r8
 801b376:	f7ff fee7 	bl	801b148 <_printf_common>
 801b37a:	3001      	adds	r0, #1
 801b37c:	d14a      	bne.n	801b414 <_printf_i+0x1f0>
 801b37e:	f04f 30ff 	mov.w	r0, #4294967295
 801b382:	b004      	add	sp, #16
 801b384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b388:	6823      	ldr	r3, [r4, #0]
 801b38a:	f043 0320 	orr.w	r3, r3, #32
 801b38e:	6023      	str	r3, [r4, #0]
 801b390:	4832      	ldr	r0, [pc, #200]	@ (801b45c <_printf_i+0x238>)
 801b392:	2778      	movs	r7, #120	@ 0x78
 801b394:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801b398:	6823      	ldr	r3, [r4, #0]
 801b39a:	6831      	ldr	r1, [r6, #0]
 801b39c:	061f      	lsls	r7, r3, #24
 801b39e:	f851 5b04 	ldr.w	r5, [r1], #4
 801b3a2:	d402      	bmi.n	801b3aa <_printf_i+0x186>
 801b3a4:	065f      	lsls	r7, r3, #25
 801b3a6:	bf48      	it	mi
 801b3a8:	b2ad      	uxthmi	r5, r5
 801b3aa:	6031      	str	r1, [r6, #0]
 801b3ac:	07d9      	lsls	r1, r3, #31
 801b3ae:	bf44      	itt	mi
 801b3b0:	f043 0320 	orrmi.w	r3, r3, #32
 801b3b4:	6023      	strmi	r3, [r4, #0]
 801b3b6:	b11d      	cbz	r5, 801b3c0 <_printf_i+0x19c>
 801b3b8:	2310      	movs	r3, #16
 801b3ba:	e7ad      	b.n	801b318 <_printf_i+0xf4>
 801b3bc:	4826      	ldr	r0, [pc, #152]	@ (801b458 <_printf_i+0x234>)
 801b3be:	e7e9      	b.n	801b394 <_printf_i+0x170>
 801b3c0:	6823      	ldr	r3, [r4, #0]
 801b3c2:	f023 0320 	bic.w	r3, r3, #32
 801b3c6:	6023      	str	r3, [r4, #0]
 801b3c8:	e7f6      	b.n	801b3b8 <_printf_i+0x194>
 801b3ca:	4616      	mov	r6, r2
 801b3cc:	e7bd      	b.n	801b34a <_printf_i+0x126>
 801b3ce:	6833      	ldr	r3, [r6, #0]
 801b3d0:	6825      	ldr	r5, [r4, #0]
 801b3d2:	6961      	ldr	r1, [r4, #20]
 801b3d4:	1d18      	adds	r0, r3, #4
 801b3d6:	6030      	str	r0, [r6, #0]
 801b3d8:	062e      	lsls	r6, r5, #24
 801b3da:	681b      	ldr	r3, [r3, #0]
 801b3dc:	d501      	bpl.n	801b3e2 <_printf_i+0x1be>
 801b3de:	6019      	str	r1, [r3, #0]
 801b3e0:	e002      	b.n	801b3e8 <_printf_i+0x1c4>
 801b3e2:	0668      	lsls	r0, r5, #25
 801b3e4:	d5fb      	bpl.n	801b3de <_printf_i+0x1ba>
 801b3e6:	8019      	strh	r1, [r3, #0]
 801b3e8:	2300      	movs	r3, #0
 801b3ea:	6123      	str	r3, [r4, #16]
 801b3ec:	4616      	mov	r6, r2
 801b3ee:	e7bc      	b.n	801b36a <_printf_i+0x146>
 801b3f0:	6833      	ldr	r3, [r6, #0]
 801b3f2:	1d1a      	adds	r2, r3, #4
 801b3f4:	6032      	str	r2, [r6, #0]
 801b3f6:	681e      	ldr	r6, [r3, #0]
 801b3f8:	6862      	ldr	r2, [r4, #4]
 801b3fa:	2100      	movs	r1, #0
 801b3fc:	4630      	mov	r0, r6
 801b3fe:	f7e8 feef 	bl	80041e0 <memchr>
 801b402:	b108      	cbz	r0, 801b408 <_printf_i+0x1e4>
 801b404:	1b80      	subs	r0, r0, r6
 801b406:	6060      	str	r0, [r4, #4]
 801b408:	6863      	ldr	r3, [r4, #4]
 801b40a:	6123      	str	r3, [r4, #16]
 801b40c:	2300      	movs	r3, #0
 801b40e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801b412:	e7aa      	b.n	801b36a <_printf_i+0x146>
 801b414:	6923      	ldr	r3, [r4, #16]
 801b416:	4632      	mov	r2, r6
 801b418:	4649      	mov	r1, r9
 801b41a:	4640      	mov	r0, r8
 801b41c:	47d0      	blx	sl
 801b41e:	3001      	adds	r0, #1
 801b420:	d0ad      	beq.n	801b37e <_printf_i+0x15a>
 801b422:	6823      	ldr	r3, [r4, #0]
 801b424:	079b      	lsls	r3, r3, #30
 801b426:	d413      	bmi.n	801b450 <_printf_i+0x22c>
 801b428:	68e0      	ldr	r0, [r4, #12]
 801b42a:	9b03      	ldr	r3, [sp, #12]
 801b42c:	4298      	cmp	r0, r3
 801b42e:	bfb8      	it	lt
 801b430:	4618      	movlt	r0, r3
 801b432:	e7a6      	b.n	801b382 <_printf_i+0x15e>
 801b434:	2301      	movs	r3, #1
 801b436:	4632      	mov	r2, r6
 801b438:	4649      	mov	r1, r9
 801b43a:	4640      	mov	r0, r8
 801b43c:	47d0      	blx	sl
 801b43e:	3001      	adds	r0, #1
 801b440:	d09d      	beq.n	801b37e <_printf_i+0x15a>
 801b442:	3501      	adds	r5, #1
 801b444:	68e3      	ldr	r3, [r4, #12]
 801b446:	9903      	ldr	r1, [sp, #12]
 801b448:	1a5b      	subs	r3, r3, r1
 801b44a:	42ab      	cmp	r3, r5
 801b44c:	dcf2      	bgt.n	801b434 <_printf_i+0x210>
 801b44e:	e7eb      	b.n	801b428 <_printf_i+0x204>
 801b450:	2500      	movs	r5, #0
 801b452:	f104 0619 	add.w	r6, r4, #25
 801b456:	e7f5      	b.n	801b444 <_printf_i+0x220>
 801b458:	0801beb1 	.word	0x0801beb1
 801b45c:	0801bec2 	.word	0x0801bec2

0801b460 <__sflush_r>:
 801b460:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b468:	0716      	lsls	r6, r2, #28
 801b46a:	4605      	mov	r5, r0
 801b46c:	460c      	mov	r4, r1
 801b46e:	d454      	bmi.n	801b51a <__sflush_r+0xba>
 801b470:	684b      	ldr	r3, [r1, #4]
 801b472:	2b00      	cmp	r3, #0
 801b474:	dc02      	bgt.n	801b47c <__sflush_r+0x1c>
 801b476:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801b478:	2b00      	cmp	r3, #0
 801b47a:	dd48      	ble.n	801b50e <__sflush_r+0xae>
 801b47c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b47e:	2e00      	cmp	r6, #0
 801b480:	d045      	beq.n	801b50e <__sflush_r+0xae>
 801b482:	2300      	movs	r3, #0
 801b484:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801b488:	682f      	ldr	r7, [r5, #0]
 801b48a:	6a21      	ldr	r1, [r4, #32]
 801b48c:	602b      	str	r3, [r5, #0]
 801b48e:	d030      	beq.n	801b4f2 <__sflush_r+0x92>
 801b490:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801b492:	89a3      	ldrh	r3, [r4, #12]
 801b494:	0759      	lsls	r1, r3, #29
 801b496:	d505      	bpl.n	801b4a4 <__sflush_r+0x44>
 801b498:	6863      	ldr	r3, [r4, #4]
 801b49a:	1ad2      	subs	r2, r2, r3
 801b49c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801b49e:	b10b      	cbz	r3, 801b4a4 <__sflush_r+0x44>
 801b4a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801b4a2:	1ad2      	subs	r2, r2, r3
 801b4a4:	2300      	movs	r3, #0
 801b4a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b4a8:	6a21      	ldr	r1, [r4, #32]
 801b4aa:	4628      	mov	r0, r5
 801b4ac:	47b0      	blx	r6
 801b4ae:	1c43      	adds	r3, r0, #1
 801b4b0:	89a3      	ldrh	r3, [r4, #12]
 801b4b2:	d106      	bne.n	801b4c2 <__sflush_r+0x62>
 801b4b4:	6829      	ldr	r1, [r5, #0]
 801b4b6:	291d      	cmp	r1, #29
 801b4b8:	d82b      	bhi.n	801b512 <__sflush_r+0xb2>
 801b4ba:	4a2a      	ldr	r2, [pc, #168]	@ (801b564 <__sflush_r+0x104>)
 801b4bc:	40ca      	lsrs	r2, r1
 801b4be:	07d6      	lsls	r6, r2, #31
 801b4c0:	d527      	bpl.n	801b512 <__sflush_r+0xb2>
 801b4c2:	2200      	movs	r2, #0
 801b4c4:	6062      	str	r2, [r4, #4]
 801b4c6:	04d9      	lsls	r1, r3, #19
 801b4c8:	6922      	ldr	r2, [r4, #16]
 801b4ca:	6022      	str	r2, [r4, #0]
 801b4cc:	d504      	bpl.n	801b4d8 <__sflush_r+0x78>
 801b4ce:	1c42      	adds	r2, r0, #1
 801b4d0:	d101      	bne.n	801b4d6 <__sflush_r+0x76>
 801b4d2:	682b      	ldr	r3, [r5, #0]
 801b4d4:	b903      	cbnz	r3, 801b4d8 <__sflush_r+0x78>
 801b4d6:	6560      	str	r0, [r4, #84]	@ 0x54
 801b4d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b4da:	602f      	str	r7, [r5, #0]
 801b4dc:	b1b9      	cbz	r1, 801b50e <__sflush_r+0xae>
 801b4de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b4e2:	4299      	cmp	r1, r3
 801b4e4:	d002      	beq.n	801b4ec <__sflush_r+0x8c>
 801b4e6:	4628      	mov	r0, r5
 801b4e8:	f7ff fb4a 	bl	801ab80 <_free_r>
 801b4ec:	2300      	movs	r3, #0
 801b4ee:	6363      	str	r3, [r4, #52]	@ 0x34
 801b4f0:	e00d      	b.n	801b50e <__sflush_r+0xae>
 801b4f2:	2301      	movs	r3, #1
 801b4f4:	4628      	mov	r0, r5
 801b4f6:	47b0      	blx	r6
 801b4f8:	4602      	mov	r2, r0
 801b4fa:	1c50      	adds	r0, r2, #1
 801b4fc:	d1c9      	bne.n	801b492 <__sflush_r+0x32>
 801b4fe:	682b      	ldr	r3, [r5, #0]
 801b500:	2b00      	cmp	r3, #0
 801b502:	d0c6      	beq.n	801b492 <__sflush_r+0x32>
 801b504:	2b1d      	cmp	r3, #29
 801b506:	d001      	beq.n	801b50c <__sflush_r+0xac>
 801b508:	2b16      	cmp	r3, #22
 801b50a:	d11e      	bne.n	801b54a <__sflush_r+0xea>
 801b50c:	602f      	str	r7, [r5, #0]
 801b50e:	2000      	movs	r0, #0
 801b510:	e022      	b.n	801b558 <__sflush_r+0xf8>
 801b512:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b516:	b21b      	sxth	r3, r3
 801b518:	e01b      	b.n	801b552 <__sflush_r+0xf2>
 801b51a:	690f      	ldr	r7, [r1, #16]
 801b51c:	2f00      	cmp	r7, #0
 801b51e:	d0f6      	beq.n	801b50e <__sflush_r+0xae>
 801b520:	0793      	lsls	r3, r2, #30
 801b522:	680e      	ldr	r6, [r1, #0]
 801b524:	bf08      	it	eq
 801b526:	694b      	ldreq	r3, [r1, #20]
 801b528:	600f      	str	r7, [r1, #0]
 801b52a:	bf18      	it	ne
 801b52c:	2300      	movne	r3, #0
 801b52e:	eba6 0807 	sub.w	r8, r6, r7
 801b532:	608b      	str	r3, [r1, #8]
 801b534:	f1b8 0f00 	cmp.w	r8, #0
 801b538:	dde9      	ble.n	801b50e <__sflush_r+0xae>
 801b53a:	6a21      	ldr	r1, [r4, #32]
 801b53c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801b53e:	4643      	mov	r3, r8
 801b540:	463a      	mov	r2, r7
 801b542:	4628      	mov	r0, r5
 801b544:	47b0      	blx	r6
 801b546:	2800      	cmp	r0, #0
 801b548:	dc08      	bgt.n	801b55c <__sflush_r+0xfc>
 801b54a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b54e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b552:	81a3      	strh	r3, [r4, #12]
 801b554:	f04f 30ff 	mov.w	r0, #4294967295
 801b558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b55c:	4407      	add	r7, r0
 801b55e:	eba8 0800 	sub.w	r8, r8, r0
 801b562:	e7e7      	b.n	801b534 <__sflush_r+0xd4>
 801b564:	20400001 	.word	0x20400001

0801b568 <_fflush_r>:
 801b568:	b538      	push	{r3, r4, r5, lr}
 801b56a:	690b      	ldr	r3, [r1, #16]
 801b56c:	4605      	mov	r5, r0
 801b56e:	460c      	mov	r4, r1
 801b570:	b913      	cbnz	r3, 801b578 <_fflush_r+0x10>
 801b572:	2500      	movs	r5, #0
 801b574:	4628      	mov	r0, r5
 801b576:	bd38      	pop	{r3, r4, r5, pc}
 801b578:	b118      	cbz	r0, 801b582 <_fflush_r+0x1a>
 801b57a:	6a03      	ldr	r3, [r0, #32]
 801b57c:	b90b      	cbnz	r3, 801b582 <_fflush_r+0x1a>
 801b57e:	f7ff f9b7 	bl	801a8f0 <__sinit>
 801b582:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b586:	2b00      	cmp	r3, #0
 801b588:	d0f3      	beq.n	801b572 <_fflush_r+0xa>
 801b58a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801b58c:	07d0      	lsls	r0, r2, #31
 801b58e:	d404      	bmi.n	801b59a <_fflush_r+0x32>
 801b590:	0599      	lsls	r1, r3, #22
 801b592:	d402      	bmi.n	801b59a <_fflush_r+0x32>
 801b594:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b596:	f7ff fae2 	bl	801ab5e <__retarget_lock_acquire_recursive>
 801b59a:	4628      	mov	r0, r5
 801b59c:	4621      	mov	r1, r4
 801b59e:	f7ff ff5f 	bl	801b460 <__sflush_r>
 801b5a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b5a4:	07da      	lsls	r2, r3, #31
 801b5a6:	4605      	mov	r5, r0
 801b5a8:	d4e4      	bmi.n	801b574 <_fflush_r+0xc>
 801b5aa:	89a3      	ldrh	r3, [r4, #12]
 801b5ac:	059b      	lsls	r3, r3, #22
 801b5ae:	d4e1      	bmi.n	801b574 <_fflush_r+0xc>
 801b5b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b5b2:	f7ff fad5 	bl	801ab60 <__retarget_lock_release_recursive>
 801b5b6:	e7dd      	b.n	801b574 <_fflush_r+0xc>

0801b5b8 <__swbuf_r>:
 801b5b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b5ba:	460e      	mov	r6, r1
 801b5bc:	4614      	mov	r4, r2
 801b5be:	4605      	mov	r5, r0
 801b5c0:	b118      	cbz	r0, 801b5ca <__swbuf_r+0x12>
 801b5c2:	6a03      	ldr	r3, [r0, #32]
 801b5c4:	b90b      	cbnz	r3, 801b5ca <__swbuf_r+0x12>
 801b5c6:	f7ff f993 	bl	801a8f0 <__sinit>
 801b5ca:	69a3      	ldr	r3, [r4, #24]
 801b5cc:	60a3      	str	r3, [r4, #8]
 801b5ce:	89a3      	ldrh	r3, [r4, #12]
 801b5d0:	071a      	lsls	r2, r3, #28
 801b5d2:	d501      	bpl.n	801b5d8 <__swbuf_r+0x20>
 801b5d4:	6923      	ldr	r3, [r4, #16]
 801b5d6:	b943      	cbnz	r3, 801b5ea <__swbuf_r+0x32>
 801b5d8:	4621      	mov	r1, r4
 801b5da:	4628      	mov	r0, r5
 801b5dc:	f000 f82a 	bl	801b634 <__swsetup_r>
 801b5e0:	b118      	cbz	r0, 801b5ea <__swbuf_r+0x32>
 801b5e2:	f04f 37ff 	mov.w	r7, #4294967295
 801b5e6:	4638      	mov	r0, r7
 801b5e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b5ea:	6823      	ldr	r3, [r4, #0]
 801b5ec:	6922      	ldr	r2, [r4, #16]
 801b5ee:	1a98      	subs	r0, r3, r2
 801b5f0:	6963      	ldr	r3, [r4, #20]
 801b5f2:	b2f6      	uxtb	r6, r6
 801b5f4:	4283      	cmp	r3, r0
 801b5f6:	4637      	mov	r7, r6
 801b5f8:	dc05      	bgt.n	801b606 <__swbuf_r+0x4e>
 801b5fa:	4621      	mov	r1, r4
 801b5fc:	4628      	mov	r0, r5
 801b5fe:	f7ff ffb3 	bl	801b568 <_fflush_r>
 801b602:	2800      	cmp	r0, #0
 801b604:	d1ed      	bne.n	801b5e2 <__swbuf_r+0x2a>
 801b606:	68a3      	ldr	r3, [r4, #8]
 801b608:	3b01      	subs	r3, #1
 801b60a:	60a3      	str	r3, [r4, #8]
 801b60c:	6823      	ldr	r3, [r4, #0]
 801b60e:	1c5a      	adds	r2, r3, #1
 801b610:	6022      	str	r2, [r4, #0]
 801b612:	701e      	strb	r6, [r3, #0]
 801b614:	6962      	ldr	r2, [r4, #20]
 801b616:	1c43      	adds	r3, r0, #1
 801b618:	429a      	cmp	r2, r3
 801b61a:	d004      	beq.n	801b626 <__swbuf_r+0x6e>
 801b61c:	89a3      	ldrh	r3, [r4, #12]
 801b61e:	07db      	lsls	r3, r3, #31
 801b620:	d5e1      	bpl.n	801b5e6 <__swbuf_r+0x2e>
 801b622:	2e0a      	cmp	r6, #10
 801b624:	d1df      	bne.n	801b5e6 <__swbuf_r+0x2e>
 801b626:	4621      	mov	r1, r4
 801b628:	4628      	mov	r0, r5
 801b62a:	f7ff ff9d 	bl	801b568 <_fflush_r>
 801b62e:	2800      	cmp	r0, #0
 801b630:	d0d9      	beq.n	801b5e6 <__swbuf_r+0x2e>
 801b632:	e7d6      	b.n	801b5e2 <__swbuf_r+0x2a>

0801b634 <__swsetup_r>:
 801b634:	b538      	push	{r3, r4, r5, lr}
 801b636:	4b29      	ldr	r3, [pc, #164]	@ (801b6dc <__swsetup_r+0xa8>)
 801b638:	4605      	mov	r5, r0
 801b63a:	6818      	ldr	r0, [r3, #0]
 801b63c:	460c      	mov	r4, r1
 801b63e:	b118      	cbz	r0, 801b648 <__swsetup_r+0x14>
 801b640:	6a03      	ldr	r3, [r0, #32]
 801b642:	b90b      	cbnz	r3, 801b648 <__swsetup_r+0x14>
 801b644:	f7ff f954 	bl	801a8f0 <__sinit>
 801b648:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b64c:	0719      	lsls	r1, r3, #28
 801b64e:	d422      	bmi.n	801b696 <__swsetup_r+0x62>
 801b650:	06da      	lsls	r2, r3, #27
 801b652:	d407      	bmi.n	801b664 <__swsetup_r+0x30>
 801b654:	2209      	movs	r2, #9
 801b656:	602a      	str	r2, [r5, #0]
 801b658:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b65c:	81a3      	strh	r3, [r4, #12]
 801b65e:	f04f 30ff 	mov.w	r0, #4294967295
 801b662:	e033      	b.n	801b6cc <__swsetup_r+0x98>
 801b664:	0758      	lsls	r0, r3, #29
 801b666:	d512      	bpl.n	801b68e <__swsetup_r+0x5a>
 801b668:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b66a:	b141      	cbz	r1, 801b67e <__swsetup_r+0x4a>
 801b66c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b670:	4299      	cmp	r1, r3
 801b672:	d002      	beq.n	801b67a <__swsetup_r+0x46>
 801b674:	4628      	mov	r0, r5
 801b676:	f7ff fa83 	bl	801ab80 <_free_r>
 801b67a:	2300      	movs	r3, #0
 801b67c:	6363      	str	r3, [r4, #52]	@ 0x34
 801b67e:	89a3      	ldrh	r3, [r4, #12]
 801b680:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801b684:	81a3      	strh	r3, [r4, #12]
 801b686:	2300      	movs	r3, #0
 801b688:	6063      	str	r3, [r4, #4]
 801b68a:	6923      	ldr	r3, [r4, #16]
 801b68c:	6023      	str	r3, [r4, #0]
 801b68e:	89a3      	ldrh	r3, [r4, #12]
 801b690:	f043 0308 	orr.w	r3, r3, #8
 801b694:	81a3      	strh	r3, [r4, #12]
 801b696:	6923      	ldr	r3, [r4, #16]
 801b698:	b94b      	cbnz	r3, 801b6ae <__swsetup_r+0x7a>
 801b69a:	89a3      	ldrh	r3, [r4, #12]
 801b69c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801b6a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b6a4:	d003      	beq.n	801b6ae <__swsetup_r+0x7a>
 801b6a6:	4621      	mov	r1, r4
 801b6a8:	4628      	mov	r0, r5
 801b6aa:	f000 f887 	bl	801b7bc <__smakebuf_r>
 801b6ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b6b2:	f013 0201 	ands.w	r2, r3, #1
 801b6b6:	d00a      	beq.n	801b6ce <__swsetup_r+0x9a>
 801b6b8:	2200      	movs	r2, #0
 801b6ba:	60a2      	str	r2, [r4, #8]
 801b6bc:	6962      	ldr	r2, [r4, #20]
 801b6be:	4252      	negs	r2, r2
 801b6c0:	61a2      	str	r2, [r4, #24]
 801b6c2:	6922      	ldr	r2, [r4, #16]
 801b6c4:	b942      	cbnz	r2, 801b6d8 <__swsetup_r+0xa4>
 801b6c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801b6ca:	d1c5      	bne.n	801b658 <__swsetup_r+0x24>
 801b6cc:	bd38      	pop	{r3, r4, r5, pc}
 801b6ce:	0799      	lsls	r1, r3, #30
 801b6d0:	bf58      	it	pl
 801b6d2:	6962      	ldrpl	r2, [r4, #20]
 801b6d4:	60a2      	str	r2, [r4, #8]
 801b6d6:	e7f4      	b.n	801b6c2 <__swsetup_r+0x8e>
 801b6d8:	2000      	movs	r0, #0
 801b6da:	e7f7      	b.n	801b6cc <__swsetup_r+0x98>
 801b6dc:	20000518 	.word	0x20000518

0801b6e0 <memmove>:
 801b6e0:	4288      	cmp	r0, r1
 801b6e2:	b510      	push	{r4, lr}
 801b6e4:	eb01 0402 	add.w	r4, r1, r2
 801b6e8:	d902      	bls.n	801b6f0 <memmove+0x10>
 801b6ea:	4284      	cmp	r4, r0
 801b6ec:	4623      	mov	r3, r4
 801b6ee:	d807      	bhi.n	801b700 <memmove+0x20>
 801b6f0:	1e43      	subs	r3, r0, #1
 801b6f2:	42a1      	cmp	r1, r4
 801b6f4:	d008      	beq.n	801b708 <memmove+0x28>
 801b6f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b6fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b6fe:	e7f8      	b.n	801b6f2 <memmove+0x12>
 801b700:	4402      	add	r2, r0
 801b702:	4601      	mov	r1, r0
 801b704:	428a      	cmp	r2, r1
 801b706:	d100      	bne.n	801b70a <memmove+0x2a>
 801b708:	bd10      	pop	{r4, pc}
 801b70a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b70e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b712:	e7f7      	b.n	801b704 <memmove+0x24>

0801b714 <_realloc_r>:
 801b714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b718:	4607      	mov	r7, r0
 801b71a:	4614      	mov	r4, r2
 801b71c:	460d      	mov	r5, r1
 801b71e:	b921      	cbnz	r1, 801b72a <_realloc_r+0x16>
 801b720:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b724:	4611      	mov	r1, r2
 801b726:	f7fe bfcb 	b.w	801a6c0 <_malloc_r>
 801b72a:	b92a      	cbnz	r2, 801b738 <_realloc_r+0x24>
 801b72c:	f7ff fa28 	bl	801ab80 <_free_r>
 801b730:	4625      	mov	r5, r4
 801b732:	4628      	mov	r0, r5
 801b734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b738:	f000 f89e 	bl	801b878 <_malloc_usable_size_r>
 801b73c:	4284      	cmp	r4, r0
 801b73e:	4606      	mov	r6, r0
 801b740:	d802      	bhi.n	801b748 <_realloc_r+0x34>
 801b742:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801b746:	d8f4      	bhi.n	801b732 <_realloc_r+0x1e>
 801b748:	4621      	mov	r1, r4
 801b74a:	4638      	mov	r0, r7
 801b74c:	f7fe ffb8 	bl	801a6c0 <_malloc_r>
 801b750:	4680      	mov	r8, r0
 801b752:	b908      	cbnz	r0, 801b758 <_realloc_r+0x44>
 801b754:	4645      	mov	r5, r8
 801b756:	e7ec      	b.n	801b732 <_realloc_r+0x1e>
 801b758:	42b4      	cmp	r4, r6
 801b75a:	4622      	mov	r2, r4
 801b75c:	4629      	mov	r1, r5
 801b75e:	bf28      	it	cs
 801b760:	4632      	movcs	r2, r6
 801b762:	f7ff f9fe 	bl	801ab62 <memcpy>
 801b766:	4629      	mov	r1, r5
 801b768:	4638      	mov	r0, r7
 801b76a:	f7ff fa09 	bl	801ab80 <_free_r>
 801b76e:	e7f1      	b.n	801b754 <_realloc_r+0x40>

0801b770 <__swhatbuf_r>:
 801b770:	b570      	push	{r4, r5, r6, lr}
 801b772:	460c      	mov	r4, r1
 801b774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b778:	2900      	cmp	r1, #0
 801b77a:	b096      	sub	sp, #88	@ 0x58
 801b77c:	4615      	mov	r5, r2
 801b77e:	461e      	mov	r6, r3
 801b780:	da0d      	bge.n	801b79e <__swhatbuf_r+0x2e>
 801b782:	89a3      	ldrh	r3, [r4, #12]
 801b784:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801b788:	f04f 0100 	mov.w	r1, #0
 801b78c:	bf14      	ite	ne
 801b78e:	2340      	movne	r3, #64	@ 0x40
 801b790:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801b794:	2000      	movs	r0, #0
 801b796:	6031      	str	r1, [r6, #0]
 801b798:	602b      	str	r3, [r5, #0]
 801b79a:	b016      	add	sp, #88	@ 0x58
 801b79c:	bd70      	pop	{r4, r5, r6, pc}
 801b79e:	466a      	mov	r2, sp
 801b7a0:	f000 f848 	bl	801b834 <_fstat_r>
 801b7a4:	2800      	cmp	r0, #0
 801b7a6:	dbec      	blt.n	801b782 <__swhatbuf_r+0x12>
 801b7a8:	9901      	ldr	r1, [sp, #4]
 801b7aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801b7ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801b7b2:	4259      	negs	r1, r3
 801b7b4:	4159      	adcs	r1, r3
 801b7b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801b7ba:	e7eb      	b.n	801b794 <__swhatbuf_r+0x24>

0801b7bc <__smakebuf_r>:
 801b7bc:	898b      	ldrh	r3, [r1, #12]
 801b7be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b7c0:	079d      	lsls	r5, r3, #30
 801b7c2:	4606      	mov	r6, r0
 801b7c4:	460c      	mov	r4, r1
 801b7c6:	d507      	bpl.n	801b7d8 <__smakebuf_r+0x1c>
 801b7c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801b7cc:	6023      	str	r3, [r4, #0]
 801b7ce:	6123      	str	r3, [r4, #16]
 801b7d0:	2301      	movs	r3, #1
 801b7d2:	6163      	str	r3, [r4, #20]
 801b7d4:	b003      	add	sp, #12
 801b7d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b7d8:	ab01      	add	r3, sp, #4
 801b7da:	466a      	mov	r2, sp
 801b7dc:	f7ff ffc8 	bl	801b770 <__swhatbuf_r>
 801b7e0:	9f00      	ldr	r7, [sp, #0]
 801b7e2:	4605      	mov	r5, r0
 801b7e4:	4639      	mov	r1, r7
 801b7e6:	4630      	mov	r0, r6
 801b7e8:	f7fe ff6a 	bl	801a6c0 <_malloc_r>
 801b7ec:	b948      	cbnz	r0, 801b802 <__smakebuf_r+0x46>
 801b7ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b7f2:	059a      	lsls	r2, r3, #22
 801b7f4:	d4ee      	bmi.n	801b7d4 <__smakebuf_r+0x18>
 801b7f6:	f023 0303 	bic.w	r3, r3, #3
 801b7fa:	f043 0302 	orr.w	r3, r3, #2
 801b7fe:	81a3      	strh	r3, [r4, #12]
 801b800:	e7e2      	b.n	801b7c8 <__smakebuf_r+0xc>
 801b802:	89a3      	ldrh	r3, [r4, #12]
 801b804:	6020      	str	r0, [r4, #0]
 801b806:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b80a:	81a3      	strh	r3, [r4, #12]
 801b80c:	9b01      	ldr	r3, [sp, #4]
 801b80e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801b812:	b15b      	cbz	r3, 801b82c <__smakebuf_r+0x70>
 801b814:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b818:	4630      	mov	r0, r6
 801b81a:	f000 f81d 	bl	801b858 <_isatty_r>
 801b81e:	b128      	cbz	r0, 801b82c <__smakebuf_r+0x70>
 801b820:	89a3      	ldrh	r3, [r4, #12]
 801b822:	f023 0303 	bic.w	r3, r3, #3
 801b826:	f043 0301 	orr.w	r3, r3, #1
 801b82a:	81a3      	strh	r3, [r4, #12]
 801b82c:	89a3      	ldrh	r3, [r4, #12]
 801b82e:	431d      	orrs	r5, r3
 801b830:	81a5      	strh	r5, [r4, #12]
 801b832:	e7cf      	b.n	801b7d4 <__smakebuf_r+0x18>

0801b834 <_fstat_r>:
 801b834:	b538      	push	{r3, r4, r5, lr}
 801b836:	4d07      	ldr	r5, [pc, #28]	@ (801b854 <_fstat_r+0x20>)
 801b838:	2300      	movs	r3, #0
 801b83a:	4604      	mov	r4, r0
 801b83c:	4608      	mov	r0, r1
 801b83e:	4611      	mov	r1, r2
 801b840:	602b      	str	r3, [r5, #0]
 801b842:	f7ea f81f 	bl	8005884 <_fstat>
 801b846:	1c43      	adds	r3, r0, #1
 801b848:	d102      	bne.n	801b850 <_fstat_r+0x1c>
 801b84a:	682b      	ldr	r3, [r5, #0]
 801b84c:	b103      	cbz	r3, 801b850 <_fstat_r+0x1c>
 801b84e:	6023      	str	r3, [r4, #0]
 801b850:	bd38      	pop	{r3, r4, r5, pc}
 801b852:	bf00      	nop
 801b854:	20003054 	.word	0x20003054

0801b858 <_isatty_r>:
 801b858:	b538      	push	{r3, r4, r5, lr}
 801b85a:	4d06      	ldr	r5, [pc, #24]	@ (801b874 <_isatty_r+0x1c>)
 801b85c:	2300      	movs	r3, #0
 801b85e:	4604      	mov	r4, r0
 801b860:	4608      	mov	r0, r1
 801b862:	602b      	str	r3, [r5, #0]
 801b864:	f7ea f81e 	bl	80058a4 <_isatty>
 801b868:	1c43      	adds	r3, r0, #1
 801b86a:	d102      	bne.n	801b872 <_isatty_r+0x1a>
 801b86c:	682b      	ldr	r3, [r5, #0]
 801b86e:	b103      	cbz	r3, 801b872 <_isatty_r+0x1a>
 801b870:	6023      	str	r3, [r4, #0]
 801b872:	bd38      	pop	{r3, r4, r5, pc}
 801b874:	20003054 	.word	0x20003054

0801b878 <_malloc_usable_size_r>:
 801b878:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801b87c:	1f18      	subs	r0, r3, #4
 801b87e:	2b00      	cmp	r3, #0
 801b880:	bfbc      	itt	lt
 801b882:	580b      	ldrlt	r3, [r1, r0]
 801b884:	18c0      	addlt	r0, r0, r3
 801b886:	4770      	bx	lr

0801b888 <fmax>:
 801b888:	b508      	push	{r3, lr}
 801b88a:	ed2d 8b04 	vpush	{d8-d9}
 801b88e:	eeb0 8a40 	vmov.f32	s16, s0
 801b892:	eef0 8a60 	vmov.f32	s17, s1
 801b896:	eeb0 9a41 	vmov.f32	s18, s2
 801b89a:	eef0 9a61 	vmov.f32	s19, s3
 801b89e:	f000 f81d 	bl	801b8dc <__fpclassifyd>
 801b8a2:	b950      	cbnz	r0, 801b8ba <fmax+0x32>
 801b8a4:	eeb0 8a49 	vmov.f32	s16, s18
 801b8a8:	eef0 8a69 	vmov.f32	s17, s19
 801b8ac:	eeb0 0a48 	vmov.f32	s0, s16
 801b8b0:	eef0 0a68 	vmov.f32	s1, s17
 801b8b4:	ecbd 8b04 	vpop	{d8-d9}
 801b8b8:	bd08      	pop	{r3, pc}
 801b8ba:	eeb0 0a49 	vmov.f32	s0, s18
 801b8be:	eef0 0a69 	vmov.f32	s1, s19
 801b8c2:	f000 f80b 	bl	801b8dc <__fpclassifyd>
 801b8c6:	2800      	cmp	r0, #0
 801b8c8:	d0f0      	beq.n	801b8ac <fmax+0x24>
 801b8ca:	ec53 2b19 	vmov	r2, r3, d9
 801b8ce:	ec51 0b18 	vmov	r0, r1, d8
 801b8d2:	f7e9 f921 	bl	8004b18 <__aeabi_dcmpgt>
 801b8d6:	2800      	cmp	r0, #0
 801b8d8:	d0e4      	beq.n	801b8a4 <fmax+0x1c>
 801b8da:	e7e7      	b.n	801b8ac <fmax+0x24>

0801b8dc <__fpclassifyd>:
 801b8dc:	ec51 0b10 	vmov	r0, r1, d0
 801b8e0:	460b      	mov	r3, r1
 801b8e2:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 801b8e6:	b510      	push	{r4, lr}
 801b8e8:	d104      	bne.n	801b8f4 <__fpclassifyd+0x18>
 801b8ea:	2800      	cmp	r0, #0
 801b8ec:	bf0c      	ite	eq
 801b8ee:	2002      	moveq	r0, #2
 801b8f0:	2003      	movne	r0, #3
 801b8f2:	bd10      	pop	{r4, pc}
 801b8f4:	4a09      	ldr	r2, [pc, #36]	@ (801b91c <__fpclassifyd+0x40>)
 801b8f6:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 801b8fa:	4294      	cmp	r4, r2
 801b8fc:	d908      	bls.n	801b910 <__fpclassifyd+0x34>
 801b8fe:	4a08      	ldr	r2, [pc, #32]	@ (801b920 <__fpclassifyd+0x44>)
 801b900:	4213      	tst	r3, r2
 801b902:	d007      	beq.n	801b914 <__fpclassifyd+0x38>
 801b904:	4291      	cmp	r1, r2
 801b906:	d107      	bne.n	801b918 <__fpclassifyd+0x3c>
 801b908:	fab0 f080 	clz	r0, r0
 801b90c:	0940      	lsrs	r0, r0, #5
 801b90e:	e7f0      	b.n	801b8f2 <__fpclassifyd+0x16>
 801b910:	2004      	movs	r0, #4
 801b912:	e7ee      	b.n	801b8f2 <__fpclassifyd+0x16>
 801b914:	2003      	movs	r0, #3
 801b916:	e7ec      	b.n	801b8f2 <__fpclassifyd+0x16>
 801b918:	2000      	movs	r0, #0
 801b91a:	e7ea      	b.n	801b8f2 <__fpclassifyd+0x16>
 801b91c:	7fdfffff 	.word	0x7fdfffff
 801b920:	7ff00000 	.word	0x7ff00000

0801b924 <fminf>:
 801b924:	b508      	push	{r3, lr}
 801b926:	ed2d 8b02 	vpush	{d8}
 801b92a:	eeb0 8a40 	vmov.f32	s16, s0
 801b92e:	eef0 8a60 	vmov.f32	s17, s1
 801b932:	f000 f815 	bl	801b960 <__fpclassifyf>
 801b936:	b930      	cbnz	r0, 801b946 <fminf+0x22>
 801b938:	eeb0 8a68 	vmov.f32	s16, s17
 801b93c:	eeb0 0a48 	vmov.f32	s0, s16
 801b940:	ecbd 8b02 	vpop	{d8}
 801b944:	bd08      	pop	{r3, pc}
 801b946:	eeb0 0a68 	vmov.f32	s0, s17
 801b94a:	f000 f809 	bl	801b960 <__fpclassifyf>
 801b94e:	2800      	cmp	r0, #0
 801b950:	d0f4      	beq.n	801b93c <fminf+0x18>
 801b952:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801b956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b95a:	d5ed      	bpl.n	801b938 <fminf+0x14>
 801b95c:	e7ee      	b.n	801b93c <fminf+0x18>
	...

0801b960 <__fpclassifyf>:
 801b960:	ee10 3a10 	vmov	r3, s0
 801b964:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 801b968:	d00d      	beq.n	801b986 <__fpclassifyf+0x26>
 801b96a:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 801b96e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 801b972:	d30a      	bcc.n	801b98a <__fpclassifyf+0x2a>
 801b974:	4b07      	ldr	r3, [pc, #28]	@ (801b994 <__fpclassifyf+0x34>)
 801b976:	1e42      	subs	r2, r0, #1
 801b978:	429a      	cmp	r2, r3
 801b97a:	d908      	bls.n	801b98e <__fpclassifyf+0x2e>
 801b97c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 801b980:	4258      	negs	r0, r3
 801b982:	4158      	adcs	r0, r3
 801b984:	4770      	bx	lr
 801b986:	2002      	movs	r0, #2
 801b988:	4770      	bx	lr
 801b98a:	2004      	movs	r0, #4
 801b98c:	4770      	bx	lr
 801b98e:	2003      	movs	r0, #3
 801b990:	4770      	bx	lr
 801b992:	bf00      	nop
 801b994:	007ffffe 	.word	0x007ffffe

0801b998 <_init>:
 801b998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b99a:	bf00      	nop
 801b99c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b99e:	bc08      	pop	{r3}
 801b9a0:	469e      	mov	lr, r3
 801b9a2:	4770      	bx	lr

0801b9a4 <_fini>:
 801b9a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b9a6:	bf00      	nop
 801b9a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b9aa:	bc08      	pop	{r3}
 801b9ac:	469e      	mov	lr, r3
 801b9ae:	4770      	bx	lr
