Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun  5 21:28:09 2021
| Host         : DESKTOP-R24E2UI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top10_2_1_together_control_sets_placed.rpt
| Design       : top10_2_1_together
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           15 |
| No           | No                    | Yes                    |             133 |           46 |
| No           | Yes                   | No                     |              12 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             576 |          166 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------------------+-------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                Enable Signal               |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+--------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                    | U_KD/inst/Ps2Interface_i/ps2_clk_s1        | rst_IBUF                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                    | U_KD/inst/Ps2Interface_i/ps2_data_s1       | rst_IBUF                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                    | U_KD/inst/Ps2Interface_i/bits_count        | rst_IBUF                      |                2 |              4 |         2.00 |
|  U_CAL/U_FSM_NEW/E[0]             |                                            |                               |                2 |              4 |         2.00 |
|  U_CAL/U_FSM_NEW/is_number_reg[0] |                                            |                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                    | U_KD/inst/Ps2Interface_i/rx_finish         | rst_IBUF                      |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                    | U_KD/inst/Ps2Interface_i/rx_valid          | rst_IBUF                      |                2 |              8 |         4.00 |
|  clk_25MHz_BUFG                   |                                            | vga_inst/pixel_cnt[9]_i_1_n_0 |                5 |             10 |         2.00 |
|  clk_25MHz_BUFG                   | vga_inst/line_cnt                          | vga_inst/line_cnt[9]_i_1_n_0  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                    |                                            |                               |                3 |             10 |         3.33 |
|  U_CAL/U_FSM_NEW/E[1]             |                                            |                               |                4 |             10 |         2.50 |
|  U_CAL/U_FSM_NEW/is_number_reg[1] |                                            |                               |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                    | U_KD/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                      |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                    | U_CAL/U_IDENT/opcode_reg[1]_0[0]           | rst_IBUF                      |                8 |             14 |         1.75 |
|  clk_IBUF_BUFG                    | U_KD/inst/key                              | rst_IBUF                      |                4 |             17 |         4.25 |
|  clk_25MHz_BUFG                   |                                            | rst_IBUF                      |               10 |             18 |         1.80 |
|  clk_IBUF_BUFG                    |                                            | rst_IBUF                      |               38 |            117 |         3.08 |
|  clk_IBUF_BUFG                    | U_KD/pulse_been_ready                      | rst_IBUF                      |              144 |            512 |         3.56 |
+-----------------------------------+--------------------------------------------+-------------------------------+------------------+----------------+--------------+


