// Seed: 3571780458
module module_0 (
    output wand id_0,
    input tri0 id_1,
    output wand id_2,
    input supply0 id_3,
    output supply0 id_4,
    output supply0 id_5,
    output supply1 id_6
    , id_10,
    output tri1 id_7,
    input tri0 id_8
);
  assign module_1.id_27 = 0;
  wire id_11;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input wire id_3,
    output wire id_4,
    output tri0 id_5,
    output tri id_6,
    input uwire id_7,
    input wor id_8,
    input wire id_9,
    output logic id_10,
    input logic id_11,
    output uwire id_12,
    output wand id_13,
    input wand module_1,
    output tri1 id_15,
    output supply1 id_16,
    input tri0 id_17,
    output wire id_18,
    output logic id_19,
    output tri0 id_20,
    input uwire id_21,
    input supply0 id_22,
    input wor id_23,
    output supply0 id_24,
    input logic id_25,
    output wire id_26,
    input wand id_27
);
  initial begin : LABEL_0
    #1;
    id_19 <= #1 id_11;
    id_0 = id_9 == 1;
    id_10 <= id_25;
    if (id_15++) id_20 = id_7;
  end
  module_0 modCall_1 (
      id_0,
      id_17,
      id_26,
      id_23,
      id_12,
      id_4,
      id_15,
      id_15,
      id_21
  );
endmodule
