Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 10 13:11:49 2024
| Host         : DESKTOP-O9DE27C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP1_timing_summary_routed.rpt -pb TOP1_timing_summary_routed.pb -rpx TOP1_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     139         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (150)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (334)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (150)
--------------------------
 There are 127 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: decoder1/reloj2_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: maquina_estados/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: maquina_estados/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: maquina_estados/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: maquina_estados/FSM_onehot_current_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (334)
--------------------------------------------------
 There are 334 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  349          inf        0.000                      0                  349           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           349 Endpoints
Min Delay           349 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador3/count2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Dinero1/Cuenta_euros_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.859ns  (logic 1.672ns (21.275%)  route 6.187ns (78.725%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  contador3/count2_reg[0]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  contador3/count2_reg[0]/Q
                         net (fo=12, routed)          1.469     1.925    contador3/Q[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I2_O)        0.152     2.077 r  contador3/Cuenta_cents1[3]_i_12/O
                         net (fo=1, routed)           0.671     2.748    contador3/Cuenta_cents1[3]_i_12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.332     3.080 r  contador3/Cuenta_cents1[3]_i_5/O
                         net (fo=3, routed)           1.047     4.127    contador1/Cuenta_euros2[0]
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.124     4.251 r  contador1/Cuenta_euros[3]_i_2/O
                         net (fo=8, routed)           1.060     5.311    contador1/count2_reg[1]_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     5.435 r  contador1/Cuenta_cents1[3]_i_3/O
                         net (fo=4, routed)           1.056     6.491    contador1/count2_reg[0]_1
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.152     6.643 r  contador1/Cuenta_cents1[2]_i_2/O
                         net (fo=7, routed)           0.884     7.527    contador4/Dinero_out1_reg_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.332     7.859 r  contador4/Cuenta_euros[1]_i_1/O
                         net (fo=1, routed)           0.000     7.859    Dinero1/Cuenta_euros_reg[3]_0[1]
    SLICE_X5Y87          FDCE                                         r  Dinero1/Cuenta_euros_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador3/count2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Dinero1/Cuenta_euros_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.857ns  (logic 1.672ns (21.281%)  route 6.185ns (78.719%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  contador3/count2_reg[0]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  contador3/count2_reg[0]/Q
                         net (fo=12, routed)          1.469     1.925    contador3/Q[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I2_O)        0.152     2.077 r  contador3/Cuenta_cents1[3]_i_12/O
                         net (fo=1, routed)           0.671     2.748    contador3/Cuenta_cents1[3]_i_12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.332     3.080 r  contador3/Cuenta_cents1[3]_i_5/O
                         net (fo=3, routed)           1.047     4.127    contador1/Cuenta_euros2[0]
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.124     4.251 r  contador1/Cuenta_euros[3]_i_2/O
                         net (fo=8, routed)           1.060     5.311    contador1/count2_reg[1]_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     5.435 r  contador1/Cuenta_cents1[3]_i_3/O
                         net (fo=4, routed)           1.056     6.491    contador1/count2_reg[0]_1
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.152     6.643 r  contador1/Cuenta_cents1[2]_i_2/O
                         net (fo=7, routed)           0.882     7.525    contador4/Dinero_out1_reg_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.332     7.857 r  contador4/Cuenta_euros[0]_i_1/O
                         net (fo=1, routed)           0.000     7.857    Dinero1/Cuenta_euros_reg[3]_0[0]
    SLICE_X5Y87          FDCE                                         r  Dinero1/Cuenta_euros_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador3/count2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Dinero1/Cuenta_cents1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.825ns  (logic 1.672ns (21.369%)  route 6.153ns (78.631%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  contador3/count2_reg[0]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  contador3/count2_reg[0]/Q
                         net (fo=12, routed)          1.469     1.925    contador3/Q[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I2_O)        0.152     2.077 r  contador3/Cuenta_cents1[3]_i_12/O
                         net (fo=1, routed)           0.671     2.748    contador3/Cuenta_cents1[3]_i_12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.332     3.080 r  contador3/Cuenta_cents1[3]_i_5/O
                         net (fo=3, routed)           1.047     4.127    contador1/Cuenta_euros2[0]
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.124     4.251 r  contador1/Cuenta_euros[3]_i_2/O
                         net (fo=8, routed)           1.060     5.311    contador1/count2_reg[1]_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     5.435 r  contador1/Cuenta_cents1[3]_i_3/O
                         net (fo=4, routed)           1.056     6.491    contador1/count2_reg[0]_1
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.152     6.643 r  contador1/Cuenta_cents1[2]_i_2/O
                         net (fo=7, routed)           0.850     7.493    contador1/count2_reg[1]_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I2_O)        0.332     7.825 r  contador1/Cuenta_cents1[1]_i_1/O
                         net (fo=1, routed)           0.000     7.825    Dinero1/Cuenta_cents1_reg[3]_1[1]
    SLICE_X4Y88          FDCE                                         r  Dinero1/Cuenta_cents1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador3/count2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Dinero1/Cuenta_euros_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.692ns  (logic 1.672ns (21.737%)  route 6.020ns (78.263%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  contador3/count2_reg[0]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  contador3/count2_reg[0]/Q
                         net (fo=12, routed)          1.469     1.925    contador3/Q[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I2_O)        0.152     2.077 r  contador3/Cuenta_cents1[3]_i_12/O
                         net (fo=1, routed)           0.671     2.748    contador3/Cuenta_cents1[3]_i_12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.332     3.080 r  contador3/Cuenta_cents1[3]_i_5/O
                         net (fo=3, routed)           1.047     4.127    contador1/Cuenta_euros2[0]
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.124     4.251 r  contador1/Cuenta_euros[3]_i_2/O
                         net (fo=8, routed)           1.060     5.311    contador1/count2_reg[1]_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     5.435 r  contador1/Cuenta_cents1[3]_i_3/O
                         net (fo=4, routed)           1.056     6.491    contador1/count2_reg[0]_1
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.152     6.643 r  contador1/Cuenta_cents1[2]_i_2/O
                         net (fo=7, routed)           0.717     7.360    contador4/Dinero_out1_reg_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.332     7.692 r  contador4/Cuenta_euros[2]_i_1/O
                         net (fo=1, routed)           0.000     7.692    Dinero1/Cuenta_euros_reg[3]_0[2]
    SLICE_X5Y87          FDCE                                         r  Dinero1/Cuenta_euros_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador3/count2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Dinero1/Dinero_out1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.690ns  (logic 1.672ns (21.743%)  route 6.018ns (78.257%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  contador3/count2_reg[0]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  contador3/count2_reg[0]/Q
                         net (fo=12, routed)          1.469     1.925    contador3/Q[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I2_O)        0.152     2.077 r  contador3/Cuenta_cents1[3]_i_12/O
                         net (fo=1, routed)           0.671     2.748    contador3/Cuenta_cents1[3]_i_12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.332     3.080 r  contador3/Cuenta_cents1[3]_i_5/O
                         net (fo=3, routed)           1.047     4.127    contador1/Cuenta_euros2[0]
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.124     4.251 r  contador1/Cuenta_euros[3]_i_2/O
                         net (fo=8, routed)           1.060     5.311    contador1/count2_reg[1]_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     5.435 r  contador1/Cuenta_cents1[3]_i_3/O
                         net (fo=4, routed)           1.056     6.491    contador1/count2_reg[0]_1
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.152     6.643 r  contador1/Cuenta_cents1[2]_i_2/O
                         net (fo=7, routed)           0.715     7.358    contador4/Dinero_out1_reg_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I2_O)        0.332     7.690 r  contador4/Dinero_out1_i_1/O
                         net (fo=1, routed)           0.000     7.690    Dinero1/Dinero_out1_reg_1
    SLICE_X5Y88          FDCE                                         r  Dinero1/Dinero_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador3/count2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Dinero1/Cuenta_euros_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.687ns  (logic 1.672ns (21.751%)  route 6.015ns (78.249%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  contador3/count2_reg[0]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  contador3/count2_reg[0]/Q
                         net (fo=12, routed)          1.469     1.925    contador3/Q[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I2_O)        0.152     2.077 r  contador3/Cuenta_cents1[3]_i_12/O
                         net (fo=1, routed)           0.671     2.748    contador3/Cuenta_cents1[3]_i_12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.332     3.080 r  contador3/Cuenta_cents1[3]_i_5/O
                         net (fo=3, routed)           1.047     4.127    contador1/Cuenta_euros2[0]
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.124     4.251 r  contador1/Cuenta_euros[3]_i_2/O
                         net (fo=8, routed)           1.060     5.311    contador1/count2_reg[1]_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     5.435 r  contador1/Cuenta_cents1[3]_i_3/O
                         net (fo=4, routed)           1.056     6.491    contador1/count2_reg[0]_1
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.152     6.643 r  contador1/Cuenta_cents1[2]_i_2/O
                         net (fo=7, routed)           0.712     7.355    contador4/Dinero_out1_reg_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I4_O)        0.332     7.687 r  contador4/Cuenta_euros[3]_i_1/O
                         net (fo=1, routed)           0.000     7.687    Dinero1/Cuenta_euros_reg[3]_0[3]
    SLICE_X5Y87          FDCE                                         r  Dinero1/Cuenta_euros_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temporizador1/Ticks_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            temporizador1/Ticks_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.615ns  (logic 3.654ns (47.987%)  route 3.961ns (52.013%))
  Logic Levels:           16  (CARRY4=11 FDCE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  temporizador1/Ticks_reg[5]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  temporizador1/Ticks_reg[5]/Q
                         net (fo=2, routed)           0.596     1.052    temporizador1/Ticks_reg[5]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.708 r  temporizador1/Ticks2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.708    temporizador1/Ticks2_carry__0_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  temporizador1/Ticks2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.822    temporizador1/Ticks2_carry__1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  temporizador1/Ticks2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.936    temporizador1/Ticks2_carry__2_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.270 f  temporizador1/Ticks2_carry__3/O[1]
                         net (fo=1, routed)           0.837     3.106    temporizador1/Ticks2[18]
    SLICE_X6Y93          LUT6 (Prop_lut6_I3_O)        0.303     3.409 f  temporizador1/Segundos[0]_i_8/O
                         net (fo=1, routed)           0.947     4.356    temporizador1/Segundos[0]_i_8_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I5_O)        0.124     4.480 f  temporizador1/Segundos[0]_i_3/O
                         net (fo=1, routed)           0.418     4.898    temporizador1/Segundos[0]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     5.022 f  temporizador1/Segundos[0]_i_1/O
                         net (fo=61, routed)          1.164     6.186    temporizador1/Segundos[0]_i_1_n_0
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.310 r  temporizador1/Ticks[0]_i_4/O
                         net (fo=1, routed)           0.000     6.310    temporizador1/Ticks[0]_i_4_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.711 r  temporizador1/Ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.711    temporizador1/Ticks_reg[0]_i_1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.825 r  temporizador1/Ticks_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.825    temporizador1/Ticks_reg[4]_i_1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  temporizador1/Ticks_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.939    temporizador1/Ticks_reg[8]_i_1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  temporizador1/Ticks_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    temporizador1/Ticks_reg[12]_i_1_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  temporizador1/Ticks_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    temporizador1/Ticks_reg[16]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  temporizador1/Ticks_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    temporizador1/Ticks_reg[20]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.615 r  temporizador1/Ticks_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.615    temporizador1/Ticks_reg[24]_i_1_n_6
    SLICE_X5Y96          FDCE                                         r  temporizador1/Ticks_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador3/count2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Dinero1/Cuenta_cents1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.527ns  (logic 1.672ns (22.214%)  route 5.855ns (77.786%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  contador3/count2_reg[0]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  contador3/count2_reg[0]/Q
                         net (fo=12, routed)          1.469     1.925    contador3/Q[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I2_O)        0.152     2.077 r  contador3/Cuenta_cents1[3]_i_12/O
                         net (fo=1, routed)           0.671     2.748    contador3/Cuenta_cents1[3]_i_12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.332     3.080 r  contador3/Cuenta_cents1[3]_i_5/O
                         net (fo=3, routed)           1.047     4.127    contador1/Cuenta_euros2[0]
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.124     4.251 r  contador1/Cuenta_euros[3]_i_2/O
                         net (fo=8, routed)           1.060     5.311    contador1/count2_reg[1]_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     5.435 r  contador1/Cuenta_cents1[3]_i_3/O
                         net (fo=4, routed)           1.056     6.491    contador1/count2_reg[0]_1
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.152     6.643 r  contador1/Cuenta_cents1[2]_i_2/O
                         net (fo=7, routed)           0.552     7.195    contador4/Dinero_out1_reg_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I1_O)        0.332     7.527 r  contador4/Cuenta_cents1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.527    Dinero1/Cuenta_cents1_reg[3]_1[2]
    SLICE_X4Y88          FDCE                                         r  Dinero1/Cuenta_cents1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temporizador1/Ticks_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            temporizador1/Ticks_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 2.896ns (38.505%)  route 4.625ns (61.495%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  temporizador1/Ticks_reg[5]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  temporizador1/Ticks_reg[5]/Q
                         net (fo=2, routed)           0.596     1.052    temporizador1/Ticks_reg[5]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.708 r  temporizador1/Ticks2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.708    temporizador1/Ticks2_carry__0_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  temporizador1/Ticks2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.822    temporizador1/Ticks2_carry__1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  temporizador1/Ticks2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.936    temporizador1/Ticks2_carry__2_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.270 f  temporizador1/Ticks2_carry__3/O[1]
                         net (fo=1, routed)           0.837     3.106    temporizador1/Ticks2[18]
    SLICE_X6Y93          LUT6 (Prop_lut6_I3_O)        0.303     3.409 f  temporizador1/Segundos[0]_i_8/O
                         net (fo=1, routed)           0.947     4.356    temporizador1/Segundos[0]_i_8_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I5_O)        0.124     4.480 f  temporizador1/Segundos[0]_i_3/O
                         net (fo=1, routed)           0.418     4.898    temporizador1/Segundos[0]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     5.022 f  temporizador1/Segundos[0]_i_1/O
                         net (fo=61, routed)          1.828     6.850    temporizador1/Segundos[0]_i_1_n_0
    SLICE_X5Y96          LUT2 (Prop_lut2_I1_O)        0.124     6.974 r  temporizador1/Ticks[24]_i_4/O
                         net (fo=1, routed)           0.000     6.974    temporizador1/Ticks[24]_i_4_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.521 r  temporizador1/Ticks_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.521    temporizador1/Ticks_reg[24]_i_1_n_5
    SLICE_X5Y96          FDCE                                         r  temporizador1/Ticks_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temporizador1/Ticks_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            temporizador1/Ticks_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.504ns  (logic 3.543ns (47.217%)  route 3.961ns (52.783%))
  Logic Levels:           16  (CARRY4=11 FDCE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  temporizador1/Ticks_reg[5]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  temporizador1/Ticks_reg[5]/Q
                         net (fo=2, routed)           0.596     1.052    temporizador1/Ticks_reg[5]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.708 r  temporizador1/Ticks2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.708    temporizador1/Ticks2_carry__0_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.822 r  temporizador1/Ticks2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.822    temporizador1/Ticks2_carry__1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.936 r  temporizador1/Ticks2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.936    temporizador1/Ticks2_carry__2_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.270 f  temporizador1/Ticks2_carry__3/O[1]
                         net (fo=1, routed)           0.837     3.106    temporizador1/Ticks2[18]
    SLICE_X6Y93          LUT6 (Prop_lut6_I3_O)        0.303     3.409 f  temporizador1/Segundos[0]_i_8/O
                         net (fo=1, routed)           0.947     4.356    temporizador1/Segundos[0]_i_8_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I5_O)        0.124     4.480 f  temporizador1/Segundos[0]_i_3/O
                         net (fo=1, routed)           0.418     4.898    temporizador1/Segundos[0]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     5.022 f  temporizador1/Segundos[0]_i_1/O
                         net (fo=61, routed)          1.164     6.186    temporizador1/Segundos[0]_i_1_n_0
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.310 r  temporizador1/Ticks[0]_i_4/O
                         net (fo=1, routed)           0.000     6.310    temporizador1/Ticks[0]_i_4_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.711 r  temporizador1/Ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.711    temporizador1/Ticks_reg[0]_i_1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.825 r  temporizador1/Ticks_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.825    temporizador1/Ticks_reg[4]_i_1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  temporizador1/Ticks_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.939    temporizador1/Ticks_reg[8]_i_1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  temporizador1/Ticks_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    temporizador1/Ticks_reg[12]_i_1_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  temporizador1/Ticks_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    temporizador1/Ticks_reg[16]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  temporizador1/Ticks_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    temporizador1/Ticks_reg[20]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.504 r  temporizador1/Ticks_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.504    temporizador1/Ticks_reg[24]_i_1_n_7
    SLICE_X5Y96          FDCE                                         r  temporizador1/Ticks_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sincronizador3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sincronizador3/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sincronizador3/sreg_reg[0]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sincronizador3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.101     0.242    sincronizador3/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  sincronizador3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sincronizador2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sincronizador2/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sincronizador2/sreg_reg[0]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sincronizador2/sreg_reg[0]/Q
                         net (fo=1, routed)           0.103     0.244    sincronizador2/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  sincronizador2/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sincronizador4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sincronizador4/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.085%)  route 0.158ns (52.915%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  sincronizador4/sreg_reg[0]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sincronizador4/sreg_reg[0]/Q
                         net (fo=1, routed)           0.158     0.299    sincronizador4/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  sincronizador4/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dinero1/Dinero_out1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Dinero1/Dinero_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE                         0.000     0.000 r  Dinero1/Dinero_out1_reg/C
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Dinero1/Dinero_out1_reg/Q
                         net (fo=4, routed)           0.117     0.258    contador4/dinero_out
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.045     0.303 r  contador4/Dinero_out1_i_1/O
                         net (fo=1, routed)           0.000     0.303    Dinero1/Dinero_out1_reg_1
    SLICE_X5Y88          FDCE                                         r  Dinero1/Dinero_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detectorflancos1/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            detectorflancos1/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE                         0.000     0.000 r  detectorflancos1/sreg_reg[1]/C
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  detectorflancos1/sreg_reg[1]/Q
                         net (fo=2, routed)           0.179     0.320    detectorflancos1/sreg[1]
    SLICE_X9Y88          FDRE                                         r  detectorflancos1/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detectorflancos4/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            detectorflancos4/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  detectorflancos4/sreg_reg[1]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  detectorflancos4/sreg_reg[1]/Q
                         net (fo=2, routed)           0.182     0.323    detectorflancos4/sreg[1]
    SLICE_X3Y85          FDRE                                         r  detectorflancos4/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detectorflancos3/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            detectorflancos3/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.208%)  route 0.185ns (56.792%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE                         0.000     0.000 r  detectorflancos3/sreg_reg[1]/C
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  detectorflancos3/sreg_reg[1]/Q
                         net (fo=2, routed)           0.185     0.326    detectorflancos3/sreg[1]
    SLICE_X4Y85          FDRE                                         r  detectorflancos3/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador2/count2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador2/count2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE                         0.000     0.000 r  contador2/count2_reg[1]/C
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  contador2/count2_reg[1]/Q
                         net (fo=4, routed)           0.086     0.234    contador2/count2_reg[1]
    SLICE_X8Y87          LUT6 (Prop_lut6_I0_O)        0.098     0.332 r  contador2/count2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    contador2/count2[2]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  contador2/count2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sincronizador1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sincronizador1/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.164ns (49.354%)  route 0.168ns (50.646%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE                         0.000     0.000 r  sincronizador1/sreg_reg[0]/C
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sincronizador1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.168     0.332    sincronizador1/sreg_reg_n_0_[0]
    SLICE_X10Y90         SRL16E                                       r  sincronizador1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detectorflancos4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            detectorflancos4/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.148ns (43.911%)  route 0.189ns (56.089%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  detectorflancos4/sreg_reg[0]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  detectorflancos4/sreg_reg[0]/Q
                         net (fo=2, routed)           0.189     0.337    detectorflancos4/sreg[0]
    SLICE_X3Y85          FDRE                                         r  detectorflancos4/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------





