{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715804059901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715804059901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 17:14:19 2024 " "Processing started: Wed May 15 17:14:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715804059901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715804059901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715804059901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715804060007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715804060007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715804064956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715804064956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FFD.v 1 1 " "Found 1 design units, including 1 entities, in source file FFD.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "FFD.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/FFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715804064956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715804064956 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(16) " "Verilog HDL Module Instantiation warning at delay.v(16): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(26) " "Verilog HDL Module Instantiation warning at delay.v(26): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(36) " "Verilog HDL Module Instantiation warning at delay.v(36): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(46) " "Verilog HDL Module Instantiation warning at delay.v(46): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(56) " "Verilog HDL Module Instantiation warning at delay.v(56): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(66) " "Verilog HDL Module Instantiation warning at delay.v(66): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(76) " "Verilog HDL Module Instantiation warning at delay.v(76): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(86) " "Verilog HDL Module Instantiation warning at delay.v(86): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 86 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(96) " "Verilog HDL Module Instantiation warning at delay.v(96): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 96 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(106) " "Verilog HDL Module Instantiation warning at delay.v(106): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 106 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(116) " "Verilog HDL Module Instantiation warning at delay.v(116): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 116 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(126) " "Verilog HDL Module Instantiation warning at delay.v(126): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 126 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(136) " "Verilog HDL Module Instantiation warning at delay.v(136): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 136 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(146) " "Verilog HDL Module Instantiation warning at delay.v(146): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 146 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(156) " "Verilog HDL Module Instantiation warning at delay.v(156): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 156 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(166) " "Verilog HDL Module Instantiation warning at delay.v(166): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 166 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715804064957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1_d main.v(8) " "Verilog HDL Implicit Net warning at main.v(8): created implicit net for \"Q1_d\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(8) " "Verilog HDL Instantiation warning at main.v(8): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(10) " "Verilog HDL Instantiation warning at main.v(10): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(12) " "Verilog HDL Instantiation warning at main.v(12): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(14) " "Verilog HDL Instantiation warning at main.v(14): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715804064957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715804064990 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "L1 main.v(4) " "Output port \"L1\" at main.v(4) has no driver" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715804064991 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "L7 main.v(4) " "Output port \"L7\" at main.v(4) has no driver" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715804064991 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:comb_3 " "Elaborating entity \"delay\" for hierarchy \"delay:comb_3\"" {  } { { "main.v" "comb_3" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715804064994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop delay:comb_3\|dFlipFlop:F0 " "Elaborating entity \"dFlipFlop\" for hierarchy \"delay:comb_3\|dFlipFlop:F0\"" {  } { { "delay.v" "F0" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715804064994 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715804065165 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L1 GND " "Pin \"L1\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715804065173 "|main|L1"} { "Warning" "WMLS_MLS_STUCK_PIN" "L7 GND " "Pin \"L7\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715804065173 "|main|L7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715804065173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715804065179 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715804065179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715804065179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715804065179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715804065199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 17:14:25 2024 " "Processing ended: Wed May 15 17:14:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715804065199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715804065199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715804065199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715804065199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715804065786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715804065786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 17:14:25 2024 " "Processing started: Wed May 15 17:14:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715804065786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715804065786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715804065786 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715804065812 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1715804065812 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1715804065812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715804065845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715804065845 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EPM240T100C5 " "Selected device EPM240T100C5 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715804065847 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715804065900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715804065900 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715804065922 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715804065924 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715804065953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715804065953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715804065953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715804065953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715804065953 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715804065953 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715804065979 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715804065980 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1715804065983 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1715804065983 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 19 clocks " "Found 19 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F0\|q " "   1.000 delay:comb_3\|dFlipFlop:F0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F1\|q " "   1.000 delay:comb_3\|dFlipFlop:F1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F2\|q " "   1.000 delay:comb_3\|dFlipFlop:F2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F3\|q " "   1.000 delay:comb_3\|dFlipFlop:F3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F4\|q " "   1.000 delay:comb_3\|dFlipFlop:F4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F5\|q " "   1.000 delay:comb_3\|dFlipFlop:F5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F6\|q " "   1.000 delay:comb_3\|dFlipFlop:F6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F7\|q " "   1.000 delay:comb_3\|dFlipFlop:F7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F8\|q " "   1.000 delay:comb_3\|dFlipFlop:F8\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F9\|q " "   1.000 delay:comb_3\|dFlipFlop:F9\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F10\|q " "   1.000 delay:comb_3\|dFlipFlop:F10\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F11\|q " "   1.000 delay:comb_3\|dFlipFlop:F11\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F12\|q " "   1.000 delay:comb_3\|dFlipFlop:F12\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F13\|q " "   1.000 delay:comb_3\|dFlipFlop:F13\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F14\|q " "   1.000 delay:comb_3\|dFlipFlop:F14\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay:comb_3\|dFlipFlop:F15\|q " "   1.000 delay:comb_3\|dFlipFlop:F15\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 dFlipFlop:comb_4\|q " "   1.000 dFlipFlop:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 dFlipFlop:comb_5\|q " "   1.000 dFlipFlop:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715804065983 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1715804065983 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715804065985 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715804065985 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1715804065986 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1715804065987 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1715804065988 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1715804065996 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1715804066010 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1715804066010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1715804066010 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715804066010 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715804066012 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1715804066014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715804066086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715804066107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715804066108 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715804066277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715804066277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715804066286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715804066334 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715804066334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715804066355 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715804066355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715804066356 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715804066364 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715804066369 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1715804066373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "970 " "Peak virtual memory: 970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715804066391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 17:14:26 2024 " "Processing ended: Wed May 15 17:14:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715804066391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715804066391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715804066391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715804066391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715804067005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715804067005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 17:14:26 2024 " "Processing started: Wed May 15 17:14:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715804067005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715804067005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715804067005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1715804067120 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715804067130 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715804067132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715804067172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 17:14:27 2024 " "Processing ended: Wed May 15 17:14:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715804067172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715804067172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715804067172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715804067172 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715804067279 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715804067754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715804067754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 17:14:27 2024 " "Processing started: Wed May 15 17:14:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715804067754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715804067754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715804067754 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715804067783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715804067826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715804067826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715804067878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715804067878 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715804067939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715804067971 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1715804067984 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715804067984 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dFlipFlop:comb_5\|q dFlipFlop:comb_5\|q " "create_clock -period 1.000 -name dFlipFlop:comb_5\|q dFlipFlop:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F15\|q delay:comb_3\|dFlipFlop:F15\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F15\|q delay:comb_3\|dFlipFlop:F15\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dFlipFlop:comb_4\|q dFlipFlop:comb_4\|q " "create_clock -period 1.000 -name dFlipFlop:comb_4\|q dFlipFlop:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F14\|q delay:comb_3\|dFlipFlop:F14\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F14\|q delay:comb_3\|dFlipFlop:F14\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F13\|q delay:comb_3\|dFlipFlop:F13\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F13\|q delay:comb_3\|dFlipFlop:F13\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F12\|q delay:comb_3\|dFlipFlop:F12\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F12\|q delay:comb_3\|dFlipFlop:F12\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F11\|q delay:comb_3\|dFlipFlop:F11\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F11\|q delay:comb_3\|dFlipFlop:F11\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F10\|q delay:comb_3\|dFlipFlop:F10\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F10\|q delay:comb_3\|dFlipFlop:F10\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F9\|q delay:comb_3\|dFlipFlop:F9\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F9\|q delay:comb_3\|dFlipFlop:F9\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F8\|q delay:comb_3\|dFlipFlop:F8\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F8\|q delay:comb_3\|dFlipFlop:F8\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F7\|q delay:comb_3\|dFlipFlop:F7\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F7\|q delay:comb_3\|dFlipFlop:F7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F6\|q delay:comb_3\|dFlipFlop:F6\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F6\|q delay:comb_3\|dFlipFlop:F6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F5\|q delay:comb_3\|dFlipFlop:F5\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F5\|q delay:comb_3\|dFlipFlop:F5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F4\|q delay:comb_3\|dFlipFlop:F4\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F4\|q delay:comb_3\|dFlipFlop:F4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F3\|q delay:comb_3\|dFlipFlop:F3\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F3\|q delay:comb_3\|dFlipFlop:F3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F2\|q delay:comb_3\|dFlipFlop:F2\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F2\|q delay:comb_3\|dFlipFlop:F2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F1\|q delay:comb_3\|dFlipFlop:F1\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F1\|q delay:comb_3\|dFlipFlop:F1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F0\|q delay:comb_3\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name delay:comb_3\|dFlipFlop:F0\|q delay:comb_3\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715804067985 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715804067985 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715804067987 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1715804067991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715804067992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.194 " "Worst-case setup slack is -1.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194              -1.194 dFlipFlop:comb_5\|q  " "   -1.194              -1.194 dFlipFlop:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 delay:comb_3\|dFlipFlop:F12\|q  " "    0.208               0.000 delay:comb_3\|dFlipFlop:F12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 delay:comb_3\|dFlipFlop:F14\|q  " "    0.466               0.000 delay:comb_3\|dFlipFlop:F14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 delay:comb_3\|dFlipFlop:F2\|q  " "    0.466               0.000 delay:comb_3\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 delay:comb_3\|dFlipFlop:F10\|q  " "    0.467               0.000 delay:comb_3\|dFlipFlop:F10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 delay:comb_3\|dFlipFlop:F4\|q  " "    0.467               0.000 delay:comb_3\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 delay:comb_3\|dFlipFlop:F6\|q  " "    0.467               0.000 delay:comb_3\|dFlipFlop:F6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 delay:comb_3\|dFlipFlop:F8\|q  " "    0.467               0.000 delay:comb_3\|dFlipFlop:F8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 delay:comb_3\|dFlipFlop:F0\|q  " "    0.469               0.000 delay:comb_3\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 delay:comb_3\|dFlipFlop:F7\|q  " "    0.807               0.000 delay:comb_3\|dFlipFlop:F7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 delay:comb_3\|dFlipFlop:F9\|q  " "    0.807               0.000 delay:comb_3\|dFlipFlop:F9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 delay:comb_3\|dFlipFlop:F11\|q  " "    0.808               0.000 delay:comb_3\|dFlipFlop:F11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 delay:comb_3\|dFlipFlop:F5\|q  " "    0.808               0.000 delay:comb_3\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 delay:comb_3\|dFlipFlop:F3\|q  " "    0.833               0.000 delay:comb_3\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 delay:comb_3\|dFlipFlop:F15\|q  " "    0.842               0.000 delay:comb_3\|dFlipFlop:F15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.159               0.000 delay:comb_3\|dFlipFlop:F13\|q  " "    1.159               0.000 delay:comb_3\|dFlipFlop:F13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.219               0.000 dFlipFlop:comb_4\|q  " "    1.219               0.000 dFlipFlop:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.299               0.000 delay:comb_3\|dFlipFlop:F1\|q  " "    1.299               0.000 delay:comb_3\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.648               0.000 CLK  " "    1.648               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715804067992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.702 " "Worst-case hold slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702              -1.702 CLK  " "   -1.702              -1.702 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.353              -1.353 delay:comb_3\|dFlipFlop:F1\|q  " "   -1.353              -1.353 delay:comb_3\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.273              -1.273 dFlipFlop:comb_4\|q  " "   -1.273              -1.273 dFlipFlop:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213              -1.213 delay:comb_3\|dFlipFlop:F13\|q  " "   -1.213              -1.213 delay:comb_3\|dFlipFlop:F13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.896              -0.896 delay:comb_3\|dFlipFlop:F15\|q  " "   -0.896              -0.896 delay:comb_3\|dFlipFlop:F15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887              -0.887 delay:comb_3\|dFlipFlop:F3\|q  " "   -0.887              -0.887 delay:comb_3\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 delay:comb_3\|dFlipFlop:F11\|q  " "   -0.862              -0.862 delay:comb_3\|dFlipFlop:F11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 delay:comb_3\|dFlipFlop:F5\|q  " "   -0.862              -0.862 delay:comb_3\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.861              -0.861 delay:comb_3\|dFlipFlop:F7\|q  " "   -0.861              -0.861 delay:comb_3\|dFlipFlop:F7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.861              -0.861 delay:comb_3\|dFlipFlop:F9\|q  " "   -0.861              -0.861 delay:comb_3\|dFlipFlop:F9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523              -0.523 delay:comb_3\|dFlipFlop:F0\|q  " "   -0.523              -0.523 delay:comb_3\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 delay:comb_3\|dFlipFlop:F10\|q  " "   -0.521              -0.521 delay:comb_3\|dFlipFlop:F10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 delay:comb_3\|dFlipFlop:F4\|q  " "   -0.521              -0.521 delay:comb_3\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 delay:comb_3\|dFlipFlop:F6\|q  " "   -0.521              -0.521 delay:comb_3\|dFlipFlop:F6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 delay:comb_3\|dFlipFlop:F8\|q  " "   -0.521              -0.521 delay:comb_3\|dFlipFlop:F8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 delay:comb_3\|dFlipFlop:F14\|q  " "   -0.520              -0.520 delay:comb_3\|dFlipFlop:F14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 delay:comb_3\|dFlipFlop:F2\|q  " "   -0.520              -0.520 delay:comb_3\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -0.262 delay:comb_3\|dFlipFlop:F12\|q  " "   -0.262              -0.262 delay:comb_3\|dFlipFlop:F12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640               0.000 dFlipFlop:comb_5\|q  " "    1.640               0.000 dFlipFlop:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715804067994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715804067994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715804067995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK  " "   -2.289              -2.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 dFlipFlop:comb_4\|q  " "    0.234               0.000 dFlipFlop:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 dFlipFlop:comb_5\|q  " "    0.234               0.000 dFlipFlop:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F0\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F10\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F11\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F12\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F13\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F14\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F15\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F1\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F2\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F3\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F4\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F5\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F6\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F7\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F8\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:comb_3\|dFlipFlop:F9\|q  " "    0.234               0.000 delay:comb_3\|dFlipFlop:F9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715804067995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715804067995 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1715804068023 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715804068027 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715804068027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715804068038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 17:14:28 2024 " "Processing ended: Wed May 15 17:14:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715804068038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715804068038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715804068038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715804068038 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715804068113 ""}
