

================================================================
== Vitis HLS Report for 'Compute_CRC_Pipeline_VITIS_LOOP_63_1'
================================================================
* Date:           Tue Dec 19 07:23:47 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FPGA_simulator_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.446 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1  |       64|       64|         5|          3|          1|    21|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.44>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fcs = alloca i32 1" [emitter.cpp:61->emitter.cpp:86->emitter.cpp:502]   --->   Operation 8 'alloca' 'fcs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_22 = alloca i32 1" [emitter.cpp:63->emitter.cpp:86->emitter.cpp:502]   --->   Operation 9 'alloca' 'i_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.03ns)   --->   "%store_ln63 = store i5 0, i5 %i_22" [emitter.cpp:63->emitter.cpp:86->emitter.cpp:502]   --->   Operation 10 'store' 'store_ln63' <Predicate = true> <Delay = 1.03>
ST_1 : Operation 11 [1/1] (1.03ns)   --->   "%store_ln61 = store i16 65535, i16 %fcs" [emitter.cpp:61->emitter.cpp:86->emitter.cpp:502]   --->   Operation 11 'store' 'store_ln61' <Predicate = true> <Delay = 1.03>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i5 %i_22" [emitter.cpp:63->emitter.cpp:86->emitter.cpp:502]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln63 = icmp_eq  i5 %i, i5 21" [emitter.cpp:63->emitter.cpp:86->emitter.cpp:502]   --->   Operation 14 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.36ns)   --->   "%add_ln63 = add i5 %i, i5 1" [emitter.cpp:63->emitter.cpp:86->emitter.cpp:502]   --->   Operation 15 'add' 'add_ln63' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc.i.split.i, void %_Z8GetCrc16P7ap_uintILi8EE.exit.i.exitStub" [emitter.cpp:63->emitter.cpp:86->emitter.cpp:502]   --->   Operation 16 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i5 %i" [emitter.cpp:63->emitter.cpp:86->emitter.cpp:502]   --->   Operation 17 'zext' 'zext_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%list_bytes_addr = getelementptr i8 %list_bytes, i64 0, i64 %zext_ln63" [emitter.cpp:65->emitter.cpp:86->emitter.cpp:502]   --->   Operation 18 'getelementptr' 'list_bytes_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.42ns)   --->   "%list_bytes_load = load i5 %list_bytes_addr" [emitter.cpp:65->emitter.cpp:86->emitter.cpp:502]   --->   Operation 19 'load' 'list_bytes_load' <Predicate = (!icmp_ln63)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 21> <RAM>
ST_1 : Operation 20 [1/1] (1.03ns)   --->   "%store_ln63 = store i5 %add_ln63, i5 %i_22" [emitter.cpp:63->emitter.cpp:86->emitter.cpp:502]   --->   Operation 20 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.03>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%fcs_load = load i16 %fcs" [emitter.cpp:63->emitter.cpp:86->emitter.cpp:502]   --->   Operation 21 'load' 'fcs_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i16 %fcs_load" [emitter.cpp:63->emitter.cpp:86->emitter.cpp:502]   --->   Operation 22 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %fcs_load, i32 8, i32 15" [emitter.cpp:65->emitter.cpp:86->emitter.cpp:502]   --->   Operation 23 'partselect' 'lshr_ln' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (1.42ns)   --->   "%list_bytes_load = load i5 %list_bytes_addr" [emitter.cpp:65->emitter.cpp:86->emitter.cpp:502]   --->   Operation 24 'load' 'list_bytes_load' <Predicate = (!icmp_ln63)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 21> <RAM>
ST_2 : Operation 25 [1/1] (0.66ns)   --->   "%xor_ln65 = xor i8 %list_bytes_load, i8 %trunc_ln63" [emitter.cpp:65->emitter.cpp:86->emitter.cpp:502]   --->   Operation 25 'xor' 'xor_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i8 %xor_ln65" [emitter.cpp:65->emitter.cpp:86->emitter.cpp:502]   --->   Operation 26 'zext' 'zext_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%crctab16_1_addr = getelementptr i16 %crctab16_1, i64 0, i64 %zext_ln65" [emitter.cpp:65->emitter.cpp:86->emitter.cpp:502]   --->   Operation 27 'getelementptr' 'crctab16_1_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 28 [4/4] (1.33ns)   --->   "%crctab16_1_load = load i8 %crctab16_1_addr" [emitter.cpp:65->emitter.cpp:86->emitter.cpp:502]   --->   Operation 28 'load' 'crctab16_1_load' <Predicate = (!icmp_ln63)> <Delay = 1.33> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%fcs_load_1 = load i16 %fcs"   --->   Operation 39 'load' 'fcs_load_1' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %fcs_out, i16 %fcs_load_1"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.33>
ST_3 : Operation 29 [3/4] (1.33ns)   --->   "%crctab16_1_load = load i8 %crctab16_1_addr" [emitter.cpp:65->emitter.cpp:86->emitter.cpp:502]   --->   Operation 29 'load' 'crctab16_1_load' <Predicate = (!icmp_ln63)> <Delay = 1.33> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 30 [2/4] (1.33ns)   --->   "%crctab16_1_load = load i8 %crctab16_1_addr" [emitter.cpp:65->emitter.cpp:86->emitter.cpp:502]   --->   Operation 30 'load' 'crctab16_1_load' <Predicate = true> <Delay = 1.33> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 3.05>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [emitter.cpp:61->emitter.cpp:86->emitter.cpp:502]   --->   Operation 31 'specpipeline' 'specpipeline_ln61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [emitter.cpp:61->emitter.cpp:86->emitter.cpp:502]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [emitter.cpp:63->emitter.cpp:86->emitter.cpp:502]   --->   Operation 33 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i8 %lshr_ln" [emitter.cpp:65->emitter.cpp:86->emitter.cpp:502]   --->   Operation 34 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/4] (1.33ns)   --->   "%crctab16_1_load = load i8 %crctab16_1_addr" [emitter.cpp:65->emitter.cpp:86->emitter.cpp:502]   --->   Operation 35 'load' 'crctab16_1_load' <Predicate = true> <Delay = 1.33> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_5 : Operation 36 [1/1] (0.68ns)   --->   "%fcs_1 = xor i16 %crctab16_1_load, i16 %zext_ln65_1" [emitter.cpp:65->emitter.cpp:86->emitter.cpp:502]   --->   Operation 36 'xor' 'fcs_1' <Predicate = true> <Delay = 0.68> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (1.03ns)   --->   "%store_ln61 = store i16 %fcs_1, i16 %fcs" [emitter.cpp:61->emitter.cpp:86->emitter.cpp:502]   --->   Operation 37 'store' 'store_ln61' <Predicate = true> <Delay = 1.03>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc.i.i" [emitter.cpp:63->emitter.cpp:86->emitter.cpp:502]   --->   Operation 38 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ list_bytes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fcs_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ crctab16_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fcs                    (alloca           ) [ 011111]
i_22                   (alloca           ) [ 010000]
store_ln63             (store            ) [ 000000]
store_ln61             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
i                      (load             ) [ 000000]
icmp_ln63              (icmp             ) [ 011100]
add_ln63               (add              ) [ 000000]
br_ln63                (br               ) [ 000000]
zext_ln63              (zext             ) [ 000000]
list_bytes_addr        (getelementptr    ) [ 001000]
store_ln63             (store            ) [ 000000]
fcs_load               (load             ) [ 000000]
trunc_ln63             (trunc            ) [ 000000]
lshr_ln                (partselect       ) [ 011111]
list_bytes_load        (load             ) [ 000000]
xor_ln65               (xor              ) [ 000000]
zext_ln65              (zext             ) [ 000000]
crctab16_1_addr        (getelementptr    ) [ 011111]
specpipeline_ln61      (specpipeline     ) [ 000000]
speclooptripcount_ln61 (speclooptripcount) [ 000000]
specloopname_ln63      (specloopname     ) [ 000000]
zext_ln65_1            (zext             ) [ 000000]
crctab16_1_load        (load             ) [ 000000]
fcs_1                  (xor              ) [ 000000]
store_ln61             (store            ) [ 000000]
br_ln63                (br               ) [ 000000]
fcs_load_1             (load             ) [ 000000]
write_ln0              (write            ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="list_bytes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="list_bytes"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fcs_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fcs_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="crctab16_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crctab16_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="fcs_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fcs/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_22_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_22/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln0_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="0" index="2" bw="16" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="list_bytes_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="5" slack="0"/>
<pin id="61" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="list_bytes_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="list_bytes_load/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="crctab16_1_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="crctab16_1_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crctab16_1_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln63_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="5" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln61_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln63_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln63_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln63_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln63_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="5" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="fcs_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="1"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fcs_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="trunc_ln63_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="lshr_ln_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="0"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="0" index="3" bw="5" slack="0"/>
<pin id="130" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="xor_ln65_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln65_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln65_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="3"/>
<pin id="148" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="fcs_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="fcs_1/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln61_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="4"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="fcs_load_1_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fcs_load_1/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="fcs_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="fcs "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_22_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_22 "/>
</bind>
</comp>

<comp id="179" class="1005" name="icmp_ln63_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="183" class="1005" name="list_bytes_addr_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="1"/>
<pin id="185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="list_bytes_addr "/>
</bind>
</comp>

<comp id="188" class="1005" name="lshr_ln_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="3"/>
<pin id="190" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="193" class="1005" name="crctab16_1_addr_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="1"/>
<pin id="195" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="crctab16_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="40" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="93" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="93" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="117"><net_src comp="102" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="118" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="139"><net_src comp="64" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="121" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="153"><net_src comp="77" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="167"><net_src comp="42" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="46" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="182"><net_src comp="96" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="57" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="191"><net_src comp="125" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="196"><net_src comp="70" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fcs_out | {2 }
 - Input state : 
	Port: Compute_CRC_Pipeline_VITIS_LOOP_63_1 : list_bytes | {1 2 }
	Port: Compute_CRC_Pipeline_VITIS_LOOP_63_1 : crctab16_1 | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln63 : 1
		store_ln61 : 1
		i : 1
		icmp_ln63 : 2
		add_ln63 : 2
		br_ln63 : 3
		zext_ln63 : 2
		list_bytes_addr : 3
		list_bytes_load : 4
		store_ln63 : 3
	State 2
		trunc_ln63 : 1
		lshr_ln : 1
		xor_ln65 : 2
		zext_ln65 : 2
		crctab16_1_addr : 3
		crctab16_1_load : 4
		write_ln0 : 1
	State 3
	State 4
	State 5
		fcs_1 : 1
		store_ln61 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln65_fu_135    |    0    |    8    |
|          |      fcs_1_fu_149     |    0    |    16   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln63_fu_96    |    0    |    13   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln63_fu_102    |    0    |    13   |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_50 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln63_fu_108   |    0    |    0    |
|   zext   |    zext_ln65_fu_141   |    0    |    0    |
|          |   zext_ln65_1_fu_146  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln63_fu_121   |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|     lshr_ln_fu_125    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    50   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|crctab16_1_addr_reg_193|    8   |
|      fcs_reg_164      |   16   |
|      i_22_reg_172     |    5   |
|   icmp_ln63_reg_179   |    1   |
|list_bytes_addr_reg_183|    5   |
|    lshr_ln_reg_188    |    8   |
+-----------------------+--------+
|         Total         |   43   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_77 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  2.076  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   50   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   43   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   43   |   68   |
+-----------+--------+--------+--------+
