{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Write a script!\n",
    "\n",
    "Part of being a mathematician, engineer, or coder is knowing how to be lazy and\n",
    "cut corners! Let's build a script for writing tedious hard coded HDL files. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// Sentence 'Hello, Fudan!': Hello, Fudan!\n",
      "always @(cnt_lcd)\n",
      "   case(cnt_lcd[5:1])\n",
      "   'h0 : tmp1 = 'h28;    // H\n",
      "   'h1 : tmp1 = 'h45;    // e\n",
      "   'h2 : tmp1 = 'h4C;    // l\n",
      "   'h3 : tmp1 = 'h4C;    // l\n",
      "   'h4 : tmp1 = 'h4F;    // o\n",
      "   'h5 : tmp1 = 'h0C;    // ,\n",
      "   'h6 : tmp1 = 'h00;    // space\n",
      "   'h7 : tmp1 = 'h26;    // F\n",
      "   'h8 : tmp1 = 'h55;    // u\n",
      "   'h9 : tmp1 = 'h44;    // d\n",
      "   'hA : tmp1 = 'h41;    // a\n",
      "   'hB : tmp1 = 'h4E;    // n\n",
      "   'hC : tmp1 = 'h01;    // !\n",
      "   default : tmp1 = 'h00;\n",
      "   endcase\n",
      "\n",
      "// Sentence 'Jimmy Wang or': Jimmy Wang or\n",
      "always @(cnt_lcd)\n",
      "   case(cnt_lcd[5:1])\n",
      "   'h0 : tmp2 = 'h2A;    // J\n",
      "   'h1 : tmp2 = 'h49;    // i\n",
      "   'h2 : tmp2 = 'h4D;    // m\n",
      "   'h3 : tmp2 = 'h4D;    // m\n",
      "   'h4 : tmp2 = 'h59;    // y\n",
      "   'h5 : tmp2 = 'h00;    // space\n",
      "   'h6 : tmp2 = 'h37;    // W\n",
      "   'h7 : tmp2 = 'h41;    // a\n",
      "   'h8 : tmp2 = 'h4E;    // n\n",
      "   'h9 : tmp2 = 'h47;    // g\n",
      "   'hA : tmp2 = 'h00;    // space\n",
      "   'hB : tmp2 = 'h4F;    // o\n",
      "   'hC : tmp2 = 'h52;    // r\n",
      "   default : tmp1 = 'h00;\n",
      "   endcase\n",
      "\n",
      "// Sentence 'Jun Wei Wang': Jun Wei Wang\n",
      "always @(cnt_lcd)\n",
      "   case(cnt_lcd[5:1])\n",
      "   'h0 : tmp3 = 'h2A;    // J\n",
      "   'h1 : tmp3 = 'h55;    // u\n",
      "   'h2 : tmp3 = 'h4E;    // n\n",
      "   'h3 : tmp3 = 'h00;    // space\n",
      "   'h4 : tmp3 = 'h37;    // W\n",
      "   'h5 : tmp3 = 'h45;    // e\n",
      "   'h6 : tmp3 = 'h49;    // i\n",
      "   'h7 : tmp3 = 'h00;    // space\n",
      "   'h8 : tmp3 = 'h37;    // W\n",
      "   'h9 : tmp3 = 'h41;    // a\n",
      "   'hA : tmp3 = 'h4E;    // n\n",
      "   'hB : tmp3 = 'h47;    // g\n",
      "   default : tmp1 = 'h00;\n",
      "   endcase\n",
      "\n",
      "// Sentence 'From school of Software!': From school of Software!\n",
      "always @(cnt_lcd)\n",
      "   case(cnt_lcd[5:1])\n",
      "   'h0 : tmp4 = 'h26;    // F\n",
      "   'h1 : tmp4 = 'h52;    // r\n",
      "   'h2 : tmp4 = 'h4F;    // o\n",
      "   'h3 : tmp4 = 'h4D;    // m\n",
      "   'h4 : tmp4 = 'h00;    // space\n",
      "   'h5 : tmp4 = 'h53;    // s\n",
      "   'h6 : tmp4 = 'h43;    // c\n",
      "   'h7 : tmp4 = 'h48;    // h\n",
      "   'h8 : tmp4 = 'h4F;    // o\n",
      "   'h9 : tmp4 = 'h4F;    // o\n",
      "   'hA : tmp4 = 'h4C;    // l\n",
      "   'hB : tmp4 = 'h00;    // space\n",
      "   'hC : tmp4 = 'h4F;    // o\n",
      "   'hD : tmp4 = 'h46;    // f\n",
      "   'hE : tmp4 = 'h00;    // space\n",
      "   'hF : tmp4 = 'h33;    // S\n",
      "   'h10 : tmp4 = 'h4F;    // o\n",
      "   'h11 : tmp4 = 'h46;    // f\n",
      "   'h12 : tmp4 = 'h54;    // t\n",
      "   'h13 : tmp4 = 'h57;    // w\n",
      "   'h14 : tmp4 = 'h41;    // a\n",
      "   'h15 : tmp4 = 'h52;    // r\n",
      "   'h16 : tmp4 = 'h45;    // e\n",
      "   'h17 : tmp4 = 'h01;    // !\n",
      "   default : tmp1 = 'h00;\n",
      "   endcase\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Define the three sentences\n",
    "sentences = [\n",
    "    \"Hello, Fudan!\",\n",
    "    \"Jimmy Wang or\",\n",
    "    \"Jun Wei Wang\",\n",
    "    \"From school of Software!\"\n",
    "]\n",
    "\n",
    "def generate_verilog_block(num, sentence, label):\n",
    "    \"\"\"\n",
    "    Generates a Verilog case block for a given sentence.\n",
    "    For each character:\n",
    "      - Compute its mapped hex value: (ord(character) - 0x20)\n",
    "      - The case index is printed in hex (e.g., 'h0, 'h1, ...).\n",
    "      - A comment shows the original character (using \"space\" for a space).\n",
    "    \"\"\"\n",
    "    lines = []\n",
    "    # Print a comment header for the sentence block.\n",
    "    lines.append(f\"// {label}: {sentence}\")\n",
    "    lines.append(\"always @(cnt_lcd)\")\n",
    "    lines.append(\"   case(cnt_lcd[5:1])\")\n",
    "    for i, ch in enumerate(sentence):\n",
    "        # Subtract 0x20 from the ASCII value\n",
    "        mapped_value = ord(ch) - 0x20\n",
    "        # Format the computed value as a two-digit hexadecimal (uppercase)\n",
    "        mapped_hex = f\"{mapped_value:02X}\"\n",
    "        # The case index, in hex. For example, index 10 is 'hA.\n",
    "        index_hex = f\"{i:X}\"\n",
    "        # For clarity in the comment, use \"space\" if the character is a space.\n",
    "        comment = \"space\" if ch == \" \" else ch\n",
    "        lines.append(f\"   'h{index_hex} : tmp{num} = 'h{mapped_hex};    // {comment}\")\n",
    "    lines.append(\"   default : tmp1 = 'h00;\")\n",
    "    lines.append(\"   endcase\\n\")\n",
    "    return \"\\n\".join(lines)\n",
    "\n",
    "# Generate verilog blocks for all sentences\n",
    "verilog_output = []\n",
    "i = 0\n",
    "for sentence in sentences:\n",
    "    # Use a label to identify the sentence (optional)\n",
    "    block_label = f\"Sentence '{sentence}'\"\n",
    "    verilog_output.append(generate_verilog_block(i + 1, sentence, block_label))\n",
    "    i = i + 1\n",
    "\n",
    "# Join all blocks and print the final verilog code.\n",
    "final_verilog = \"\\n\".join(verilog_output)\n",
    "print(final_verilog)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// Generated Verilog Code\n",
      "\n",
      "// Case block for tmp0 representing \"Hello, Fudan!\"\n",
      "always @(cnt_lcd)\n",
      "   case(cnt_lcd[5:1])\n",
      "   'h0 : tmp0 = 'h28;    // H\n",
      "   'h1 : tmp0 = 'h45;    // e\n",
      "   'h2 : tmp0 = 'h4C;    // l\n",
      "   'h3 : tmp0 = 'h4C;    // l\n",
      "   'h4 : tmp0 = 'h4F;    // o\n",
      "   'h5 : tmp0 = 'h0C;    // ,\n",
      "   'h6 : tmp0 = 'h00;    // space\n",
      "   'h7 : tmp0 = 'h26;    // F\n",
      "   'h8 : tmp0 = 'h55;    // u\n",
      "   'h9 : tmp0 = 'h44;    // d\n",
      "   'hA : tmp0 = 'h41;    // a\n",
      "   'hB : tmp0 = 'h4E;    // n\n",
      "   'hC : tmp0 = 'h01;    // !\n",
      "   default : tmp0 = 'h00;\n",
      "   endcase\n",
      "\n",
      "// Case block for tmp1 representing \"My name is Jimmy Wang\"\n",
      "always @(cnt_lcd)\n",
      "   case(cnt_lcd[5:1])\n",
      "   'h0 : tmp1 = 'h2D;    // M\n",
      "   'h1 : tmp1 = 'h59;    // y\n",
      "   'h2 : tmp1 = 'h00;    // space\n",
      "   'h3 : tmp1 = 'h4E;    // n\n",
      "   'h4 : tmp1 = 'h41;    // a\n",
      "   'h5 : tmp1 = 'h4D;    // m\n",
      "   'h6 : tmp1 = 'h45;    // e\n",
      "   'h7 : tmp1 = 'h00;    // space\n",
      "   'h8 : tmp1 = 'h49;    // i\n",
      "   'h9 : tmp1 = 'h53;    // s\n",
      "   'hA : tmp1 = 'h00;    // space\n",
      "   'hB : tmp1 = 'h2A;    // J\n",
      "   'hC : tmp1 = 'h49;    // i\n",
      "   'hD : tmp1 = 'h4D;    // m\n",
      "   'hE : tmp1 = 'h4D;    // m\n",
      "   'hF : tmp1 = 'h59;    // y\n",
      "   'h10 : tmp1 = 'h00;    // space\n",
      "   'h11 : tmp1 = 'h37;    // W\n",
      "   'h12 : tmp1 = 'h41;    // a\n",
      "   'h13 : tmp1 = 'h4E;    // n\n",
      "   'h14 : tmp1 = 'h47;    // g\n",
      "   default : tmp1 = 'h00;\n",
      "   endcase\n",
      "\n",
      "// Case block for tmp2 representing \"or Jun Wei Wang.\"\n",
      "always @(cnt_lcd)\n",
      "   case(cnt_lcd[5:1])\n",
      "   'h0 : tmp2 = 'h4F;    // o\n",
      "   'h1 : tmp2 = 'h52;    // r\n",
      "   'h2 : tmp2 = 'h00;    // space\n",
      "   'h3 : tmp2 = 'h2A;    // J\n",
      "   'h4 : tmp2 = 'h55;    // u\n",
      "   'h5 : tmp2 = 'h4E;    // n\n",
      "   'h6 : tmp2 = 'h00;    // space\n",
      "   'h7 : tmp2 = 'h37;    // W\n",
      "   'h8 : tmp2 = 'h45;    // e\n",
      "   'h9 : tmp2 = 'h49;    // i\n",
      "   'hA : tmp2 = 'h00;    // space\n",
      "   'hB : tmp2 = 'h37;    // W\n",
      "   'hC : tmp2 = 'h41;    // a\n",
      "   'hD : tmp2 = 'h4E;    // n\n",
      "   'hE : tmp2 = 'h47;    // g\n",
      "   'hF : tmp2 = 'h0E;    // .\n",
      "   default : tmp2 = 'h00;\n",
      "   endcase\n",
      "\n",
      "// Case block for tmp3 representing \"From school of Software Eng.!\"\n",
      "always @(cnt_lcd)\n",
      "   case(cnt_lcd[5:1])\n",
      "   'h0 : tmp3 = 'h26;    // F\n",
      "   'h1 : tmp3 = 'h52;    // r\n",
      "   'h2 : tmp3 = 'h4F;    // o\n",
      "   'h3 : tmp3 = 'h4D;    // m\n",
      "   'h4 : tmp3 = 'h00;    // space\n",
      "   'h5 : tmp3 = 'h53;    // s\n",
      "   'h6 : tmp3 = 'h43;    // c\n",
      "   'h7 : tmp3 = 'h48;    // h\n",
      "   'h8 : tmp3 = 'h4F;    // o\n",
      "   'h9 : tmp3 = 'h4F;    // o\n",
      "   'hA : tmp3 = 'h4C;    // l\n",
      "   'hB : tmp3 = 'h00;    // space\n",
      "   'hC : tmp3 = 'h4F;    // o\n",
      "   'hD : tmp3 = 'h46;    // f\n",
      "   'hE : tmp3 = 'h00;    // space\n",
      "   'hF : tmp3 = 'h33;    // S\n",
      "   'h10 : tmp3 = 'h4F;    // o\n",
      "   'h11 : tmp3 = 'h46;    // f\n",
      "   'h12 : tmp3 = 'h54;    // t\n",
      "   'h13 : tmp3 = 'h57;    // w\n",
      "   'h14 : tmp3 = 'h41;    // a\n",
      "   'h15 : tmp3 = 'h52;    // r\n",
      "   'h16 : tmp3 = 'h45;    // e\n",
      "   'h17 : tmp3 = 'h00;    // space\n",
      "   'h18 : tmp3 = 'h25;    // E\n",
      "   'h19 : tmp3 = 'h4E;    // n\n",
      "   'h1A : tmp3 = 'h47;    // g\n",
      "   'h1B : tmp3 = 'h0E;    // .\n",
      "   'h1C : tmp3 = 'h01;    // !\n",
      "   default : tmp3 = 'h00;\n",
      "   endcase\n",
      "\n",
      "\n",
      "// Multiplexer to select the active sentence output\n",
      "always @(posedge clk or posedge rst)\n",
      "   if (rst)\n",
      "       lcd_db <= 0;\n",
      "   else if (lcd_en)\n",
      "       case(sentence_sel)\n",
      "           0 : lcd_db <= tmp0;\n",
      "           1 : lcd_db <= tmp1;\n",
      "           2 : lcd_db <= tmp2;\n",
      "           3 : lcd_db <= tmp3;\n",
      "           default : lcd_db <= 0;\n",
      "       endcase\n",
      "   else\n",
      "       lcd_db <= 0;\n",
      "\n",
      "// Counter and sentence selector update block\n",
      "always @(posedge clk or posedge rst)\n",
      "   if (rst) begin\n",
      "       cnt_lcd <= 0;\n",
      "       sentence_sel <= 0;\n",
      "   end else begin\n",
      "       cnt_lcd <= cnt_lcd + 1;\n",
      "       // When cnt_lcd reaches a maximum, increment sentence_sel\n",
      "       if ((cnt_lcd & 6'b111111) == 6'b111111) begin\n",
      "           if (sentence_sel < 4)\n",
      "               sentence_sel <= sentence_sel + 1;\n",
      "           else\n",
      "               sentence_sel <= 0;\n",
      "       end\n",
      "   end\n"
     ]
    }
   ],
   "source": [
    "# List of sentences to output.\n",
    "sentences = [\n",
    "    \"Hello, Fudan!\",\n",
    "    \"I am CHEN ZI KUN\",\n",
    "    \"21307130004\",\n",
    "]\n",
    "\n",
    "def verilog_case_block(sentence, tmp_name):\n",
    "    \"\"\"\n",
    "    Generate a Verilog always block with a case statement that maps\n",
    "    cnt_lcd[5:1] to the mapped hex values for each character in the sentence.\n",
    "    The mapping subtracts 0x20 from the ASCII code.\n",
    "    \n",
    "    Parameters:\n",
    "      sentence: the string to map.\n",
    "      tmp_name: the Verilog temporary signal name (e.g. \"tmp0\").\n",
    "      \n",
    "    Returns a string containing the Verilog code.\n",
    "    \"\"\"\n",
    "    lines = []\n",
    "    lines.append(f\"// Case block for {tmp_name} representing \\\"{sentence}\\\"\")\n",
    "    lines.append(\"always @(cnt_lcd)\")\n",
    "    lines.append(\"   case(cnt_lcd[5:1])\")\n",
    "    for i, ch in enumerate(sentence):\n",
    "        # Compute mapped value by subtracting 0x20 from the ASCII value.\n",
    "        mapped_val = ord(ch) - 0x20\n",
    "        mapped_hex = f\"{mapped_val:02X}\"\n",
    "        index_hex = f\"{i:X}\"  # index in hex (e.g. 0, 1, 2, ... in hex)\n",
    "        # Use \"space\" as comment if the character is a space.\n",
    "        comment = \"space\" if ch == \" \" else ch\n",
    "        lines.append(f\"   'h{index_hex} : {tmp_name} = 'h{mapped_hex};    // {comment}\")\n",
    "    lines.append(\"   default : \" + tmp_name + \" = 'h00;\")\n",
    "    lines.append(\"   endcase\")\n",
    "    return \"\\n\".join(lines)\n",
    "\n",
    "# Generate a case block for each sentence.\n",
    "verilog_sentences = []\n",
    "for idx, sentence in enumerate(sentences):\n",
    "    tmp_name = f\"tmp{idx}\"\n",
    "    verilog_sentences.append(verilog_case_block(sentence, tmp_name))\n",
    "    verilog_sentences.append(\"\")  # Blank line for separation\n",
    "\n",
    "# Generate the multiplexer block that chooses which sentence to output.\n",
    "mux_lines = []\n",
    "mux_lines.append(\"// Multiplexer to select the active sentence output\")\n",
    "mux_lines.append(\"always @(posedge clk or posedge rst)\")\n",
    "mux_lines.append(\"   if (rst)\")\n",
    "mux_lines.append(\"       lcd_db <= 0;\")\n",
    "mux_lines.append(\"   else if (lcd_en)\")\n",
    "mux_lines.append(\"       case(sentence_sel)\")\n",
    "for idx in range(len(sentences)):\n",
    "    mux_lines.append(f\"           {idx} : lcd_db <= tmp{idx};\")\n",
    "mux_lines.append(\"           default : lcd_db <= 0;\")\n",
    "mux_lines.append(\"       endcase\")\n",
    "mux_lines.append(\"   else\")\n",
    "mux_lines.append(\"       lcd_db <= 0;\")\n",
    "\n",
    "# Generate the clocked counter block that increments cnt_lcd and the sentence selector.\n",
    "counter_lines = []\n",
    "counter_lines.append(\"// Counter and sentence selector update block\")\n",
    "counter_lines.append(\"always @(posedge clk or posedge rst)\")\n",
    "counter_lines.append(\"   if (rst) begin\")\n",
    "counter_lines.append(\"       cnt_lcd <= 0;\")\n",
    "counter_lines.append(\"       sentence_sel <= 0;\")\n",
    "counter_lines.append(\"   end else begin\")\n",
    "counter_lines.append(\"       cnt_lcd <= cnt_lcd + 1;\")\n",
    "counter_lines.append(\"       // When cnt_lcd reaches a maximum, increment sentence_sel\")\n",
    "counter_lines.append(\"       if ((cnt_lcd & 6'b111111) == 6'b111111) begin\")\n",
    "counter_lines.append(f\"           if (sentence_sel < {len(sentences)})\")\n",
    "counter_lines.append(\"               sentence_sel <= sentence_sel + 1;\")\n",
    "counter_lines.append(\"           else\")\n",
    "counter_lines.append(\"               sentence_sel <= 0;\")\n",
    "counter_lines.append(\"       end\")\n",
    "counter_lines.append(\"   end\")\n",
    "\n",
    "# Combine all parts into final Verilog output.\n",
    "final_verilog = \"\\n\\n\".join([\n",
    "    \"// Generated Verilog Code\",\n",
    "    \"\\n\".join(verilog_sentences),\n",
    "    \"\\n\".join(mux_lines),\n",
    "    \"\\n\".join(counter_lines)\n",
    "])\n",
    "\n",
    "print(final_verilog)\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
