Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 31 10:42:47 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: U_MAN_RECEIVER/U_SAMPLER/changed_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_MAN_RECEIVER/U_SAMPLER/initialized_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RESET_DEBOUNCE/button_state_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.391        0.000                      0                 1794        0.096        0.000                      0                 1794        3.750        0.000                       0                   602  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.391        0.000                      0                 1794        0.096        0.000                      0                 1794        3.750        0.000                       0                   602  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 4.023ns (41.876%)  route 5.584ns (58.124%))
  Logic Levels:           12  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[89]/Q
                         net (fo=4, routed)           0.665     6.492    U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[89]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.150     6.642 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_82/O
                         net (fo=4, routed)           0.840     7.482    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_82_n_1
    SLICE_X2Y108         LUT6 (Prop_lut6_I0_O)        0.328     7.810 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_39/O
                         net (fo=3, routed)           0.869     8.679    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_39_n_1
    SLICE_X4Y107         LUT3 (Prop_lut3_I0_O)        0.150     8.829 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_36/O
                         net (fo=3, routed)           0.835     9.664    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_36_n_1
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.354    10.018 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_12/O
                         net (fo=2, routed)           0.659    10.677    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_12_n_1
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.332    11.009 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1/O
                         net (fo=2, routed)           0.412    11.421    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1_n_1
    SLICE_X5Y106         LUT5 (Prop_lut5_I4_O)        0.124    11.545 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.545    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4_n_1
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.946 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.946    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_1
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.280 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[1]
                         net (fo=2, routed)           0.440    12.720    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_7
    SLICE_X6Y108         LUT4 (Prop_lut4_I3_O)        0.303    13.023 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.023    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X6Y108         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.601 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.410    14.010    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.301    14.311 f  U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.455    14.766    U_MAN_RECEIVER/U_RECEIVE_FSM/sfd_detected_reg
    SLICE_X7Y107         LUT5 (Prop_lut5_I3_O)        0.150    14.916 r  U_MAN_RECEIVER/U_RECEIVE_FSM/state[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.916    U_MAN_RECEIVER/U_SFD_FSM/D[0]
    SLICE_X7Y107         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.586    15.008    U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y107         FDRE (Setup_fdre_C_D)        0.075    15.307    U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -14.916    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 3.997ns (42.970%)  route 5.305ns (57.030%))
  Logic Levels:           12  (CARRY4=3 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[89]/Q
                         net (fo=4, routed)           0.665     6.492    U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[89]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.150     6.642 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_82/O
                         net (fo=4, routed)           0.840     7.482    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_82_n_1
    SLICE_X2Y108         LUT6 (Prop_lut6_I0_O)        0.328     7.810 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_39/O
                         net (fo=3, routed)           0.869     8.679    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_39_n_1
    SLICE_X4Y107         LUT3 (Prop_lut3_I0_O)        0.150     8.829 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_36/O
                         net (fo=3, routed)           0.835     9.664    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_36_n_1
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.354    10.018 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_12/O
                         net (fo=2, routed)           0.659    10.677    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_12_n_1
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.332    11.009 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1/O
                         net (fo=2, routed)           0.412    11.421    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1_n_1
    SLICE_X5Y106         LUT5 (Prop_lut5_I4_O)        0.124    11.545 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.545    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4_n_1
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.946 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.946    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_1
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.280 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[1]
                         net (fo=2, routed)           0.440    12.720    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_7
    SLICE_X6Y108         LUT4 (Prop_lut4_I3_O)        0.303    13.023 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.023    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X6Y108         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.601 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.410    14.010    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.301    14.311 f  U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.176    14.487    U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.124    14.611 r  U_MAN_RECEIVER/U_SFD_FSM/cardet_i_1/O
                         net (fo=1, routed)           0.000    14.611    U_MAN_RECEIVER/U_SFD_FSM/n_cardet
    SLICE_X7Y107         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.586    15.008    U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y107         FDRE (Setup_fdre_C_D)        0.032    15.264    U_MAN_RECEIVER/U_SFD_FSM/cardet_reg
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 3.997ns (42.993%)  route 5.300ns (57.007%))
  Logic Levels:           12  (CARRY4=3 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[89]/Q
                         net (fo=4, routed)           0.665     6.492    U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[89]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.150     6.642 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_82/O
                         net (fo=4, routed)           0.840     7.482    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_82_n_1
    SLICE_X2Y108         LUT6 (Prop_lut6_I0_O)        0.328     7.810 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_39/O
                         net (fo=3, routed)           0.869     8.679    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_39_n_1
    SLICE_X4Y107         LUT3 (Prop_lut3_I0_O)        0.150     8.829 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_36/O
                         net (fo=3, routed)           0.835     9.664    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_36_n_1
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.354    10.018 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_12/O
                         net (fo=2, routed)           0.659    10.677    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_12_n_1
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.332    11.009 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1/O
                         net (fo=2, routed)           0.412    11.421    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1_n_1
    SLICE_X5Y106         LUT5 (Prop_lut5_I4_O)        0.124    11.545 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.545    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4_n_1
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.946 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.946    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_1
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.280 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[1]
                         net (fo=2, routed)           0.440    12.720    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_7
    SLICE_X6Y108         LUT4 (Prop_lut4_I3_O)        0.303    13.023 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.023    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X6Y108         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.601 f  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.410    14.010    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.301    14.311 r  U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.171    14.482    U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X7Y107         LUT4 (Prop_lut4_I1_O)        0.124    14.606 r  U_MAN_RECEIVER/U_SFD_FSM/state[0]_i_1__2/O
                         net (fo=1, routed)           0.000    14.606    U_MAN_RECEIVER/U_SFD_FSM/next[0]
    SLICE_X7Y107         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.586    15.008    U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y107         FDRE (Setup_fdre_C_D)        0.031    15.263    U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.766ns (12.190%)  route 5.518ns (87.810%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  U_RESET_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  U_RESET_DEBOUNCE/button_state_reg/Q
                         net (fo=316, routed)         4.239    10.066    U_TRANSMITTER/U_FSM/debounced_reset
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.124    10.190 r  U_TRANSMITTER/U_FSM/Q[3]_i_5/O
                         net (fo=3, routed)           0.799    10.989    U_TRANSMITTER/U_FSM/Q[3]_i_5_n_1
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.124    11.113 r  U_TRANSMITTER/U_FSM/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.480    11.593    U_TRANSMITTER/U_BIT_COUNTER/SR[0]
    SLICE_X6Y86          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.598    15.021    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/C
                         clock pessimism              0.180    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X6Y86          FDRE (Setup_fdre_C_R)       -0.524    14.641    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.766ns (12.190%)  route 5.518ns (87.810%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  U_RESET_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  U_RESET_DEBOUNCE/button_state_reg/Q
                         net (fo=316, routed)         4.239    10.066    U_TRANSMITTER/U_FSM/debounced_reset
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.124    10.190 r  U_TRANSMITTER/U_FSM/Q[3]_i_5/O
                         net (fo=3, routed)           0.799    10.989    U_TRANSMITTER/U_FSM/Q[3]_i_5_n_1
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.124    11.113 r  U_TRANSMITTER/U_FSM/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.480    11.593    U_TRANSMITTER/U_BIT_COUNTER/SR[0]
    SLICE_X6Y86          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.598    15.021    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism              0.180    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X6Y86          FDRE (Setup_fdre_C_R)       -0.524    14.641    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.766ns (12.190%)  route 5.518ns (87.810%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  U_RESET_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  U_RESET_DEBOUNCE/button_state_reg/Q
                         net (fo=316, routed)         4.239    10.066    U_TRANSMITTER/U_FSM/debounced_reset
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.124    10.190 r  U_TRANSMITTER/U_FSM/Q[3]_i_5/O
                         net (fo=3, routed)           0.799    10.989    U_TRANSMITTER/U_FSM/Q[3]_i_5_n_1
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.124    11.113 r  U_TRANSMITTER/U_FSM/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.480    11.593    U_TRANSMITTER/U_BIT_COUNTER/SR[0]
    SLICE_X6Y86          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.598    15.021    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism              0.180    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X6Y86          FDRE (Setup_fdre_C_R)       -0.524    14.641    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.766ns (12.190%)  route 5.518ns (87.810%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  U_RESET_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  U_RESET_DEBOUNCE/button_state_reg/Q
                         net (fo=316, routed)         4.239    10.066    U_TRANSMITTER/U_FSM/debounced_reset
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.124    10.190 r  U_TRANSMITTER/U_FSM/Q[3]_i_5/O
                         net (fo=3, routed)           0.799    10.989    U_TRANSMITTER/U_FSM/Q[3]_i_5_n_1
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.124    11.113 r  U_TRANSMITTER/U_FSM/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.480    11.593    U_TRANSMITTER/U_BIT_COUNTER/SR[0]
    SLICE_X6Y86          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.598    15.021    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism              0.180    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X6Y86          FDRE (Setup_fdre_C_R)       -0.524    14.641    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 0.962ns (15.030%)  route 5.439ns (84.970%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  U_RESET_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  U_RESET_DEBOUNCE/button_state_reg/Q
                         net (fo=316, routed)         2.907     8.734    U_MAN_RECEIVER/U_CORREL_ZERO/debounced_reset
    SLICE_X34Y104        LUT3 (Prop_lut3_I0_O)        0.116     8.850 r  U_MAN_RECEIVER/U_CORREL_ZERO/shreg[15]_i_1/O
                         net (fo=18, routed)          1.941    10.791    U_MAN_RECEIVER/U_SAMP_COUNTER/reset04_out
    SLICE_X4Y113         LUT5 (Prop_lut5_I4_O)        0.328    11.119 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.591    11.710    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X4Y113         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.582    15.004    U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X4Y113         FDRE (Setup_fdre_C_R)       -0.429    14.799    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 0.962ns (15.030%)  route 5.439ns (84.970%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  U_RESET_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  U_RESET_DEBOUNCE/button_state_reg/Q
                         net (fo=316, routed)         2.907     8.734    U_MAN_RECEIVER/U_CORREL_ZERO/debounced_reset
    SLICE_X34Y104        LUT3 (Prop_lut3_I0_O)        0.116     8.850 r  U_MAN_RECEIVER/U_CORREL_ZERO/shreg[15]_i_1/O
                         net (fo=18, routed)          1.941    10.791    U_MAN_RECEIVER/U_SAMP_COUNTER/reset04_out
    SLICE_X4Y113         LUT5 (Prop_lut5_I4_O)        0.328    11.119 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.591    11.710    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X4Y113         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.582    15.004    U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X4Y113         FDRE (Setup_fdre_C_R)       -0.429    14.799    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 0.962ns (15.040%)  route 5.434ns (84.960%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  U_RESET_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  U_RESET_DEBOUNCE/button_state_reg/Q
                         net (fo=316, routed)         2.907     8.734    U_MAN_RECEIVER/U_CORREL_ZERO/debounced_reset
    SLICE_X34Y104        LUT3 (Prop_lut3_I0_O)        0.116     8.850 r  U_MAN_RECEIVER/U_CORREL_ZERO/shreg[15]_i_1/O
                         net (fo=18, routed)          1.941    10.791    U_MAN_RECEIVER/U_SAMP_COUNTER/reset04_out
    SLICE_X4Y113         LUT5 (Prop_lut5_I4_O)        0.328    11.119 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.586    11.706    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X5Y113         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.582    15.004    U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X5Y113         FDRE (Setup_fdre_C_R)       -0.429    14.799    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  3.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_MAN_RECEIVER/U_DATA_REG/shreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_128_191_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.882%)  route 0.142ns (50.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.597     1.516    U_MAN_RECEIVER/U_DATA_REG/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  U_MAN_RECEIVER/U_DATA_REG/shreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_MAN_RECEIVER/U_DATA_REG/shreg_reg[3]/Q
                         net (fo=6, routed)           0.142     1.799    U_FIFO/mem_reg_128_191_3_5/DIA
    SLICE_X2Y103         RAMD64E                                      r  U_FIFO/mem_reg_128_191_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.871     2.036    U_FIFO/mem_reg_128_191_3_5/WCLK
    SLICE_X2Y103         RAMD64E                                      r  U_FIFO/mem_reg_128_191_3_5/RAMA/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y103         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.703    U_FIFO/mem_reg_128_191_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_128_191_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.394%)  route 0.226ns (61.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.598     1.517    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  U_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_FIFO/wp_reg[2]/Q
                         net (fo=72, routed)          0.226     1.885    U_FIFO/mem_reg_128_191_0_2/ADDRD2
    SLICE_X6Y100         RAMD64E                                      r  U_FIFO/mem_reg_128_191_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.868     2.034    U_FIFO/mem_reg_128_191_0_2/WCLK
    SLICE_X6Y100         RAMD64E                                      r  U_FIFO/mem_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y100         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.787    U_FIFO/mem_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_128_191_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.394%)  route 0.226ns (61.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.598     1.517    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  U_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_FIFO/wp_reg[2]/Q
                         net (fo=72, routed)          0.226     1.885    U_FIFO/mem_reg_128_191_0_2/ADDRD2
    SLICE_X6Y100         RAMD64E                                      r  U_FIFO/mem_reg_128_191_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.868     2.034    U_FIFO/mem_reg_128_191_0_2/WCLK
    SLICE_X6Y100         RAMD64E                                      r  U_FIFO/mem_reg_128_191_0_2/RAMB/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y100         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.787    U_FIFO/mem_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_128_191_0_2/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.394%)  route 0.226ns (61.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.598     1.517    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  U_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_FIFO/wp_reg[2]/Q
                         net (fo=72, routed)          0.226     1.885    U_FIFO/mem_reg_128_191_0_2/ADDRD2
    SLICE_X6Y100         RAMD64E                                      r  U_FIFO/mem_reg_128_191_0_2/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.868     2.034    U_FIFO/mem_reg_128_191_0_2/WCLK
    SLICE_X6Y100         RAMD64E                                      r  U_FIFO/mem_reg_128_191_0_2/RAMC/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y100         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.787    U_FIFO/mem_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_128_191_0_2/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.394%)  route 0.226ns (61.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.598     1.517    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  U_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_FIFO/wp_reg[2]/Q
                         net (fo=72, routed)          0.226     1.885    U_FIFO/mem_reg_128_191_0_2/ADDRD2
    SLICE_X6Y100         RAMD64E                                      r  U_FIFO/mem_reg_128_191_0_2/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.868     2.034    U_FIFO/mem_reg_128_191_0_2/WCLK
    SLICE_X6Y100         RAMD64E                                      r  U_FIFO/mem_reg_128_191_0_2/RAMD/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y100         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.787    U_FIFO/mem_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_192_255_3_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.606%)  route 0.198ns (58.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.598     1.517    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  U_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_FIFO/wp_reg[4]/Q
                         net (fo=69, routed)          0.198     1.856    U_FIFO/mem_reg_192_255_3_5/ADDRD4
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_192_255_3_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.872     2.037    U_FIFO/mem_reg_192_255_3_5/WCLK
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_192_255_3_5/RAMA/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.757    U_FIFO/mem_reg_192_255_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_192_255_3_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.606%)  route 0.198ns (58.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.598     1.517    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  U_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_FIFO/wp_reg[4]/Q
                         net (fo=69, routed)          0.198     1.856    U_FIFO/mem_reg_192_255_3_5/ADDRD4
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_192_255_3_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.872     2.037    U_FIFO/mem_reg_192_255_3_5/WCLK
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_192_255_3_5/RAMB/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.757    U_FIFO/mem_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_192_255_3_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.606%)  route 0.198ns (58.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.598     1.517    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  U_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_FIFO/wp_reg[4]/Q
                         net (fo=69, routed)          0.198     1.856    U_FIFO/mem_reg_192_255_3_5/ADDRD4
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_192_255_3_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.872     2.037    U_FIFO/mem_reg_192_255_3_5/WCLK
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_192_255_3_5/RAMC/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.757    U_FIFO/mem_reg_192_255_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_192_255_3_5/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.606%)  route 0.198ns (58.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.598     1.517    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  U_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_FIFO/wp_reg[4]/Q
                         net (fo=69, routed)          0.198     1.856    U_FIFO/mem_reg_192_255_3_5/ADDRD4
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_192_255_3_5/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.872     2.037    U_FIFO/mem_reg_192_255_3_5/WCLK
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_192_255_3_5/RAMD/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.757    U_FIFO/mem_reg_192_255_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_192_255_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.455%)  route 0.169ns (54.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.598     1.517    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  U_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_FIFO/wp_reg[5]/Q
                         net (fo=68, routed)          0.169     1.828    U_FIFO/mem_reg_192_255_3_5/ADDRD5
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_192_255_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.872     2.037    U_FIFO/mem_reg_192_255_3_5/WCLK
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_192_255_3_5/RAMA/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.727    U_FIFO/mem_reg_192_255_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y101    U_ASYNCH_TX/U_BAUD_PULSE/dq1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y101    U_ASYNCH_TX/U_BAUD_PULSE/dq2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y102    U_ASYNCH_TX/U_BAUD_RATE/enb_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y105   U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[51]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y105   U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[52]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y105   U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[53]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y105   U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[54]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y105   U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[55]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y105   U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[56]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y102    U_FIFO/mem_reg_64_127_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y102    U_FIFO/mem_reg_64_127_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y102    U_FIFO/mem_reg_64_127_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y102    U_FIFO/mem_reg_64_127_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y101    U_FIFO/mem_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y101    U_FIFO/mem_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y101    U_FIFO/mem_reg_0_63_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y101    U_FIFO/mem_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y100    U_FIFO/mem_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y100    U_FIFO/mem_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    U_FIFO/mem_reg_128_191_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    U_FIFO/mem_reg_128_191_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    U_FIFO/mem_reg_128_191_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y103    U_FIFO/mem_reg_128_191_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y103    U_FIFO/mem_reg_128_191_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y103    U_FIFO/mem_reg_128_191_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y103    U_FIFO/mem_reg_128_191_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y103    U_FIFO/mem_reg_128_191_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y103    U_FIFO/mem_reg_128_191_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y103    U_FIFO/mem_reg_128_191_7_7/SP/CLK



