

================================================================
== Vitis HLS Report for 'run_test_Pipeline_VITIS_LOOP_72_1'
================================================================
* Date:           Fri Oct 14 18:01:21 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  10.273 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |       34|      562|  0.612 us|  10.116 us|   34|  562|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_72_1  |       32|      560|        33|         33|          4|  0 ~ 16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 33, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 33, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 36 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 37 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%icmp_ln76_22_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln76_22"   --->   Operation 38 'read' 'icmp_ln76_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln76_15_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln76_15"   --->   Operation 39 'read' 'bitcast_ln76_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 40 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%icmp_ln76_19_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln76_19"   --->   Operation 41 'read' 'icmp_ln76_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln76_13_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln76_13"   --->   Operation 42 'read' 'bitcast_ln76_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 43 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%icmp_ln76_15_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln76_15"   --->   Operation 44 'read' 'icmp_ln76_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln76_11_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln76_11"   --->   Operation 45 'read' 'bitcast_ln76_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 46 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%icmp_ln76_14_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln76_14"   --->   Operation 47 'read' 'icmp_ln76_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln76_9_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln76_9"   --->   Operation 48 'read' 'bitcast_ln76_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 49 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%icmp_ln76_11_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln76_11"   --->   Operation 50 'read' 'icmp_ln76_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln76_7_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln76_7"   --->   Operation 51 'read' 'bitcast_ln76_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 52 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%icmp_ln76_7_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln76_7"   --->   Operation 53 'read' 'icmp_ln76_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln76_5_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln76_5"   --->   Operation 54 'read' 'bitcast_ln76_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 55 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%icmp_ln76_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln76_6"   --->   Operation 56 'read' 'icmp_ln76_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln76_3_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln76_3"   --->   Operation 57 'read' 'bitcast_ln76_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 58 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%icmp_ln76_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln76_3"   --->   Operation 59 'read' 'icmp_ln76_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln76_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln76_1"   --->   Operation 60 'read' 'bitcast_ln76_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln76_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln76_1"   --->   Operation 61 'read' 'zext_ln76_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%n_regions_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_regions"   --->   Operation 62 'read' 'n_regions_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i_1"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3.i"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%i = load i8 %i_1"   --->   Operation 65 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln1073 = icmp_ult  i8 %i, i8 %n_regions_read"   --->   Operation 66 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.91ns)   --->   "%add_ln72 = add i8 %i, i8 1" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 67 'add' 'add_ln72' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln72 = br i1 %icmp_ln1073, void %for.cond.cleanup.i.loopexit.exitStub, void %for.body3.i.split" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 68 'br' 'br_ln72' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln1073 = trunc i8 %i"   --->   Operation 69 'trunc' 'trunc_ln1073' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i, i32 1, i32 7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 70 'partselect' 'lshr_ln' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i7 %lshr_ln" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 71 'zext' 'zext_ln76' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.82ns)   --->   "%add_ln76 = add i9 %zext_ln76_1_read, i9 %zext_ln76" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 72 'add' 'add_ln76' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln76, i3 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 73 'bitconcatenate' 'tmp_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i12 %tmp_15" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 74 'zext' 'zext_ln76_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln76_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 75 'getelementptr' 'regions_min_0_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln76_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 76 'getelementptr' 'regions_min_1_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln76_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 77 'getelementptr' 'regions_max_0_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln76_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 78 'getelementptr' 'regions_max_1_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 79 'load' 'regions_min_0_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 80 'load' 'regions_min_1_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln76_1_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 81 'partselect' 'tmp_17' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.55ns)   --->   "%icmp_ln76_2 = icmp_ne  i8 %tmp_17, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 82 'icmp' 'icmp_ln76_2' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 10.2>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 83 'load' 'regions_min_0_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 84 'load' 'regions_min_1_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 85 [1/1] (1.58ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 85 'mux' 'tmp' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %tmp" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 86 'bitcast' 'bitcast_ln76' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 87 'partselect' 'tmp_16' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %bitcast_ln76" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 88 'trunc' 'trunc_ln76' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.55ns)   --->   "%icmp_ln76 = icmp_ne  i8 %tmp_16, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 89 'icmp' 'icmp_ln76' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (2.44ns)   --->   "%icmp_ln76_1 = icmp_eq  i23 %trunc_ln76, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 90 'icmp' 'icmp_ln76_1' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp_ole  i32 %tmp, i32 %p_read_20" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 91 'fcmp' 'tmp_18' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.40>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_2" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 92 'specpipeline' 'specpipeline_ln74' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln73 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln73' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 94 'specloopname' 'specloopname_ln72' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln76_3 = or i12 %tmp_15, i12 1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 95 'or' 'or_ln76_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i12 %or_ln76_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 96 'zext' 'zext_ln76_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%regions_min_0_addr_1 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln76_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 97 'getelementptr' 'regions_min_0_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln76_7 = or i12 %tmp_15, i12 2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 98 'or' 'or_ln76_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i12 %or_ln76_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 99 'zext' 'zext_ln76_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%regions_min_0_addr_2 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln76_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 100 'getelementptr' 'regions_min_0_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln76_11 = or i12 %tmp_15, i12 3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 101 'or' 'or_ln76_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln76_5 = zext i12 %or_ln76_11" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 102 'zext' 'zext_ln76_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%regions_min_0_addr_3 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln76_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 103 'getelementptr' 'regions_min_0_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln76_15 = or i12 %tmp_15, i12 4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 104 'or' 'or_ln76_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln76_6 = zext i12 %or_ln76_15" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 105 'zext' 'zext_ln76_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%regions_min_0_addr_4 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln76_6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 106 'getelementptr' 'regions_min_0_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln76_19 = or i12 %tmp_15, i12 5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 107 'or' 'or_ln76_19' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln76_7 = zext i12 %or_ln76_19" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 108 'zext' 'zext_ln76_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%regions_min_0_addr_5 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln76_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 109 'getelementptr' 'regions_min_0_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln76_23 = or i12 %tmp_15, i12 6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 110 'or' 'or_ln76_23' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln76_8 = zext i12 %or_ln76_23" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 111 'zext' 'zext_ln76_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%regions_min_0_addr_6 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln76_8" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 112 'getelementptr' 'regions_min_0_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln76_27 = or i12 %tmp_15, i12 7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 113 'or' 'or_ln76_27' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln76_9 = zext i12 %or_ln76_27" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 114 'zext' 'zext_ln76_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%regions_min_0_addr_7 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln76_9" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 115 'getelementptr' 'regions_min_0_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%regions_min_1_addr_1 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln76_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 116 'getelementptr' 'regions_min_1_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%regions_min_1_addr_2 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln76_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 117 'getelementptr' 'regions_min_1_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%regions_min_1_addr_3 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln76_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 118 'getelementptr' 'regions_min_1_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%regions_min_1_addr_4 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln76_6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 119 'getelementptr' 'regions_min_1_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%regions_min_1_addr_5 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln76_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 120 'getelementptr' 'regions_min_1_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%regions_min_1_addr_6 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln76_8" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 121 'getelementptr' 'regions_min_1_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%regions_min_1_addr_7 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln76_9" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 122 'getelementptr' 'regions_min_1_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%regions_max_0_addr_1 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln76_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 123 'getelementptr' 'regions_max_0_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%regions_max_0_addr_2 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln76_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 124 'getelementptr' 'regions_max_0_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%regions_max_0_addr_3 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln76_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 125 'getelementptr' 'regions_max_0_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%regions_max_0_addr_4 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln76_6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 126 'getelementptr' 'regions_max_0_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%regions_max_0_addr_5 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln76_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 127 'getelementptr' 'regions_max_0_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%regions_max_0_addr_6 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln76_8" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 128 'getelementptr' 'regions_max_0_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%regions_max_0_addr_7 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln76_9" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 129 'getelementptr' 'regions_max_0_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%regions_max_1_addr_1 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln76_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 130 'getelementptr' 'regions_max_1_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%regions_max_1_addr_2 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln76_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 131 'getelementptr' 'regions_max_1_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%regions_max_1_addr_3 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln76_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 132 'getelementptr' 'regions_max_1_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%regions_max_1_addr_4 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln76_6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 133 'getelementptr' 'regions_max_1_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%regions_max_1_addr_5 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln76_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 134 'getelementptr' 'regions_max_1_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%regions_max_1_addr_6 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln76_8" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 135 'getelementptr' 'regions_max_1_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%regions_max_1_addr_7 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln76_9" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 136 'getelementptr' 'regions_max_1_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%or_ln76 = or i1 %icmp_ln76_1, i1 %icmp_ln76" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 137 'or' 'or_ln76' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%or_ln76_1 = or i1 %icmp_ln76_3_read, i1 %icmp_ln76_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 138 'or' 'or_ln76_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp_ole  i32 %tmp, i32 %p_read_20" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 139 'fcmp' 'tmp_18' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%and_ln76 = and i1 %or_ln76, i1 %or_ln76_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 140 'and' 'and_ln76' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_1 = and i1 %and_ln76, i1 %tmp_18" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 141 'and' 'and_ln76_1' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_1, void %for.inc19.i, void %land.lhs.true.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 142 'br' 'br_ln76' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 143 [2/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 143 'load' 'regions_max_0_load' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 144 [2/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 144 'load' 'regions_max_1_load' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 10.2>
ST_4 : Operation 145 [1/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 145 'load' 'regions_max_0_load' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 146 [1/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 146 'load' 'regions_max_1_load' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 147 [1/1] (1.58ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 147 'mux' 'tmp_1' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln76_2 = bitcast i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 148 'bitcast' 'bitcast_ln76_2' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 149 'partselect' 'tmp_19' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i32 %bitcast_ln76_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 150 'trunc' 'trunc_ln76_1' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (1.55ns)   --->   "%icmp_ln76_4 = icmp_ne  i8 %tmp_19, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 151 'icmp' 'icmp_ln76_4' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (2.44ns)   --->   "%icmp_ln76_5 = icmp_eq  i23 %trunc_ln76_1, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 152 'icmp' 'icmp_ln76_5' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp_oge  i32 %tmp_1, i32 %p_read_20" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 153 'fcmp' 'tmp_20' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_2)   --->   "%or_ln76_2 = or i1 %icmp_ln76_5, i1 %icmp_ln76_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 154 'or' 'or_ln76_2' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp_oge  i32 %tmp_1, i32 %p_read_20" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 155 'fcmp' 'tmp_20' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_2 = and i1 %or_ln76_2, i1 %tmp_20" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 156 'and' 'and_ln76_2' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_2, void %for.inc19.i, void %for.inc.i2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 157 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1)> <Delay = 0.00>
ST_5 : Operation 158 [2/2] (3.25ns)   --->   "%regions_min_0_load_1 = load i12 %regions_min_0_addr_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 158 'load' 'regions_min_0_load_1' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 159 [2/2] (3.25ns)   --->   "%regions_min_1_load_1 = load i12 %regions_min_1_addr_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 159 'load' 'regions_min_1_load_1' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln76_3_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 160 'partselect' 'tmp_22' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (1.55ns)   --->   "%icmp_ln76_10 = icmp_ne  i8 %tmp_22, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 161 'icmp' 'icmp_ln76_10' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.2>
ST_6 : Operation 162 [1/2] (3.25ns)   --->   "%regions_min_0_load_1 = load i12 %regions_min_0_addr_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 162 'load' 'regions_min_0_load_1' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 163 [1/2] (3.25ns)   --->   "%regions_min_1_load_1 = load i12 %regions_min_1_addr_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 163 'load' 'regions_min_1_load_1' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 164 [1/1] (1.58ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_1, i32 %regions_min_1_load_1, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 164 'mux' 'tmp_2' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln76_4 = bitcast i32 %tmp_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 165 'bitcast' 'bitcast_ln76_4' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 166 'partselect' 'tmp_21' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln76_2 = trunc i32 %bitcast_ln76_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 167 'trunc' 'trunc_ln76_2' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (1.55ns)   --->   "%icmp_ln76_8 = icmp_ne  i8 %tmp_21, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 168 'icmp' 'icmp_ln76_8' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (2.44ns)   --->   "%icmp_ln76_9 = icmp_eq  i23 %trunc_ln76_2, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 169 'icmp' 'icmp_ln76_9' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp_ole  i32 %tmp_2, i32 %p_read_19" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 170 'fcmp' 'tmp_23' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.40>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%or_ln76_4 = or i1 %icmp_ln76_9, i1 %icmp_ln76_8" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 171 'or' 'or_ln76_4' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%or_ln76_5 = or i1 %icmp_ln76_6_read, i1 %icmp_ln76_10" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 172 'or' 'or_ln76_5' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp_ole  i32 %tmp_2, i32 %p_read_19" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 173 'fcmp' 'tmp_23' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%and_ln76_3 = and i1 %or_ln76_4, i1 %or_ln76_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 174 'and' 'and_ln76_3' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_4 = and i1 %and_ln76_3, i1 %tmp_23" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 175 'and' 'and_ln76_4' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_4, void %for.inc19.i, void %land.lhs.true.1.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 176 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2)> <Delay = 0.00>
ST_7 : Operation 177 [2/2] (3.25ns)   --->   "%regions_max_0_load_1 = load i12 %regions_max_0_addr_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 177 'load' 'regions_max_0_load_1' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 178 [2/2] (3.25ns)   --->   "%regions_max_1_load_1 = load i12 %regions_max_1_addr_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 178 'load' 'regions_max_1_load_1' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 10.2>
ST_8 : Operation 179 [1/2] (3.25ns)   --->   "%regions_max_0_load_1 = load i12 %regions_max_0_addr_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 179 'load' 'regions_max_0_load_1' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 180 [1/2] (3.25ns)   --->   "%regions_max_1_load_1 = load i12 %regions_max_1_addr_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 180 'load' 'regions_max_1_load_1' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 181 [1/1] (1.58ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_1, i32 %regions_max_1_load_1, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 181 'mux' 'tmp_3' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln76_6 = bitcast i32 %tmp_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 182 'bitcast' 'bitcast_ln76_6' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 183 'partselect' 'tmp_24' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln76_3 = trunc i32 %bitcast_ln76_6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 184 'trunc' 'trunc_ln76_3' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (1.55ns)   --->   "%icmp_ln76_12 = icmp_ne  i8 %tmp_24, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 185 'icmp' 'icmp_ln76_12' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (2.44ns)   --->   "%icmp_ln76_13 = icmp_eq  i23 %trunc_ln76_3, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 186 'icmp' 'icmp_ln76_13' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [2/2] (5.43ns)   --->   "%tmp_25 = fcmp_oge  i32 %tmp_3, i32 %p_read_19" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 187 'fcmp' 'tmp_25' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.40>
ST_9 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_5)   --->   "%or_ln76_6 = or i1 %icmp_ln76_13, i1 %icmp_ln76_12" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 188 'or' 'or_ln76_6' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/2] (5.43ns)   --->   "%tmp_25 = fcmp_oge  i32 %tmp_3, i32 %p_read_19" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 189 'fcmp' 'tmp_25' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_5 = and i1 %or_ln76_6, i1 %tmp_25" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 190 'and' 'and_ln76_5' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_5, void %for.inc19.i, void %for.inc.1.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 191 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4)> <Delay = 0.00>
ST_9 : Operation 192 [2/2] (3.25ns)   --->   "%regions_min_0_load_2 = load i12 %regions_min_0_addr_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 192 'load' 'regions_min_0_load_2' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 193 [2/2] (3.25ns)   --->   "%regions_min_1_load_2 = load i12 %regions_min_1_addr_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 193 'load' 'regions_min_1_load_2' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln76_5_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 194 'partselect' 'tmp_27' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (1.55ns)   --->   "%icmp_ln76_18 = icmp_ne  i8 %tmp_27, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 195 'icmp' 'icmp_ln76_18' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.2>
ST_10 : Operation 196 [1/2] (3.25ns)   --->   "%regions_min_0_load_2 = load i12 %regions_min_0_addr_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 196 'load' 'regions_min_0_load_2' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 197 [1/2] (3.25ns)   --->   "%regions_min_1_load_2 = load i12 %regions_min_1_addr_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 197 'load' 'regions_min_1_load_2' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 198 [1/1] (1.58ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_2, i32 %regions_min_1_load_2, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 198 'mux' 'tmp_4' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln76_8 = bitcast i32 %tmp_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 199 'bitcast' 'bitcast_ln76_8' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_8, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 200 'partselect' 'tmp_26' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln76_4 = trunc i32 %bitcast_ln76_8" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 201 'trunc' 'trunc_ln76_4' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (1.55ns)   --->   "%icmp_ln76_16 = icmp_ne  i8 %tmp_26, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 202 'icmp' 'icmp_ln76_16' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (2.44ns)   --->   "%icmp_ln76_17 = icmp_eq  i23 %trunc_ln76_4, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 203 'icmp' 'icmp_ln76_17' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [2/2] (5.43ns)   --->   "%tmp_28 = fcmp_ole  i32 %tmp_4, i32 %p_read_18" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 204 'fcmp' 'tmp_28' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.40>
ST_11 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_7)   --->   "%or_ln76_8 = or i1 %icmp_ln76_17, i1 %icmp_ln76_16" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 205 'or' 'or_ln76_8' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_7)   --->   "%or_ln76_9 = or i1 %icmp_ln76_7_read, i1 %icmp_ln76_18" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 206 'or' 'or_ln76_9' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [1/2] (5.43ns)   --->   "%tmp_28 = fcmp_ole  i32 %tmp_4, i32 %p_read_18" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 207 'fcmp' 'tmp_28' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_7)   --->   "%and_ln76_6 = and i1 %or_ln76_8, i1 %or_ln76_9" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 208 'and' 'and_ln76_6' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 209 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_7 = and i1 %and_ln76_6, i1 %tmp_28" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 209 'and' 'and_ln76_7' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_7, void %for.inc19.i, void %land.lhs.true.2.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 210 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5)> <Delay = 0.00>
ST_11 : Operation 211 [2/2] (3.25ns)   --->   "%regions_max_0_load_2 = load i12 %regions_max_0_addr_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 211 'load' 'regions_max_0_load_2' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 212 [2/2] (3.25ns)   --->   "%regions_max_1_load_2 = load i12 %regions_max_1_addr_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 212 'load' 'regions_max_1_load_2' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 10.2>
ST_12 : Operation 213 [1/2] (3.25ns)   --->   "%regions_max_0_load_2 = load i12 %regions_max_0_addr_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 213 'load' 'regions_max_0_load_2' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 214 [1/2] (3.25ns)   --->   "%regions_max_1_load_2 = load i12 %regions_max_1_addr_2" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 214 'load' 'regions_max_1_load_2' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 215 [1/1] (1.58ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_2, i32 %regions_max_1_load_2, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 215 'mux' 'tmp_5' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln76_10 = bitcast i32 %tmp_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 216 'bitcast' 'bitcast_ln76_10' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_10, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 217 'partselect' 'tmp_29' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln76_5 = trunc i32 %bitcast_ln76_10" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 218 'trunc' 'trunc_ln76_5' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (1.55ns)   --->   "%icmp_ln76_20 = icmp_ne  i8 %tmp_29, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 219 'icmp' 'icmp_ln76_20' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [1/1] (2.44ns)   --->   "%icmp_ln76_21 = icmp_eq  i23 %trunc_ln76_5, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 220 'icmp' 'icmp_ln76_21' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [2/2] (5.43ns)   --->   "%tmp_30 = fcmp_oge  i32 %tmp_5, i32 %p_read_18" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 221 'fcmp' 'tmp_30' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.40>
ST_13 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_8)   --->   "%or_ln76_10 = or i1 %icmp_ln76_21, i1 %icmp_ln76_20" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 222 'or' 'or_ln76_10' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [1/2] (5.43ns)   --->   "%tmp_30 = fcmp_oge  i32 %tmp_5, i32 %p_read_18" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 223 'fcmp' 'tmp_30' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_8 = and i1 %or_ln76_10, i1 %tmp_30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 224 'and' 'and_ln76_8' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_8, void %for.inc19.i, void %for.inc.2.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 225 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7)> <Delay = 0.00>
ST_13 : Operation 226 [2/2] (3.25ns)   --->   "%regions_min_0_load_3 = load i12 %regions_min_0_addr_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 226 'load' 'regions_min_0_load_3' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 227 [2/2] (3.25ns)   --->   "%regions_min_1_load_3 = load i12 %regions_min_1_addr_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 227 'load' 'regions_min_1_load_3' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln76_7_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 228 'partselect' 'tmp_32' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (1.55ns)   --->   "%icmp_ln76_25 = icmp_ne  i8 %tmp_32, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 229 'icmp' 'icmp_ln76_25' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 10.2>
ST_14 : Operation 230 [1/2] (3.25ns)   --->   "%regions_min_0_load_3 = load i12 %regions_min_0_addr_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 230 'load' 'regions_min_0_load_3' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 231 [1/2] (3.25ns)   --->   "%regions_min_1_load_3 = load i12 %regions_min_1_addr_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 231 'load' 'regions_min_1_load_3' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 232 [1/1] (1.58ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_3, i32 %regions_min_1_load_3, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 232 'mux' 'tmp_6' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln76_12 = bitcast i32 %tmp_6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 233 'bitcast' 'bitcast_ln76_12' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_12, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 234 'partselect' 'tmp_31' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln76_6 = trunc i32 %bitcast_ln76_12" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 235 'trunc' 'trunc_ln76_6' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (1.55ns)   --->   "%icmp_ln76_23 = icmp_ne  i8 %tmp_31, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 236 'icmp' 'icmp_ln76_23' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (2.44ns)   --->   "%icmp_ln76_24 = icmp_eq  i23 %trunc_ln76_6, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 237 'icmp' 'icmp_ln76_24' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [2/2] (5.43ns)   --->   "%tmp_33 = fcmp_ole  i32 %tmp_6, i32 %p_read_17" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 238 'fcmp' 'tmp_33' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.40>
ST_15 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_10)   --->   "%or_ln76_12 = or i1 %icmp_ln76_24, i1 %icmp_ln76_23" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 239 'or' 'or_ln76_12' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_10)   --->   "%or_ln76_13 = or i1 %icmp_ln76_11_read, i1 %icmp_ln76_25" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 240 'or' 'or_ln76_13' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 241 [1/2] (5.43ns)   --->   "%tmp_33 = fcmp_ole  i32 %tmp_6, i32 %p_read_17" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 241 'fcmp' 'tmp_33' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_10)   --->   "%and_ln76_9 = and i1 %or_ln76_12, i1 %or_ln76_13" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 242 'and' 'and_ln76_9' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_10 = and i1 %and_ln76_9, i1 %tmp_33" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 243 'and' 'and_ln76_10' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_10, void %for.inc19.i, void %land.lhs.true.3.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 244 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8)> <Delay = 0.00>
ST_15 : Operation 245 [2/2] (3.25ns)   --->   "%regions_max_0_load_3 = load i12 %regions_max_0_addr_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 245 'load' 'regions_max_0_load_3' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 246 [2/2] (3.25ns)   --->   "%regions_max_1_load_3 = load i12 %regions_max_1_addr_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 246 'load' 'regions_max_1_load_3' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 10.2>
ST_16 : Operation 247 [1/2] (3.25ns)   --->   "%regions_max_0_load_3 = load i12 %regions_max_0_addr_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 247 'load' 'regions_max_0_load_3' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 248 [1/2] (3.25ns)   --->   "%regions_max_1_load_3 = load i12 %regions_max_1_addr_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 248 'load' 'regions_max_1_load_3' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 249 [1/1] (1.58ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_3, i32 %regions_max_1_load_3, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 249 'mux' 'tmp_7' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%bitcast_ln76_14 = bitcast i32 %tmp_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 250 'bitcast' 'bitcast_ln76_14' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_14, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 251 'partselect' 'tmp_34' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 0.00>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln76_7 = trunc i32 %bitcast_ln76_14" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 252 'trunc' 'trunc_ln76_7' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (1.55ns)   --->   "%icmp_ln76_26 = icmp_ne  i8 %tmp_34, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 253 'icmp' 'icmp_ln76_26' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (2.44ns)   --->   "%icmp_ln76_27 = icmp_eq  i23 %trunc_ln76_7, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 254 'icmp' 'icmp_ln76_27' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [2/2] (5.43ns)   --->   "%tmp_35 = fcmp_oge  i32 %tmp_7, i32 %p_read_17" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 255 'fcmp' 'tmp_35' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.40>
ST_17 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_11)   --->   "%or_ln76_14 = or i1 %icmp_ln76_27, i1 %icmp_ln76_26" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 256 'or' 'or_ln76_14' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 257 [1/2] (5.43ns)   --->   "%tmp_35 = fcmp_oge  i32 %tmp_7, i32 %p_read_17" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 257 'fcmp' 'tmp_35' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_11 = and i1 %or_ln76_14, i1 %tmp_35" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 258 'and' 'and_ln76_11' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_11, void %for.inc19.i, void %for.inc.3.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 259 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10)> <Delay = 0.00>
ST_17 : Operation 260 [2/2] (3.25ns)   --->   "%regions_min_0_load_4 = load i12 %regions_min_0_addr_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 260 'load' 'regions_min_0_load_4' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 261 [2/2] (3.25ns)   --->   "%regions_min_1_load_4 = load i12 %regions_min_1_addr_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 261 'load' 'regions_min_1_load_4' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln76_9_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 262 'partselect' 'tmp_37' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (1.55ns)   --->   "%icmp_ln76_30 = icmp_ne  i8 %tmp_37, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 263 'icmp' 'icmp_ln76_30' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.2>
ST_18 : Operation 264 [1/2] (3.25ns)   --->   "%regions_min_0_load_4 = load i12 %regions_min_0_addr_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 264 'load' 'regions_min_0_load_4' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 265 [1/2] (3.25ns)   --->   "%regions_min_1_load_4 = load i12 %regions_min_1_addr_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 265 'load' 'regions_min_1_load_4' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 266 [1/1] (1.58ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_4, i32 %regions_min_1_load_4, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 266 'mux' 'tmp_8' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln76_16 = bitcast i32 %tmp_8" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 267 'bitcast' 'bitcast_ln76_16' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_16, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 268 'partselect' 'tmp_36' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln76_8 = trunc i32 %bitcast_ln76_16" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 269 'trunc' 'trunc_ln76_8' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (1.55ns)   --->   "%icmp_ln76_28 = icmp_ne  i8 %tmp_36, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 270 'icmp' 'icmp_ln76_28' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 271 [1/1] (2.44ns)   --->   "%icmp_ln76_29 = icmp_eq  i23 %trunc_ln76_8, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 271 'icmp' 'icmp_ln76_29' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 272 [2/2] (5.43ns)   --->   "%tmp_38 = fcmp_ole  i32 %tmp_8, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 272 'fcmp' 'tmp_38' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.40>
ST_19 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_13)   --->   "%or_ln76_16 = or i1 %icmp_ln76_29, i1 %icmp_ln76_28" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 273 'or' 'or_ln76_16' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_13)   --->   "%or_ln76_17 = or i1 %icmp_ln76_14_read, i1 %icmp_ln76_30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 274 'or' 'or_ln76_17' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 275 [1/2] (5.43ns)   --->   "%tmp_38 = fcmp_ole  i32 %tmp_8, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 275 'fcmp' 'tmp_38' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_13)   --->   "%and_ln76_12 = and i1 %or_ln76_16, i1 %or_ln76_17" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 276 'and' 'and_ln76_12' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 277 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_13 = and i1 %and_ln76_12, i1 %tmp_38" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 277 'and' 'and_ln76_13' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_13, void %for.inc19.i, void %land.lhs.true.4.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 278 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11)> <Delay = 0.00>
ST_19 : Operation 279 [2/2] (3.25ns)   --->   "%regions_max_0_load_4 = load i12 %regions_max_0_addr_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 279 'load' 'regions_max_0_load_4' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 280 [2/2] (3.25ns)   --->   "%regions_max_1_load_4 = load i12 %regions_max_1_addr_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 280 'load' 'regions_max_1_load_4' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 10.2>
ST_20 : Operation 281 [1/2] (3.25ns)   --->   "%regions_max_0_load_4 = load i12 %regions_max_0_addr_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 281 'load' 'regions_max_0_load_4' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 282 [1/2] (3.25ns)   --->   "%regions_max_1_load_4 = load i12 %regions_max_1_addr_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 282 'load' 'regions_max_1_load_4' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 283 [1/1] (1.58ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_4, i32 %regions_max_1_load_4, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 283 'mux' 'tmp_9' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln76_17 = bitcast i32 %tmp_9" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 284 'bitcast' 'bitcast_ln76_17' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 0.00>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_17, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 285 'partselect' 'tmp_39' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln76_9 = trunc i32 %bitcast_ln76_17" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 286 'trunc' 'trunc_ln76_9' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 0.00>
ST_20 : Operation 287 [1/1] (1.55ns)   --->   "%icmp_ln76_31 = icmp_ne  i8 %tmp_39, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 287 'icmp' 'icmp_ln76_31' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 288 [1/1] (2.44ns)   --->   "%icmp_ln76_32 = icmp_eq  i23 %trunc_ln76_9, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 288 'icmp' 'icmp_ln76_32' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 289 [2/2] (5.43ns)   --->   "%tmp_40 = fcmp_oge  i32 %tmp_9, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 289 'fcmp' 'tmp_40' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.40>
ST_21 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_14)   --->   "%or_ln76_18 = or i1 %icmp_ln76_32, i1 %icmp_ln76_31" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 290 'or' 'or_ln76_18' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 291 [1/2] (5.43ns)   --->   "%tmp_40 = fcmp_oge  i32 %tmp_9, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 291 'fcmp' 'tmp_40' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 292 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_14 = and i1 %or_ln76_18, i1 %tmp_40" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 292 'and' 'and_ln76_14' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_14, void %for.inc19.i, void %for.inc.4.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 293 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13)> <Delay = 0.00>
ST_21 : Operation 294 [2/2] (3.25ns)   --->   "%regions_min_0_load_5 = load i12 %regions_min_0_addr_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 294 'load' 'regions_min_0_load_5' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 295 [2/2] (3.25ns)   --->   "%regions_min_1_load_5 = load i12 %regions_min_1_addr_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 295 'load' 'regions_min_1_load_5' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln76_11_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 296 'partselect' 'tmp_42' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (1.55ns)   --->   "%icmp_ln76_35 = icmp_ne  i8 %tmp_42, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 297 'icmp' 'icmp_ln76_35' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.2>
ST_22 : Operation 298 [1/2] (3.25ns)   --->   "%regions_min_0_load_5 = load i12 %regions_min_0_addr_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 298 'load' 'regions_min_0_load_5' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 299 [1/2] (3.25ns)   --->   "%regions_min_1_load_5 = load i12 %regions_min_1_addr_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 299 'load' 'regions_min_1_load_5' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 300 [1/1] (1.58ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_5, i32 %regions_min_1_load_5, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 300 'mux' 'tmp_s' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln76_18 = bitcast i32 %tmp_s" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 301 'bitcast' 'bitcast_ln76_18' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 0.00>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_18, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 302 'partselect' 'tmp_41' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 0.00>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln76_10 = trunc i32 %bitcast_ln76_18" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 303 'trunc' 'trunc_ln76_10' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (1.55ns)   --->   "%icmp_ln76_33 = icmp_ne  i8 %tmp_41, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 304 'icmp' 'icmp_ln76_33' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 305 [1/1] (2.44ns)   --->   "%icmp_ln76_34 = icmp_eq  i23 %trunc_ln76_10, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 305 'icmp' 'icmp_ln76_34' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 306 [2/2] (5.43ns)   --->   "%tmp_43 = fcmp_ole  i32 %tmp_s, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 306 'fcmp' 'tmp_43' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.40>
ST_23 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_16)   --->   "%or_ln76_20 = or i1 %icmp_ln76_34, i1 %icmp_ln76_33" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 307 'or' 'or_ln76_20' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_16)   --->   "%or_ln76_21 = or i1 %icmp_ln76_15_read, i1 %icmp_ln76_35" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 308 'or' 'or_ln76_21' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 309 [1/2] (5.43ns)   --->   "%tmp_43 = fcmp_ole  i32 %tmp_s, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 309 'fcmp' 'tmp_43' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_16)   --->   "%and_ln76_15 = and i1 %or_ln76_20, i1 %or_ln76_21" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 310 'and' 'and_ln76_15' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_16 = and i1 %and_ln76_15, i1 %tmp_43" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 311 'and' 'and_ln76_16' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_16, void %for.inc19.i, void %land.lhs.true.5.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 312 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14)> <Delay = 0.00>
ST_23 : Operation 313 [2/2] (3.25ns)   --->   "%regions_max_0_load_5 = load i12 %regions_max_0_addr_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 313 'load' 'regions_max_0_load_5' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 314 [2/2] (3.25ns)   --->   "%regions_max_1_load_5 = load i12 %regions_max_1_addr_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 314 'load' 'regions_max_1_load_5' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 10.2>
ST_24 : Operation 315 [1/2] (3.25ns)   --->   "%regions_max_0_load_5 = load i12 %regions_max_0_addr_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 315 'load' 'regions_max_0_load_5' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 316 [1/2] (3.25ns)   --->   "%regions_max_1_load_5 = load i12 %regions_max_1_addr_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 316 'load' 'regions_max_1_load_5' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 317 [1/1] (1.58ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_5, i32 %regions_max_1_load_5, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 317 'mux' 'tmp_10' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln76_19 = bitcast i32 %tmp_10" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 318 'bitcast' 'bitcast_ln76_19' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 0.00>
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_19, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 319 'partselect' 'tmp_44' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 0.00>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln76_11 = trunc i32 %bitcast_ln76_19" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 320 'trunc' 'trunc_ln76_11' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (1.55ns)   --->   "%icmp_ln76_36 = icmp_ne  i8 %tmp_44, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 321 'icmp' 'icmp_ln76_36' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 322 [1/1] (2.44ns)   --->   "%icmp_ln76_37 = icmp_eq  i23 %trunc_ln76_11, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 322 'icmp' 'icmp_ln76_37' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 323 [2/2] (5.43ns)   --->   "%tmp_45 = fcmp_oge  i32 %tmp_10, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 323 'fcmp' 'tmp_45' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.40>
ST_25 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_17)   --->   "%or_ln76_22 = or i1 %icmp_ln76_37, i1 %icmp_ln76_36" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 324 'or' 'or_ln76_22' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 325 [1/2] (5.43ns)   --->   "%tmp_45 = fcmp_oge  i32 %tmp_10, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 325 'fcmp' 'tmp_45' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 326 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_17 = and i1 %or_ln76_22, i1 %tmp_45" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 326 'and' 'and_ln76_17' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_17, void %for.inc19.i, void %for.inc.5.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 327 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16)> <Delay = 0.00>
ST_25 : Operation 328 [2/2] (3.25ns)   --->   "%regions_min_0_load_6 = load i12 %regions_min_0_addr_6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 328 'load' 'regions_min_0_load_6' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 329 [2/2] (3.25ns)   --->   "%regions_min_1_load_6 = load i12 %regions_min_1_addr_6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 329 'load' 'regions_min_1_load_6' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln76_13_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 330 'partselect' 'tmp_47' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 0.00>
ST_25 : Operation 331 [1/1] (1.55ns)   --->   "%icmp_ln76_40 = icmp_ne  i8 %tmp_47, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 331 'icmp' 'icmp_ln76_40' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.2>
ST_26 : Operation 332 [1/2] (3.25ns)   --->   "%regions_min_0_load_6 = load i12 %regions_min_0_addr_6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 332 'load' 'regions_min_0_load_6' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 333 [1/2] (3.25ns)   --->   "%regions_min_1_load_6 = load i12 %regions_min_1_addr_6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 333 'load' 'regions_min_1_load_6' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 334 [1/1] (1.58ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_6, i32 %regions_min_1_load_6, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 334 'mux' 'tmp_11' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln76_20 = bitcast i32 %tmp_11" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 335 'bitcast' 'bitcast_ln76_20' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 0.00>
ST_26 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_20, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 336 'partselect' 'tmp_46' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 0.00>
ST_26 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln76_12 = trunc i32 %bitcast_ln76_20" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 337 'trunc' 'trunc_ln76_12' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 0.00>
ST_26 : Operation 338 [1/1] (1.55ns)   --->   "%icmp_ln76_38 = icmp_ne  i8 %tmp_46, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 338 'icmp' 'icmp_ln76_38' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 339 [1/1] (2.44ns)   --->   "%icmp_ln76_39 = icmp_eq  i23 %trunc_ln76_12, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 339 'icmp' 'icmp_ln76_39' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 340 [2/2] (5.43ns)   --->   "%tmp_48 = fcmp_ole  i32 %tmp_11, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 340 'fcmp' 'tmp_48' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.40>
ST_27 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_19)   --->   "%or_ln76_24 = or i1 %icmp_ln76_39, i1 %icmp_ln76_38" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 341 'or' 'or_ln76_24' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_19)   --->   "%or_ln76_25 = or i1 %icmp_ln76_19_read, i1 %icmp_ln76_40" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 342 'or' 'or_ln76_25' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 343 [1/2] (5.43ns)   --->   "%tmp_48 = fcmp_ole  i32 %tmp_11, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 343 'fcmp' 'tmp_48' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_19)   --->   "%and_ln76_18 = and i1 %or_ln76_24, i1 %or_ln76_25" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 344 'and' 'and_ln76_18' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 345 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_19 = and i1 %and_ln76_18, i1 %tmp_48" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 345 'and' 'and_ln76_19' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_19, void %for.inc19.i, void %land.lhs.true.6.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 346 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17)> <Delay = 0.00>
ST_27 : Operation 347 [2/2] (3.25ns)   --->   "%regions_max_0_load_6 = load i12 %regions_max_0_addr_6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 347 'load' 'regions_max_0_load_6' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 348 [2/2] (3.25ns)   --->   "%regions_max_1_load_6 = load i12 %regions_max_1_addr_6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 348 'load' 'regions_max_1_load_6' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 10.2>
ST_28 : Operation 349 [1/2] (3.25ns)   --->   "%regions_max_0_load_6 = load i12 %regions_max_0_addr_6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 349 'load' 'regions_max_0_load_6' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 350 [1/2] (3.25ns)   --->   "%regions_max_1_load_6 = load i12 %regions_max_1_addr_6" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 350 'load' 'regions_max_1_load_6' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 351 [1/1] (1.58ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_6, i32 %regions_max_1_load_6, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 351 'mux' 'tmp_12' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln76_21 = bitcast i32 %tmp_12" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 352 'bitcast' 'bitcast_ln76_21' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 0.00>
ST_28 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_21, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 353 'partselect' 'tmp_49' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 0.00>
ST_28 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln76_13 = trunc i32 %bitcast_ln76_21" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 354 'trunc' 'trunc_ln76_13' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 0.00>
ST_28 : Operation 355 [1/1] (1.55ns)   --->   "%icmp_ln76_41 = icmp_ne  i8 %tmp_49, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 355 'icmp' 'icmp_ln76_41' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 356 [1/1] (2.44ns)   --->   "%icmp_ln76_42 = icmp_eq  i23 %trunc_ln76_13, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 356 'icmp' 'icmp_ln76_42' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 357 [2/2] (5.43ns)   --->   "%tmp_50 = fcmp_oge  i32 %tmp_12, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 357 'fcmp' 'tmp_50' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.40>
ST_29 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_20)   --->   "%or_ln76_26 = or i1 %icmp_ln76_42, i1 %icmp_ln76_41" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 358 'or' 'or_ln76_26' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 359 [1/2] (5.43ns)   --->   "%tmp_50 = fcmp_oge  i32 %tmp_12, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 359 'fcmp' 'tmp_50' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 360 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_20 = and i1 %or_ln76_26, i1 %tmp_50" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 360 'and' 'and_ln76_20' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_20, void %for.inc19.i, void %for.inc.6.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 361 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19)> <Delay = 0.00>
ST_29 : Operation 362 [2/2] (3.25ns)   --->   "%regions_min_0_load_7 = load i12 %regions_min_0_addr_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 362 'load' 'regions_min_0_load_7' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 363 [2/2] (3.25ns)   --->   "%regions_min_1_load_7 = load i12 %regions_min_1_addr_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 363 'load' 'regions_min_1_load_7' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln76_15_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 364 'partselect' 'tmp_52' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 0.00>
ST_29 : Operation 365 [1/1] (1.55ns)   --->   "%icmp_ln76_45 = icmp_ne  i8 %tmp_52, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 365 'icmp' 'icmp_ln76_45' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.2>
ST_30 : Operation 366 [1/2] (3.25ns)   --->   "%regions_min_0_load_7 = load i12 %regions_min_0_addr_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 366 'load' 'regions_min_0_load_7' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 367 [1/2] (3.25ns)   --->   "%regions_min_1_load_7 = load i12 %regions_min_1_addr_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 367 'load' 'regions_min_1_load_7' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 368 [1/1] (1.58ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_7, i32 %regions_min_1_load_7, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 368 'mux' 'tmp_13' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln76_22 = bitcast i32 %tmp_13" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 369 'bitcast' 'bitcast_ln76_22' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 0.00>
ST_30 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_22, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 370 'partselect' 'tmp_51' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 0.00>
ST_30 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln76_14 = trunc i32 %bitcast_ln76_22" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 371 'trunc' 'trunc_ln76_14' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 0.00>
ST_30 : Operation 372 [1/1] (1.55ns)   --->   "%icmp_ln76_43 = icmp_ne  i8 %tmp_51, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 372 'icmp' 'icmp_ln76_43' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 373 [1/1] (2.44ns)   --->   "%icmp_ln76_44 = icmp_eq  i23 %trunc_ln76_14, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 373 'icmp' 'icmp_ln76_44' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 374 [2/2] (5.43ns)   --->   "%tmp_53 = fcmp_ole  i32 %tmp_13, i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 374 'fcmp' 'tmp_53' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.40>
ST_31 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_22)   --->   "%or_ln76_28 = or i1 %icmp_ln76_44, i1 %icmp_ln76_43" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 375 'or' 'or_ln76_28' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_22)   --->   "%or_ln76_29 = or i1 %icmp_ln76_22_read, i1 %icmp_ln76_45" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 376 'or' 'or_ln76_29' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 377 [1/2] (5.43ns)   --->   "%tmp_53 = fcmp_ole  i32 %tmp_13, i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 377 'fcmp' 'tmp_53' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_22)   --->   "%and_ln76_21 = and i1 %or_ln76_28, i1 %or_ln76_29" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 378 'and' 'and_ln76_21' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 379 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_22 = and i1 %and_ln76_21, i1 %tmp_53" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 379 'and' 'and_ln76_22' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76_22, void %for.inc19.i, void %land.lhs.true.7.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 380 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20)> <Delay = 0.00>
ST_31 : Operation 381 [2/2] (3.25ns)   --->   "%regions_max_0_load_7 = load i12 %regions_max_0_addr_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 381 'load' 'regions_max_0_load_7' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 382 [2/2] (3.25ns)   --->   "%regions_max_1_load_7 = load i12 %regions_max_1_addr_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 382 'load' 'regions_max_1_load_7' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 10.2>
ST_32 : Operation 383 [1/2] (3.25ns)   --->   "%regions_max_0_load_7 = load i12 %regions_max_0_addr_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 383 'load' 'regions_max_0_load_7' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 384 [1/2] (3.25ns)   --->   "%regions_max_1_load_7 = load i12 %regions_max_1_addr_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 384 'load' 'regions_max_1_load_7' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 385 [1/1] (1.58ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_7, i32 %regions_max_1_load_7, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 385 'mux' 'tmp_14' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln76_23 = bitcast i32 %tmp_14" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 386 'bitcast' 'bitcast_ln76_23' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 0.00>
ST_32 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_23, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 387 'partselect' 'tmp_54' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 0.00>
ST_32 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln76_15 = trunc i32 %bitcast_ln76_23" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 388 'trunc' 'trunc_ln76_15' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 0.00>
ST_32 : Operation 389 [1/1] (1.55ns)   --->   "%icmp_ln76_46 = icmp_ne  i8 %tmp_54, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 389 'icmp' 'icmp_ln76_46' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 390 [1/1] (2.44ns)   --->   "%icmp_ln76_47 = icmp_eq  i23 %trunc_ln76_15, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 390 'icmp' 'icmp_ln76_47' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 391 [2/2] (5.43ns)   --->   "%tmp_55 = fcmp_oge  i32 %tmp_14, i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 391 'fcmp' 'tmp_55' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.99>
ST_33 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_23)   --->   "%or_ln76_30 = or i1 %icmp_ln76_47, i1 %icmp_ln76_46" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 392 'or' 'or_ln76_30' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 393 [1/2] (5.43ns)   --->   "%tmp_55 = fcmp_oge  i32 %tmp_14, i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 393 'fcmp' 'tmp_55' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 394 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76_23 = and i1 %or_ln76_30, i1 %tmp_55" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 394 'and' 'and_ln76_23' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 395 [1/1] (1.58ns)   --->   "%br_ln76 = br i1 %and_ln76_23, void %for.inc19.i, void %for.cond.cleanup.i.loopexit.exitStub" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 395 'br' 'br_ln76' <Predicate = (icmp_ln1073 & and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22)> <Delay = 1.58>
ST_33 : Operation 396 [1/1] (1.58ns)   --->   "%store_ln72 = store i8 %add_ln72, i8 %i_1" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 396 'store' 'store_ln72' <Predicate = (icmp_ln1073 & !and_ln76_23) | (icmp_ln1073 & !and_ln76_22) | (icmp_ln1073 & !and_ln76_20) | (icmp_ln1073 & !and_ln76_19) | (icmp_ln1073 & !and_ln76_17) | (icmp_ln1073 & !and_ln76_16) | (icmp_ln1073 & !and_ln76_14) | (icmp_ln1073 & !and_ln76_13) | (icmp_ln1073 & !and_ln76_11) | (icmp_ln1073 & !and_ln76_10) | (icmp_ln1073 & !and_ln76_8) | (icmp_ln1073 & !and_ln76_7) | (icmp_ln1073 & !and_ln76_5) | (icmp_ln1073 & !and_ln76_4) | (icmp_ln1073 & !and_ln76_2) | (icmp_ln1073 & !and_ln76_1)> <Delay = 1.58>
ST_33 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.body3.i" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 397 'br' 'br_ln72' <Predicate = (icmp_ln1073 & !and_ln76_23) | (icmp_ln1073 & !and_ln76_22) | (icmp_ln1073 & !and_ln76_20) | (icmp_ln1073 & !and_ln76_19) | (icmp_ln1073 & !and_ln76_17) | (icmp_ln1073 & !and_ln76_16) | (icmp_ln1073 & !and_ln76_14) | (icmp_ln1073 & !and_ln76_13) | (icmp_ln1073 & !and_ln76_11) | (icmp_ln1073 & !and_ln76_10) | (icmp_ln1073 & !and_ln76_8) | (icmp_ln1073 & !and_ln76_7) | (icmp_ln1073 & !and_ln76_5) | (icmp_ln1073 & !and_ln76_4) | (icmp_ln1073 & !and_ln76_2) | (icmp_ln1073 & !and_ln76_1)> <Delay = 0.00>
ST_33 : Operation 398 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %for.body3.i, i1 0, void %land.lhs.true.7.i"   --->   Operation 398 'phi' 'merge' <Predicate = (and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22 & and_ln76_23) | (!icmp_ln1073)> <Delay = 0.00>
ST_33 : Operation 399 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 399 'ret' 'ret_ln0' <Predicate = (and_ln76_1 & and_ln76_2 & and_ln76_4 & and_ln76_5 & and_ln76_7 & and_ln76_8 & and_ln76_10 & and_ln76_11 & and_ln76_13 & and_ln76_14 & and_ln76_16 & and_ln76_17 & and_ln76_19 & and_ln76_20 & and_ln76_22 & and_ln76_23) | (!icmp_ln1073)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 5.08ns
The critical path consists of the following:
	'alloca' operation ('i') [31]  (0 ns)
	'load' operation ('i') on local variable 'i' [61]  (0 ns)
	'add' operation ('add_ln76', detector_solid/abs_solid_detector.cpp:76) [72]  (1.82 ns)
	'getelementptr' operation ('regions_min_0_addr', detector_solid/abs_solid_detector.cpp:76) [75]  (0 ns)
	'load' operation ('regions_min_0_load', detector_solid/abs_solid_detector.cpp:76) on array 'regions_min_0' [121]  (3.25 ns)

 <State 2>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load', detector_solid/abs_solid_detector.cpp:76) on array 'regions_min_0' [121]  (3.25 ns)
	'mux' operation ('tmp', detector_solid/abs_solid_detector.cpp:76) [123]  (1.59 ns)
	'fcmp' operation ('tmp_18', detector_solid/abs_solid_detector.cpp:76) [133]  (5.43 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', detector_solid/abs_solid_detector.cpp:76) [133]  (5.43 ns)
	'and' operation ('and_ln76_1', detector_solid/abs_solid_detector.cpp:76) [135]  (0.978 ns)

 <State 4>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_max_0_load', detector_solid/abs_solid_detector.cpp:76) on array 'regions_max_0' [138]  (3.25 ns)
	'mux' operation ('tmp_1', detector_solid/abs_solid_detector.cpp:76) [140]  (1.59 ns)
	'fcmp' operation ('tmp_20', detector_solid/abs_solid_detector.cpp:76) [147]  (5.43 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_20', detector_solid/abs_solid_detector.cpp:76) [147]  (5.43 ns)
	'and' operation ('and_ln76_2', detector_solid/abs_solid_detector.cpp:76) [148]  (0.978 ns)

 <State 6>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load_1', detector_solid/abs_solid_detector.cpp:76) on array 'regions_min_0' [151]  (3.25 ns)
	'mux' operation ('tmp_2', detector_solid/abs_solid_detector.cpp:76) [153]  (1.59 ns)
	'fcmp' operation ('tmp_23', detector_solid/abs_solid_detector.cpp:76) [163]  (5.43 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', detector_solid/abs_solid_detector.cpp:76) [163]  (5.43 ns)
	'and' operation ('and_ln76_4', detector_solid/abs_solid_detector.cpp:76) [165]  (0.978 ns)

 <State 8>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_max_0_load_1', detector_solid/abs_solid_detector.cpp:76) on array 'regions_max_0' [168]  (3.25 ns)
	'mux' operation ('tmp_3', detector_solid/abs_solid_detector.cpp:76) [170]  (1.59 ns)
	'fcmp' operation ('tmp_25', detector_solid/abs_solid_detector.cpp:76) [177]  (5.43 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_25', detector_solid/abs_solid_detector.cpp:76) [177]  (5.43 ns)
	'and' operation ('and_ln76_5', detector_solid/abs_solid_detector.cpp:76) [178]  (0.978 ns)

 <State 10>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load_2', detector_solid/abs_solid_detector.cpp:76) on array 'regions_min_0' [181]  (3.25 ns)
	'mux' operation ('tmp_4', detector_solid/abs_solid_detector.cpp:76) [183]  (1.59 ns)
	'fcmp' operation ('tmp_28', detector_solid/abs_solid_detector.cpp:76) [193]  (5.43 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_28', detector_solid/abs_solid_detector.cpp:76) [193]  (5.43 ns)
	'and' operation ('and_ln76_7', detector_solid/abs_solid_detector.cpp:76) [195]  (0.978 ns)

 <State 12>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_max_0_load_2', detector_solid/abs_solid_detector.cpp:76) on array 'regions_max_0' [198]  (3.25 ns)
	'mux' operation ('tmp_5', detector_solid/abs_solid_detector.cpp:76) [200]  (1.59 ns)
	'fcmp' operation ('tmp_30', detector_solid/abs_solid_detector.cpp:76) [207]  (5.43 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_30', detector_solid/abs_solid_detector.cpp:76) [207]  (5.43 ns)
	'and' operation ('and_ln76_8', detector_solid/abs_solid_detector.cpp:76) [208]  (0.978 ns)

 <State 14>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load_3', detector_solid/abs_solid_detector.cpp:76) on array 'regions_min_0' [211]  (3.25 ns)
	'mux' operation ('tmp_6', detector_solid/abs_solid_detector.cpp:76) [213]  (1.59 ns)
	'fcmp' operation ('tmp_33', detector_solid/abs_solid_detector.cpp:76) [223]  (5.43 ns)

 <State 15>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_33', detector_solid/abs_solid_detector.cpp:76) [223]  (5.43 ns)
	'and' operation ('and_ln76_10', detector_solid/abs_solid_detector.cpp:76) [225]  (0.978 ns)

 <State 16>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_max_0_load_3', detector_solid/abs_solid_detector.cpp:76) on array 'regions_max_0' [228]  (3.25 ns)
	'mux' operation ('tmp_7', detector_solid/abs_solid_detector.cpp:76) [230]  (1.59 ns)
	'fcmp' operation ('tmp_35', detector_solid/abs_solid_detector.cpp:76) [237]  (5.43 ns)

 <State 17>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_35', detector_solid/abs_solid_detector.cpp:76) [237]  (5.43 ns)
	'and' operation ('and_ln76_11', detector_solid/abs_solid_detector.cpp:76) [238]  (0.978 ns)

 <State 18>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load_4', detector_solid/abs_solid_detector.cpp:76) on array 'regions_min_0' [241]  (3.25 ns)
	'mux' operation ('tmp_8', detector_solid/abs_solid_detector.cpp:76) [243]  (1.59 ns)
	'fcmp' operation ('tmp_38', detector_solid/abs_solid_detector.cpp:76) [253]  (5.43 ns)

 <State 19>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_38', detector_solid/abs_solid_detector.cpp:76) [253]  (5.43 ns)
	'and' operation ('and_ln76_13', detector_solid/abs_solid_detector.cpp:76) [255]  (0.978 ns)

 <State 20>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_max_0_load_4', detector_solid/abs_solid_detector.cpp:76) on array 'regions_max_0' [258]  (3.25 ns)
	'mux' operation ('tmp_9', detector_solid/abs_solid_detector.cpp:76) [260]  (1.59 ns)
	'fcmp' operation ('tmp_40', detector_solid/abs_solid_detector.cpp:76) [267]  (5.43 ns)

 <State 21>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_40', detector_solid/abs_solid_detector.cpp:76) [267]  (5.43 ns)
	'and' operation ('and_ln76_14', detector_solid/abs_solid_detector.cpp:76) [268]  (0.978 ns)

 <State 22>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load_5', detector_solid/abs_solid_detector.cpp:76) on array 'regions_min_0' [271]  (3.25 ns)
	'mux' operation ('tmp_s', detector_solid/abs_solid_detector.cpp:76) [273]  (1.59 ns)
	'fcmp' operation ('tmp_43', detector_solid/abs_solid_detector.cpp:76) [283]  (5.43 ns)

 <State 23>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_43', detector_solid/abs_solid_detector.cpp:76) [283]  (5.43 ns)
	'and' operation ('and_ln76_16', detector_solid/abs_solid_detector.cpp:76) [285]  (0.978 ns)

 <State 24>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_max_0_load_5', detector_solid/abs_solid_detector.cpp:76) on array 'regions_max_0' [288]  (3.25 ns)
	'mux' operation ('tmp_10', detector_solid/abs_solid_detector.cpp:76) [290]  (1.59 ns)
	'fcmp' operation ('tmp_45', detector_solid/abs_solid_detector.cpp:76) [297]  (5.43 ns)

 <State 25>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_45', detector_solid/abs_solid_detector.cpp:76) [297]  (5.43 ns)
	'and' operation ('and_ln76_17', detector_solid/abs_solid_detector.cpp:76) [298]  (0.978 ns)

 <State 26>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load_6', detector_solid/abs_solid_detector.cpp:76) on array 'regions_min_0' [301]  (3.25 ns)
	'mux' operation ('tmp_11', detector_solid/abs_solid_detector.cpp:76) [303]  (1.59 ns)
	'fcmp' operation ('tmp_48', detector_solid/abs_solid_detector.cpp:76) [313]  (5.43 ns)

 <State 27>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_48', detector_solid/abs_solid_detector.cpp:76) [313]  (5.43 ns)
	'and' operation ('and_ln76_19', detector_solid/abs_solid_detector.cpp:76) [315]  (0.978 ns)

 <State 28>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_max_0_load_6', detector_solid/abs_solid_detector.cpp:76) on array 'regions_max_0' [318]  (3.25 ns)
	'mux' operation ('tmp_12', detector_solid/abs_solid_detector.cpp:76) [320]  (1.59 ns)
	'fcmp' operation ('tmp_50', detector_solid/abs_solid_detector.cpp:76) [327]  (5.43 ns)

 <State 29>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_50', detector_solid/abs_solid_detector.cpp:76) [327]  (5.43 ns)
	'and' operation ('and_ln76_20', detector_solid/abs_solid_detector.cpp:76) [328]  (0.978 ns)

 <State 30>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load_7', detector_solid/abs_solid_detector.cpp:76) on array 'regions_min_0' [331]  (3.25 ns)
	'mux' operation ('tmp_13', detector_solid/abs_solid_detector.cpp:76) [333]  (1.59 ns)
	'fcmp' operation ('tmp_53', detector_solid/abs_solid_detector.cpp:76) [343]  (5.43 ns)

 <State 31>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_53', detector_solid/abs_solid_detector.cpp:76) [343]  (5.43 ns)
	'and' operation ('and_ln76_22', detector_solid/abs_solid_detector.cpp:76) [345]  (0.978 ns)

 <State 32>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_max_0_load_7', detector_solid/abs_solid_detector.cpp:76) on array 'regions_max_0' [348]  (3.25 ns)
	'mux' operation ('tmp_14', detector_solid/abs_solid_detector.cpp:76) [350]  (1.59 ns)
	'fcmp' operation ('tmp_55', detector_solid/abs_solid_detector.cpp:76) [357]  (5.43 ns)

 <State 33>: 8ns
The critical path consists of the following:
	'fcmp' operation ('tmp_55', detector_solid/abs_solid_detector.cpp:76) [357]  (5.43 ns)
	'and' operation ('and_ln76_23', detector_solid/abs_solid_detector.cpp:76) [358]  (0.978 ns)
	multiplexor before 'phi' operation ('merge') [364]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
