Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May  3 13:15:35 2022
| Host         : DESKTOP-URQI8F5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            1 |
|     10 |            1 |
|     13 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------+-------------------------------------------+------------------+----------------+
|              Clock Signal              |    Enable Signal    |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------------------------+---------------------+-------------------------------------------+------------------+----------------+
|  VGA_vertical/v_counter_value_reg[8]_0 |                     |                                           |                2 |              2 |
|  VGA_Clock/inst/clk_out                | VGA_horizontal/E[0] |                                           |                2 |              2 |
|  VGA_Clock/inst/clk_out                | VGA_horizontal/E[0] | VGA_vertical/v_counter_value[9]_i_1_n_0   |                3 |              8 |
|  VGA_Clock/inst/clk_out                |                     | VGA_horizontal/h_counter_value[9]_i_1_n_0 |                3 |             10 |
|  VGA_Clock/inst/clk_out                |                     |                                           |                7 |             13 |
+----------------------------------------+---------------------+-------------------------------------------+------------------+----------------+


