--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml stuff.twx stuff.ncd -o stuff.twr stuff.pcf

Design file:              stuff.ncd
Physical constraint file: stuff.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ant<0><0>   |    7.267(R)|clk_BUFGP         |   0.000|
ant<0><1>   |    7.256(R)|clk_BUFGP         |   0.000|
ant<1><0>   |    7.264(R)|clk_BUFGP         |   0.000|
ant<1><1>   |    7.261(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock start_eat<0><0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
start_eat<0><0>|         |         |   -0.230|    3.392|
start_eat<0><1>|         |         |   -0.578|    3.392|
start_eat<1><0>|         |         |   -1.332|    3.392|
start_eat<1><1>|         |         |   -1.290|    3.392|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock start_eat<0><1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
start_eat<0><0>|         |         |   -0.112|    3.392|
start_eat<0><1>|         |         |   -0.460|    3.392|
start_eat<1><0>|         |         |   -1.214|    3.392|
start_eat<1><1>|         |         |   -1.172|    3.392|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock start_eat<1><0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
start_eat<0><0>|         |         |   -0.105|    3.392|
start_eat<0><1>|         |         |   -0.453|    3.392|
start_eat<1><0>|         |         |   -1.207|    3.392|
start_eat<1><1>|         |         |   -1.165|    3.392|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock start_eat<1><1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
start_eat<0><0>|         |         |   -0.540|    3.392|
start_eat<0><1>|         |         |   -0.888|    3.392|
start_eat<1><0>|         |         |   -1.642|    3.392|
start_eat<1><1>|         |         |   -1.600|    3.392|
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 08 15:04:17 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



