<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ErisCore: SdioTeensy.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ErisCore
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('_sdio_teensy_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">SdioTeensy.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_sdio_teensy_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef SdioTeensy_h</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define SdioTeensy_h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160; </div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// From Paul&#39;s SD.h driver.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#if defined(__IMXRT1062__)</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#define MAKE_REG_MASK(m,s) (((uint32_t)(((uint32_t)(m) &lt;&lt; s))))</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define MAKE_REG_GET(x,m,s) (((uint32_t)(((uint32_t)(x)&gt;&gt;s) &amp; m)))</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define MAKE_REG_SET(x,m,s) (((uint32_t)(((uint32_t)(x) &amp; m) &lt;&lt; s)))</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160; </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_MASK MAKE_REG_MASK(0x1FFF,0) //uint32_t)(((n) &amp; 0x1FFF)&lt;&lt;0) // Transfer Block Size Mask</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE(n)   MAKE_REG_SET(n,0x1FFF,0) //uint32_t)(((n) &amp; 0x1FFF)&lt;&lt;0) // Transfer Block Size</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_MASK  MAKE_REG_MASK(0x1FFF,16) //((uint32_t)0x1FFF&lt;&lt;16)</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT(n)    MAKE_REG_SET(n,0x1FFF,16) //(uint32_t)(((n) &amp; 0x1FFF)&lt;&lt;16) // Blocks Count For Current Transfer</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX(n)  MAKE_REG_SET(n,0x3F,24) //(uint32_t)(((n) &amp; 0x3F)&lt;&lt;24)// Command Index</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP(n)  MAKE_REG_SET(n,0x3,22) //(uint32_t)(((n) &amp; 0x3)&lt;&lt;22)  // Command Type</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DPSEL    MAKE_REG_MASK(0x1,21) //((uint32_t)0x00200000)    // Data Present Select</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CICEN    MAKE_REG_MASK(0x1,20) //((uint32_t)0x00100000)    // Command Index Check Enable</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CCCEN    MAKE_REG_MASK(0x1,19) //((uint32_t)0x00080000)    // Command CRC Check Enable</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP(n)  MAKE_REG_SET(n,0x3,16) //(uint32_t)(((n) &amp; 0x3)&lt;&lt;16)  // Response Type Select</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_MSBSEL   MAKE_REG_MASK(0x1,5) //((uint32_t)0x00000020)   // Multi/Single Block Select</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DTDSEL   MAKE_REG_MASK(0x1,4) //((uint32_t)0x00000010)   // Data Transfer Direction Select</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_AC12EN   MAKE_REG_MASK(0x1,2) //((uint32_t)0x00000004)   // Auto CMD12 Enable</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_BCEN   MAKE_REG_MASK(0x1,1) //((uint32_t)0x00000002)   // Block Count Enable</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DMAEN    MAKE_REG_MASK(0x3,0) //((uint32_t)0x00000001)   // DMA Enable</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL_MASK    MAKE_REG_MASK(0xFF,24)  //((uint32_t)0xFF000000)    // DAT Line Signal Level</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CLSL     MAKE_REG_MASK(0x1,23) //((uint32_t)0x00800000)    // CMD Line Signal Level</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_WPSPL      MAKE_REG_MASK(0x1,19) //</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CDPL     MAKE_REG_MASK(0x1,18) //</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CINS     MAKE_REG_MASK(0x1,16) //((uint32_t)0x00010000)    // Card Inserted</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_TSCD     MAKE_REG_MASK(0x1,15)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_RTR      MAKE_REG_MASK(0x1,12)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BREN     MAKE_REG_MASK(0x1,11) //((uint32_t)0x00000800)    // Buffer Read Enable</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BWEN     MAKE_REG_MASK(0x1,10) //((uint32_t)0x00000400)    // Buffer Write Enable</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_RTA      MAKE_REG_MASK(0x1,9) //((uint32_t)0x00000200)   // Read Transfer Active</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_WTA      MAKE_REG_MASK(0x1,8) //((uint32_t)0x00000100)   // Write Transfer Active</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDOFF      MAKE_REG_MASK(0x1,7) //((uint32_t)0x00000080)   // SD Clock Gated Off Internally</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_PEROFF     MAKE_REG_MASK(0x1,6) //((uint32_t)0x00000040)   // SDHC clock Gated Off Internally</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF     MAKE_REG_MASK(0x1,5) //((uint32_t)0x00000020)   // System Clock Gated Off Internally</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF     MAKE_REG_MASK(0x1,4) //((uint32_t)0x00000010)   // Bus Clock Gated Off Internally</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDSTB      MAKE_REG_MASK(0x1,3) //((uint32_t)0x00000008)   // SD Clock Stable</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLA      MAKE_REG_MASK(0x1,2) //((uint32_t)0x00000004)   // Data Line Active</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CDIHB      MAKE_REG_MASK(0x1,1) //((uint32_t)0x00000002)   // Command Inhibit (DAT)</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CIHB     MAKE_REG_MASK(0x1,0) //((uint32_t)0x00000001)   // Command Inhibit (CMD)</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define SDHC_PROTCT_NONEXACT_BLKRD  MAKE_REG_MASK(0x1,30) //</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define SDHC_PROTCT_BURST_LENEN(n)  MAKE_REG_SET(n,0x7,12) //</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECRM     MAKE_REG_MASK(0x1,26) //((uint32_t)0x04000000)    // Wakeup Event Enable On SD Card Removal</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINS      MAKE_REG_MASK(0x1,25) //((uint32_t)0x02000000)    // Wakeup Event Enable On SD Card Insertion</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINT      MAKE_REG_MASK(0x1,24) //((uint32_t)0x01000000)    // Wakeup Event Enable On Card Interrupt</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_RD_DONE_NOBLK MAKE_REG_MASK(0x1,20) //</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_IABG      MAKE_REG_MASK(0x1,19) //((uint32_t)0x00080000)    // Interrupt At Block Gap</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_RWCTL     MAKE_REG_MASK(0x1,18) //((uint32_t)0x00040000)    // Read Wait Control</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CREQ      MAKE_REG_MASK(0x1,17) //((uint32_t)0x00020000)    // Continue Request</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_SABGREQ     MAKE_REG_MASK(0x1,16) //((uint32_t)0x00010000)    // Stop At Block Gap Request</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS(n)     MAKE_REG_SET(n,0x3,8) //(uint32_t)(((n) &amp; 0x3)&lt;&lt;8)  // DMA Select</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDSS      MAKE_REG_MASK(0x1,7) //((uint32_t)0x00000080)   // Card Detect Signal Selection</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDTL      MAKE_REG_MASK(0x1,6) //((uint32_t)0x00000040)   // Card Detect Test Level</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE(n)    MAKE_REG_SET(n,0x3,4) //(uint32_t)(((n) &amp; 0x3)&lt;&lt;4)  // Endian Mode</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE_MASK  MAKE_REG_MASK(0x3,4) //(uint32_t)((0x3)&lt;&lt;4) // Endian Mode</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_D3CD      MAKE_REG_MASK(0x1,3) //((uint32_t)0x00000008)   // DAT3 As Card Detection Pin</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW(n)      MAKE_REG_SET(n,0x3,1) //(uint32_t)(((n) &amp; 0x3)&lt;&lt;1)  // Data Transfer Width, 0=1bit, 1=4bit, 2=8bit</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW_MASK    MAKE_REG_MASK(0x3,1) //((uint32_t)0x00000006)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_LCTL      MAKE_REG_MASK(0x1,0) //((uint32_t)0x00000001)   // LED Control</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTT      MAKE_REG_MASK(0x1,28) //</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_INITA     MAKE_REG_MASK(0x1,27) //((uint32_t)0x08000000)    // Initialization Active</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTD      MAKE_REG_MASK(0x1,26) //((uint32_t)0x04000000)    // Software Reset For DAT Line</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTC      MAKE_REG_MASK(0x1,25) //((uint32_t)0x02000000)    // Software Reset For CMD Line</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTA      MAKE_REG_MASK(0x1,24) //((uint32_t)0x01000000)    // Software Reset For ALL</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV(n)  MAKE_REG_SET(n,0xF,16) //(uint32_t)(((n) &amp; 0xF)&lt;&lt;16)  // Data Timeout Counter Value</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV_MASK    MAKE_REG_MASK(0xF,16) //((uint32_t)0x000F0000)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS(n)    MAKE_REG_SET(n,0xFF,8) //(uint32_t)(((n) &amp; 0xFF)&lt;&lt;8)  // SDCLK Frequency Select</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_MASK  MAKE_REG_MASK(0xFF,8) //((uint32_t)0x0000FF00)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS(n)      MAKE_REG_SET(n,0xF,4) //(uint32_t)(((n) &amp; 0xF)&lt;&lt;4)  // Divisor</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS_MASK    MAKE_REG_MASK(0xF,4)  //((uint32_t)0x000000F0)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN   ((uint32_t)0x00000008)    // SD Clock Enable</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_PEREN     ((uint32_t)0x00000004)    // Peripheral Clock Enable</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_HCKEN     ((uint32_t)0x00000002)    // System Clock Enable</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_IPGEN     ((uint32_t)0x00000001)    // IPG Clock Enable</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DMAE     MAKE_REG_MASK(0x1,28) //((uint32_t)0x10000000)    // DMA Error</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TNE      MAKE_REG_MASK(0x1,26) //</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_AC12E    MAKE_REG_MASK(0x1,24) //((uint32_t)0x01000000)    // Auto CMD12 Error</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DEBE     MAKE_REG_MASK(0x1,22) //((uint32_t)0x00400000)    // Data End Bit Error</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DCE      MAKE_REG_MASK(0x1,21) //((uint32_t)0x00200000)    // Data CRC Error</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DTOE     MAKE_REG_MASK(0x1,20) //((uint32_t)0x00100000)    // Data Timeout Error</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CIE      MAKE_REG_MASK(0x1,19) //((uint32_t)0x00080000)    // Command Index Error</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CEBE     MAKE_REG_MASK(0x1,18) //((uint32_t)0x00040000)    // Command End Bit Error</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CCE      MAKE_REG_MASK(0x1,17) //((uint32_t)0x00020000)    // Command CRC Error</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CTOE     MAKE_REG_MASK(0x1,16) //((uint32_t)0x00010000)    // Command Timeout Error</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TP       MAKE_REG_MASK(0x1,14) //</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_RTE      MAKE_REG_MASK(0x1,12) //</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINT     MAKE_REG_MASK(0x1,8) //((uint32_t)0x00000100)   // Card Interrupt</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CRM      MAKE_REG_MASK(0x1,7) //((uint32_t)0x00000080)   // Card Removal</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINS     MAKE_REG_MASK(0x1,6) //((uint32_t)0x00000040)   // Card Insertion</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BRR      MAKE_REG_MASK(0x1,5) //((uint32_t)0x00000020)   // Buffer Read Ready</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BWR      MAKE_REG_MASK(0x1,4) //((uint32_t)0x00000010)   // Buffer Write Ready</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DINT     MAKE_REG_MASK(0x1,3) //((uint32_t)0x00000008)   // DMA Interrupt</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BGE      MAKE_REG_MASK(0x1,2) //((uint32_t)0x00000004)   // Block Gap Event</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TC       MAKE_REG_MASK(0x1,1) //((uint32_t)0x00000002)   // Transfer Complete</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CC       MAKE_REG_MASK(0x1,0) //((uint32_t)0x00000001)   // Command Complete</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN    MAKE_REG_MASK(0x1,28) //((uint32_t)0x10000000)    // DMA Error Status Enable</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TNESEN   MAKE_REG_MASK(0x1,26) //</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN   MAKE_REG_MASK(0x1,24) //((uint32_t)0x01000000)    // Auto CMD12 Error Status Enable</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN    MAKE_REG_MASK(0x1,22) //((uint32_t)0x00400000)    // Data End Bit Error Status Enable</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN   MAKE_REG_MASK(0x1,21) //((uint32_t)0x00200000)    // Data CRC Error Status Enable</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN    MAKE_REG_MASK(0x1,20) //((uint32_t)0x00100000)    // Data Timeout Error Status Enable</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN   MAKE_REG_MASK(0x1,19) //((uint32_t)0x00080000)    // Command Index Error Status Enable</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN    MAKE_REG_MASK(0x1,18) //((uint32_t)0x00040000)    // Command End Bit Error Status Enable</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN   MAKE_REG_MASK(0x1,17) //((uint32_t)0x00020000)    // Command CRC Error Status Enable</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN    MAKE_REG_MASK(0x1,16) //((uint32_t)0x00010000)    // Command Timeout Error Status Enable</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TPSEN    MAKE_REG_MASK(0x1,14) //</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_RTESEN   MAKE_REG_MASK(0x1,12) //</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN    MAKE_REG_MASK(0x1,8) //((uint32_t)0x00000100)   // Card Interrupt Status Enable</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN   MAKE_REG_MASK(0x1,7) //((uint32_t)0x00000080)   // Card Removal Status Enable</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN   MAKE_REG_MASK(0x1,6) //((uint32_t)0x00000040)   // Card Insertion Status Enable</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN   MAKE_REG_MASK(0x1,5) //((uint32_t)0x00000020)   // Buffer Read Ready Status Enable</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN   MAKE_REG_MASK(0x1,4) //((uint32_t)0x00000010)   // Buffer Write Ready Status Enable</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN    MAKE_REG_MASK(0x1,3) //((uint32_t)0x00000008)   // DMA Interrupt Status Enable</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN   MAKE_REG_MASK(0x1,2) //((uint32_t)0x00000004)   // Block Gap Event Status Enable</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN    MAKE_REG_MASK(0x1,1) //((uint32_t)0x00000002)   // Transfer Complete Status Enable</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN    MAKE_REG_MASK(0x1,0) //((uint32_t)0x00000001)   // Command Complete Status Enable</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN   MAKE_REG_MASK(0x1,28) //((uint32_t)0x10000000)    // DMA Error Interrupt Enable</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TNEIEN    MAKE_REG_MASK(0x1,26) //</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN    MAKE_REG_MASK(0x1,24) //((uint32_t)0x01000000)    // Auto CMD12 Error Interrupt Enable</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN   MAKE_REG_MASK(0x1,22) //((uint32_t)0x00400000)    // Data End Bit Error Interrupt Enable</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN    MAKE_REG_MASK(0x1,21) //((uint32_t)0x00200000)    // Data CRC Error Interrupt Enable</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN   MAKE_REG_MASK(0x1,20) //((uint32_t)0x00100000)    // Data Timeout Error Interrupt Enable</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN    MAKE_REG_MASK(0x1,19) //((uint32_t)0x00080000)    // Command Index Error Interrupt Enable</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN   MAKE_REG_MASK(0x1,18) //((uint32_t)0x00040000)    // Command End Bit Error Interrupt Enable</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN    MAKE_REG_MASK(0x1,17) //((uint32_t)0x00020000)    // Command CRC Error Interrupt Enable</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN   MAKE_REG_MASK(0x1,16) //((uint32_t)0x00010000)    // Command Timeout Error Interrupt Enable</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TPIEN     MAKE_REG_MASK(0x1,14) //</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_RTEIEN    MAKE_REG_MASK(0x1,12) //</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN   MAKE_REG_MASK(0x1,8)  //((uint32_t)0x00000100)    // Card Interrupt Interrupt Enable</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN    MAKE_REG_MASK(0x1,7)  //((uint32_t)0x00000080)    // Card Removal Interrupt Enable</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN   MAKE_REG_MASK(0x1,6)  //((uint32_t)0x00000040)    // Card Insertion Interrupt Enable</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN    MAKE_REG_MASK(0x1,5)  //((uint32_t)0x00000020)    // Buffer Read Ready Interrupt Enable</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN    MAKE_REG_MASK(0x1,4)  //((uint32_t)0x00000010)    // Buffer Write Ready Interrupt Enable</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN   MAKE_REG_MASK(0x1,3)  //((uint32_t)0x00000008)    // DMA Interrupt Interrupt Enable</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN    MAKE_REG_MASK(0x1,2)  //((uint32_t)0x00000004)    // Block Gap Event Interrupt Enable</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN     MAKE_REG_MASK(0x1,1)  //((uint32_t)0x00000002)    // Transfer Complete Interrupt Enable</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN     MAKE_REG_MASK(0x1,0)  //((uint32_t)0x00000001)    // Command Complete Interrupt Enable</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_SMPLCLK_SEL  MAKE_REG_MASK(0x1,23) //</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_EXEC_TUNING  MAKE_REG_MASK(0x1,22) //</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E    MAKE_REG_MASK(0x1,7)  //((uint32_t)0x00000080)    // Command Not Issued By Auto CMD12 Error</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12IE     MAKE_REG_MASK(0x1,4)  //((uint32_t)0x00000010)    // Auto CMD12 Index Error</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12CE     MAKE_REG_MASK(0x1,3)  //((uint32_t)0x00000008)    // Auto CMD12 CRC Error</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12EBE    MAKE_REG_MASK(0x1,2)  //((uint32_t)0x00000004)    // Auto CMD12 End Bit Error</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12TOE    MAKE_REG_MASK(0x1,1)  //((uint32_t)0x00000002)    // Auto CMD12 Timeout Error</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12NE     MAKE_REG_MASK(0x1,0)  //((uint32_t)0x00000001)    // Auto CMD12 Not Executed</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS18      MAKE_REG_MASK(0x1,26) //</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS30      MAKE_REG_MASK(0x1,25) //</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS33      MAKE_REG_MASK(0x1,24) //</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_SRS     MAKE_REG_MASK(0x1,23) //</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_DMAS      MAKE_REG_MASK(0x1,22) //</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_HSS     MAKE_REG_MASK(0x1,21) //</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS     MAKE_REG_MASK(0x1,20) //</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL_VAL   MAKE_REG_GET((USDHC1_HOST_CTRL_CAP),0x7,16) //</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_RETUN_MODE  MAKE_REG_GET((USDHC1_HOST_CTRL_CAP),0x3,14) //</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_TUNE_SDR50  MAKE_REG_MASK(0x1,13) //</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_TIME_RETUN(n) MAKE_REG_SET(n,0xF,8) //</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define SDHC_WML_WR_BRSTLEN_MASK    MAKE_REG_MASK(0x1F,24)  //</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define SDHC_WML_RD_BRSTLEN_MASK    MAKE_REG_MASK(0x1F,8)   //</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define SDHC_WML_WR_WML_MASK      MAKE_REG_MASK(0xFF,16)  //</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define SDHC_WML_RD_WML_MASK      MAKE_REG_MASK(0xFF,0)   //</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define SDHC_WML_WR_BRSTLEN(n)    MAKE_REG_SET(n,0x1F,24) //(uint32_t)(((n) &amp; 0x7F)&lt;&lt;16)  // Write Burst Len</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define SDHC_WML_RD_BRSTLEN(n)    MAKE_REG_SET(n,0x1F,8)  //(uint32_t)(((n) &amp; 0x7F)&lt;&lt;0)   // Read Burst Len</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define SDHC_WML_WR_WML(n)      MAKE_REG_SET(n,0xFF,16) //(uint32_t)(((n) &amp; 0x7F)&lt;&lt;16)  // Write Watermark Level</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define SDHC_WML_RD_WML(n)      MAKE_REG_SET(n,0xFF,0)  //(uint32_t)(((n) &amp; 0x7F)&lt;&lt;0)   // Read Watermark Level</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML(n)     MAKE_REG_SET(n,0xFF,16) //(uint32_t)(((n) &amp; 0x7F)&lt;&lt;16)  // Write Watermark Level</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML(n)     MAKE_REG_SET(n,0xFF,0)  //(uint32_t)(((n) &amp; 0x7F)&lt;&lt;0)   // Read Watermark Level</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">// Teensy 4.0 only</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_DMAEN     MAKE_REG_MASK(0x1,0)  //</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_BCEN      MAKE_REG_MASK(0x1,1)  //</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_AC12EN    MAKE_REG_MASK(0x1,2)  //</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_DDR_EN    MAKE_REG_MASK(0x1,3)  //</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_DTDSEL    MAKE_REG_MASK(0x1,4)  //</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_MSBSEL    MAKE_REG_MASK(0x1,5)  //</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_NIBBLE_POS  MAKE_REG_MASK(0x1,6)  //</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL_AC23EN    MAKE_REG_MASK(0x1,7)  //</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CINT        MAKE_REG_MASK(0x1,31) //((uint32_t)0x80000000)    // Force Event Card Interrupt</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DMAE        MAKE_REG_MASK(0x1,28) //((uint32_t)0x10000000)    // Force Event DMA Error</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12E       MAKE_REG_MASK(0x1,24) //((uint32_t)0x01000000)    // Force Event Auto CMD12 Error</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DEBE        MAKE_REG_MASK(0x1,22) //((uint32_t)0x00400000)    // Force Event Data End Bit Error</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DCE       MAKE_REG_MASK(0x1,21) //((uint32_t)0x00200000)    // Force Event Data CRC Error</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DTOE        MAKE_REG_MASK(0x1,20) //((uint32_t)0x00100000)    // Force Event Data Timeout Error</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CIE       MAKE_REG_MASK(0x1,19) //((uint32_t)0x00080000)    // Force Event Command Index Error</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CEBE        MAKE_REG_MASK(0x1,18) //((uint32_t)0x00040000)    // Force Event Command End Bit Error</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CCE       MAKE_REG_MASK(0x1,17) //((uint32_t)0x00020000)    // Force Event Command CRC Error</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CTOE        MAKE_REG_MASK(0x1,16) //((uint32_t)0x00010000)    // Force Event Command Timeout Error</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CNIBAC12E     MAKE_REG_MASK(0x1,7)  //((uint32_t)0x00000080)    // Force Event Command Not Executed By Auto Command 12 Error</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12IE      MAKE_REG_MASK(0x1,4)  //((uint32_t)0x00000010)    // Force Event Auto Command 12 Index Error</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12EBE     MAKE_REG_MASK(0x1,3)  //((uint32_t)0x00000008)    // Force Event Auto Command 12 End Bit Error</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12CE      MAKE_REG_MASK(0x1,2)  //((uint32_t)0x00000004)    // Force Event Auto Command 12 CRC Error</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12TOE     MAKE_REG_MASK(0x1,1)  //((uint32_t)0x00000002)    // Force Event Auto Command 12 Time Out Error</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12NE      MAKE_REG_MASK(0x1,0)  //((uint32_t)0x00000001)    // Force Event Auto Command 12 Not Executed</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMADCE     MAKE_REG_MASK(0x1,3)  //((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMALME     MAKE_REG_MASK(0x1,2)  //((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES_MASK   MAKE_REG_MASK(0x3,0)  //((uint32_t)0x00000003)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT(n)  MAKE_REG_MASK(0xFF,16)  //(uint32_t)(((n) &amp; 0xFFF)&lt;&lt;16) // stop at block gap value of automatic mode</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN   MAKE_REG_MASK(0x1,7)  //((uint32_t)0x00000080)    // enable auto stop at block gap function</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN     MAKE_REG_MASK(0x1,6)  //((uint32_t)0x00000040)    // Boot Mode Enable</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE   MAKE_REG_MASK(0x1,5)  //((uint32_t)0x00000020)    // Boot Mode Select</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK    MAKE_REG_MASK(0x1,4)  //((uint32_t)0x00000010)    // Boot Ack Mode Select</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK(n)  MAKE_REG_MASK(0xF,0)  //(uint32_t)(((n) &amp; 0xF)&lt;&lt;0)  // Boot ACK Time Out Counter Value</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//#define SDHC_HOSTVER    (*(volatile uint32_t *)0x400B10FC) // Host Controller Version</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD0_FRAC_MASK 0x3f</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD0_FRAC(n) ((n) &amp; CCM_ANALOG_PFD_528_PFD0_FRAC_MASK)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD1_FRAC_MASK (0x3f&lt;&lt;8)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD1_FRAC(n) (((n)&lt;&lt;8) &amp; CCM_ANALOG_PFD_528_PFD1_FRAC_MASK)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD2_FRAC_MASK (0x3f&lt;&lt;16)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD2_FRAC(n) (((n)&lt;&lt;16) &amp; CCM_ANALOG_PFD_528_PFD2_FRAC_MASK)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD3_FRAC_MASK ((0x3f&lt;&lt;24)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define CCM_ANALOG_PFD_528_PFD3_FRAC(n) (((n)&lt;&lt;24) &amp; CCM_ANALOG_PFD_528_PFD3_FRAC_MASK)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define SDHC_DSADDR       (USDHC1_DS_ADDR ) // DMA System Address register</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR      (USDHC1_BLK_ATT) // Block Attributes register</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define SDHC_CMDARG       (USDHC1_CMD_ARG) // Command Argument register</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP      (USDHC1_CMD_XFR_TYP) // Transfer Type register</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP0      (USDHC1_CMD_RSP0) // Command Response 0</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP1      (USDHC1_CMD_RSP1) // Command Response 1</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP2      (USDHC1_CMD_RSP2) // Command Response 2</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP3      (USDHC1_CMD_RSP3) // Command Response 3</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SDHC_DATPORT      (USDHC1_DATA_BUFF_ACC_PORT) // Buffer Data Port register</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT      (USDHC1_PRES_STATE) // Present State register</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define SDHC_PROCTL       (USDHC1_PROT_CTRL) // Protocol Control register</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL       (USDHC1_SYS_CTRL) // System Control register</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT      (USDHC1_INT_STATUS) // Interrupt Status register</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN      (USDHC1_INT_STATUS_EN) // Interrupt Status Enable register</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN     (USDHC1_INT_SIGNAL_EN) // Interrupt Signal Enable register</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR      (USDHC1_AUTOCMD12_ERR_STATUS) // Auto CMD12 Error Status Register</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT     (USDHC1_HOST_CTRL_CAP) // Host Controller Capabilities</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define SDHC_WML        (USDHC1_WTMK_LVL) // Watermark Level Register</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define SDHC_MIX_CTRL     (USDHC1_MIX_CTRL) // Mixer Control</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define SDHC_FEVT       (USDHC1_FORCE_EVENT) // Force Event register</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define SDHC_ADMAES       (USDHC1_ADMA_ERR_STATUS) // ADMA Error Status register</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define SDHC_ADSADDR      (USDHC1_ADMA_SYS_ADDR) // ADMA System Addressregister</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define SDHC_VENDOR       (USDHC1_VEND_SPEC) // Vendor Specific register</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT      (USDHC1_MMC_BOOT) // MMC Boot register</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define SDHC_VENDOR2    (USDHC2_VEND_SPEC2) // Vendor Specific2 register</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define IRQ_SDHC    IRQ_SDHC1</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define SDHC_MAX_DVS (0xF + 1U)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define SDHC_MAX_CLKFS (0xFF + 1U)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define SDHC_PREV_DVS(x) ((x) -= 1U)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define SDHC_PREV_CLKFS(x, y) ((x) &gt;&gt;= (y))</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define CCM_CSCDR1_USDHC1_CLK_PODF_MASK (0x7&lt;&lt;11)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define CCM_CSCDR1_USDHC1_CLK_PODF(n) (((n)&amp;0x7)&lt;&lt;11)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_SRE     ((0x1&lt;)&lt;0)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_PKE     ((0x1)&lt;&lt;12)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_PUE       ((0x1)&lt;&lt;13)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_HYS       ((0x1)&lt;&lt;16)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_SPEED(n)  (((n)&amp;0x3)&lt;&lt;6)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_PUS(n)    (((n)&amp;0x3)&lt;&lt;14)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_PUS_MASK  ((0x3)&lt;&lt;14)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_DSE(n)    (((n)&amp;0x7)&lt;&lt;3)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define IOMUXC_SW_PAD_CTL_PAD_DSE_MASK  ((0x7)&lt;&lt;3)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#endif  // defined(__IMXRT1062__)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#endif  // SdioTeensy_h</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="a_sdio_card_8h_html"><div class="ttname"><a href="_sdio_card_8h.html">SdioCard.h</a></div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a395922deece74a9bc7e4c7389406c6c6"><div class="ttname"><a href="_sd_card_info_8h.html#a395922deece74a9bc7e4c7389406c6c6">SD_CARD_TYPE_SD2</a></div><div class="ttdeci">const uint8_t SD_CARD_TYPE_SD2</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:101</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a7f7df851c0f4116e3c4c00751b7c5953"><div class="ttname"><a href="_sd_card_info_8h.html#a7f7df851c0f4116e3c4c00751b7c5953">CMD24</a></div><div class="ttdeci">const uint8_t CMD24</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:147</div></div>
<div class="ttc" id="a_sdio_teensy_8h_html"><div class="ttname"><a href="_sdio_teensy_8h.html">SdioTeensy.h</a></div></div>
<div class="ttc" id="aclass_sdio_card_html_a9fde1fb0e6603e7140cac16395815df0"><div class="ttname"><a href="class_sdio_card.html#a9fde1fb0e6603e7140cac16395815df0">SdioCard::readStart</a></div><div class="ttdeci">bool readStart(uint32_t sector)</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a1686946239b535e1109dfcf6e82ec295"><div class="ttname"><a href="_sd_card_info_8h.html#a1686946239b535e1109dfcf6e82ec295">CMD7</a></div><div class="ttdeci">const uint8_t CMD7</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:129</div></div>
<div class="ttc" id="aunioncsd__t_html_acb1d09f122f32629d8d6faa9edcc943b"><div class="ttname"><a href="unioncsd__t.html#acb1d09f122f32629d8d6faa9edcc943b">csd_t::v1</a></div><div class="ttdeci">csd1_t v1</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:451</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a94b43a9bd0b1829d5b5fb51156c7afc5"><div class="ttname"><a href="_sd_card_info_8h.html#a94b43a9bd0b1829d5b5fb51156c7afc5">SD_CARD_TYPE_SD1</a></div><div class="ttdeci">const uint8_t SD_CARD_TYPE_SD1</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:99</div></div>
<div class="ttc" id="aclass_sdio_card_html_a55e2fc82ef9ecf7272a94b565c50303b"><div class="ttname"><a href="class_sdio_card.html#a55e2fc82ef9ecf7272a94b565c50303b">SdioCard::writeSectors</a></div><div class="ttdeci">bool writeSectors(uint32_t sector, const uint8_t *src, size_t ns)</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_ab6b2bd5dcad3352524fce6537a2e5d86"><div class="ttname"><a href="_sd_card_info_8h.html#ab6b2bd5dcad3352524fce6537a2e5d86">CMD0</a></div><div class="ttdeci">const uint8_t CMD0</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:121</div></div>
<div class="ttc" id="aclass_sdio_card_html_a72bbb4fda29fb6313981a63ea2f43d5f"><div class="ttname"><a href="class_sdio_card.html#a72bbb4fda29fb6313981a63ea2f43d5f">SdioCard::readCSD</a></div><div class="ttdeci">bool readCSD(csd_t *csd)</div></div>
<div class="ttc" id="a_sd_card_info_8h_html"><div class="ttname"><a href="_sd_card_info_8h.html">SdCardInfo.h</a></div></div>
<div class="ttc" id="aclass_sdio_card_html_acb560c2ea1f30c646b96f02e728b0fe1"><div class="ttname"><a href="class_sdio_card.html#acb560c2ea1f30c646b96f02e728b0fe1">SdioCard::writeStop</a></div><div class="ttdeci">bool writeStop()</div></div>
<div class="ttc" id="aclass_sdio_card_html_a1ed4229446a5a2fe815d460b027243b9"><div class="ttname"><a href="class_sdio_card.html#a1ed4229446a5a2fe815d460b027243b9">SdioCard::readSectors</a></div><div class="ttdeci">bool readSectors(uint32_t sector, uint8_t *dst, size_t ns)</div></div>
<div class="ttc" id="aclass_sdio_card_html_a1201ec7a6fa91b73a1daa584a1b055f7"><div class="ttname"><a href="class_sdio_card.html#a1201ec7a6fa91b73a1daa584a1b055f7">SdioCard::syncDevice</a></div><div class="ttdeci">bool syncDevice()</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a087c74c1aa18a6c90ab354f78e054a07"><div class="ttname"><a href="_sd_card_info_8h.html#a087c74c1aa18a6c90ab354f78e054a07">CMD2</a></div><div class="ttdeci">const uint8_t CMD2</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:123</div></div>
<div class="ttc" id="aclass_sdio_card_html_a9dc1cd99d0136e514faaecf56a6318d2"><div class="ttname"><a href="class_sdio_card.html#a9dc1cd99d0136e514faaecf56a6318d2">SdioCard::readData</a></div><div class="ttdeci">bool readData(uint8_t *dst)</div></div>
<div class="ttc" id="aclass_sdio_card_html_a77ae4fbe24bb04b74af5d388d4139dde"><div class="ttname"><a href="class_sdio_card.html#a77ae4fbe24bb04b74af5d388d4139dde">SdioCard::readSector</a></div><div class="ttdeci">bool readSector(uint32_t sector, uint8_t *dst)</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_abd35df10a0c1ed61a8415aa8cdc0b6d8"><div class="ttname"><a href="_sd_card_info_8h.html#abd35df10a0c1ed61a8415aa8cdc0b6d8">CMD10</a></div><div class="ttdeci">const uint8_t CMD10</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:135</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_ad01adb79f16c9066bd35ac6b3b862f95"><div class="ttname"><a href="_sd_card_info_8h.html#ad01adb79f16c9066bd35ac6b3b862f95">CMD11</a></div><div class="ttdeci">const uint8_t CMD11</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:137</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a366bebb1ad384ed8419486e96df360d7"><div class="ttname"><a href="_sd_card_info_8h.html#a366bebb1ad384ed8419486e96df360d7">CMD17</a></div><div class="ttdeci">const uint8_t CMD17</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:143</div></div>
<div class="ttc" id="aclass_sdio_card_html_a560bdfc96932d073c2b0610600560f78"><div class="ttname"><a href="class_sdio_card.html#a560bdfc96932d073c2b0610600560f78">SdioCard::isBusy</a></div><div class="ttdeci">bool isBusy()</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a74fdb2782b0db8bcf0fcd3dbccbaff01"><div class="ttname"><a href="_sd_card_info_8h.html#a74fdb2782b0db8bcf0fcd3dbccbaff01">sdCardCapacity</a></div><div class="ttdeci">uint32_t sdCardCapacity(csd_t *csd)</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:455</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_aa44b77b1992e8c0103b8d30b70147541"><div class="ttname"><a href="_sd_card_info_8h.html#aa44b77b1992e8c0103b8d30b70147541">SD_CARD_TYPE_SDHC</a></div><div class="ttdeci">const uint8_t SD_CARD_TYPE_SDHC</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:103</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_ace7d32befc6e96a501f39159310da301"><div class="ttname"><a href="_sd_card_info_8h.html#ace7d32befc6e96a501f39159310da301">ACMD41</a></div><div class="ttdeci">const uint8_t ACMD41</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:172</div></div>
<div class="ttc" id="aclass_sdio_card_html_a03b1cdcf988acbdee91bfa8974be50f9"><div class="ttname"><a href="class_sdio_card.html#a03b1cdcf988acbdee91bfa8974be50f9">SdioCard::erase</a></div><div class="ttdeci">bool erase(uint32_t firstSector, uint32_t lastSector)</div></div>
<div class="ttc" id="aclass_sdio_card_html_a74919a168bac68028ce62222500cf238"><div class="ttname"><a href="class_sdio_card.html#a74919a168bac68028ce62222500cf238">SdioCard::writeSector</a></div><div class="ttdeci">bool writeSector(uint32_t sector, const uint8_t *src)</div></div>
<div class="ttc" id="aclass_sdio_config_html"><div class="ttname"><a href="class_sdio_config.html">SdioConfig</a></div><div class="ttdoc">SDIO card configuration.</div><div class="ttdef"><b>Definition:</b> SdioCard.h:36</div></div>
<div class="ttc" id="aclass_sdio_card_html_a9c2da202da95162d2eb694363fbe8654"><div class="ttname"><a href="class_sdio_card.html#a9c2da202da95162d2eb694363fbe8654">SdioCard::errorData</a></div><div class="ttdeci">uint32_t errorData() const</div></div>
<div class="ttc" id="aclass_sdio_card_html_a3532a1a4b8a43a51ed9b5853186203cb"><div class="ttname"><a href="class_sdio_card.html#a3532a1a4b8a43a51ed9b5853186203cb">SdioCard::kHzSdClk</a></div><div class="ttdeci">uint32_t kHzSdClk()</div></div>
<div class="ttc" id="aunioncsd__t_html"><div class="ttname"><a href="unioncsd__t.html">csd_t</a></div><div class="ttdoc">Union of old and new style CSD register.</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:450</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_ac1a702dfb4cbc20780edba50c6c7b81f"><div class="ttname"><a href="_sd_card_info_8h.html#ac1a702dfb4cbc20780edba50c6c7b81f">CMD6</a></div><div class="ttdeci">const uint8_t CMD6</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:127</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a662c38b10ddf8240163a9ed05aee03d0"><div class="ttname"><a href="_sd_card_info_8h.html#a662c38b10ddf8240163a9ed05aee03d0">CMD38</a></div><div class="ttdeci">const uint8_t CMD38</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:156</div></div>
<div class="ttc" id="aclass_sdio_card_html_afbb5ab075dfd16ceebfcba5a20e70434"><div class="ttname"><a href="class_sdio_card.html#afbb5ab075dfd16ceebfcba5a20e70434">SdioCard::begin</a></div><div class="ttdeci">bool begin(SdioConfig sdioConfig)</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a6f3f629d66a7763fd108f5c2bc790294"><div class="ttname"><a href="_sd_card_info_8h.html#a6f3f629d66a7763fd108f5c2bc790294">CMD55</a></div><div class="ttdeci">const uint8_t CMD55</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:158</div></div>
<div class="ttc" id="aclass_sdio_card_html_a58880a055e58410f8b22658b88622f63"><div class="ttname"><a href="class_sdio_card.html#a58880a055e58410f8b22658b88622f63">SdioCard::status</a></div><div class="ttdeci">uint32_t status()</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a5702a4195d012642d655578f1b3e1389"><div class="ttname"><a href="_sd_card_info_8h.html#a5702a4195d012642d655578f1b3e1389">CMD8</a></div><div class="ttdeci">const uint8_t CMD8</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:131</div></div>
<div class="ttc" id="a_sd_error_codes_8txt_html_a40ae3e6acdc165998287b88ec66699b5"><div class="ttname"><a href="_sd_error_codes_8txt.html#a40ae3e6acdc165998287b88ec66699b5">status</a></div><div class="ttdeci">Run the SdErrorCode example to produce an updated list C Symbol failed SD_CARD_ERROR_NONE No SD_CARD_ERROR_CMD0 Card reset SD_CARD_ERROR_CMD2 SDIO read SD_CARD_ERROR_CMD3 SDIO publish SD_CARD_ERROR_CMD6 Switch card SD_CARD_ERROR_CMD7 SDIO card SD_CARD_ERROR_CMD8 Send and check interface SD_CARD_ERROR_CMD9 Read CSD SD_CARD_ERROR_CMD10 Read CID SD_CARD_ERROR_CMD12 Stop multiple block SD_CARD_ERROR_CMD13 Read card status</div><div class="ttdef"><b>Definition:</b> SdErrorCodes.txt:18</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a689a65a16720a2b1ca225c7ffca6b27f"><div class="ttname"><a href="_sd_card_info_8h.html#a689a65a16720a2b1ca225c7ffca6b27f">ACMD6</a></div><div class="ttdeci">const uint8_t ACMD6</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:164</div></div>
<div class="ttc" id="anamespaceaudiowrapper__generator_html_a8d0beeff80fe32760588beb905991c16"><div class="ttname"><a href="namespaceaudiowrapper__generator.html#a8d0beeff80fe32760588beb905991c16">audiowrapper_generator.d</a></div><div class="ttdeci">tuple d</div><div class="ttdef"><b>Definition:</b> audiowrapper_generator.py:13</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a98e2876554a4f5f6b04c3bf05351945e"><div class="ttname"><a href="_sd_card_info_8h.html#a98e2876554a4f5f6b04c3bf05351945e">CMD32</a></div><div class="ttdeci">const uint8_t CMD32</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:151</div></div>
<div class="ttc" id="a_print_basic_8h_html_a9075d93e0ab26ccd6e059fa06aa4e3de"><div class="ttname"><a href="_print_basic_8h.html#a9075d93e0ab26ccd6e059fa06aa4e3de">HEX</a></div><div class="ttdeci">#define HEX</div><div class="ttdef"><b>Definition:</b> PrintBasic.h:52</div></div>
<div class="ttc" id="aclass_sdio_card_html_adc583f7a27f57ce55ce474b1379b9303"><div class="ttname"><a href="class_sdio_card.html#adc583f7a27f57ce55ce474b1379b9303">SdioCard::readOCR</a></div><div class="ttdeci">bool readOCR(uint32_t *ocr)</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_af4bc717a7b81e955c9e5fd6b08401fa7"><div class="ttname"><a href="_sd_card_info_8h.html#af4bc717a7b81e955c9e5fd6b08401fa7">CMD33</a></div><div class="ttdeci">const uint8_t CMD33</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:154</div></div>
<div class="ttc" id="aclass_sdio_card_html_a8467e7ffafa45ff930b38a6f18e9547a"><div class="ttname"><a href="class_sdio_card.html#a8467e7ffafa45ff930b38a6f18e9547a">SdioCard::writeData</a></div><div class="ttdeci">bool writeData(const uint8_t *src)</div></div>
<div class="ttc" id="aclass_sdio_card_html_a5bd3f206d790149340783135d08eb701"><div class="ttname"><a href="class_sdio_card.html#a5bd3f206d790149340783135d08eb701">SdioCard::readStop</a></div><div class="ttdeci">bool readStop()</div></div>
<div class="ttc" id="anamespaceraw2c_html_ac9177c9fc1f265220b209ee76822c994"><div class="ttname"><a href="namespaceraw2c.html#ac9177c9fc1f265220b209ee76822c994">raw2c.i</a></div><div class="ttdeci">int i</div><div class="ttdef"><b>Definition:</b> raw2c.py:87</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a45336196bfc57e029687cab7419b5f43"><div class="ttname"><a href="_sd_card_info_8h.html#a45336196bfc57e029687cab7419b5f43">CMD13</a></div><div class="ttdeci">const uint8_t CMD13</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:141</div></div>
<div class="ttc" id="aclass_sdio_card_html_a1edd70537e2d7fa556532790cf413b5c"><div class="ttname"><a href="class_sdio_card.html#a1edd70537e2d7fa556532790cf413b5c">SdioCard::writeStart</a></div><div class="ttdeci">bool writeStart(uint32_t sector)</div></div>
<div class="ttc" id="aclass_sdio_card_html_a1d505c4fb461bb7103692054ef6f7f1f"><div class="ttname"><a href="class_sdio_card.html#a1d505c4fb461bb7103692054ef6f7f1f">SdioCard::errorCode</a></div><div class="ttdeci">uint8_t errorCode() const</div></div>
<div class="ttc" id="aclass_sdio_card_html_a2490b07ee400aaf799ea5c37052041bf"><div class="ttname"><a href="class_sdio_card.html#a2490b07ee400aaf799ea5c37052041bf">SdioCard::readCID</a></div><div class="ttdeci">bool readCID(cid_t *cid)</div></div>
<div class="ttc" id="anotes_8txt_html_a45d7b17561bfaf6d171d738d3dc01c65"><div class="ttname"><a href="notes_8txt.html#a45d7b17561bfaf6d171d738d3dc01c65">data</a></div><div class="ttdeci">otf2bdf converts truetype to BDF font format height y offset pixel data</div><div class="ttdef"><b>Definition:</b> notes.txt:25</div></div>
<div class="ttc" id="aclass_sdio_card_html_a49a502cf7b59dc559a6c75a3285e6c1a"><div class="ttname"><a href="class_sdio_card.html#a49a502cf7b59dc559a6c75a3285e6c1a">SdioCard::sectorCount</a></div><div class="ttdeci">uint32_t sectorCount()</div></div>
<div class="ttc" id="aclass_sdio_card_html_a22451464dba5275838908c2d19392850"><div class="ttname"><a href="class_sdio_card.html#a22451464dba5275838908c2d19392850">SdioCard::type</a></div><div class="ttdeci">uint8_t type() const</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a73a746ce7ce772a41c08f213bd1c75e0"><div class="ttname"><a href="_sd_card_info_8h.html#a73a746ce7ce772a41c08f213bd1c75e0">CMD9</a></div><div class="ttdeci">const uint8_t CMD9</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:133</div></div>
<div class="ttc" id="aclass_sdio_card_html_a37e477b39d2a9c874fd338b4f7ef6b0e"><div class="ttname"><a href="class_sdio_card.html#a37e477b39d2a9c874fd338b4f7ef6b0e">SdioCard::errorLine</a></div><div class="ttdeci">uint32_t errorLine() const</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_af42ae891b341b672f8f29ff7c0758716"><div class="ttname"><a href="_sd_card_info_8h.html#af42ae891b341b672f8f29ff7c0758716">CMD3</a></div><div class="ttdeci">const uint8_t CMD3</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:125</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a3bf8b1a8edc30df232fa3cdc4db099f0"><div class="ttname"><a href="_sd_card_info_8h.html#a3bf8b1a8edc30df232fa3cdc4db099f0">CMD18</a></div><div class="ttdeci">const uint8_t CMD18</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:145</div></div>
<div class="ttc" id="a_sd_error_codes_8txt_html_af8fcb6300ee29b5406925a3dd0a5697f"><div class="ttname"><a href="_sd_error_codes_8txt.html#af8fcb6300ee29b5406925a3dd0a5697f">mode</a></div><div class="ttdeci">Run the SdErrorCode example to produce an updated list C Symbol failed SD_CARD_ERROR_NONE No SD_CARD_ERROR_CMD0 Card reset SD_CARD_ERROR_CMD2 SDIO read SD_CARD_ERROR_CMD3 SDIO publish SD_CARD_ERROR_CMD6 Switch card SD_CARD_ERROR_CMD7 SDIO card SD_CARD_ERROR_CMD8 Send and check interface SD_CARD_ERROR_CMD9 Read CSD SD_CARD_ERROR_CMD10 Read CID SD_CARD_ERROR_CMD12 Stop multiple block SD_CARD_ERROR_CMD13 Read card SD_CARD_ERROR_CMD17 Read single SD_CARD_ERROR_CMD18 Read multiple SD_CARD_ERROR_CMD24 Write single SD_CARD_ERROR_CMD25 Write multiple SD_CARD_ERROR_CMD32 Set first erase SD_CARD_ERROR_CMD33 Set last erase SD_CARD_ERROR_CMD38 Erase selected SD_CARD_ERROR_CMD58 Read OCR SD_CARD_ERROR_CMD59 Set CRC mode</div><div class="ttdef"><b>Definition:</b> SdErrorCodes.txt:27</div></div>
<div class="ttc" id="aclass_sys_call_html_a2219ba5ea8e411b022a3a00df5f380e0"><div class="ttname"><a href="class_sys_call.html#a2219ba5ea8e411b022a3a00df5f380e0">SysCall::yield</a></div><div class="ttdeci">static void yield()</div><div class="ttdef"><b>Definition:</b> SysCall.h:90</div></div>
<div class="ttc" id="a_sd_fat_config_8h_html_adb969469c422c2da5438963623bdfbd3"><div class="ttname"><a href="_sd_fat_config_8h.html#adb969469c422c2da5438963623bdfbd3">SD_MAX_INIT_RATE_KHZ</a></div><div class="ttdeci">#define SD_MAX_INIT_RATE_KHZ</div><div class="ttdef"><b>Definition:</b> SdFatConfig.h:131</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a285ab5af20c8565323f592c5002b795b"><div class="ttname"><a href="_sd_card_info_8h.html#a285ab5af20c8565323f592c5002b795b">CMD12</a></div><div class="ttdeci">const uint8_t CMD12</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:139</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a5fb9815f325ddcd94815b20cff070358"><div class="ttname"><a href="_sd_card_info_8h.html#a5fb9815f325ddcd94815b20cff070358">CARD_STATUS_READY_FOR_DATA</a></div><div class="ttdeci">const uint32_t CARD_STATUS_READY_FOR_DATA</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:227</div></div>
<div class="ttc" id="a_sd_card_info_8h_html_a05d372a37b7bd369ac59070bdbcb2337"><div class="ttname"><a href="_sd_card_info_8h.html#a05d372a37b7bd369ac59070bdbcb2337">CMD25</a></div><div class="ttdeci">const uint8_t CMD25</div><div class="ttdef"><b>Definition:</b> SdCardInfo.h:149</div></div>
<div class="ttc" id="aclass_sdio_config_html_a07ddb8b18bf24fa61fdd289a112e79a8"><div class="ttname"><a href="class_sdio_config.html#a07ddb8b18bf24fa61fdd289a112e79a8">SdioConfig::useDma</a></div><div class="ttdeci">bool useDma()</div><div class="ttdef"><b>Definition:</b> SdioCard.h:47</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f396504afdc959660871b003fa10164d.html">Documents</a></li><li class="navelem"><a class="el" href="dir_7e17ac9cf8fba2cb04bc248c85b0ceb7.html">GitHub</a></li><li class="navelem"><a class="el" href="dir_4ef12e58aa429d652d8cf572cf893a50.html">ERISCore</a></li><li class="navelem"><a class="el" href="dir_a1057353f0d746f72dccba68772260b8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e0ef193a8bd344728df71d973a5e04e1.html">SdFat-beta-master</a></li><li class="navelem"><a class="el" href="dir_ea07528d4a32d2d88075cc43f02c8397.html">src</a></li><li class="navelem"><a class="el" href="dir_96061683c19491f2535d4e24fde5ae4a.html">SdCard</a></li><li class="navelem"><a class="el" href="_sdio_teensy_8h.html">SdioTeensy.h</a></li>
    <li class="footer">Generated by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
