`define pp_1 0
module module_0 (
    output id_1,
    input logic [id_2 : id_3] id_4,
    input id_5,
    input [1 : id_2[id_5]] id_6,
    input [id_2 : id_6] id_7,
    output id_8
);
endmodule
