//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_75
.address_size 64

	// .globl	NotEqual_12564004135586457149_kernel0

.visible .entry NotEqual_12564004135586457149_kernel0(
	.param .u64 NotEqual_12564004135586457149_kernel0_param_0,
	.param .u64 NotEqual_12564004135586457149_kernel0_param_1,
	.param .u64 NotEqual_12564004135586457149_kernel0_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd1, [NotEqual_12564004135586457149_kernel0_param_0];
	ld.param.u64 	%rd2, [NotEqual_12564004135586457149_kernel0_param_1];
	ld.param.u64 	%rd3, [NotEqual_12564004135586457149_kernel0_param_2];
	mov.u32 	%r1, %tid.x;
	setp.gt.s32	%p1, %r1, 4;
	@%p1 bra 	BB0_2;

	cvta.to.global.u64 	%rd4, %rd3;
	cvta.to.global.u64 	%rd5, %rd1;
	mul.wide.s32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd5, %rd6;
	cvt.s64.s32	%rd8, %r1;
	cvta.to.global.u64 	%rd9, %rd2;
	add.s64 	%rd10, %rd9, %rd6;
	ld.global.nc.f32 	%f1, [%rd10];
	ld.global.nc.f32 	%f2, [%rd7];
	setp.neu.f32	%p2, %f2, %f1;
	selp.u16	%rs1, 1, 0, %p2;
	add.s64 	%rd11, %rd4, %rd8;
	st.global.u8 	[%rd11], %rs1;

BB0_2:
	ret;
}


