Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  4 18:07:18 2022
| Host         : 603-14 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_Combine_step_wrapper_control_sets_placed.rpt
| Design       : design_Combine_step_wrapper
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   232 |
|    Minimum number of control sets                        |   232 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   410 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   232 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |    25 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |   108 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    64 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             514 |          185 |
| No           | No                    | Yes                    |             523 |          156 |
| No           | Yes                   | No                     |             614 |          245 |
| Yes          | No                    | No                     |             272 |          104 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1940 |          792 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                            Clock Signal                                            |                                                                                                     Enable Signal                                                                                                     |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
|  design_Combine_step_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | design_Combine_step_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                             |                1 |              1 |         1.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                 |                1 |              1 |         1.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                 |                1 |              1 |         1.00 |
|  design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
| ~design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                |                                                                                                                                                                                                                       | design_Combine_step_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                       |                1 |              1 |         1.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                       |                1 |              1 |         1.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              1 |         1.00 |
| ~design_Combine_step_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | design_Combine_step_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_Combine_step_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                             |                1 |              1 |         1.00 |
|  design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
|  design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  design_Combine_step_i/StepMotorController_0/inst/U0/U1/CLK                                        |                                                                                                                                                                                                                       | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                1 |              2 |         2.00 |
|  design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  design_Combine_step_i/StepMotorController_1/inst/U0/U1/CLK                                        |                                                                                                                                                                                                                       | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                1 |              2 |         2.00 |
|  design_Combine_step_i/StepMotorController_2/inst/U0/U1/CLK                                        |                                                                                                                                                                                                                       | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                1 |              2 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                |                                                                                                                                                                                                                       |                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_Combine_step_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | design_Combine_step_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                2 |              4 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_Combine_step_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                1 |              4 |         4.00 |
|  design_Combine_step_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | design_Combine_step_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                               | design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_Combine_step_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                3 |              4 |         1.33 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_Combine_step_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |         4.00 |
|  design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                | design_Combine_step_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | design_Combine_step_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                1 |              4 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                |                1 |              4 |         4.00 |
| ~design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                |                                                                                                                                                                                                                       | design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_Combine_step_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                2 |              4 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_Combine_step_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                  | design_Combine_step_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_Combine_step_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                2 |              4 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_Combine_step_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                3 |              4 |         1.33 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_Combine_step_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              5 |         2.50 |
|  design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                           |                4 |              5 |         1.25 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              5 |         5.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_Combine_step_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                4 |              5 |         1.25 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                1 |              5 |         5.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  design_Combine_step_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                              |                2 |              6 |         3.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_Combine_step_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  design_Combine_step_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | design_Combine_step_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                 |                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_gpio_3/U0/gpio_core_1/Read_Reg_Rst                                                                                              |                2 |              6 |         3.00 |
|  design_Combine_step_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | design_Combine_step_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                4 |              7 |         1.75 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_Combine_step_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                1 |              7 |         7.00 |
| ~design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0[0] |                                                                                                                                                                                                                       | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0[0]                                                         |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                  | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                  | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                1 |              8 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                1 |              8 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                5 |              8 |         1.60 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                            | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                           | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                2 |              8 |         4.00 |
|  design_Combine_step_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | design_Combine_step_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                           | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                3 |              8 |         2.67 |
|  design_Combine_step_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                           | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                6 |              8 |         1.33 |
|  design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                | design_Combine_step_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                                           |                2 |              8 |         4.00 |
| ~design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                | design_Combine_step_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_Combine_step_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                  | design_Combine_step_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_Combine_step_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | design_Combine_step_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_Combine_step_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                5 |              8 |         1.60 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | design_Combine_step_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                              |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                  | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                            | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                  | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                   | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                  | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                             | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                            | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                  | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |                1 |              8 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                  | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |                5 |              8 |         1.60 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                            | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |                6 |              8 |         1.33 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                  | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                   | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                       | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                1 |              8 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                      | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                      | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                      | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                      | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                      | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                      | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                5 |              8 |         1.60 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                       | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                1 |              8 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                      | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                      | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                1 |              8 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                      | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                       | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                1 |              8 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                6 |              8 |         1.33 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                 | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                1 |              8 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                      | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                      | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                1 |              8 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                1 |              8 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                               | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                      | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                1 |              8 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                               | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                               | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                  | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                5 |              8 |         1.60 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                  | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                  | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                           | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                5 |              8 |         1.60 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                           | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                            | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                5 |              8 |         1.60 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                           | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                5 |              8 |         1.60 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                  | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                3 |              8 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                  | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                  | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                5 |              8 |         1.60 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                            | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                           | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                           | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                           | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                4 |              8 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                  | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                2 |              8 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                 | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |                1 |              8 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_Combine_step_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                3 |              9 |         3.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | design_Combine_step_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                3 |              9 |         3.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                5 |             10 |         2.00 |
|  design_Combine_step_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | design_Combine_step_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                3 |             10 |         3.33 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                6 |             11 |         1.83 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                5 |             11 |         2.20 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                5 |             12 |         2.40 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_Combine_step_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                7 |             16 |         2.29 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                  | design_Combine_step_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                6 |             16 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                              |                4 |             16 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                   | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               10 |             16 |         1.60 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_Combine_step_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                9 |             17 |         1.89 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_Combine_step_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                4 |             19 |         4.75 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                7 |             20 |         2.86 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             21 |         3.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_Combine_step_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                5 |             21 |         4.20 |
|  design_Combine_step_i/StepMotorController_0/inst/U0/U1/CLK                                        |                                                                                                                                                                                                                       |                                                                                                                                                           |                8 |             23 |         2.88 |
|  design_Combine_step_i/StepMotorController_1/inst/U0/U1/CLK                                        |                                                                                                                                                                                                                       |                                                                                                                                                           |                9 |             23 |         2.56 |
|  design_Combine_step_i/StepMotorController_2/inst/U0/U1/CLK                                        |                                                                                                                                                                                                                       |                                                                                                                                                           |                8 |             23 |         2.88 |
|  design_Combine_step_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              |                                                                                                                                                                                                                       | design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                               |                5 |             23 |         4.60 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | design_Combine_step_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                  |                7 |             23 |         3.29 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                9 |             24 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |                8 |             26 |         3.25 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_Combine_step_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |               11 |             28 |         2.55 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                  |                9 |             29 |         3.22 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |               11 |             30 |         2.73 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               17 |             32 |         1.88 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                           |               12 |             32 |         2.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                   | design_Combine_step_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |               13 |             32 |         2.46 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                      | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |               16 |             32 |         2.00 |
|  design_Combine_step_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                           |               21 |             32 |         1.52 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                       | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |               15 |             32 |         2.13 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                          | design_Combine_step_i/AXI4_BCD_to_FND_0/inst/AXI4_Template_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                          |                9 |             32 |         3.56 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                        | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               20 |             32 |         1.60 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                      | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |               16 |             32 |         2.00 |
|  design_Combine_step_i/AXI4_tickGenerator_0/inst/tick/U0/clk_BUFG                                  |                                                                                                                                                                                                                       | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |                8 |             32 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | design_Combine_step_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |               32 |             32 |         1.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | design_Combine_step_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |               13 |             32 |         2.46 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                        | design_Combine_step_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                8 |             32 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                  | design_Combine_step_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                7 |             32 |         4.57 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                      | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |               16 |             32 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |               16 |             32 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst                                                                                              |                9 |             32 |         3.56 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               17 |             32 |         1.88 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               16 |             32 |         2.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                           | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |               13 |             32 |         2.46 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | design_Combine_step_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |               10 |             32 |         3.20 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |         2.91 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                           |                9 |             33 |         3.67 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                           |                9 |             34 |         3.78 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/AXI4_BuzzerPWM_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                         |               14 |             43 |         3.07 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/AXI4_tickGenerator_0/inst/AXI4_Template_v1_0_S00_AXI_inst/SR[0]                                                                     |               18 |             43 |         2.39 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |               14 |             44 |         3.14 |
|  design_Combine_step_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              | design_Combine_step_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                           |               16 |             47 |         2.94 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                           |                8 |             64 |         8.00 |
|  design_Combine_step_i/StepMotorController_1/inst/U0/U0/r_clk_reg_0_BUFG                           |                                                                                                                                                                                                                       | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |               19 |             65 |         3.42 |
|  design_Combine_step_i/StepMotorController_2/inst/U0/U0/r_clk_reg_0_BUFG                           |                                                                                                                                                                                                                       | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |               19 |             65 |         3.42 |
|  design_Combine_step_i/StepMotorController_0/inst/U0/U0/r_clk_reg_0_BUFG                           |                                                                                                                                                                                                                       | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |               20 |             65 |         3.25 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                           |               10 |             75 |         7.50 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/StepMotorController_2/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |               24 |             75 |         3.12 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/StepMotorController_0/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |               22 |             75 |         3.41 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/StepMotorController_1/inst/AXI4_TEMPLATE_v1_0_S00_AXI_inst/SR[0]                                                                    |               21 |             75 |         3.57 |
|  design_Combine_step_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                              |                                                                                                                                                                                                                       |                                                                                                                                                           |               32 |             80 |         2.50 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               41 |             84 |         2.05 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                  |                                                                                                                                                           |               16 |            128 |         8.00 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               72 |            156 |         2.17 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | design_Combine_step_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               98 |            221 |         2.26 |
|  design_Combine_step_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                       |                                                                                                                                                           |              131 |            379 |         2.89 |
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


