// Seed: 4156771730
module module_0 (
    input  wire id_0,
    input  wand id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  wire id_4,
    input  tri  id_5,
    input  tri0 id_6,
    input  tri  id_7,
    input  tri1 id_8,
    output tri  id_9
);
  wire id_11;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    output tri   id_2,
    output uwire id_3,
    output logic id_4
);
  not (id_3, id_0);
  tri0 id_6;
  always @(posedge id_6) begin
    #1 id_4 <= 1;
  end
  module_0(
      id_1, id_0, id_0, id_1, id_0, id_1, id_1, id_0, id_1, id_3
  );
endmodule
