INFO-FLOW: Workspace /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1 opened at Sat Oct 04 21:42:10 PDT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
Execute       create_platform xcku5p-ffvb676-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/work1/Apps/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/work1/Apps/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
Command       create_platform done; 0.34 sec.
Execute       source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffvb676-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.41 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xcku5p-ffvb676-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 3.3 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.9 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.3 seconds; current allocated memory: 0.195 MB.
Command   ap_source done; error code: 1; 3.76 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1 opened at Sat Oct 04 21:49:27 PDT 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       set_part xcku5p-ffvb676-2-e 
Execute         create_platform xcku5p-ffvb676-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/work1/Apps/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/work1/Apps/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
Command         create_platform done; 0.32 sec.
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcku5p-ffvb676-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.38 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.43 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
Execute       create_platform xcku5p-ffvb676-2-e -board  
Execute       source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffvb676-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 276.734 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcku5p-ffvb676-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/work1/Apps/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/work1/Apps/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/work1/Apps/Vitis_HLS/2023.2/common/technology/autopilot -I /home/work1/Apps/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=kintexuplus_medium -device-resource-info=BRAM_960.000000_DSP_1824.000000_FF_433920.000000_LUT_216960.000000_SLICE_27120.000000_URAM_64.000000 -device-name-info=xcku5p-ffvb676-2-e > /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/work1/Apps/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=kintexuplus_medium -device-resource-info=BRAM_960.000000_DSP_1824.000000_FF_433920.000000_LUT_216960.000000_SLICE_27120.000000_URAM_64.000000 -device-name-info=xcku5p-ffvb676-2-e > /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/work1/Apps/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.41 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/work1/Apps/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.64 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /home/work1/Apps/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.25 sec.
INFO-FLOW: run_clang exec: /home/work1/Apps/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (firmware/myproject.cpp:14:30)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (firmware/myproject.cpp:15:28)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (firmware/myproject.cpp:16:32)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (firmware/myproject.cpp:17:30)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (firmware/myproject.cpp:18:29)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (firmware/myproject.cpp:19:27)
Execute         send_msg_by_id WARNING @200-471@%s%s 6 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xcku5p-ffvb676-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/work1/Apps/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/work1/Apps/Vitis_HLS/2023.2/common/technology/autopilot -I /home/work1/Apps/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=kintexuplus_medium -device-resource-info=BRAM_960.000000_DSP_1824.000000_FF_433920.000000_LUT_216960.000000_SLICE_27120.000000_URAM_64.000000 -device-name-info=xcku5p-ffvb676-2-e > /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.42 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.94 seconds; current allocated memory: 281.855 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /home/work1/Apps/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/work1/Apps/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/work1/Apps/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /home/work1/Apps/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/work1/Apps/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/work1/Apps/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /home/work1/Apps/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.8 sec.
Execute         run_link_or_opt -opt -out /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/work1/Apps/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.33 sec.
Execute         run_link_or_opt -out /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/work1/Apps/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/work1/Apps/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/work1/Apps/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /home/work1/Apps/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/work1/Apps/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=kintexuplus_medium -device-resource-info=BRAM_960.000000_DSP_1824.000000_FF_433920.000000_LUT_216960.000000_SLICE_27120.000000_URAM_64.000000 -device-name-info=xcku5p-ffvb676-2-e 2> /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,686 Compile/Link /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,686 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 100,877 Unroll/Inline (step 1) /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 100,877 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 34,168 Unroll/Inline (step 2) /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 34,168 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 27,096 Unroll/Inline (step 3) /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,096 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 25,100 Unroll/Inline (step 4) /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,100 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 34,301 Array/Struct /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 34,301 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 24,420 Array/Struct (step 2) /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,420 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 24,400 Array/Struct (step 3) /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,400 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 25,202 Array/Struct (step 4) /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,202 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 27,687 Array/Struct (step 5) /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,687 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 25,202 Performance /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,202 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 25,186 Performance (step 2) /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,186 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 25,173 Performance (step 3) /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,173 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 25,173 Performance (step 4) /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,173 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 27,569 HW Transforms (step 1) /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,569 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 27,660 HW Transforms (step 2) /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,660 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:237:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' (firmware/nnet_utils/nnet_dense_resource.h:237:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_resource.h:237:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::compute_output_buffer_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:363:9)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.22)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*) (.76)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t) (.77)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*) (.76)' (firmware/nnet_utils/nnet_dense_resource.h:76:14)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*) (.76)' into 'void nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:240:9)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, config2::weight_t*, config2::bias_t*) (.72)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:77:9)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[](unsigned long) const (.68)' into 'void nnet::kernel_shift_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config4>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::value_type*) (.67)' (firmware/nnet_utils/nnet_conv_stream.h:181:37)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.22.62)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*) (.3.43)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(config4_mult::accum_t) (.4.44)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*) (.3.43)' (firmware/nnet_utils/nnet_dense_resource.h:76:14)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*) (.3.43)' into 'void nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*) (.2.42)' (firmware/nnet_utils/nnet_dense_resource.h:240:9)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config4>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::value_type*) (.67)' into 'void nnet::compute_output_buffer_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.39)' (firmware/nnet_utils/nnet_conv_stream.h:357:5)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long) (.1.41)' into 'void nnet::compute_output_buffer_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.39)' (firmware/nnet_utils/nnet_conv_stream.h:376:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*) (.2.42)' into 'void nnet::compute_output_buffer_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.39)' (firmware/nnet_utils/nnet_conv_stream.h:368:13)
INFO: [HLS 214-131] Inlining function 'void nnet::compute_output_buffer_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.39)' into 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.38)' (firmware/nnet_utils/nnet_conv2d_stream.h:59:17)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.38)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:77:9)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long) (.1)' into 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config7>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*) (.35)' (firmware/nnet_utils/nnet_dense_stream.h:39:39)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.22)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*) (.33)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(config7::accum_t) (.34)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*) (.33)' (firmware/nnet_utils/nnet_dense_resource.h:76:14)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*) (.33)' into 'void nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*) (.32)' (firmware/nnet_utils/nnet_dense_resource.h:240:9)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*) (.32)' into 'void nnet::dense_resource_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*) (.31)' (firmware/nnet_utils/nnet_dense_stream.h:24:5)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) (.30)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.28)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config7>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*) (.35)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.28)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*) (.31)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:97:9)
INFO: [HLS 214-291] Loop 'SigmoidPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:88:9)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:50:9)
INFO: [HLS 214-291] Loop 'DataPackPipeline' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_stream.h:37:13)
INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)
INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:169:9)
INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:210:5)
INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:213:9)
INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:5)
INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:197:9)
INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:199:13)
INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:241:5)
INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:244:9)
INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:233:5)
INFO: [HLS 214-186] Unrolling loop 'SigmoidPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:88:9) in function 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config8>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation_stream.h:65:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' completely with a factor of 595 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackPipeline' (firmware/nnet_utils/nnet_dense_stream.h:37:13) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:169:9) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:179:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 10 (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 500 (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 10 (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:374:9) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 10 (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, relu_config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_resource.h:235:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 200 (firmware/nnet_utils/nnet_dense_resource.h:235:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_resource.h:235:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 9 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, relu_config3>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config8>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:65:0)
WARNING: [HLS 214-167] The program may have out of bound array access (firmware/nnet_utils/nnet_mult.h:70:36)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj20EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9myprojectRN3hls6streamIN4nnet5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEELi0EEES9_E2b2': Complete partitioning on dimension 1. (firmware/myproject.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9myprojectRN3hls6streamIN4nnet5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEELi0EEES9_E2b4': Complete partitioning on dimension 1. (firmware/myproject.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9myprojectRN3hls6streamIN4nnet5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEELi0EEES9_E2b7': Complete partitioning on dimension 1. (firmware/myproject.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj20EEENS1_IS5_Lj10EEE7config4EEvRKT_RN3hls6streamIT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:347:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj20EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)
INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:279:29)
INFO: [HLS 214-248] Applying array_partition to 'acc.i.i.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_resource.h:32:29)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (firmware/myproject.cpp:29:9)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (firmware/myproject.cpp:31:9)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (firmware/myproject.cpp:33:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer7_out' with compact=bit mode in 16-bits (firmware/myproject.cpp:74:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 160-bits (firmware/myproject.cpp:69:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 160-bits (firmware/myproject.cpp:65:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer3_out' with compact=bit mode in 320-bits (firmware/myproject.cpp:61:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 320-bits (firmware/myproject.cpp:57:24)
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, config2::weight_t*, config2::bias_t*)::line_buffer' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 39.31 seconds. CPU system time: 0.58 seconds. Elapsed time: 40.62 seconds; current allocated memory: 300.957 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 300.957 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 330.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.17 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 330.895 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:7), detected/extracted 6 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, relu_config3>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>'
	 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config8>'.
Command           transform done; 0.49 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:101:1) in function 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config8>'... converting 3 basic blocks.
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 337.383 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'.
WARNING: [HLS 200-1991] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:42:5) in function 'dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:42:5) in function 'dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1991] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:42:5) in function 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4>' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:42:5) in function 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1991] Performance of loop 'ReadInputWidth'(firmware/nnet_utils/nnet_conv2d_stream.h:53:9) in function 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4>' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'ReadInputWidth'(firmware/nnet_utils/nnet_conv2d_stream.h:53:9) in function 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-2024] Unable to rewind loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:42) in function 'dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>' due to non-pipelinable call in the function entry block.
WARNING: [HLS 200-957] Unable to rewind loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:53) in function 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4>': loop nest is not flattened.
Execute             auto_get_db
Command           transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 429.941 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.33 sec.
Command       elaborate done; 45.89 sec.
Execute       ap_eval exec zip -j /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3>' to 'relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth' to 'conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4>' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5>' to 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare' to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>' to 'dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8>' to 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> 
Execute         preproc_iomode -model dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare 
Execute         preproc_iomode -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth 
Execute         preproc_iomode -model relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> myproject
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> ...
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> ...
Execute         set_default_model dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> 
INFO-FLOW: Configuring Module : sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> ...
Execute         set_default_model sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> 
Execute         apply_spec_resource_limit sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> myproject
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> ...
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> ...
Execute         set_default_model dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> 
INFO-FLOW: Preprocessing Module: sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> ...
Execute         set_default_model sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> 
Execute         cdfg_preprocess -model sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> 
Execute         rtl_gen_preprocess sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_BRAM' (firmware/myproject.cpp:28): 'w2' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_BRAM' (firmware/myproject.cpp:30): 'w4' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_BRAM' (firmware/myproject.cpp:32): 'w7' does not exist or is optimized away.
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         schedule -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 431.039 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.sched.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>.
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         bind -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 431.043 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.bind.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 431.434 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.sched.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 431.559 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.bind.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 432.438 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.sched.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 432.438 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.bind.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> 
Execute         schedule -model relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 433.156 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.verbose.sched.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3>.
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> 
Execute         bind -model relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 433.156 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.verbose.bind.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'KernelShiftWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 437.340 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.verbose.sched.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 437.340 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.verbose.bind.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 438.004 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.verbose.sched.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> 
Execute         bind -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 438.004 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.verbose.bind.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> 
Execute         schedule -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 438.902 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.verbose.sched.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5>.
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> 
Execute         bind -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 438.902 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.verbose.bind.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'DataPrepare'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 439.410 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.verbose.sched.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 439.410 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.verbose.bind.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.bind.adb -f 
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> 
Execute         schedule -model dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 439.723 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.verbose.sched.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>.
Execute         set_default_model dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> 
Execute         bind -model dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 439.723 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.verbose.bind.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> 
Execute         schedule -model sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 439.863 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.verbose.sched.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8>.
Execute         set_default_model sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> 
Execute         bind -model sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 439.863 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.verbose.bind.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer7_out (from dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0 to sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 440.258 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 440.258 MB.
Execute         syn_report -verbosereport -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare 
Execute         rtl_gen_preprocess dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> 
Execute         rtl_gen_preprocess sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_dEe' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 440.410 MB.
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -style xilinx -f -lang vhdl -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -style xilinx -f -lang vlog -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_csynth.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_csynth.xml 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -f -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -bindview -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -p /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 441.008 MB.
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vhdl -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vlog -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.xml 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> -f -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> -bindview -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> -p /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 442.117 MB.
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vhdl -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vlog -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.xml 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -f -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -bindview -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -p /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 443.566 MB.
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> -style xilinx -f -lang vhdl -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> -style xilinx -f -lang vlog -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s_csynth.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s_csynth.xml 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.verbose.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -model relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> -f -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.adb 
Execute         db_write -model relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> -bindview -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> -p /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_258' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_4_16_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth'.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 449.574 MB.
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth -style xilinx -f -lang vhdl -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth -style xilinx -f -lang vlog -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_csynth.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_csynth.xml 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.verbose.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth -f -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.adb 
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth -bindview -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth -p /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 458.062 MB.
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> -style xilinx -f -lang vhdl -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> -style xilinx -f -lang vlog -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s_csynth.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s_csynth.xml 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.verbose.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> -f -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> -bindview -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> -p /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 461.184 MB.
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> -style xilinx -f -lang vhdl -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s 
Execute         gen_rtl relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> -style xilinx -f -lang vlog -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s_csynth.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s_csynth.xml 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.verbose.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> -f -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.adb 
Execute         db_write -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> -bindview -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> -p /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare' pipeline 'DataPrepare' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 462.617 MB.
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare -style xilinx -f -lang vhdl -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/vhdl/myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare -style xilinx -f -lang vlog -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_csynth.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_csynth.xml 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.verbose.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare -f -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.adb 
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare -bindview -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare -p /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.184 MB.
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> -style xilinx -f -lang vhdl -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s 
Execute         gen_rtl dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> -style xilinx -f -lang vlog -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s_csynth.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s_csynth.xml 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.verbose.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -model dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> -f -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.adb 
Execute         db_write -model dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> -bindview -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> -p /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROM_AUTO_1R' to 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 463.984 MB.
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> -style xilinx -f -lang vhdl -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/vhdl/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s 
Execute         gen_rtl sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> -style xilinx -f -lang vlog -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s 
Execute         syn_report -csynth -model sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_csynth.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -rtlxml -model sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_csynth.xml 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -verbosereport -model sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.verbose.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -model sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> -f -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.adb 
Execute         db_write -model sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> -bindview -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> -p /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0' to 'start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w320_d247_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_U(myproject_fifo_w320_d247_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(myproject_fifo_w160_d238_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w160_d238_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_U(myproject_fifo_w16_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_U(myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi_U(myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0_U(myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0_U(myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0_U(myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 465.453 MB.
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -rtlxml -model myproject -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -verbosereport -model myproject -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         db_write -model myproject -f -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute         syn_report -csynthDesign -model myproject -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcku5p-ffvb676-2-e 
Execute             ap_family_info -name xcku5p-ffvb676-2-e -data names 
Execute             ap_part_info -quiet -name xcku5p-ffvb676-2-e -data family 
Execute         syn_report -wcfg -model myproject -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3> conv_2d_cl<array,array<ap_fixed,10u>,config4>_Pipeline_KernelShiftWidth conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,10u>,config4> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config7> sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config8> myproject
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s] ... 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s] ... 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s] ... 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_regslice_both.
INFO-FLOW: Append model myproject_regslice_both
INFO-FLOW: Handling components in module [relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s] ... 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth] ... 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.compgen.tcl 
INFO-FLOW: Found component myproject_sparsemux_19_4_16_1_1.
INFO-FLOW: Append model myproject_sparsemux_19_4_16_1_1
INFO-FLOW: Found component myproject_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model myproject_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s] ... 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s] ... 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare] ... 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model myproject_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s] ... 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s] ... 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.compgen.tcl 
INFO-FLOW: Found component myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.
INFO-FLOW: Append model myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO-FLOW: Found component myproject_regslice_both.
INFO-FLOW: Append model myproject_regslice_both
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component myproject_fifo_w320_d247_A.
INFO-FLOW: Append model myproject_fifo_w320_d247_A
INFO-FLOW: Found component myproject_fifo_w320_d247_A.
INFO-FLOW: Append model myproject_fifo_w320_d247_A
INFO-FLOW: Found component myproject_fifo_w160_d238_A.
INFO-FLOW: Append model myproject_fifo_w160_d238_A
INFO-FLOW: Found component myproject_fifo_w160_d238_A.
INFO-FLOW: Append model myproject_fifo_w160_d238_A
INFO-FLOW: Found component myproject_fifo_w16_d1_S.
INFO-FLOW: Append model myproject_fifo_w16_d1_S
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0
INFO-FLOW: Found component myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi.
INFO-FLOW: Append model myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0
INFO-FLOW: Found component myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0.
INFO-FLOW: Append model myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0
INFO-FLOW: Found component myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0.
INFO-FLOW: Append model myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0
INFO-FLOW: Found component myproject_CTRL_s_axi.
INFO-FLOW: Append model myproject_CTRL_s_axi
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s
INFO-FLOW: Append model relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO-FLOW: Append model dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s
INFO-FLOW: Append model sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb myproject_regslice_both myproject_flow_control_loop_pipe myproject_sparsemux_19_4_16_1_1 myproject_flow_control_loop_pipe_sequential_init myproject_flow_control_loop_pipe myproject_flow_control_loop_pipe_sequential_init myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg myproject_regslice_both myproject_fifo_w320_d247_A myproject_fifo_w320_d247_A myproject_fifo_w160_d238_A myproject_fifo_w160_d238_A myproject_fifo_w16_d1_S myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0 myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0 myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0 myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0 myproject_CTRL_s_axi shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s myproject
INFO-FLOW: Generating /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO-FLOW: To file: write model myproject_regslice_both
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_sparsemux_19_4_16_1_1
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO-FLOW: To file: write model myproject_regslice_both
INFO-FLOW: To file: write model myproject_fifo_w320_d247_A
INFO-FLOW: To file: write model myproject_fifo_w320_d247_A
INFO-FLOW: To file: write model myproject_fifo_w160_d238_A
INFO-FLOW: To file: write model myproject_fifo_w160_d238_A
INFO-FLOW: To file: write model myproject_fifo_w16_d1_S
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0
INFO-FLOW: To file: write model myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0
INFO-FLOW: To file: write model myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0
INFO-FLOW: To file: write model myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0
INFO-FLOW: To file: write model myproject_CTRL_s_axi
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s
INFO-FLOW: To file: write model relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO-FLOW: To file: write model dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s
INFO-FLOW: To file: write model sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db' modelList='myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
myproject_regslice_both
myproject_flow_control_loop_pipe
myproject_sparsemux_19_4_16_1_1
myproject_flow_control_loop_pipe_sequential_init
myproject_flow_control_loop_pipe
myproject_flow_control_loop_pipe_sequential_init
myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
myproject_regslice_both
myproject_fifo_w320_d247_A
myproject_fifo_w320_d247_A
myproject_fifo_w160_d238_A
myproject_fifo_w160_d238_A
myproject_fifo_w16_d1_S
myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0
myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi
myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0
myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0
myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0
myproject_CTRL_s_axi
shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s
conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s
conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth
conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s
relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s
dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare
dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s
sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s
myproject
' expOnly='0'
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku5p-ffvb676-2-e -data names -quiet 
Execute         ap_part_info -name xcku5p-ffvb676-2-e -data info -quiet 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.compgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.compgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.compgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.compgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.compgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.compgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.compgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           source ./CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 467.160 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
myproject_regslice_both
myproject_flow_control_loop_pipe
myproject_sparsemux_19_4_16_1_1
myproject_flow_control_loop_pipe_sequential_init
myproject_flow_control_loop_pipe
myproject_flow_control_loop_pipe_sequential_init
myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
myproject_regslice_both
myproject_fifo_w320_d247_A
myproject_fifo_w320_d247_A
myproject_fifo_w160_d238_A
myproject_fifo_w160_d238_A
myproject_fifo_w16_d1_S
myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0
myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi
myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0
myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0
myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0
myproject_CTRL_s_axi
shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s
conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s
conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth
conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s
relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s
dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare
dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s
sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.tbgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.tbgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.tbgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.tbgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.tbgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.tbgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.tbgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.tbgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.tbgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.tbgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku5p-ffvb676-2-e -data names -quiet 
Execute         ap_part_info -name xcku5p-ffvb676-2-e -data info -quiet 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62 shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_74 relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0 conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0 conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745 relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0 dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0 dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59 sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0} INST2MODULE {myproject myproject conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_74 shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0 relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0 conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745 conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0 relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0 dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59 dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0 sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s} INSTDATA {myproject {DEPTH 1 CHILDREN {conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0 relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0 conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0 relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0 dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0 sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0}} conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0 {DEPTH 2 CHILDREN call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62} call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62 {DEPTH 3 CHILDREN call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_74} call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_74 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0 {DEPTH 2 CHILDREN {}} conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0 {DEPTH 2 CHILDREN grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745} grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745 {DEPTH 3 CHILDREN {}} relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0 {DEPTH 2 CHILDREN {}} dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0 {DEPTH 2 CHILDREN grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59} grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59 {DEPTH 3 CHILDREN {}} sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_138_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_156_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:328 VARIABLE add_ln328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_188_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:317 VARIABLE add_ln317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_fu_212_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:323 VARIABLE add_ln323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_98_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE add_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_191_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE i_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next_fu_540_p2 SOURCE {} VARIABLE indvars_iv_next LOOP KernelShiftWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_iw_fu_1189_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:53 VARIABLE i_iw LOOP ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_index_fu_1415_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE in_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln384_fu_1427_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:384 VARIABLE add_ln384 LOOP ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln391_fu_1444_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:391 VARIABLE add_ln391 LOOP ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_131_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE i_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_56_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:33 VARIABLE add_ln33 LOOP DataPrepare BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_index_fu_65_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE in_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_133_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:90 VARIABLE add_ln90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_fu_153_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:91 VARIABLE index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sigmoid_table_U SOURCE {} VARIABLE sigmoid_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 1024 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} myproject {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_U SOURCE :0 VARIABLE layer2_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE stream STORAGESIZE {320 247 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_U SOURCE :0 VARIABLE layer3_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE stream STORAGESIZE {320 247 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_U SOURCE :0 VARIABLE layer4_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 9 URAM 0 STORAGESUBTYPE stream STORAGESIZE {160 238 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_U SOURCE :0 VARIABLE layer5_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 9 URAM 0 STORAGESUBTYPE stream STORAGESIZE {160 238 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_U SOURCE :0 VARIABLE layer7_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 55 URAM 0}} shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 470.680 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 254.94 MHz
Command       autosyn done; 2 sec.
Command     csynth_design done; 47.94 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 45.83 seconds. CPU system time: 1.18 seconds. Elapsed time: 47.94 seconds; current allocated memory: 195.406 MB.
Execute     cleanup_all 
