\hypertarget{struct_m_g_p_i_ox___config_type}{}\doxysection{MGPIOx\+\_\+\+Config\+Type Struct Reference}
\label{struct_m_g_p_i_ox___config_type}\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}


MDIO Configuration structure for a speific PIN initialization.  




{\ttfamily \#include \char`\"{}COTS/\+MCAL/\+GPIO/\+GPIO\+\_\+interface.\+h\char`\"{}}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_m_g_p_i_ox___config_type_a5fd991c1d48a95358085baf482215bfc}{Port}}
\begin{DoxyCompactList}\small\item\em Configures a speific GPIO port. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_m_g_p_i_ox___config_type_a6edaa6c244cf152f48755cc6f0865794}{Pin}}
\begin{DoxyCompactList}\small\item\em Configures a speific GPIO pin. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_m_g_p_i_ox___config_type_a3f8b1a7b7115da39c634caa265c9a288}{Mode}}
\begin{DoxyCompactList}\small\item\em Configures a speific GPIO mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_m_g_p_i_ox___config_type_ac6f8ddbcc6ac7eab096f80943e2f9c35}{Output\+Type}}
\begin{DoxyCompactList}\small\item\em Configures a speific GPIO output\textquotesingle{}s type. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_m_g_p_i_ox___config_type_af8ad6ff00c1fcea451978e0403f29484}{Output\+Speed}}
\begin{DoxyCompactList}\small\item\em Configures a speific GPIO output\textquotesingle{}s speed. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_m_g_p_i_ox___config_type_a524fd644a012e61e7884de20267b12bd}{Input\+Type}}
\begin{DoxyCompactList}\small\item\em Configures a speific GPIO input type. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_m_g_p_i_ox___config_type_ae1134f253e11d2498842f6e124f178ce}{AF\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em Configures a speific GPIO Alternative function. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
MDIO Configuration structure for a speific PIN initialization. 



Definition at line \mbox{\hyperlink{_g_p_i_o__interface_8h_source_l00023}{23}} of file \mbox{\hyperlink{_g_p_i_o__interface_8h_source}{GPIO\+\_\+interface.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_m_g_p_i_ox___config_type_a5fd991c1d48a95358085baf482215bfc}\label{struct_m_g_p_i_ox___config_type_a5fd991c1d48a95358085baf482215bfc}} 
\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}!Port@{Port}}
\index{Port@{Port}!MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}
\doxysubsubsection{\texorpdfstring{Port}{Port}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Port}



Configures a speific GPIO port. 



Definition at line \mbox{\hyperlink{_g_p_i_o__interface_8h_source_l00028}{28}} of file \mbox{\hyperlink{_g_p_i_o__interface_8h_source}{GPIO\+\_\+interface.\+h}}.



Referenced by \mbox{\hyperlink{_g_p_i_o__program_8c_source_l00421}{MGPIOx\+\_\+v\+Init()}}, and \mbox{\hyperlink{_u_a_r_t__program_8c_source_l00037}{MUSART\+\_\+v\+Init()}}.

\mbox{\Hypertarget{struct_m_g_p_i_ox___config_type_a6edaa6c244cf152f48755cc6f0865794}\label{struct_m_g_p_i_ox___config_type_a6edaa6c244cf152f48755cc6f0865794}} 
\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}!Pin@{Pin}}
\index{Pin@{Pin}!MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}
\doxysubsubsection{\texorpdfstring{Pin}{Pin}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Pin}



Configures a speific GPIO pin. 



Definition at line \mbox{\hyperlink{_g_p_i_o__interface_8h_source_l00032}{32}} of file \mbox{\hyperlink{_g_p_i_o__interface_8h_source}{GPIO\+\_\+interface.\+h}}.



Referenced by \mbox{\hyperlink{_g_p_i_o__program_8c_source_l00421}{MGPIOx\+\_\+v\+Init()}}.

\mbox{\Hypertarget{struct_m_g_p_i_ox___config_type_a3f8b1a7b7115da39c634caa265c9a288}\label{struct_m_g_p_i_ox___config_type_a3f8b1a7b7115da39c634caa265c9a288}} 
\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}!Mode@{Mode}}
\index{Mode@{Mode}!MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Mode}



Configures a speific GPIO mode. 



Definition at line \mbox{\hyperlink{_g_p_i_o__interface_8h_source_l00036}{36}} of file \mbox{\hyperlink{_g_p_i_o__interface_8h_source}{GPIO\+\_\+interface.\+h}}.



Referenced by \mbox{\hyperlink{_g_p_i_o__program_8c_source_l00421}{MGPIOx\+\_\+v\+Init()}}.

\mbox{\Hypertarget{struct_m_g_p_i_ox___config_type_ac6f8ddbcc6ac7eab096f80943e2f9c35}\label{struct_m_g_p_i_ox___config_type_ac6f8ddbcc6ac7eab096f80943e2f9c35}} 
\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}!OutputType@{OutputType}}
\index{OutputType@{OutputType}!MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}
\doxysubsubsection{\texorpdfstring{OutputType}{OutputType}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Output\+Type}



Configures a speific GPIO output\textquotesingle{}s type. 



Definition at line \mbox{\hyperlink{_g_p_i_o__interface_8h_source_l00040}{40}} of file \mbox{\hyperlink{_g_p_i_o__interface_8h_source}{GPIO\+\_\+interface.\+h}}.



Referenced by \mbox{\hyperlink{_g_p_i_o__program_8c_source_l00421}{MGPIOx\+\_\+v\+Init()}}.

\mbox{\Hypertarget{struct_m_g_p_i_ox___config_type_af8ad6ff00c1fcea451978e0403f29484}\label{struct_m_g_p_i_ox___config_type_af8ad6ff00c1fcea451978e0403f29484}} 
\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}!OutputSpeed@{OutputSpeed}}
\index{OutputSpeed@{OutputSpeed}!MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}
\doxysubsubsection{\texorpdfstring{OutputSpeed}{OutputSpeed}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Output\+Speed}



Configures a speific GPIO output\textquotesingle{}s speed. 



Definition at line \mbox{\hyperlink{_g_p_i_o__interface_8h_source_l00044}{44}} of file \mbox{\hyperlink{_g_p_i_o__interface_8h_source}{GPIO\+\_\+interface.\+h}}.



Referenced by \mbox{\hyperlink{_g_p_i_o__program_8c_source_l00421}{MGPIOx\+\_\+v\+Init()}}.

\mbox{\Hypertarget{struct_m_g_p_i_ox___config_type_a524fd644a012e61e7884de20267b12bd}\label{struct_m_g_p_i_ox___config_type_a524fd644a012e61e7884de20267b12bd}} 
\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}!InputType@{InputType}}
\index{InputType@{InputType}!MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}
\doxysubsubsection{\texorpdfstring{InputType}{InputType}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Input\+Type}



Configures a speific GPIO input type. 



Definition at line \mbox{\hyperlink{_g_p_i_o__interface_8h_source_l00048}{48}} of file \mbox{\hyperlink{_g_p_i_o__interface_8h_source}{GPIO\+\_\+interface.\+h}}.



Referenced by \mbox{\hyperlink{_g_p_i_o__program_8c_source_l00421}{MGPIOx\+\_\+v\+Init()}}.

\mbox{\Hypertarget{struct_m_g_p_i_ox___config_type_ae1134f253e11d2498842f6e124f178ce}\label{struct_m_g_p_i_ox___config_type_ae1134f253e11d2498842f6e124f178ce}} 
\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}!AF\_Type@{AF\_Type}}
\index{AF\_Type@{AF\_Type}!MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}
\doxysubsubsection{\texorpdfstring{AF\_Type}{AF\_Type}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} AF\+\_\+\+Type}



Configures a speific GPIO Alternative function. 



Definition at line \mbox{\hyperlink{_g_p_i_o__interface_8h_source_l00052}{52}} of file \mbox{\hyperlink{_g_p_i_o__interface_8h_source}{GPIO\+\_\+interface.\+h}}.



Referenced by \mbox{\hyperlink{_g_p_i_o__program_8c_source_l00421}{MGPIOx\+\_\+v\+Init()}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
COTS/\+MCAL/\+GPIO/\mbox{\hyperlink{_g_p_i_o__interface_8h}{GPIO\+\_\+interface.\+h}}\end{DoxyCompactItemize}
