Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jul 28 13:20:35 2020
| Host         : LAPTOP-KDBVI58S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7s15
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   132 |
|    Minimum number of control sets                        |   132 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   407 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   132 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             583 |          212 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             485 |          196 |
| Yes          | No                    | No                     |             363 |          115 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             950 |          295 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                               Enable Signal                                                                                              |                                                               Set/Reset Signal                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              1 |         1.00 |
| ~system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                             |                1 |              1 |         1.00 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                             |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                       | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk      |                                                                                                                                                                                                          |                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                         |                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  system_i/button_debounce_0/inst/button_event            |                                                                                                                                                                                                          | system_i/button_debounce_1/inst/button_event                                                                                                 |                1 |              3 |         3.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                          |                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |         4.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                               | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                      |                1 |              4 |         4.00 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                          | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                   | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                     | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                1 |              4 |         4.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/start_dly_1                                                                                                                                                |                                                                                                                                              |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/rst_clk_wiz_0_200M/U0/EXT_LPF/lpf_int                                                                                               |                4 |              5 |         1.25 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/sum_dly                                                                                                                                                    |                                                                                                                                              |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/end_dly_0                                                                                                                                                  |                                                                                                                                              |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/curr_delay                                                                                                                                                 |                                                                                                                                              |                2 |              5 |         2.50 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                    |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                 |                                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                2 |              6 |         3.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                              |                3 |              6 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/rst_clk_wiz_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                            | system_i/rst_clk_wiz_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                1 |              7 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                2 |              7 |         3.50 |
|                                                          |                                                                                                                                                                                                          | system_i/gamma_correction_0/inst/rgb_data_out_reg[23]_i_2_n_0                                                                                |                8 |              8 |         1.00 |
|                                                          |                                                                                                                                                                                                          | system_i/gamma_correction_0/inst/rgb_data_out_reg[7]_i_2_n_0                                                                                 |                8 |              8 |         1.00 |
|                                                          |                                                                                                                                                                                                          | system_i/gamma_correction_0/inst/rgb_data_out_reg[15]_i_2_n_0                                                                                |                8 |              8 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                              |                1 |              8 |         8.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                              |                1 |              8 |         8.00 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK       | system_i/csi_to_axis_0/U0/parser_inst/packet_size[15]_i_1_n_0                                                                                                                                            |                                                                                                                                              |                1 |              8 |         8.00 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                              |                2 |              8 |         4.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                              |                2 |              8 |         4.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                              |                7 |              8 |         1.14 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK       | system_i/csi_to_axis_0/U0/lane_align_inst/data_shift[1]_0                                                                                                                                                |                                                                                                                                              |                3 |              8 |         2.67 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK       | system_i/csi_to_axis_0/U0/lane_align_inst/to_cnt[0]_2                                                                                                                                                    | system_i/csi_to_axis_0/U0/lane_align_inst/p_5_out[0]                                                                                         |                2 |              8 |         4.00 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK       | system_i/csi_to_axis_0/U0/lane_align_inst/to_cnt[1]_1                                                                                                                                                    | system_i/csi_to_axis_0/U0/lane_align_inst/p_5_out[1]                                                                                         |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                    | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                               |                                                                                                                                              |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                           | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                              |                                                                                                                                              |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                            | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                              |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                  | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                4 |             10 |         2.50 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK       | system_i/csi_to_axis_0/U0/parser_inst/m_axis_tvalid                                                                                                                                                      | system_i/csi2dvp_0/inst/valid_neg                                                                                                            |                3 |             10 |         3.33 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/csi2dvp_0/inst/vdata[9]_i_1_n_0                                                                                                                                                                 | system_i/csi2dvp_0/inst/frame_start_pos                                                                                                      |                5 |             10 |         2.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                              |                4 |             10 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                  |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             10 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                5 |             10 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             11 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                4 |             11 |         2.75 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/csi2dvp_0/inst/frame_start_pos                                                                                                      |                4 |             11 |         2.75 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                4 |             11 |         2.75 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             11 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             11 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             11 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             11 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             11 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             11 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                     | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                4 |             11 |         2.75 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                     | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                2 |             11 |         5.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/bayer2rgb_0/inst/addra[10]_i_2_n_0                                                                                                                                                              | system_i/bayer2rgb_0/inst/addra[10]_i_1_n_0                                                                                                  |                2 |             11 |         5.50 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                             | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                4 |             12 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             13 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt                                                                                                                                                   | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0                                                                   |                3 |             13 |         4.33 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/csi2dvp_0/inst/vid_active_video                                                                                                                                                                 | system_i/csi2dvp_0/inst/unpack_cnt                                                                                                           |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                              |                6 |             15 |         2.50 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK       | system_i/csi_to_axis_0/U0/parser_inst/transfer_cnt[15]_i_2_n_0                                                                                                                                           | system_i/csi_to_axis_0/U0/parser_inst/transfer_cnt[15]_i_1_n_0                                                                               |                4 |             16 |         4.00 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK       | system_i/csi_to_axis_0/U0/parser_inst/packet_size[7]                                                                                                                                                     |                                                                                                                                              |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             16 |         1.78 |
| ~system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK       |                                                                                                                                                                                                          |                                                                                                                                              |                5 |             17 |         3.40 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             20 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0                                                                    |                6 |             20 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val[0]_i_1_n_0                                                                                                                                 | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0                                                                    |                5 |             20 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0                                                                                                                                |                                                                                                                                              |                7 |             20 |         2.86 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                          | system_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                               |                5 |             23 |         4.60 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                7 |             23 |         3.29 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                           |                7 |             24 |         3.43 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/bayer2rgb_0/inst/color_r[9]_i_1_n_0                                                                                                                                                             |                                                                                                                                              |               17 |             24 |         1.41 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                7 |             25 |         3.57 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                8 |             27 |         3.38 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                9 |             28 |         3.11 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |         3.56 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                              |                9 |             32 |         3.56 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                      |               14 |             32 |         2.29 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               12 |             32 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |                9 |             32 |         3.56 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |         2.91 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |                9 |             32 |         3.56 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             32 |         5.33 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                              |                9 |             32 |         3.56 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                              |                7 |             33 |         4.71 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |               12 |             41 |         3.42 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |               14 |             42 |         3.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                              |               11 |             47 |         4.27 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK       | system_i/csi2_d_phy_rx_0/U0/dl0_rxvalidhs                                                                                                                                                                |                                                                                                                                              |               14 |             48 |         3.43 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               22 |             62 |         2.82 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                              |               11 |             75 |         6.82 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                          |                                                                                                                                              |               27 |             80 |         2.96 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK       |                                                                                                                                                                                                          |                                                                                                                                              |               46 |            121 |         2.63 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[32]                                                                                  |                                                                                                                                              |               16 |            128 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               68 |            149 |         2.19 |
|  system_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          |                                                                                                                                              |               70 |            184 |         2.63 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          |                                                                                                                                              |               66 |            206 |         3.12 |
|  system_i/clk_wiz_0/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               75 |            218 |         2.91 |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


