Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jun  7 11:13:46 2022
| Host         : DESKTOP-3V7T5K9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file debounce_timing_summary_routed.rpt -pb debounce_timing_summary_routed.pb -rpx debounce_timing_summary_routed.rpx -warn_on_violation
| Design       : debounce
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   87          inf        0.000                      0                   87           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_number_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.139ns  (logic 4.173ns (58.456%)  route 2.966ns (41.544%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  LED_number_reg[0]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LED_number_reg[0]/Q
                         net (fo=11, routed)          0.906     1.424    LED_number_reg[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.548 r  seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.060     3.608    seven_seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.139 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.139    seven_seg[0]
    U7                                                                r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_number_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.036ns  (logic 4.440ns (63.105%)  route 2.596ns (36.895%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  LED_number_reg[0]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  LED_number_reg[0]/Q
                         net (fo=11, routed)          0.925     1.443    LED_number_reg[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.156     1.599 r  seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.270    seven_seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.766     7.036 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.036    seven_seg[4]
    U8                                                                r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_number_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.020ns  (logic 4.379ns (62.376%)  route 2.641ns (37.624%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  LED_number_reg[0]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LED_number_reg[0]/Q
                         net (fo=11, routed)          0.834     1.352    LED_number_reg[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.146     1.498 r  seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.305    seven_seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.715     7.020 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.020    seven_seg[6]
    W7                                                                r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_number_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.990ns  (logic 4.162ns (59.542%)  route 2.828ns (40.458%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  LED_number_reg[0]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LED_number_reg[0]/Q
                         net (fo=11, routed)          0.925     1.443    LED_number_reg[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.124     1.567 r  seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.903     3.470    seven_seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.990 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.990    seven_seg[2]
    U5                                                                r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_number_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.916ns  (logic 4.423ns (63.954%)  route 2.493ns (36.046%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  LED_number_reg[0]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LED_number_reg[0]/Q
                         net (fo=11, routed)          0.826     1.344    LED_number_reg[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.152     1.496 r  seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.163    seven_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.753     6.916 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.916    seven_seg[5]
    W6                                                                r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_number_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.834ns  (logic 4.146ns (60.673%)  route 2.688ns (39.327%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  LED_number_reg[0]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LED_number_reg[0]/Q
                         net (fo=11, routed)          0.834     1.352    LED_number_reg[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.476 r  seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.853     3.330    seven_seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.834 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.834    seven_seg[1]
    V5                                                                r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_number_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.670ns  (logic 4.178ns (62.629%)  route 2.493ns (37.371%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  LED_number_reg[0]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LED_number_reg[0]/Q
                         net (fo=11, routed)          0.826     1.344    LED_number_reg[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     1.468 r  seven_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.135    seven_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.670 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.670    seven_seg[3]
    V8                                                                r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 2.300ns (34.636%)  route 4.341ns (65.364%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  bt1_IBUF_inst/O
                         net (fo=34, routed)          4.332     5.773    bt1_IBUF
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.897 r  counter[24]_i_2/O
                         net (fo=1, routed)           0.000     5.897    counter[24]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.298 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.307    counter_reg[24]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.641 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.641    counter_reg[28]_i_1_n_6
    SLICE_X62Y25         FDCE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 2.279ns (34.429%)  route 4.341ns (65.571%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  bt1_IBUF_inst/O
                         net (fo=34, routed)          4.332     5.773    bt1_IBUF
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.897 r  counter[24]_i_2/O
                         net (fo=1, routed)           0.000     5.897    counter[24]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.298 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.307    counter_reg[24]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.620 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.620    counter_reg[28]_i_1_n_4
    SLICE_X62Y25         FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.546ns  (logic 2.205ns (33.688%)  route 4.341ns (66.312%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  bt1_IBUF_inst/O
                         net (fo=34, routed)          4.332     5.773    bt1_IBUF
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.897 r  counter[24]_i_2/O
                         net (fo=1, routed)           0.000     5.897    counter[24]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.298 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.307    counter_reg[24]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.546 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.546    counter_reg[28]_i_1_n_5
    SLICE_X62Y25         FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_number_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.201%)  route 0.183ns (52.799%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE                         0.000     0.000 r  key_reg/C
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  key_reg/Q
                         net (fo=4, routed)           0.183     0.347    key
    SLICE_X64Y21         FDCE                                         r  LED_number_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_number_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.201%)  route 0.183ns (52.799%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE                         0.000     0.000 r  key_reg/C
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  key_reg/Q
                         net (fo=4, routed)           0.183     0.347    key
    SLICE_X64Y21         FDCE                                         r  LED_number_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_number_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.201%)  route 0.183ns (52.799%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE                         0.000     0.000 r  key_reg/C
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  key_reg/Q
                         net (fo=4, routed)           0.183     0.347    key
    SLICE_X64Y21         FDCE                                         r  LED_number_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_number_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.201%)  route 0.183ns (52.799%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE                         0.000     0.000 r  key_reg/C
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  key_reg/Q
                         net (fo=4, routed)           0.183     0.347    key
    SLICE_X64Y21         FDCE                                         r  LED_number_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE                         0.000     0.000 r  flag_reg/C
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  flag_reg/Q
                         net (fo=2, routed)           0.174     0.338    flag
    SLICE_X64Y20         LUT6 (Prop_lut6_I5_O)        0.045     0.383 r  flag_i_1/O
                         net (fo=1, routed)           0.000     0.383    flag_i_1_n_0
    SLICE_X64Y20         FDCE                                         r  flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            key_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE                         0.000     0.000 r  flag_reg/C
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  flag_reg/Q
                         net (fo=2, routed)           0.174     0.338    flag
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.045     0.383 r  key_i_1/O
                         net (fo=1, routed)           0.000     0.383    key_i_1_n_0
    SLICE_X64Y20         FDCE                                         r  key_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_number_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_number_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  LED_number_reg[1]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  LED_number_reg[1]/Q
                         net (fo=10, routed)          0.187     0.351    LED_number_reg[1]
    SLICE_X64Y21         LUT3 (Prop_lut3_I2_O)        0.043     0.394 r  LED_number[2]_i_1/O
                         net (fo=1, routed)           0.000     0.394    p_0_in[2]
    SLICE_X64Y21         FDCE                                         r  LED_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_number_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_number_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  LED_number_reg[1]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  LED_number_reg[1]/Q
                         net (fo=10, routed)          0.187     0.351    LED_number_reg[1]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.396 r  LED_number[1]_i_1/O
                         net (fo=1, routed)           0.000     0.396    p_0_in[1]
    SLICE_X64Y21         FDCE                                         r  LED_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.172     0.313    counter_reg[15]
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.358 r  counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.358    counter[12]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    counter_reg[12]_i_1_n_4
    SLICE_X62Y21         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.172     0.313    counter_reg[23]
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.358 r  counter[20]_i_2/O
                         net (fo=1, routed)           0.000     0.358    counter[20]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    counter_reg[20]_i_1_n_4
    SLICE_X62Y23         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------





