Testbench module ALU_tb(); reg [31:0]a; reg [31:0]b; reg [2:0]s; 
wire  [31:0]z; ALU a1(a,b,s,z); 
initial  begin a=32'h00000000; b=32'h00000000; 
#20 a=32'h00001011;b=32'h00001101; 
#10 s=3'b000; 
#10 s=3'b001; 
#10 s=3'b010; 
#10 s=3'b011; 
#10 s=3'b100; 
#10 s=3'b101; 
#10 s=3'b110; #10 s=3'b111; end endmodule 
