library IEEE;
use IEEE.STD_LOGIC_1164.all:

entity Bin7SegDe is
	port(in0 : in std_logic_vector(3 downto 0);
		out0 : out std_logic_vector(7 downto 0));
end Bin7SegDe;

