#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 20 14:52:15 2025
# Process ID: 11128
# Current directory: E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1596 E:\vivado files\I_CHIP_2024\microblaze_accelerator_interface\microblaze_accelerator_interface.xpr
# Log file: E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/vivado.log
# Journal file: E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/microblaze_accelerator_interface.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/vivado files/I_CHIP_2024/axi master and slave implementation/matrix_convolution_ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/matrix_convolution_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'accelerator_soc.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
accelerator_soc_hardware_acceletor_w_0_0

open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 872.344 ; gain = 200.816
update_compile_order -fileset sources_1
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/accelerator_soc.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:user:hardware_acceletor_wrapper:1.0 - hardware_acceletor_w_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /hardware_acceletor_w_0/interrupt_0(undef) and /axi_intc_0/intr(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc_0/irq(intr) and /microblaze_0/Interrupt(undef)
Successfully read diagram <accelerator_soc> from BD file <E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/accelerator_soc.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1847.695 ; gain = 74.316
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/accelerator_soc.bd

Generating merged BMM file for the design top 'test_bench'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/microblaze_accelerator_interface.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/microblaze_accelerator_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'test_bench'...
Generating merged BMM file for the design top 'test_bench'...
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/microblaze_accelerator_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/microblaze_accelerator_interface.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a7cf460c711649e5a2f1b42d810d6757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_1_0 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_22 -L axi_intc_v4_1_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_arprot' [E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/sim/accelerator_soc.v:1323]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'm_axi_awprot' [E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/sim/accelerator_soc.v:1327]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/microblaze_accelerator_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -protoinst "protoinst_files/hardware_acceletor.protoinst" -protoinst "protoinst_files/accelerator_soc.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/hardware_acceletor.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i/hardware_acceletor_w_0/inst/hardware_acceletor_i//axi_master_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i/hardware_acceletor_w_0/inst/hardware_acceletor_i//axi_slave_0/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/accelerator_soc.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_intc_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_mem_intercon/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//hardware_acceletor_w_0/M_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//hardware_acceletor_w_0/S_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /test_bench/uut/accelerator_soc_i//microblaze_0_axi_periph/xbar/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/test_bench/uut/accelerator_soc_i//hardware_acceletor_w_0/M_AXI_0" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/test_bench/uut/accelerator_soc_i//hardware_acceletor_w_0/S_AXI_0" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module test_bench.uut.accelerator_soc_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_bench.uut.accelerator_soc_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1847.695 ; gain = 0.000
run 2000 s
Convolution_interru