

================================================================
== Vitis HLS Report for 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3'
================================================================
* Date:           Fri Jul 18 13:03:56 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.239 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1303|     1303|  13.030 us|  13.030 us|  1300|  1300|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_2_VITIS_LOOP_52_3  |     1301|     1301|        10|          4|          4|   324|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     198|    170|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    120|    -|
|Register         |        -|    -|     121|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     319|    387|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------+--------------------+---------+----+----+----+-----+
    |mul_5ns_7ns_11_1_1_U36  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  30|    0|
    |mul_5ns_7ns_11_1_1_U37  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  30|    0|
    |urem_5ns_3ns_2_9_1_U34  |urem_5ns_3ns_2_9_1  |        0|   0|  99|  55|    0|
    |urem_5ns_3ns_2_9_1_U35  |urem_5ns_3ns_2_9_1  |        0|   0|  99|  55|    0|
    +------------------------+--------------------+---------+----+----+----+-----+
    |Total                   |                    |        0|   0| 198| 170|    0|
    +------------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln51_1_fu_245_p2   |         +|   0|  0|   9|           9|           1|
    |add_ln51_fu_257_p2     |         +|   0|  0|   7|           5|           1|
    |add_ln52_fu_291_p2     |         +|   0|  0|   7|           5|           1|
    |add_ln54_fu_398_p2     |         +|   0|  0|   7|           6|           6|
    |sub_ln53_fu_389_p2     |         -|   0|  0|   7|           6|           6|
    |icmp_ln51_fu_239_p2    |      icmp|   0|  0|   9|           9|           9|
    |icmp_ln52_fu_263_p2    |      icmp|   0|  0|   7|           5|           5|
    |grp_fu_285_p0          |    select|   0|  0|   5|           1|           5|
    |select_ln51_fu_269_p3  |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  65|          48|          37|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |i_fu_80                               |   9|          2|    5|         10|
    |indvar_flatten_fu_84                  |   9|          2|    9|         18|
    |j_fu_76                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 120|         27|   44|         91|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln54_reg_475                     |   6|   0|    6|          0|
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |i_fu_80                              |   5|   0|    5|          0|
    |icmp_ln51_reg_450                    |   1|   0|    1|          0|
    |icmp_ln51_reg_450_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten_fu_84                 |   9|   0|    9|          0|
    |j_fu_76                              |   5|   0|    5|          0|
    |select_ln51_1_reg_460                |   5|   0|    5|          0|
    |select_ln51_1_reg_460_pp0_iter1_reg  |   5|   0|    5|          0|
    |select_ln51_reg_454                  |   5|   0|    5|          0|
    |tmp_12_reg_466                       |   4|   0|    4|          0|
    |trunc_ln51_reg_471                   |   2|   0|    2|          0|
    |select_ln51_reg_454                  |  64|  32|    5|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 121|  32|   62|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3|  return value|
|input_buf_2_2_address0  |  out|    6|   ap_memory|                                                      input_buf_2_2|         array|
|input_buf_2_2_ce0       |  out|    1|   ap_memory|                                                      input_buf_2_2|         array|
|input_buf_2_2_we0       |  out|    1|   ap_memory|                                                      input_buf_2_2|         array|
|input_buf_2_2_d0        |  out|   16|   ap_memory|                                                      input_buf_2_2|         array|
|input_buf_2_1_address0  |  out|    6|   ap_memory|                                                      input_buf_2_1|         array|
|input_buf_2_1_ce0       |  out|    1|   ap_memory|                                                      input_buf_2_1|         array|
|input_buf_2_1_we0       |  out|    1|   ap_memory|                                                      input_buf_2_1|         array|
|input_buf_2_1_d0        |  out|   16|   ap_memory|                                                      input_buf_2_1|         array|
|input_buf_2_0_address0  |  out|    6|   ap_memory|                                                      input_buf_2_0|         array|
|input_buf_2_0_ce0       |  out|    1|   ap_memory|                                                      input_buf_2_0|         array|
|input_buf_2_0_we0       |  out|    1|   ap_memory|                                                      input_buf_2_0|         array|
|input_buf_2_0_d0        |  out|   16|   ap_memory|                                                      input_buf_2_0|         array|
|input_buf_1_2_address0  |  out|    6|   ap_memory|                                                      input_buf_1_2|         array|
|input_buf_1_2_ce0       |  out|    1|   ap_memory|                                                      input_buf_1_2|         array|
|input_buf_1_2_we0       |  out|    1|   ap_memory|                                                      input_buf_1_2|         array|
|input_buf_1_2_d0        |  out|   16|   ap_memory|                                                      input_buf_1_2|         array|
|input_buf_1_1_address0  |  out|    6|   ap_memory|                                                      input_buf_1_1|         array|
|input_buf_1_1_ce0       |  out|    1|   ap_memory|                                                      input_buf_1_1|         array|
|input_buf_1_1_we0       |  out|    1|   ap_memory|                                                      input_buf_1_1|         array|
|input_buf_1_1_d0        |  out|   16|   ap_memory|                                                      input_buf_1_1|         array|
|input_buf_1_0_address0  |  out|    6|   ap_memory|                                                      input_buf_1_0|         array|
|input_buf_1_0_ce0       |  out|    1|   ap_memory|                                                      input_buf_1_0|         array|
|input_buf_1_0_we0       |  out|    1|   ap_memory|                                                      input_buf_1_0|         array|
|input_buf_1_0_d0        |  out|   16|   ap_memory|                                                      input_buf_1_0|         array|
|input_buf_0_2_address0  |  out|    6|   ap_memory|                                                      input_buf_0_2|         array|
|input_buf_0_2_ce0       |  out|    1|   ap_memory|                                                      input_buf_0_2|         array|
|input_buf_0_2_we0       |  out|    1|   ap_memory|                                                      input_buf_0_2|         array|
|input_buf_0_2_d0        |  out|   16|   ap_memory|                                                      input_buf_0_2|         array|
|input_buf_0_1_address0  |  out|    6|   ap_memory|                                                      input_buf_0_1|         array|
|input_buf_0_1_ce0       |  out|    1|   ap_memory|                                                      input_buf_0_1|         array|
|input_buf_0_1_we0       |  out|    1|   ap_memory|                                                      input_buf_0_1|         array|
|input_buf_0_1_d0        |  out|   16|   ap_memory|                                                      input_buf_0_1|         array|
|input_buf_0_0_address0  |  out|    6|   ap_memory|                                                      input_buf_0_0|         array|
|input_buf_0_0_ce0       |  out|    1|   ap_memory|                                                      input_buf_0_0|         array|
|input_buf_0_0_we0       |  out|    1|   ap_memory|                                                      input_buf_0_0|         array|
|input_buf_0_0_d0        |  out|   16|   ap_memory|                                                      input_buf_0_0|         array|
+------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.90>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_layer.cpp:52]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_layer.cpp:51]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln51 = store i5 0, i5 %i" [cnn_layer.cpp:51]   --->   Operation 17 'store' 'store_ln51' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln52 = store i5 0, i5 %j" [cnn_layer.cpp:52]   --->   Operation 18 'store' 'store_ln52' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [cnn_layer.cpp:51]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.36ns)   --->   "%icmp_ln51 = icmp_eq  i9 %indvar_flatten_load, i9 324" [cnn_layer.cpp:51]   --->   Operation 21 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.36ns)   --->   "%add_ln51_1 = add i9 %indvar_flatten_load, i9 1" [cnn_layer.cpp:51]   --->   Operation 22 'add' 'add_ln51_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc14, void %VITIS_LOOP_62_6.preheader.exitStub" [cnn_layer.cpp:51]   --->   Operation 23 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [cnn_layer.cpp:52]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [cnn_layer.cpp:51]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%add_ln51 = add i5 %i_load, i5 1" [cnn_layer.cpp:51]   --->   Operation 26 'add' 'add_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%icmp_ln52 = icmp_eq  i5 %j_load, i5 18" [cnn_layer.cpp:52]   --->   Operation 27 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.97ns)   --->   "%select_ln51 = select i1 %icmp_ln52, i5 0, i5 %j_load" [cnn_layer.cpp:51]   --->   Operation 28 'select' 'select_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.97ns)   --->   "%select_ln51_1 = select i1 %icmp_ln52, i5 %add_ln51, i5 %i_load" [cnn_layer.cpp:51]   --->   Operation 29 'select' 'select_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [9/9] (2.60ns)   --->   "%urem_ln51 = urem i5 %select_ln51_1, i5 3" [cnn_layer.cpp:51]   --->   Operation 30 'urem' 'urem_ln51' <Predicate = (!icmp_ln51)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.02ns)   --->   "%add_ln52 = add i5 %select_ln51, i5 1" [cnn_layer.cpp:52]   --->   Operation 31 'add' 'add_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln51 = store i9 %add_ln51_1, i9 %indvar_flatten" [cnn_layer.cpp:51]   --->   Operation 32 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.29>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln51 = store i5 %select_ln51_1, i5 %i" [cnn_layer.cpp:51]   --->   Operation 33 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.29>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln52 = store i5 %add_ln52, i5 %j" [cnn_layer.cpp:52]   --->   Operation 34 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.29>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc" [cnn_layer.cpp:52]   --->   Operation 35 'br' 'br_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 36 [8/9] (2.60ns)   --->   "%urem_ln51 = urem i5 %select_ln51_1, i5 3" [cnn_layer.cpp:51]   --->   Operation 36 'urem' 'urem_ln51' <Predicate = (!icmp_ln51)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [9/9] (2.60ns)   --->   "%urem_ln52 = urem i5 %select_ln51, i5 3" [cnn_layer.cpp:52]   --->   Operation 37 'urem' 'urem_ln52' <Predicate = (!icmp_ln51)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.60>
ST_3 : Operation 38 [7/9] (2.60ns)   --->   "%urem_ln51 = urem i5 %select_ln51_1, i5 3" [cnn_layer.cpp:51]   --->   Operation 38 'urem' 'urem_ln51' <Predicate = (!icmp_ln51)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [8/9] (2.60ns)   --->   "%urem_ln52 = urem i5 %select_ln51, i5 3" [cnn_layer.cpp:52]   --->   Operation 39 'urem' 'urem_ln52' <Predicate = (!icmp_ln51)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.60>
ST_4 : Operation 40 [6/9] (2.60ns)   --->   "%urem_ln51 = urem i5 %select_ln51_1, i5 3" [cnn_layer.cpp:51]   --->   Operation 40 'urem' 'urem_ln51' <Predicate = (!icmp_ln51)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [7/9] (2.60ns)   --->   "%urem_ln52 = urem i5 %select_ln51, i5 3" [cnn_layer.cpp:52]   --->   Operation 41 'urem' 'urem_ln52' <Predicate = (!icmp_ln51)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.60>
ST_5 : Operation 42 [5/9] (2.60ns)   --->   "%urem_ln51 = urem i5 %select_ln51_1, i5 3" [cnn_layer.cpp:51]   --->   Operation 42 'urem' 'urem_ln51' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [6/9] (2.60ns)   --->   "%urem_ln52 = urem i5 %select_ln51, i5 3" [cnn_layer.cpp:52]   --->   Operation 43 'urem' 'urem_ln52' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 44 [4/9] (2.60ns)   --->   "%urem_ln51 = urem i5 %select_ln51_1, i5 3" [cnn_layer.cpp:51]   --->   Operation 44 'urem' 'urem_ln51' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i5 %select_ln51" [cnn_layer.cpp:52]   --->   Operation 45 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (3.39ns)   --->   "%mul_ln52 = mul i11 %zext_ln52, i11 43" [cnn_layer.cpp:52]   --->   Operation 46 'mul' 'mul_ln52' <Predicate = true> <Delay = 3.39> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln52, i32 7, i32 10" [cnn_layer.cpp:52]   --->   Operation 47 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [5/9] (2.60ns)   --->   "%urem_ln52 = urem i5 %select_ln51, i5 3" [cnn_layer.cpp:52]   --->   Operation 48 'urem' 'urem_ln52' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 1.29>

State 7 <SV = 6> <Delay = 2.60>
ST_7 : Operation 49 [3/9] (2.60ns)   --->   "%urem_ln51 = urem i5 %select_ln51_1, i5 3" [cnn_layer.cpp:51]   --->   Operation 49 'urem' 'urem_ln51' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [4/9] (2.60ns)   --->   "%urem_ln52 = urem i5 %select_ln51, i5 3" [cnn_layer.cpp:52]   --->   Operation 50 'urem' 'urem_ln52' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.60>
ST_8 : Operation 51 [2/9] (2.60ns)   --->   "%urem_ln51 = urem i5 %select_ln51_1, i5 3" [cnn_layer.cpp:51]   --->   Operation 51 'urem' 'urem_ln51' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [3/9] (2.60ns)   --->   "%urem_ln52 = urem i5 %select_ln51, i5 3" [cnn_layer.cpp:52]   --->   Operation 52 'urem' 'urem_ln52' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.23>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i5 %select_ln51_1" [cnn_layer.cpp:51]   --->   Operation 53 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (3.39ns)   --->   "%mul_ln51 = mul i11 %zext_ln51, i11 43" [cnn_layer.cpp:51]   --->   Operation 54 'mul' 'mul_ln51' <Predicate = true> <Delay = 3.39> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln51, i32 7, i32 10" [cnn_layer.cpp:51]   --->   Operation 55 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/9] (2.60ns)   --->   "%urem_ln51 = urem i5 %select_ln51_1, i5 3" [cnn_layer.cpp:51]   --->   Operation 56 'urem' 'urem_ln51' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i2 %urem_ln51" [cnn_layer.cpp:51]   --->   Operation 57 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln51, i32 7, i32 9" [cnn_layer.cpp:54]   --->   Operation 58 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp, i1 0" [cnn_layer.cpp:54]   --->   Operation 59 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_9, i3 0" [cnn_layer.cpp:54]   --->   Operation 60 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i5 %tmp_10" [cnn_layer.cpp:54]   --->   Operation 61 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln53 = sub i6 %tmp_11, i6 %zext_ln54" [cnn_layer.cpp:53]   --->   Operation 62 'sub' 'sub_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 63 [2/9] (2.60ns)   --->   "%urem_ln52 = urem i5 %select_ln51, i5 3" [cnn_layer.cpp:52]   --->   Operation 63 'urem' 'urem_ln52' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i4 %tmp_12" [cnn_layer.cpp:54]   --->   Operation 64 'zext' 'zext_ln54_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (2.84ns) (root node of TernaryAdder)   --->   "%add_ln54 = add i6 %sub_ln53, i6 %zext_ln54_5" [cnn_layer.cpp:54]   --->   Operation 65 'add' 'add_ln54' <Predicate = true> <Delay = 2.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 66 [1/1] (0.63ns)   --->   "%switch_ln54 = switch i2 %trunc_ln51, void %arrayidx1342.case.2, i2 0, void %arrayidx1342.case.0, i2 1, void %arrayidx1342.case.1" [cnn_layer.cpp:54]   --->   Operation 66 'switch' 'switch_ln54' <Predicate = true> <Delay = 0.63>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1342.exit" [cnn_layer.cpp:54]   --->   Operation 67 'br' 'br_ln54' <Predicate = (trunc_ln51 == 1)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1342.exit" [cnn_layer.cpp:54]   --->   Operation 68 'br' 'br_ln54' <Predicate = (trunc_ln51 == 0)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1342.exit" [cnn_layer.cpp:54]   --->   Operation 69 'br' 'br_ln54' <Predicate = (trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.99>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_51_2_VITIS_LOOP_52_3_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 324, i64 324, i64 324"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:53]   --->   Operation 72 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/9] (2.60ns)   --->   "%urem_ln52 = urem i5 %select_ln51, i5 3" [cnn_layer.cpp:52]   --->   Operation 73 'urem' 'urem_ln52' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i2 %urem_ln52" [cnn_layer.cpp:52]   --->   Operation 74 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i6 %add_ln54" [cnn_layer.cpp:54]   --->   Operation 75 'zext' 'zext_ln54_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%input_buf_0_0_addr = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln54_6" [cnn_layer.cpp:54]   --->   Operation 76 'getelementptr' 'input_buf_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%input_buf_0_1_addr = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln54_6" [cnn_layer.cpp:54]   --->   Operation 77 'getelementptr' 'input_buf_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%input_buf_0_2_addr = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln54_6" [cnn_layer.cpp:54]   --->   Operation 78 'getelementptr' 'input_buf_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%input_buf_1_0_addr = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln54_6" [cnn_layer.cpp:54]   --->   Operation 79 'getelementptr' 'input_buf_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%input_buf_1_1_addr = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln54_6" [cnn_layer.cpp:54]   --->   Operation 80 'getelementptr' 'input_buf_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%input_buf_1_2_addr = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln54_6" [cnn_layer.cpp:54]   --->   Operation 81 'getelementptr' 'input_buf_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%input_buf_2_0_addr = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln54_6" [cnn_layer.cpp:54]   --->   Operation 82 'getelementptr' 'input_buf_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%input_buf_2_1_addr = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln54_6" [cnn_layer.cpp:54]   --->   Operation 83 'getelementptr' 'input_buf_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%input_buf_2_2_addr = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln54_6" [cnn_layer.cpp:54]   --->   Operation 84 'getelementptr' 'input_buf_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.63ns)   --->   "%switch_ln54 = switch i2 %trunc_ln52, void %arrayidx1342.case.210, i2 0, void %arrayidx1342.case.08, i2 1, void %arrayidx1342.case.19" [cnn_layer.cpp:54]   --->   Operation 85 'switch' 'switch_ln54' <Predicate = (trunc_ln51 == 1)> <Delay = 0.63>
ST_10 : Operation 86 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln54 = store i16 0, i6 %input_buf_1_1_addr" [cnn_layer.cpp:54]   --->   Operation 86 'store' 'store_ln54' <Predicate = (trunc_ln51 == 1 & trunc_ln52 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1342.exit7" [cnn_layer.cpp:54]   --->   Operation 87 'br' 'br_ln54' <Predicate = (trunc_ln51 == 1 & trunc_ln52 == 1)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln54 = store i16 0, i6 %input_buf_1_0_addr" [cnn_layer.cpp:54]   --->   Operation 88 'store' 'store_ln54' <Predicate = (trunc_ln51 == 1 & trunc_ln52 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1342.exit7" [cnn_layer.cpp:54]   --->   Operation 89 'br' 'br_ln54' <Predicate = (trunc_ln51 == 1 & trunc_ln52 == 0)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln54 = store i16 0, i6 %input_buf_1_2_addr" [cnn_layer.cpp:54]   --->   Operation 90 'store' 'store_ln54' <Predicate = (trunc_ln51 == 1 & trunc_ln52 != 0 & trunc_ln52 != 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1342.exit7" [cnn_layer.cpp:54]   --->   Operation 91 'br' 'br_ln54' <Predicate = (trunc_ln51 == 1 & trunc_ln52 != 0 & trunc_ln52 != 1)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.63ns)   --->   "%switch_ln54 = switch i2 %trunc_ln52, void %arrayidx1342.case.25, i2 0, void %arrayidx1342.case.03, i2 1, void %arrayidx1342.case.14" [cnn_layer.cpp:54]   --->   Operation 92 'switch' 'switch_ln54' <Predicate = (trunc_ln51 == 0)> <Delay = 0.63>
ST_10 : Operation 93 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln54 = store i16 0, i6 %input_buf_0_1_addr" [cnn_layer.cpp:54]   --->   Operation 93 'store' 'store_ln54' <Predicate = (trunc_ln51 == 0 & trunc_ln52 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1342.exit2" [cnn_layer.cpp:54]   --->   Operation 94 'br' 'br_ln54' <Predicate = (trunc_ln51 == 0 & trunc_ln52 == 1)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln54 = store i16 0, i6 %input_buf_0_0_addr" [cnn_layer.cpp:54]   --->   Operation 95 'store' 'store_ln54' <Predicate = (trunc_ln51 == 0 & trunc_ln52 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1342.exit2" [cnn_layer.cpp:54]   --->   Operation 96 'br' 'br_ln54' <Predicate = (trunc_ln51 == 0 & trunc_ln52 == 0)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln54 = store i16 0, i6 %input_buf_0_2_addr" [cnn_layer.cpp:54]   --->   Operation 97 'store' 'store_ln54' <Predicate = (trunc_ln51 == 0 & trunc_ln52 != 0 & trunc_ln52 != 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1342.exit2" [cnn_layer.cpp:54]   --->   Operation 98 'br' 'br_ln54' <Predicate = (trunc_ln51 == 0 & trunc_ln52 != 0 & trunc_ln52 != 1)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.63ns)   --->   "%switch_ln54 = switch i2 %trunc_ln52, void %arrayidx1342.case.215, i2 0, void %arrayidx1342.case.013, i2 1, void %arrayidx1342.case.114" [cnn_layer.cpp:54]   --->   Operation 99 'switch' 'switch_ln54' <Predicate = (trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 0.63>
ST_10 : Operation 100 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln54 = store i16 0, i6 %input_buf_2_1_addr" [cnn_layer.cpp:54]   --->   Operation 100 'store' 'store_ln54' <Predicate = (trunc_ln51 != 0 & trunc_ln51 != 1 & trunc_ln52 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1342.exit12" [cnn_layer.cpp:54]   --->   Operation 101 'br' 'br_ln54' <Predicate = (trunc_ln51 != 0 & trunc_ln51 != 1 & trunc_ln52 == 1)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln54 = store i16 0, i6 %input_buf_2_0_addr" [cnn_layer.cpp:54]   --->   Operation 102 'store' 'store_ln54' <Predicate = (trunc_ln51 != 0 & trunc_ln51 != 1 & trunc_ln52 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1342.exit12" [cnn_layer.cpp:54]   --->   Operation 103 'br' 'br_ln54' <Predicate = (trunc_ln51 != 0 & trunc_ln51 != 1 & trunc_ln52 == 0)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln54 = store i16 0, i6 %input_buf_2_2_addr" [cnn_layer.cpp:54]   --->   Operation 104 'store' 'store_ln54' <Predicate = (trunc_ln51 != 0 & trunc_ln51 != 1 & trunc_ln52 != 0 & trunc_ln52 != 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx1342.exit12" [cnn_layer.cpp:54]   --->   Operation 105 'br' 'br_ln54' <Predicate = (trunc_ln51 != 0 & trunc_ln51 != 1 & trunc_ln52 != 0 & trunc_ln52 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_buf_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01000000000]
i                     (alloca           ) [ 01000000000]
indvar_flatten        (alloca           ) [ 01000000000]
store_ln0             (store            ) [ 00000000000]
store_ln51            (store            ) [ 00000000000]
store_ln52            (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
indvar_flatten_load   (load             ) [ 00000000000]
icmp_ln51             (icmp             ) [ 01111110000]
add_ln51_1            (add              ) [ 00000000000]
br_ln51               (br               ) [ 00000000000]
j_load                (load             ) [ 00000000000]
i_load                (load             ) [ 00000000000]
add_ln51              (add              ) [ 00000000000]
icmp_ln52             (icmp             ) [ 00000000000]
select_ln51           (select           ) [ 01111111111]
select_ln51_1         (select           ) [ 01111111110]
add_ln52              (add              ) [ 00000000000]
store_ln51            (store            ) [ 00000000000]
store_ln51            (store            ) [ 00000000000]
store_ln52            (store            ) [ 00000000000]
br_ln52               (br               ) [ 00000000000]
zext_ln52             (zext             ) [ 00000000000]
mul_ln52              (mul              ) [ 00000000000]
tmp_12                (partselect       ) [ 01011001110]
zext_ln51             (zext             ) [ 00000000000]
mul_ln51              (mul              ) [ 00000000000]
tmp                   (partselect       ) [ 00000000000]
urem_ln51             (urem             ) [ 00000000000]
trunc_ln51            (trunc            ) [ 01100000011]
tmp_9                 (partselect       ) [ 00000000000]
tmp_10                (bitconcatenate   ) [ 00000000000]
tmp_11                (bitconcatenate   ) [ 00000000000]
zext_ln54             (zext             ) [ 00000000000]
sub_ln53              (sub              ) [ 00000000000]
zext_ln54_5           (zext             ) [ 00000000000]
add_ln54              (add              ) [ 00100000001]
switch_ln54           (switch           ) [ 00000000000]
br_ln54               (br               ) [ 00000000000]
br_ln54               (br               ) [ 00000000000]
br_ln54               (br               ) [ 00000000000]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
specpipeline_ln53     (specpipeline     ) [ 00000000000]
urem_ln52             (urem             ) [ 00000000000]
trunc_ln52            (trunc            ) [ 00100000001]
zext_ln54_6           (zext             ) [ 00000000000]
input_buf_0_0_addr    (getelementptr    ) [ 00000000000]
input_buf_0_1_addr    (getelementptr    ) [ 00000000000]
input_buf_0_2_addr    (getelementptr    ) [ 00000000000]
input_buf_1_0_addr    (getelementptr    ) [ 00000000000]
input_buf_1_1_addr    (getelementptr    ) [ 00000000000]
input_buf_1_2_addr    (getelementptr    ) [ 00000000000]
input_buf_2_0_addr    (getelementptr    ) [ 00000000000]
input_buf_2_1_addr    (getelementptr    ) [ 00000000000]
input_buf_2_2_addr    (getelementptr    ) [ 00000000000]
switch_ln54           (switch           ) [ 00000000000]
store_ln54            (store            ) [ 00000000000]
br_ln54               (br               ) [ 00000000000]
store_ln54            (store            ) [ 00000000000]
br_ln54               (br               ) [ 00000000000]
store_ln54            (store            ) [ 00000000000]
br_ln54               (br               ) [ 00000000000]
switch_ln54           (switch           ) [ 00000000000]
store_ln54            (store            ) [ 00000000000]
br_ln54               (br               ) [ 00000000000]
store_ln54            (store            ) [ 00000000000]
br_ln54               (br               ) [ 00000000000]
store_ln54            (store            ) [ 00000000000]
br_ln54               (br               ) [ 00000000000]
switch_ln54           (switch           ) [ 00000000000]
store_ln54            (store            ) [ 00000000000]
br_ln54               (br               ) [ 00000000000]
store_ln54            (store            ) [ 00000000000]
br_ln54               (br               ) [ 00000000000]
store_ln54            (store            ) [ 00000000000]
br_ln54               (br               ) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_buf_2_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_buf_2_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_buf_2_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_buf_1_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_buf_1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_buf_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_buf_0_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_buf_0_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_buf_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_51_2_VITIS_LOOP_52_3_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="j_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_buf_0_0_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="6" slack="0"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_0_0_addr/10 "/>
</bind>
</comp>

<comp id="95" class="1004" name="input_buf_0_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_0_1_addr/10 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input_buf_0_2_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_0_2_addr/10 "/>
</bind>
</comp>

<comp id="109" class="1004" name="input_buf_1_0_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_1_0_addr/10 "/>
</bind>
</comp>

<comp id="116" class="1004" name="input_buf_1_1_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_1_1_addr/10 "/>
</bind>
</comp>

<comp id="123" class="1004" name="input_buf_1_2_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_1_2_addr/10 "/>
</bind>
</comp>

<comp id="130" class="1004" name="input_buf_2_0_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_2_0_addr/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="input_buf_2_1_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_2_1_addr/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_buf_2_2_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_2_2_addr/10 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln54_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/10 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln54_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/10 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln54_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln54_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/10 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln54_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/10 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln54_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/10 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln54_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/10 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln54_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/10 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln54_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln54/10 switch_ln54/10 switch_ln54/10 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln0_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="9" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln51_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="5" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln52_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="indvar_flatten_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln51_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln51_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="j_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln51_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln52_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln51_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln51_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="0" index="2" bw="5" slack="0"/>
<pin id="281" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_1/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln51/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln52_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln51_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="0" index="1" bw="9" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln51_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln52_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="1"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln52/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln52_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="5"/>
<pin id="319" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mul_ln52_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln52/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_12_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="11" slack="0"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="0" index="3" bw="5" slack="0"/>
<pin id="331" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln51_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="8"/>
<pin id="338" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/9 "/>
</bind>
</comp>

<comp id="339" class="1004" name="mul_ln51_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="0" index="1" bw="7" slack="0"/>
<pin id="342" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln51/9 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="11" slack="0"/>
<pin id="348" dir="0" index="2" bw="4" slack="0"/>
<pin id="349" dir="0" index="3" bw="5" slack="0"/>
<pin id="350" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln51_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_9_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="0" index="1" bw="11" slack="0"/>
<pin id="362" dir="0" index="2" bw="4" slack="0"/>
<pin id="363" dir="0" index="3" bw="5" slack="0"/>
<pin id="364" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_10_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_11_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="0" index="1" bw="3" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln54_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/9 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sub_ln53_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="0"/>
<pin id="392" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln54_5_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="3"/>
<pin id="397" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_5/9 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln54_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="switch_ln54_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln54/9 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln52_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/10 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln54_6_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_6/10 "/>
</bind>
</comp>

<comp id="429" class="1005" name="j_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="436" class="1005" name="i_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="443" class="1005" name="indvar_flatten_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="0"/>
<pin id="445" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="450" class="1005" name="icmp_ln51_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="454" class="1005" name="select_ln51_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="1"/>
<pin id="456" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln51 "/>
</bind>
</comp>

<comp id="460" class="1005" name="select_ln51_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="1"/>
<pin id="462" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln51_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_12_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="3"/>
<pin id="468" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="471" class="1005" name="trunc_ln51_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="1"/>
<pin id="473" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="475" class="1005" name="add_ln54_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="1"/>
<pin id="477" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="70" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="70" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="70" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="70" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="70" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="70" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="74" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="116" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="74" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="109" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="74" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="123" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="74" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="95" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="74" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="88" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="74" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="102" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="74" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="137" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="74" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="130" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="74" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="144" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="236" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="251" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="251" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="282"><net_src comp="263" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="257" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="254" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="269" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="245" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="277" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="291" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="32" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="40" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="34" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="40" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="358"><net_src comp="285" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="42" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="339" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="44" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="374"><net_src comp="46" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="345" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="48" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="359" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="52" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="369" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="377" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="402"><net_src comp="389" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="355" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="54" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="56" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="312" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="420"><net_src comp="417" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="428"><net_src comp="417" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="432"><net_src comp="76" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="439"><net_src comp="80" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="446"><net_src comp="84" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="453"><net_src comp="239" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="269" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="463"><net_src comp="277" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="469"><net_src comp="326" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="474"><net_src comp="355" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="398" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="417" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_buf_2_2 | {10 }
	Port: input_buf_2_1 | {10 }
	Port: input_buf_2_0 | {10 }
	Port: input_buf_1_2 | {10 }
	Port: input_buf_1_1 | {10 }
	Port: input_buf_1_0 | {10 }
	Port: input_buf_0_2 | {10 }
	Port: input_buf_0_1 | {10 }
	Port: input_buf_0_0 | {10 }
 - Input state : 
	Port: prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 : input_buf_2_2 | {}
	Port: prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 : input_buf_2_1 | {}
	Port: prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 : input_buf_2_0 | {}
	Port: prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 : input_buf_1_2 | {}
	Port: prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 : input_buf_1_1 | {}
	Port: prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 : input_buf_1_0 | {}
	Port: prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 : input_buf_0_2 | {}
	Port: prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 : input_buf_0_1 | {}
	Port: prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 : input_buf_0_0 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln51 : 1
		store_ln52 : 1
		indvar_flatten_load : 1
		icmp_ln51 : 2
		add_ln51_1 : 2
		br_ln51 : 3
		j_load : 1
		i_load : 1
		add_ln51 : 2
		icmp_ln52 : 2
		select_ln51 : 3
		select_ln51_1 : 3
		urem_ln51 : 4
		add_ln52 : 4
		store_ln51 : 3
		store_ln51 : 4
		store_ln52 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
		mul_ln52 : 1
		tmp_12 : 2
	State 7
	State 8
	State 9
		mul_ln51 : 1
		tmp : 2
		trunc_ln51 : 1
		tmp_9 : 2
		tmp_10 : 3
		tmp_11 : 3
		zext_ln54 : 4
		sub_ln53 : 5
		add_ln54 : 6
		switch_ln54 : 2
	State 10
		trunc_ln52 : 1
		input_buf_0_0_addr : 1
		input_buf_0_1_addr : 1
		input_buf_0_2_addr : 1
		input_buf_1_0_addr : 1
		input_buf_1_1_addr : 1
		input_buf_1_2_addr : 1
		input_buf_2_0_addr : 1
		input_buf_2_1_addr : 1
		input_buf_2_2_addr : 1
		switch_ln54 : 2
		store_ln54 : 2
		store_ln54 : 2
		store_ln54 : 2
		switch_ln54 : 2
		store_ln54 : 2
		store_ln54 : 2
		store_ln54 : 2
		switch_ln54 : 2
		store_ln54 : 2
		store_ln54 : 2
		store_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   urem   |      grp_fu_285      |    0    |    99   |    55   |
|          |      grp_fu_312      |    0    |    99   |    55   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln52_fu_320   |    0    |    0    |    30   |
|          |    mul_ln51_fu_339   |    0    |    0    |    30   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln51_1_fu_245  |    0    |    0    |    9    |
|    add   |    add_ln51_fu_257   |    0    |    0    |    7    |
|          |    add_ln52_fu_291   |    0    |    0    |    7    |
|          |    add_ln54_fu_398   |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln51_fu_239   |    0    |    0    |    9    |
|          |   icmp_ln52_fu_263   |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln51_fu_269  |    0    |    0    |    5    |
|          | select_ln51_1_fu_277 |    0    |    0    |    5    |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln53_fu_389   |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|  switch  |      grp_fu_214      |    0    |    0    |    0    |
|          |  switch_ln54_fu_404  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln52_fu_317   |    0    |    0    |    0    |
|          |   zext_ln51_fu_336   |    0    |    0    |    0    |
|   zext   |   zext_ln54_fu_385   |    0    |    0    |    0    |
|          |  zext_ln54_5_fu_395  |    0    |    0    |    0    |
|          |  zext_ln54_6_fu_417  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_12_fu_326    |    0    |    0    |    0    |
|partselect|      tmp_fu_345      |    0    |    0    |    0    |
|          |     tmp_9_fu_359     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln51_fu_355  |    0    |    0    |    0    |
|          |   trunc_ln52_fu_412  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_10_fu_369    |    0    |    0    |    0    |
|          |     tmp_11_fu_377    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   198   |   233   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln54_reg_475   |    6   |
|       i_reg_436      |    5   |
|   icmp_ln51_reg_450  |    1   |
|indvar_flatten_reg_443|    9   |
|       j_reg_429      |    5   |
| select_ln51_1_reg_460|    5   |
|  select_ln51_reg_454 |    5   |
|    tmp_12_reg_466    |    4   |
|  trunc_ln51_reg_471  |    2   |
+----------------------+--------+
|         Total        |   42   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_285 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   10   ||  1.298  ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   198  |   233  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |    9   |
|  Register |    -   |    -   |   42   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   240  |   242  |
+-----------+--------+--------+--------+--------+
