-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Sun Oct 17 20:24:03 2021
-- Host        : HCHI-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Zynq_RealFFT_hls_xfft2real_0_0_sim_netlist.vhdl
-- Design      : Zynq_RealFFT_hls_xfft2real_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_desc is
  port (
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter9 : out STD_LOGIC;
    grp_fu_849_ce : out STD_LOGIC;
    Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_Val2_4_reg_965_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    push_buf : out STD_LOGIC;
    push_buf_0 : out STD_LOGIC;
    \zext_ln96_reg_901_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln96_reg_901_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sub_ln96_reg_896_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sub_ln96_reg_896_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    \i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_M_real_V_reg_1221_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_M_imag_V_reg_1226_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \select_ln1148_reg_1231_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \select_ln1148_5_reg_1236_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_reg_985_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_reg_985_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ret_V_reg_985_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_2_reg_1010_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ret_V_1_reg_1005_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_1_reg_1005_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_1_reg_1005_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_1_reg_1005_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ret_V_1_reg_1005_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    real_spectrum_lo_V_1_full_n : in STD_LOGIC;
    real_spectrum_lo_V_s_full_n : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_real_spectrum_hi_buf_reg : in STD_LOGIC;
    real_spectrum_hi_buf_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_real_spectrum_hi_buf : in STD_LOGIC;
    real_spectrum_hi_buf_i_full_n : in STD_LOGIC;
    iptr : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iptr_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_Val2_2_reg_926_reg[15]_inv_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cdata2_M_real_V_reg_1151_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cdata2_M_imag_V_reg_1156_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_desc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_desc is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^loop_realfft_be_desc_u0_descramble_buf_0_m_imag_v_ce0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_cs_fsm_reg[2]_1\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \ap_done_reg_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter9\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter12_t_V_4_reg_285 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_phi_reg_pp0_iter12_t_V_4_reg_2850 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[0]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[10]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[11]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[12]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[13]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[14]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[15]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[1]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[2]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[3]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[4]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[5]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[6]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[7]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[8]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_4_reg_285[9]_i_1_n_0\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter12_t_V_5_reg_276 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[0]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[10]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[11]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[12]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[13]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[14]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[15]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[1]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[2]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[3]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[4]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[5]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[6]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[7]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[8]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_5_reg_276[9]_i_1_n_0\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter12_t_V_6_reg_267 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[0]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[10]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[11]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[12]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[13]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[14]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[15]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[1]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[2]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[3]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[4]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[5]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[6]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[7]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[8]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_6_reg_267[9]_i_1_n_0\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter12_t_V_7_reg_258 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[0]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[10]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[11]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[12]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[13]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[14]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[15]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[1]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[2]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[3]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[4]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[5]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[6]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[7]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[8]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_t_V_7_reg_258[9]_i_1_n_0\ : STD_LOGIC;
  signal cdata1_M_imag_V_1_fu_609_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__0_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__0_n_1\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__0_n_2\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__0_n_3\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__1_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__1_n_1\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__1_n_2\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__1_n_3\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__2_n_1\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__2_n_2\ : STD_LOGIC;
  signal \cdata1_M_imag_V_1_fu_609_p2_carry__2_n_3\ : STD_LOGIC;
  signal cdata1_M_imag_V_1_fu_609_p2_carry_i_1_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_1_fu_609_p2_carry_i_2_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_1_fu_609_p2_carry_i_3_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_1_fu_609_p2_carry_i_4_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_1_fu_609_p2_carry_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_1_fu_609_p2_carry_n_1 : STD_LOGIC;
  signal cdata1_M_imag_V_1_fu_609_p2_carry_n_2 : STD_LOGIC;
  signal cdata1_M_imag_V_1_fu_609_p2_carry_n_3 : STD_LOGIC;
  signal cdata1_M_imag_V_1_reg_1126 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cdata1_M_imag_V_1_reg_11260 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_628_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cdata1_M_imag_V_fu_628_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__0_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__0_n_1\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__0_n_2\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__0_n_3\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__1_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__1_n_1\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__1_n_2\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__1_n_3\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__2_n_1\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__2_n_2\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_628_p2_carry__2_n_3\ : STD_LOGIC;
  signal cdata1_M_imag_V_fu_628_p2_carry_i_1_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_628_p2_carry_i_2_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_628_p2_carry_i_3_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_628_p2_carry_i_4_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_628_p2_carry_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_628_p2_carry_n_1 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_628_p2_carry_n_2 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_628_p2_carry_n_3 : STD_LOGIC;
  signal cdata1_M_imag_V_reg_1146 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cdata1_M_imag_V_reg_11460 : STD_LOGIC;
  signal cdata1_M_real_V_1_fu_604_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cdata1_M_real_V_1_fu_604_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__0_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__0_n_1\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__0_n_2\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__0_n_3\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__1_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__1_n_1\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__1_n_2\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__1_n_3\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__2_n_1\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__2_n_2\ : STD_LOGIC;
  signal \cdata1_M_real_V_1_fu_604_p2_carry__2_n_3\ : STD_LOGIC;
  signal cdata1_M_real_V_1_fu_604_p2_carry_i_1_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_1_fu_604_p2_carry_i_2_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_1_fu_604_p2_carry_i_3_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_1_fu_604_p2_carry_i_4_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_1_fu_604_p2_carry_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_1_fu_604_p2_carry_n_1 : STD_LOGIC;
  signal cdata1_M_real_V_1_fu_604_p2_carry_n_2 : STD_LOGIC;
  signal cdata1_M_real_V_1_fu_604_p2_carry_n_3 : STD_LOGIC;
  signal cdata1_M_real_V_1_reg_1121 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cdata1_M_real_V_fu_624_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cdata1_M_real_V_fu_624_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__0_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__0_n_1\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__0_n_2\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__0_n_3\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__1_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__1_n_1\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__1_n_2\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__1_n_3\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__2_n_1\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__2_n_2\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_624_p2_carry__2_n_3\ : STD_LOGIC;
  signal cdata1_M_real_V_fu_624_p2_carry_i_1_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_fu_624_p2_carry_i_2_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_fu_624_p2_carry_i_3_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_fu_624_p2_carry_i_4_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_fu_624_p2_carry_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_fu_624_p2_carry_n_1 : STD_LOGIC;
  signal cdata1_M_real_V_fu_624_p2_carry_n_2 : STD_LOGIC;
  signal cdata1_M_real_V_fu_624_p2_carry_n_3 : STD_LOGIC;
  signal cdata1_M_real_V_reg_1141 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cdata2_M_imag_V_1_fu_619_p21_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__0_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__0_n_1\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__0_n_2\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__0_n_3\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__1_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__1_n_1\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__1_n_2\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__1_n_3\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__2_n_1\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__2_n_2\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_619_p2_carry__2_n_3\ : STD_LOGIC;
  signal cdata2_M_imag_V_1_fu_619_p2_carry_i_1_n_0 : STD_LOGIC;
  signal cdata2_M_imag_V_1_fu_619_p2_carry_i_2_n_0 : STD_LOGIC;
  signal cdata2_M_imag_V_1_fu_619_p2_carry_i_3_n_0 : STD_LOGIC;
  signal cdata2_M_imag_V_1_fu_619_p2_carry_i_4_n_0 : STD_LOGIC;
  signal cdata2_M_imag_V_1_fu_619_p2_carry_n_0 : STD_LOGIC;
  signal cdata2_M_imag_V_1_fu_619_p2_carry_n_1 : STD_LOGIC;
  signal cdata2_M_imag_V_1_fu_619_p2_carry_n_2 : STD_LOGIC;
  signal cdata2_M_imag_V_1_fu_619_p2_carry_n_3 : STD_LOGIC;
  signal cdata2_M_imag_V_1_reg_1136 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cdata2_M_imag_V_reg_1156 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cdata2_M_imag_V_reg_11560 : STD_LOGIC;
  signal cdata2_M_real_V_1_fu_614_p20_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cdata2_M_real_V_1_fu_614_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__0_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__0_n_1\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__0_n_2\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__0_n_3\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__1_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__1_n_1\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__1_n_2\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__1_n_3\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__2_n_1\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__2_n_2\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_614_p2_carry__2_n_3\ : STD_LOGIC;
  signal cdata2_M_real_V_1_fu_614_p2_carry_i_1_n_0 : STD_LOGIC;
  signal cdata2_M_real_V_1_fu_614_p2_carry_i_2_n_0 : STD_LOGIC;
  signal cdata2_M_real_V_1_fu_614_p2_carry_i_3_n_0 : STD_LOGIC;
  signal cdata2_M_real_V_1_fu_614_p2_carry_i_4_n_0 : STD_LOGIC;
  signal cdata2_M_real_V_1_fu_614_p2_carry_n_0 : STD_LOGIC;
  signal cdata2_M_real_V_1_fu_614_p2_carry_n_1 : STD_LOGIC;
  signal cdata2_M_real_V_1_fu_614_p2_carry_n_2 : STD_LOGIC;
  signal cdata2_M_real_V_1_fu_614_p2_carry_n_3 : STD_LOGIC;
  signal cdata2_M_real_V_1_reg_1131 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cdata2_M_real_V_reg_1151 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal f_M_imag_V_fu_557_p3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal f_M_imag_V_reg_1066 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal f_M_imag_V_reg_10660 : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[12]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[12]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[12]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[12]_i_6_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[15]_i_1_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[15]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[15]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[15]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[4]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[4]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[4]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[4]_i_6_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[4]_i_7_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[8]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[8]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[8]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066[8]_i_6_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal f_M_imag_V_reg_1066_pp0_iter9_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \f_M_imag_V_reg_1066_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1066_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal f_M_real_V_fu_546_p3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal f_M_real_V_reg_1060 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \f_M_real_V_reg_1060[12]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[12]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[12]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[12]_i_6_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[15]_i_1_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[15]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[15]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[15]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[4]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[4]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[4]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[4]_i_6_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[4]_i_7_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[8]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[8]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[8]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060[8]_i_6_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_pp0_iter8_reg_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal f_M_real_V_reg_1060_pp0_iter9_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \f_M_real_V_reg_1060_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_real_V_reg_1060_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^grp_fu_849_ce\ : STD_LOGIC;
  signal i2_0_i_reg_246 : STD_LOGIC;
  signal i2_0_i_reg_2460 : STD_LOGIC;
  signal \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_0\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_1\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_10\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_11\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_12\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_13\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_14\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_15\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_2\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_3\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_4\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_5\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_6\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_7\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_8\ : STD_LOGIC;
  signal \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_9\ : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_1 : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_10 : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_11 : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_12 : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_13 : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_14 : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_15 : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_2 : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_3 : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_4 : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_5 : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_6 : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_7 : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_8 : STD_LOGIC;
  signal i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_9 : STD_LOGIC;
  signal \i2_0_i_reg_246_reg_n_0_[0]\ : STD_LOGIC;
  signal \i2_0_i_reg_246_reg_n_0_[1]\ : STD_LOGIC;
  signal \i2_0_i_reg_246_reg_n_0_[2]\ : STD_LOGIC;
  signal \i2_0_i_reg_246_reg_n_0_[3]\ : STD_LOGIC;
  signal \i2_0_i_reg_246_reg_n_0_[4]\ : STD_LOGIC;
  signal \i2_0_i_reg_246_reg_n_0_[5]\ : STD_LOGIC;
  signal \i2_0_i_reg_246_reg_n_0_[6]\ : STD_LOGIC;
  signal \i2_0_i_reg_246_reg_n_0_[7]\ : STD_LOGIC;
  signal \i2_0_i_reg_246_reg_n_0_[8]\ : STD_LOGIC;
  signal i_fu_300_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_reg_8870 : STD_LOGIC;
  signal \i_reg_887[2]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_887[3]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_887[3]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_887[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_887[4]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_887[5]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_887[6]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_887[6]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_887[8]_i_3_n_0\ : STD_LOGIC;
  signal i_reg_887_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal icmp_ln87_fu_294_p2 : STD_LOGIC;
  signal icmp_ln87_reg_883 : STD_LOGIC;
  signal \icmp_ln87_reg_883[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln87_reg_883[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln87_reg_883[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln87_reg_883[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln87_reg_883_pp0_iter11_reg : STD_LOGIC;
  signal icmp_ln87_reg_883_pp0_iter12_reg : STD_LOGIC;
  signal \^icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\ : STD_LOGIC;
  signal \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln87_reg_883_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln87_reg_883_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln87_reg_883_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln87_reg_883_pp0_iter4_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln87_reg_883_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln87_reg_883_pp0_iter6_reg : STD_LOGIC;
  signal icmp_ln87_reg_883_pp0_iter7_reg : STD_LOGIC;
  signal icmp_ln87_reg_883_pp0_iter8_reg : STD_LOGIC;
  signal icmp_ln87_reg_883_pp0_iter9_reg : STD_LOGIC;
  signal icmp_ln91_reg_892 : STD_LOGIC;
  signal \icmp_ln91_reg_892[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln91_reg_892[0]_i_2_n_0\ : STD_LOGIC;
  signal icmp_ln91_reg_892_pp0_iter10_reg : STD_LOGIC;
  signal icmp_ln91_reg_892_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln91_reg_892_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln91_reg_892_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln91_reg_892_pp0_iter4_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln91_reg_892_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln91_reg_892_pp0_iter6_reg : STD_LOGIC;
  signal icmp_ln91_reg_892_pp0_iter7_reg : STD_LOGIC;
  signal icmp_ln91_reg_892_pp0_iter8_reg : STD_LOGIC;
  signal icmp_ln91_reg_892_pp0_iter9_reg : STD_LOGIC;
  signal mul_ln1192_reg_11060 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_106 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_107 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_108 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_109 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_110 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_111 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_112 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_113 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_114 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_115 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_116 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_117 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_118 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_119 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_120 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_121 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_122 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_123 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_124 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_125 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_126 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_127 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_128 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_129 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_130 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_131 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_132 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_133 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_134 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_135 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_136 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_137 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_138 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_139 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_140 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_141 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_142 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_143 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_144 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_145 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_146 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_147 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_148 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_149 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_150 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_151 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_152 : STD_LOGIC;
  signal mul_ln1192_reg_1106_reg_n_153 : STD_LOGIC;
  signal p_Val2_15_fu_595_p4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_Val2_18_reg_970 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_Val2_18_reg_9700 : STD_LOGIC;
  signal p_Val2_18_reg_970_pp0_iter4_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_Val2_18_reg_970_pp0_iter5_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_Val2_19_reg_975 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_Val2_19_reg_975_pp0_iter4_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_Val2_19_reg_975_pp0_iter5_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[0]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[10]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[11]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[12]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[13]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[14]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[15]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[1]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[2]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[3]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[4]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[5]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[6]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[7]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[8]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_reg_953_pp0_iter8_reg_reg[9]_srl5_n_0\ : STD_LOGIC;
  signal p_Val2_1_reg_953_pp0_iter9_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_Val2_2_reg_926 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_Val2_2_reg_9260 : STD_LOGIC;
  signal p_Val2_3_reg_9600 : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \^p_val2_4_reg_965_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_Val2_4_reg_965_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \p_Val2_4_reg_965_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[0]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[10]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[11]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[12]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[13]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[14]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[15]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[1]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[2]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[3]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[4]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[5]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[6]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[7]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[8]_srl5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_946_pp0_iter8_reg_reg[9]_srl5_n_0\ : STD_LOGIC;
  signal p_Val2_s_reg_946_pp0_iter9_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_r_V_fu_586_p4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal r_V_1_reg_1101_reg_i_20_n_2 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_20_n_3 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_21_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_21_n_1 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_21_n_2 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_21_n_3 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_22_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_22_n_1 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_22_n_2 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_22_n_3 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_23_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_23_n_1 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_23_n_2 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_23_n_3 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_24_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_24_n_1 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_24_n_2 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_24_n_3 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_25_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_25_n_1 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_25_n_2 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_25_n_3 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_26_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_26_n_1 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_26_n_2 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_26_n_3 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_27_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_27_n_1 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_27_n_2 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_27_n_3 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_28_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_29_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_30_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_31_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_32_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_33_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_34_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_35_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_36_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_37_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_38_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_39_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_40_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_41_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_42_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_43_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_44_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_45_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_46_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_47_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_48_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_49_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_50_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_51_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_52_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_53_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_54_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_55_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_56_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_57_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_58_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_i_59_n_0 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_106 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_107 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_108 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_109 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_110 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_111 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_112 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_113 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_114 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_115 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_116 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_117 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_118 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_119 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_120 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_121 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_122 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_123 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_124 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_125 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_126 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_127 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_128 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_129 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_130 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_131 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_132 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_133 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_134 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_135 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_136 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_137 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_138 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_139 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_140 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_141 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_142 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_143 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_144 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_145 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_146 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_147 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_148 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_149 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_150 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_151 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_152 : STD_LOGIC;
  signal r_V_1_reg_1101_reg_n_153 : STD_LOGIC;
  signal r_V_fu_489_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal ret_V_1_fu_390_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \ret_V_1_fu_390_p2_carry__0_n_0\ : STD_LOGIC;
  signal \ret_V_1_fu_390_p2_carry__0_n_1\ : STD_LOGIC;
  signal \ret_V_1_fu_390_p2_carry__0_n_2\ : STD_LOGIC;
  signal \ret_V_1_fu_390_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ret_V_1_fu_390_p2_carry__1_n_0\ : STD_LOGIC;
  signal \ret_V_1_fu_390_p2_carry__1_n_1\ : STD_LOGIC;
  signal \ret_V_1_fu_390_p2_carry__1_n_2\ : STD_LOGIC;
  signal \ret_V_1_fu_390_p2_carry__1_n_3\ : STD_LOGIC;
  signal \ret_V_1_fu_390_p2_carry__2_n_0\ : STD_LOGIC;
  signal \ret_V_1_fu_390_p2_carry__2_n_1\ : STD_LOGIC;
  signal \ret_V_1_fu_390_p2_carry__2_n_2\ : STD_LOGIC;
  signal \ret_V_1_fu_390_p2_carry__2_n_3\ : STD_LOGIC;
  signal ret_V_1_fu_390_p2_carry_n_0 : STD_LOGIC;
  signal ret_V_1_fu_390_p2_carry_n_1 : STD_LOGIC;
  signal ret_V_1_fu_390_p2_carry_n_2 : STD_LOGIC;
  signal ret_V_1_fu_390_p2_carry_n_3 : STD_LOGIC;
  signal ret_V_1_reg_1005 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ret_V_1_reg_10050 : STD_LOGIC;
  signal ret_V_2_fu_396_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \ret_V_2_fu_396_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__0_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__0_n_1\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__0_n_2\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__1_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__1_n_1\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__1_n_2\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__1_n_3\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__2_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__2_n_1\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__2_n_2\ : STD_LOGIC;
  signal \ret_V_2_fu_396_p2_carry__2_n_3\ : STD_LOGIC;
  signal ret_V_2_fu_396_p2_carry_i_1_n_0 : STD_LOGIC;
  signal ret_V_2_fu_396_p2_carry_i_2_n_0 : STD_LOGIC;
  signal ret_V_2_fu_396_p2_carry_i_3_n_0 : STD_LOGIC;
  signal ret_V_2_fu_396_p2_carry_i_4_n_0 : STD_LOGIC;
  signal ret_V_2_fu_396_p2_carry_n_0 : STD_LOGIC;
  signal ret_V_2_fu_396_p2_carry_n_1 : STD_LOGIC;
  signal ret_V_2_fu_396_p2_carry_n_2 : STD_LOGIC;
  signal ret_V_2_fu_396_p2_carry_n_3 : STD_LOGIC;
  signal ret_V_2_reg_1010 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal ret_V_3_fu_363_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \ret_V_3_fu_363_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__0_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__0_n_1\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__0_n_2\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__1_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__1_n_1\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__1_n_2\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__1_n_3\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__2_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__2_n_1\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__2_n_2\ : STD_LOGIC;
  signal \ret_V_3_fu_363_p2_carry__2_n_3\ : STD_LOGIC;
  signal ret_V_3_fu_363_p2_carry_i_1_n_0 : STD_LOGIC;
  signal ret_V_3_fu_363_p2_carry_i_2_n_0 : STD_LOGIC;
  signal ret_V_3_fu_363_p2_carry_i_3_n_0 : STD_LOGIC;
  signal ret_V_3_fu_363_p2_carry_i_4_n_0 : STD_LOGIC;
  signal ret_V_3_fu_363_p2_carry_n_0 : STD_LOGIC;
  signal ret_V_3_fu_363_p2_carry_n_1 : STD_LOGIC;
  signal ret_V_3_fu_363_p2_carry_n_2 : STD_LOGIC;
  signal ret_V_3_fu_363_p2_carry_n_3 : STD_LOGIC;
  signal ret_V_3_reg_990 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ret_V_4_reg_11110 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_19_n_2 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_19_n_3 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_20_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_20_n_1 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_20_n_2 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_20_n_3 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_21_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_21_n_1 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_21_n_2 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_21_n_3 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_22_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_22_n_1 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_22_n_2 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_22_n_3 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_23_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_24_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_25_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_26_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_27_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_28_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_29_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_30_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_31_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_32_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_33_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_34_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_35_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_36_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_37_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_38_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_i_3_n_0 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_100 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_101 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_102 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_103 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_104 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_105 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_91 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_92 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_93 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_94 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_95 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_96 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_97 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_98 : STD_LOGIC;
  signal ret_V_4_reg_1111_reg_n_99 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_100 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_101 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_102 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_103 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_104 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_105 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_91 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_92 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_93 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_94 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_95 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_96 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_97 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_98 : STD_LOGIC;
  signal ret_V_5_reg_1116_reg_n_99 : STD_LOGIC;
  signal ret_V_fu_357_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \ret_V_fu_357_p2_carry__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_357_p2_carry__0_n_1\ : STD_LOGIC;
  signal \ret_V_fu_357_p2_carry__0_n_2\ : STD_LOGIC;
  signal \ret_V_fu_357_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ret_V_fu_357_p2_carry__1_n_0\ : STD_LOGIC;
  signal \ret_V_fu_357_p2_carry__1_n_1\ : STD_LOGIC;
  signal \ret_V_fu_357_p2_carry__1_n_2\ : STD_LOGIC;
  signal \ret_V_fu_357_p2_carry__1_n_3\ : STD_LOGIC;
  signal \ret_V_fu_357_p2_carry__2_n_0\ : STD_LOGIC;
  signal \ret_V_fu_357_p2_carry__2_n_1\ : STD_LOGIC;
  signal \ret_V_fu_357_p2_carry__2_n_2\ : STD_LOGIC;
  signal \ret_V_fu_357_p2_carry__2_n_3\ : STD_LOGIC;
  signal ret_V_fu_357_p2_carry_n_0 : STD_LOGIC;
  signal ret_V_fu_357_p2_carry_n_1 : STD_LOGIC;
  signal ret_V_fu_357_p2_carry_n_2 : STD_LOGIC;
  signal ret_V_fu_357_p2_carry_n_3 : STD_LOGIC;
  signal ret_V_reg_985 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln1148_3_fu_517_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln1148_3_reg_10500 : STD_LOGIC;
  signal select_ln1148_4_fu_568_p3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal select_ln1148_5_fu_837_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln1148_5_reg_12360 : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[12]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[12]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[12]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[12]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[15]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[15]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[15]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[4]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[4]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[4]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[4]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[4]_i_7_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[8]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[8]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[8]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236[8]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln1148_5_reg_1236_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal select_ln1148_fu_822_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \select_ln1148_reg_1231[12]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[12]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[12]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[12]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[15]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[15]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[15]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[4]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[4]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[4]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[4]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[4]_i_7_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[8]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[8]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[8]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231[8]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln1148_reg_1231_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln1148_reg_1231_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln1148_reg_1231_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln1148_reg_1231_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln1148_reg_1231_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln1148_reg_1231_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln1148_reg_1231_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln1148_reg_1231_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln1148_reg_1231_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln1148_reg_1231_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln1148_reg_1231_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_0 : STD_LOGIC;
  signal sub_ln111_reg_980 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sub_ln111_reg_980[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980[2]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980[3]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980[4]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980[5]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980[6]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980[7]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980[7]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980_pp0_iter12_reg_reg[0]_srl9_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980_pp0_iter12_reg_reg[1]_srl9_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980_pp0_iter12_reg_reg[2]_srl9_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980_pp0_iter12_reg_reg[3]_srl9_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980_pp0_iter12_reg_reg[4]_srl9_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980_pp0_iter12_reg_reg[5]_srl9_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980_pp0_iter12_reg_reg[6]_srl9_n_0\ : STD_LOGIC;
  signal \sub_ln111_reg_980_pp0_iter12_reg_reg[7]_srl9_n_0\ : STD_LOGIC;
  signal sub_ln1148_10_fu_802_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal sub_ln1148_11_fu_724_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal sub_ln1148_12_fu_817_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal sub_ln1148_13_fu_758_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal sub_ln1148_14_fu_832_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal sub_ln1148_1_fu_541_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal sub_ln1148_2_fu_473_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \sub_ln1148_2_fu_473_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__0_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__0_n_1\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__0_n_2\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__1_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__1_n_1\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__1_n_2\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__2_n_0\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__2_n_1\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__2_n_2\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sub_ln1148_2_fu_473_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal sub_ln1148_2_fu_473_p2_carry_i_1_n_0 : STD_LOGIC;
  signal sub_ln1148_2_fu_473_p2_carry_i_2_n_0 : STD_LOGIC;
  signal sub_ln1148_2_fu_473_p2_carry_i_3_n_0 : STD_LOGIC;
  signal sub_ln1148_2_fu_473_p2_carry_n_0 : STD_LOGIC;
  signal sub_ln1148_2_fu_473_p2_carry_n_1 : STD_LOGIC;
  signal sub_ln1148_2_fu_473_p2_carry_n_2 : STD_LOGIC;
  signal sub_ln1148_2_fu_473_p2_carry_n_3 : STD_LOGIC;
  signal sub_ln1148_3_fu_552_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal sub_ln1148_4_fu_502_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal sub_ln1148_5_fu_525_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \sub_ln1148_5_fu_525_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__0_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__0_n_1\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__0_n_2\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__1_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__1_n_1\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__1_n_2\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__2_n_0\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__2_n_1\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__2_n_2\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sub_ln1148_5_fu_525_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal sub_ln1148_5_fu_525_p2_carry_i_1_n_0 : STD_LOGIC;
  signal sub_ln1148_5_fu_525_p2_carry_i_2_n_0 : STD_LOGIC;
  signal sub_ln1148_5_fu_525_p2_carry_i_3_n_0 : STD_LOGIC;
  signal sub_ln1148_5_fu_525_p2_carry_n_0 : STD_LOGIC;
  signal sub_ln1148_5_fu_525_p2_carry_n_1 : STD_LOGIC;
  signal sub_ln1148_5_fu_525_p2_carry_n_2 : STD_LOGIC;
  signal sub_ln1148_5_fu_525_p2_carry_n_3 : STD_LOGIC;
  signal sub_ln1148_6_fu_563_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal sub_ln1148_7_fu_656_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal sub_ln1148_8_fu_787_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal sub_ln1148_9_fu_690_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal sub_ln1148_fu_454_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \sub_ln1148_fu_454_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__0_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__0_n_1\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__0_n_2\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__1_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__1_n_1\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__1_n_2\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__2_n_0\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__2_n_1\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__2_n_2\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sub_ln1148_fu_454_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal sub_ln1148_fu_454_p2_carry_i_1_n_0 : STD_LOGIC;
  signal sub_ln1148_fu_454_p2_carry_i_2_n_0 : STD_LOGIC;
  signal sub_ln1148_fu_454_p2_carry_i_3_n_0 : STD_LOGIC;
  signal sub_ln1148_fu_454_p2_carry_n_0 : STD_LOGIC;
  signal sub_ln1148_fu_454_p2_carry_n_1 : STD_LOGIC;
  signal sub_ln1148_fu_454_p2_carry_n_2 : STD_LOGIC;
  signal sub_ln1148_fu_454_p2_carry_n_3 : STD_LOGIC;
  signal sub_ln96_reg_8960 : STD_LOGIC;
  signal \sub_ln96_reg_896[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[2]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[3]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[3]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[4]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[4]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[5]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[5]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[6]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[6]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[6]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[6]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[6]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[6]_i_6_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[7]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[7]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln96_reg_896[7]_i_4_n_0\ : STD_LOGIC;
  signal \^sub_ln96_reg_896_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_5_reg_1161 : STD_LOGIC;
  signal tmp_5_reg_11610 : STD_LOGIC;
  signal tmp_6_reg_1176 : STD_LOGIC;
  signal tmp_7_reg_1191 : STD_LOGIC;
  signal tmp_8_reg_1206 : STD_LOGIC;
  signal tmp_M_imag_V_fu_807_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_M_imag_V_reg_1226[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[12]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[12]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[4]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[4]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[4]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[8]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[8]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[8]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226[8]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_M_imag_V_reg_1226_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal tmp_M_real_V_fu_792_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_M_real_V_reg_1221[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[12]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[12]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[4]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[4]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[4]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[8]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[8]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[8]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221[8]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_M_real_V_reg_1221_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal trunc_ln111_reg_941 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln111_reg_9410 : STD_LOGIC;
  signal trunc_ln1148_10_reg_1181 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \trunc_ln1148_10_reg_1181[10]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181[10]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181[10]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181[10]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181[14]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181[14]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181[14]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181[14]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181[2]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181[2]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181[2]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181[6]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181[6]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181[6]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181[6]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_10_reg_1181_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal trunc_ln1148_11_reg_1186 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal trunc_ln1148_12_reg_1196 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \trunc_ln1148_12_reg_1196[10]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196[10]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196[10]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196[10]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196[14]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196[14]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196[14]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196[14]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196[2]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196[2]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196[2]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196[6]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196[6]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196[6]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196[6]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_12_reg_1196_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal trunc_ln1148_13_reg_1201 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal trunc_ln1148_14_reg_1211 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \trunc_ln1148_14_reg_1211[10]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211[10]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211[10]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211[10]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211[14]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211[14]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211[14]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211[14]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211[2]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211[2]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211[2]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211[6]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211[6]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211[6]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211[6]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_14_reg_1211_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal trunc_ln1148_15_reg_1216 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal trunc_ln1148_1_reg_1040 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \trunc_ln1148_1_reg_1040[15]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln1148_2_reg_1000 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal trunc_ln1148_2_reg_1000_pp0_iter5_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln1148_3_reg_1035 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal trunc_ln1148_3_reg_1035_pp0_iter5_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln1148_4_reg_1045 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \trunc_ln1148_4_reg_1045[15]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln1148_5_reg_1020 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal trunc_ln1148_5_reg_1020_pp0_iter5_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln1148_6_reg_1166 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \trunc_ln1148_6_reg_1166[10]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166[10]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166[10]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166[10]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166[14]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166[14]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166[14]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166[14]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166[2]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166[2]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166[2]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166[6]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166[6]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166[6]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166[6]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1148_6_reg_1166_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal trunc_ln1148_9_reg_1171 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal trunc_ln1148_s_reg_1055 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \trunc_ln1148_s_reg_1055[15]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln96_fu_312_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zext_ln96_reg_901_reg0 : STD_LOGIC;
  signal \^zext_ln96_reg_901_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cdata1_M_imag_V_1_fu_609_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cdata1_M_imag_V_fu_628_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cdata1_M_real_V_1_fu_604_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cdata1_M_real_V_fu_624_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cdata2_M_imag_V_1_fu_619_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cdata2_M_real_V_1_fu_614_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_f_M_imag_V_reg_1066_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_f_M_imag_V_reg_1066_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_f_M_real_V_reg_1060_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_f_M_real_V_reg_1060_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_i2_0_i_reg_246_pp0_iter1_reg_reg_rep_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_i2_0_i_reg_246_pp0_iter1_reg_reg_rep_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_i2_0_i_reg_246_pp0_iter1_reg_reg_rep_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_i2_0_i_reg_246_pp0_iter1_reg_reg_rep_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mul_ln1192_reg_1106_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1192_reg_1106_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1192_reg_1106_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1192_reg_1106_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1192_reg_1106_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1192_reg_1106_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1192_reg_1106_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln1192_reg_1106_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln1192_reg_1106_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln1192_reg_1106_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_Val2_4_reg_965_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_V_1_reg_1101_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_1101_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_1101_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_1101_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_1101_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_1101_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_1101_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_V_1_reg_1101_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_V_1_reg_1101_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_V_1_reg_1101_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_r_V_1_reg_1101_reg_i_19_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_V_1_reg_1101_reg_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_r_V_1_reg_1101_reg_i_20_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_V_1_reg_1101_reg_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_V_1_reg_1101_reg_i_27_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ret_V_1_fu_390_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_1_fu_390_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_V_2_fu_396_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_2_fu_396_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_V_3_fu_363_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_3_fu_363_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ret_V_4_reg_1111_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ret_V_4_reg_1111_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ret_V_4_reg_1111_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ret_V_4_reg_1111_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ret_V_4_reg_1111_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ret_V_4_reg_1111_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ret_V_4_reg_1111_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ret_V_4_reg_1111_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ret_V_4_reg_1111_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ret_V_4_reg_1111_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_ret_V_4_reg_1111_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ret_V_4_reg_1111_reg_i_19_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ret_V_4_reg_1111_reg_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ret_V_5_reg_1116_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ret_V_5_reg_1116_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ret_V_5_reg_1116_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ret_V_5_reg_1116_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ret_V_5_reg_1116_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ret_V_5_reg_1116_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ret_V_5_reg_1116_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ret_V_5_reg_1116_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ret_V_5_reg_1116_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ret_V_5_reg_1116_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_ret_V_5_reg_1116_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_ret_V_fu_357_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_357_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_select_ln1148_5_reg_1236_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_select_ln1148_5_reg_1236_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_select_ln1148_reg_1231_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_select_ln1148_reg_1231_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sub_ln1148_2_fu_473_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sub_ln1148_2_fu_473_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_ln1148_2_fu_473_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sub_ln1148_5_fu_525_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sub_ln1148_5_fu_525_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_ln1148_5_fu_525_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sub_ln1148_fu_454_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sub_ln1148_fu_454_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_ln1148_fu_454_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_M_imag_V_reg_1226_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_M_imag_V_reg_1226_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_M_real_V_reg_1221_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_M_real_V_reg_1221_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_trunc_ln1148_10_reg_1181_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1148_10_reg_1181_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1148_10_reg_1181_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_trunc_ln1148_12_reg_1196_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1148_12_reg_1196_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1148_12_reg_1196_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_trunc_ln1148_14_reg_1211_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1148_14_reg_1211_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1148_14_reg_1211_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_trunc_ln1148_6_reg_1166_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1148_6_reg_1166_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1148_6_reg_1166_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3__0\ : label is "soft_lutpair22";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair22";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of cdata1_M_imag_V_1_fu_609_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \cdata1_M_imag_V_1_fu_609_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \cdata1_M_imag_V_1_fu_609_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \cdata1_M_imag_V_1_fu_609_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of cdata1_M_imag_V_fu_628_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \cdata1_M_imag_V_fu_628_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \cdata1_M_imag_V_fu_628_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \cdata1_M_imag_V_fu_628_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of cdata1_M_real_V_1_fu_604_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \cdata1_M_real_V_1_fu_604_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \cdata1_M_real_V_1_fu_604_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \cdata1_M_real_V_1_fu_604_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of cdata1_M_real_V_fu_624_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \cdata1_M_real_V_fu_624_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \cdata1_M_real_V_fu_624_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \cdata1_M_real_V_fu_624_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of cdata2_M_imag_V_1_fu_619_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \cdata2_M_imag_V_1_fu_619_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \cdata2_M_imag_V_1_fu_619_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \cdata2_M_imag_V_1_fu_619_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of cdata2_M_real_V_1_fu_614_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \cdata2_M_real_V_1_fu_614_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \cdata2_M_real_V_1_fu_614_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \cdata2_M_real_V_1_fu_614_p2_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \count[0]_i_2__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count[1]_i_2__1\ : label is "soft_lutpair26";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[0]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[0]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[10]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[10]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[10]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[11]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[11]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[11]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[12]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[12]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[12]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[13]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[13]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[13]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[14]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[14]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[14]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[15]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[15]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[15]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[1]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[1]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[2]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[2]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[3]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[3]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[4]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[4]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[5]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[5]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[6]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[6]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[7]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[7]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[8]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[8]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[8]_srl2 ";
  attribute srl_bus_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[9]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[9]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_imag_V_reg_1066_pp0_iter8_reg_reg[9]_srl2 ";
  attribute ADDER_THRESHOLD of \f_M_imag_V_reg_1066_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \f_M_imag_V_reg_1066_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \f_M_imag_V_reg_1066_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \f_M_imag_V_reg_1066_reg[8]_i_2\ : label is 35;
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[0]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[0]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[10]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[10]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[10]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[11]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[11]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[11]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[12]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[12]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[12]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[13]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[13]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[13]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[14]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[14]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[14]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[15]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[15]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[15]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[1]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[1]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[2]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[2]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[3]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[3]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[4]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[4]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[5]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[5]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[6]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[6]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[7]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[7]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[8]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[8]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[8]_srl2 ";
  attribute srl_bus_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[9]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg ";
  attribute srl_name of \f_M_real_V_reg_1060_pp0_iter8_reg_reg[9]_srl2\ : label is "inst/\Loop_realfft_be_desc_U0/f_M_real_V_reg_1060_pp0_iter8_reg_reg[9]_srl2 ";
  attribute ADDER_THRESHOLD of \f_M_real_V_reg_1060_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \f_M_real_V_reg_1060_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \f_M_real_V_reg_1060_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \f_M_real_V_reg_1060_reg[8]_i_2\ : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of i2_0_i_reg_246_pp0_iter1_reg_reg_rep : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of i2_0_i_reg_246_pp0_iter1_reg_reg_rep : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of i2_0_i_reg_246_pp0_iter1_reg_reg_rep : label is 3840;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of i2_0_i_reg_246_pp0_iter1_reg_reg_rep : label is "Loop_realfft_be_desc_U0/i2_0_i_reg_246_pp0_iter1_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of i2_0_i_reg_246_pp0_iter1_reg_reg_rep : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of i2_0_i_reg_246_pp0_iter1_reg_reg_rep : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of i2_0_i_reg_246_pp0_iter1_reg_reg_rep : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of i2_0_i_reg_246_pp0_iter1_reg_reg_rep : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of i2_0_i_reg_246_pp0_iter1_reg_reg_rep : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of i2_0_i_reg_246_pp0_iter1_reg_reg_rep : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0\ : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS of \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0\ : label is "";
  attribute RTL_RAM_BITS of \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0\ : label is 4096;
  attribute RTL_RAM_NAME of \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0\ : label is "Loop_realfft_be_desc_U0/i2_0_i_reg_246_pp0_iter1_reg";
  attribute RTL_RAM_TYPE of \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0\ : label is 0;
  attribute ram_addr_end of \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0\ : label is 1023;
  attribute ram_offset of \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0\ : label is 0;
  attribute ram_slice_begin of \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0\ : label is 0;
  attribute ram_slice_end of \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0\ : label is 15;
  attribute SOFT_HLUTNM of \i_reg_887[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \i_reg_887[3]_i_2\ : label is "soft_lutpair23";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[0]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[0]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[0]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[10]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[10]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[10]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[11]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[11]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[11]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[12]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[12]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[12]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[13]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[13]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[13]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[14]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[14]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[14]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[15]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[15]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[15]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[1]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[1]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[2]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[2]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[2]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[3]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[3]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[3]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[4]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[4]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[4]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[5]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[5]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[5]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[6]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[6]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[6]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[7]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[7]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[7]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[8]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[8]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[8]_srl5 ";
  attribute srl_bus_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[9]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_1_reg_953_pp0_iter8_reg_reg[9]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_1_reg_953_pp0_iter8_reg_reg[9]_srl5 ";
  attribute inverted : string;
  attribute inverted of \p_Val2_2_reg_926_reg[10]_inv\ : label is "yes";
  attribute inverted of \p_Val2_2_reg_926_reg[11]_inv\ : label is "yes";
  attribute inverted of \p_Val2_2_reg_926_reg[12]_inv\ : label is "yes";
  attribute inverted of \p_Val2_2_reg_926_reg[13]_inv\ : label is "yes";
  attribute inverted of \p_Val2_2_reg_926_reg[14]_inv\ : label is "yes";
  attribute inverted of \p_Val2_2_reg_926_reg[15]_inv\ : label is "yes";
  attribute inverted of \p_Val2_2_reg_926_reg[1]_inv\ : label is "yes";
  attribute inverted of \p_Val2_2_reg_926_reg[2]_inv\ : label is "yes";
  attribute inverted of \p_Val2_2_reg_926_reg[3]_inv\ : label is "yes";
  attribute inverted of \p_Val2_2_reg_926_reg[4]_inv\ : label is "yes";
  attribute inverted of \p_Val2_2_reg_926_reg[5]_inv\ : label is "yes";
  attribute inverted of \p_Val2_2_reg_926_reg[6]_inv\ : label is "yes";
  attribute inverted of \p_Val2_2_reg_926_reg[7]_inv\ : label is "yes";
  attribute inverted of \p_Val2_2_reg_926_reg[8]_inv\ : label is "yes";
  attribute inverted of \p_Val2_2_reg_926_reg[9]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD of \p_Val2_4_reg_965_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_4_reg_965_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_4_reg_965_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_4_reg_965_reg[7]_i_1\ : label is 35;
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[0]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[0]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[0]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[10]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[10]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[10]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[11]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[11]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[11]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[12]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[12]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[12]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[13]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[13]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[13]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[14]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[14]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[14]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[15]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[15]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[15]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[1]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[1]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[2]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[2]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[2]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[3]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[3]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[3]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[4]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[4]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[4]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[5]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[5]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[5]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[6]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[6]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[6]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[7]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[7]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[7]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[8]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[8]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[8]_srl5 ";
  attribute srl_bus_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[9]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg ";
  attribute srl_name of \p_Val2_s_reg_946_pp0_iter8_reg_reg[9]_srl5\ : label is "inst/\Loop_realfft_be_desc_U0/p_Val2_s_reg_946_pp0_iter8_reg_reg[9]_srl5 ";
  attribute ADDER_THRESHOLD of r_V_1_reg_1101_reg_i_19 : label is 35;
  attribute ADDER_THRESHOLD of r_V_1_reg_1101_reg_i_20 : label is 35;
  attribute ADDER_THRESHOLD of r_V_1_reg_1101_reg_i_21 : label is 35;
  attribute ADDER_THRESHOLD of r_V_1_reg_1101_reg_i_22 : label is 35;
  attribute ADDER_THRESHOLD of r_V_1_reg_1101_reg_i_23 : label is 35;
  attribute ADDER_THRESHOLD of r_V_1_reg_1101_reg_i_24 : label is 35;
  attribute ADDER_THRESHOLD of r_V_1_reg_1101_reg_i_25 : label is 35;
  attribute ADDER_THRESHOLD of r_V_1_reg_1101_reg_i_26 : label is 35;
  attribute ADDER_THRESHOLD of r_V_1_reg_1101_reg_i_27 : label is 35;
  attribute ADDER_THRESHOLD of ret_V_4_reg_1111_reg_i_19 : label is 35;
  attribute ADDER_THRESHOLD of ret_V_4_reg_1111_reg_i_20 : label is 35;
  attribute ADDER_THRESHOLD of ret_V_4_reg_1111_reg_i_21 : label is 35;
  attribute ADDER_THRESHOLD of ret_V_4_reg_1111_reg_i_22 : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1148_5_reg_1236_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1148_5_reg_1236_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1148_5_reg_1236_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1148_5_reg_1236_reg[8]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1148_reg_1231_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1148_reg_1231_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1148_reg_1231_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1148_reg_1231_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \sub_ln111_reg_980[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sub_ln111_reg_980[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sub_ln111_reg_980[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sub_ln111_reg_980[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sub_ln111_reg_980[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sub_ln111_reg_980[7]_i_1\ : label is "soft_lutpair27";
  attribute srl_bus_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[0]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg ";
  attribute srl_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[0]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg[0]_srl9 ";
  attribute srl_bus_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[1]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg ";
  attribute srl_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[1]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg[1]_srl9 ";
  attribute srl_bus_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[2]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg ";
  attribute srl_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[2]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg[2]_srl9 ";
  attribute srl_bus_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[3]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg ";
  attribute srl_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[3]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg[3]_srl9 ";
  attribute srl_bus_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[4]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg ";
  attribute srl_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[4]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg[4]_srl9 ";
  attribute srl_bus_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[5]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg ";
  attribute srl_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[5]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg[5]_srl9 ";
  attribute srl_bus_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[6]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg ";
  attribute srl_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[6]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg[6]_srl9 ";
  attribute srl_bus_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[7]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg ";
  attribute srl_name of \sub_ln111_reg_980_pp0_iter12_reg_reg[7]_srl9\ : label is "inst/\Loop_realfft_be_desc_U0/sub_ln111_reg_980_pp0_iter12_reg_reg[7]_srl9 ";
  attribute ADDER_THRESHOLD of sub_ln1148_2_fu_473_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1148_2_fu_473_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1148_2_fu_473_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1148_2_fu_473_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1148_2_fu_473_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of sub_ln1148_5_fu_525_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1148_5_fu_525_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1148_5_fu_525_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1148_5_fu_525_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1148_5_fu_525_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of sub_ln1148_fu_454_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1148_fu_454_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1148_fu_454_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1148_fu_454_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1148_fu_454_p2_carry__3\ : label is 35;
  attribute SOFT_HLUTNM of \sub_ln96_reg_896[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sub_ln96_reg_896[3]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sub_ln96_reg_896[6]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sub_ln96_reg_896[7]_i_3\ : label is "soft_lutpair21";
  attribute ADDER_THRESHOLD of \tmp_M_imag_V_reg_1226_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_M_imag_V_reg_1226_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_M_imag_V_reg_1226_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_M_imag_V_reg_1226_reg[8]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_M_real_V_reg_1221_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_M_real_V_reg_1221_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_M_real_V_reg_1221_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_M_real_V_reg_1221_reg[8]_i_2\ : label is 35;
begin
  E(0) <= \^e\(0);
  Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 <= \^loop_realfft_be_desc_u0_descramble_buf_0_m_imag_v_ce0\;
  Q(15 downto 0) <= \^q\(15 downto 0);
  \ap_CS_fsm_reg[2]_0\(1 downto 0) <= \^ap_cs_fsm_reg[2]_0\(1 downto 0);
  \ap_CS_fsm_reg[2]_1\ <= \^ap_cs_fsm_reg[2]_1\;
  ap_done_reg <= \^ap_done_reg\;
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  ap_enable_reg_pp0_iter9 <= \^ap_enable_reg_pp0_iter9\;
  grp_fu_849_ce <= \^grp_fu_849_ce\;
  \i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(7 downto 0) <= \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(7 downto 0);
  \icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\ <= \^icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\;
  \p_Val2_4_reg_965_reg[15]_0\(15 downto 0) <= \^p_val2_4_reg_965_reg[15]_0\(15 downto 0);
  start_once_reg <= \^start_once_reg\;
  \sub_ln96_reg_896_reg[7]_1\(7 downto 0) <= \^sub_ln96_reg_896_reg[7]_1\(7 downto 0);
  \zext_ln96_reg_901_reg[7]_1\(7 downto 0) <= \^zext_ln96_reg_901_reg[7]_1\(7 downto 0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFFF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(1),
      I1 => \^ap_done_reg\,
      I2 => \^ap_cs_fsm_reg[2]_0\(0),
      I3 => start_once_reg_reg_0,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F0F400F4F0F4F0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => start_once_reg_reg_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      I4 => \^icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\,
      I5 => \ap_CS_fsm[1]_i_2_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => ap_enable_reg_pp0_iter14_reg_n_0,
      I2 => \ap_CS_fsm[1]_i_3__0_n_0\,
      I3 => \icmp_ln87_reg_883[0]_i_2_n_0\,
      I4 => \icmp_ln87_reg_883[0]_i_3_n_0\,
      I5 => \ap_CS_fsm[1]_i_4_n_0\,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[1]_i_3__0_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \i2_0_i_reg_246_reg_n_0_[7]\,
      I1 => i_reg_887_reg(7),
      I2 => \i2_0_i_reg_246_reg_n_0_[8]\,
      I3 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I4 => i_reg_887_reg(8),
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800080AAAA0080"
    )
        port map (
      I0 => \^grp_fu_849_ce\,
      I1 => icmp_ln87_fu_294_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => ap_enable_reg_pp0_iter14_reg_n_0,
      I5 => ap_enable_reg_pp0_iter13,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(1),
      R => SS(0)
    );
\ap_done_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400044444"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_1\,
      I1 => ap_rst_n,
      I2 => ap_sync_reg_channel_write_real_spectrum_hi_buf_reg,
      I3 => real_spectrum_hi_buf_1_i_full_n,
      I4 => ap_sync_reg_channel_write_real_spectrum_hi_buf,
      I5 => real_spectrum_hi_buf_i_full_n,
      O => \ap_done_reg_i_1__0_n_0\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__0_n_0\,
      Q => \^ap_done_reg\,
      R => '0'
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => icmp_ln87_fu_294_p2,
      I1 => \^grp_fu_849_ce\,
      I2 => ap_NS_fsm1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_i_1_n_0
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => start_once_reg_reg_0,
      I2 => \^ap_cs_fsm_reg[2]_0\(0),
      O => ap_NS_fsm1
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_0,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^ap_enable_reg_pp0_iter9\,
      Q => ap_enable_reg_pp0_iter10,
      R => SS(0)
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => SS(0)
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter11,
      Q => ap_enable_reg_pp0_iter12,
      R => SS(0)
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter12,
      Q => ap_enable_reg_pp0_iter13,
      R => SS(0)
    );
ap_enable_reg_pp0_iter14_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_enable_reg_pp0_iter14_reg_n_0,
      I2 => \^icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter13,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter14_i_1_n_0
    );
ap_enable_reg_pp0_iter14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter14_i_1_n_0,
      Q => ap_enable_reg_pp0_iter14_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => icmp_ln87_fu_294_p2,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \^icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => real_spectrum_lo_V_s_full_n,
      I1 => real_spectrum_lo_V_1_full_n,
      I2 => ap_enable_reg_pp0_iter14_reg_n_0,
      I3 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      O => ap_block_pp0_stage0_subdone
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^ap_enable_reg_pp0_iter1_reg_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => SS(0)
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => SS(0)
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => SS(0)
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => SS(0)
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => SS(0)
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => \^ap_enable_reg_pp0_iter9\,
      R => SS(0)
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(0),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(0),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[0]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(10),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(10),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[10]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(11),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(11),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[11]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(12),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(12),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[12]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(13),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(13),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[13]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(14),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(14),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[14]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA80AA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter11,
      I1 => real_spectrum_lo_V_s_full_n,
      I2 => real_spectrum_lo_V_1_full_n,
      I3 => ap_enable_reg_pp0_iter14_reg_n_0,
      I4 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      O => ap_phi_reg_pp0_iter12_t_V_4_reg_2850
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(15),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(15),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[15]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(1),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(1),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[1]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(2),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(2),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[2]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(3),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(3),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[3]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(4),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(4),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[4]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(5),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(5),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[5]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(6),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(6),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[6]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(7),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(7),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[7]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(8),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(8),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[8]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_real_V_1_reg_1121(9),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_real_V_reg_1141(9),
      O => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[9]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[0]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[10]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[11]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[12]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[13]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[14]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[15]_i_2_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[1]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[2]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[3]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[4]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[5]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[6]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[7]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[8]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_4_reg_285_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_4_reg_285[9]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_4_reg_285(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(0),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(0),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[0]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(10),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(10),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[10]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(11),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(11),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[11]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(12),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(12),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[12]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(13),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(13),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[13]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(14),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(14),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[14]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(15),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(15),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[15]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(1),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(1),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[1]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(2),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(2),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[2]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(3),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(3),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[3]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(4),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(4),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[4]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(5),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(5),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[5]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(6),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(6),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[6]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(7),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(7),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[7]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(8),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(8),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[8]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata1_M_imag_V_1_reg_1126(9),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata1_M_imag_V_reg_1146(9),
      O => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[9]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[0]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[10]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[11]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[12]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[13]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[14]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[15]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[1]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[2]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[3]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[4]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[5]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[6]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[7]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[8]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_5_reg_276_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_5_reg_276[9]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_5_reg_276(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(0),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(0),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[0]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(10),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(10),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[10]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(11),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(11),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[11]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(12),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(12),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[12]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(13),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(13),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[13]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(14),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(14),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[14]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(15),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(15),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[15]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(1),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(1),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[1]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(2),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(2),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[2]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(3),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(3),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[3]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(4),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(4),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[4]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(5),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(5),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[5]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(6),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(6),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[6]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(7),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(7),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[7]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(8),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(8),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[8]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_real_V_1_reg_1131(9),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_real_V_reg_1151(9),
      O => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[9]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[0]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[10]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[11]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[12]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[13]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[14]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[15]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[1]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[2]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[3]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[4]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[5]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[6]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[7]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[8]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_6_reg_267_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_6_reg_267[9]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_6_reg_267(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(0),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(0),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[0]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(10),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(10),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[10]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(11),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(11),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[11]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(12),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(12),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[12]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(13),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(13),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[13]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(14),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(14),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[14]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(15),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(15),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[15]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(1),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(1),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[1]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(2),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(2),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[2]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(3),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(3),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[3]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(4),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(4),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[4]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(5),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(5),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[5]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(6),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(6),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[6]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(7),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(7),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[7]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(8),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(8),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[8]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_reg_1136(9),
      I1 => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      I2 => icmp_ln91_reg_892_pp0_iter10_reg,
      I3 => cdata2_M_imag_V_reg_1156(9),
      O => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[9]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[0]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[10]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[11]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[12]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[13]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[14]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[15]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[1]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[2]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[3]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[4]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[5]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[6]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[7]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[8]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_t_V_7_reg_258_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_t_V_4_reg_2850,
      D => \ap_phi_reg_pp0_iter12_t_V_7_reg_258[9]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter12_t_V_7_reg_258(9),
      R => '0'
    );
ap_sync_reg_channel_write_real_spectrum_hi_buf_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888C888C00040000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_1\,
      I1 => ap_rst_n,
      I2 => real_spectrum_hi_buf_i_full_n,
      I3 => ap_sync_reg_channel_write_real_spectrum_hi_buf,
      I4 => real_spectrum_hi_buf_1_i_full_n,
      I5 => ap_sync_reg_channel_write_real_spectrum_hi_buf_reg,
      O => ap_rst_n_1
    );
ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880088008800CC40"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_1\,
      I1 => ap_rst_n,
      I2 => real_spectrum_hi_buf_i_full_n,
      I3 => ap_sync_reg_channel_write_real_spectrum_hi_buf,
      I4 => real_spectrum_hi_buf_1_i_full_n,
      I5 => ap_sync_reg_channel_write_real_spectrum_hi_buf_reg,
      O => ap_rst_n_0
    );
cdata1_M_imag_V_1_fu_609_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cdata1_M_imag_V_1_fu_609_p2_carry_n_0,
      CO(2) => cdata1_M_imag_V_1_fu_609_p2_carry_n_1,
      CO(1) => cdata1_M_imag_V_1_fu_609_p2_carry_n_2,
      CO(0) => cdata1_M_imag_V_1_fu_609_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => f_M_imag_V_reg_1066_pp0_iter9_reg(3 downto 0),
      O(3 downto 0) => cdata1_M_imag_V_1_fu_609_p2(3 downto 0),
      S(3) => cdata1_M_imag_V_1_fu_609_p2_carry_i_1_n_0,
      S(2) => cdata1_M_imag_V_1_fu_609_p2_carry_i_2_n_0,
      S(1) => cdata1_M_imag_V_1_fu_609_p2_carry_i_3_n_0,
      S(0) => cdata1_M_imag_V_1_fu_609_p2_carry_i_4_n_0
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cdata1_M_imag_V_1_fu_609_p2_carry_n_0,
      CO(3) => \cdata1_M_imag_V_1_fu_609_p2_carry__0_n_0\,
      CO(2) => \cdata1_M_imag_V_1_fu_609_p2_carry__0_n_1\,
      CO(1) => \cdata1_M_imag_V_1_fu_609_p2_carry__0_n_2\,
      CO(0) => \cdata1_M_imag_V_1_fu_609_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => f_M_imag_V_reg_1066_pp0_iter9_reg(7 downto 4),
      O(3 downto 0) => cdata1_M_imag_V_1_fu_609_p2(7 downto 4),
      S(3) => \cdata1_M_imag_V_1_fu_609_p2_carry__0_i_1_n_0\,
      S(2) => \cdata1_M_imag_V_1_fu_609_p2_carry__0_i_2_n_0\,
      S(1) => \cdata1_M_imag_V_1_fu_609_p2_carry__0_i_3_n_0\,
      S(0) => \cdata1_M_imag_V_1_fu_609_p2_carry__0_i_4_n_0\
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(7),
      I1 => p_Val2_15_fu_595_p4(7),
      O => \cdata1_M_imag_V_1_fu_609_p2_carry__0_i_1_n_0\
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(6),
      I1 => p_Val2_15_fu_595_p4(6),
      O => \cdata1_M_imag_V_1_fu_609_p2_carry__0_i_2_n_0\
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(5),
      I1 => p_Val2_15_fu_595_p4(5),
      O => \cdata1_M_imag_V_1_fu_609_p2_carry__0_i_3_n_0\
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(4),
      I1 => p_Val2_15_fu_595_p4(4),
      O => \cdata1_M_imag_V_1_fu_609_p2_carry__0_i_4_n_0\
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata1_M_imag_V_1_fu_609_p2_carry__0_n_0\,
      CO(3) => \cdata1_M_imag_V_1_fu_609_p2_carry__1_n_0\,
      CO(2) => \cdata1_M_imag_V_1_fu_609_p2_carry__1_n_1\,
      CO(1) => \cdata1_M_imag_V_1_fu_609_p2_carry__1_n_2\,
      CO(0) => \cdata1_M_imag_V_1_fu_609_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => f_M_imag_V_reg_1066_pp0_iter9_reg(11 downto 8),
      O(3 downto 0) => cdata1_M_imag_V_1_fu_609_p2(11 downto 8),
      S(3) => \cdata1_M_imag_V_1_fu_609_p2_carry__1_i_1_n_0\,
      S(2) => \cdata1_M_imag_V_1_fu_609_p2_carry__1_i_2_n_0\,
      S(1) => \cdata1_M_imag_V_1_fu_609_p2_carry__1_i_3_n_0\,
      S(0) => \cdata1_M_imag_V_1_fu_609_p2_carry__1_i_4_n_0\
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(11),
      I1 => p_Val2_15_fu_595_p4(11),
      O => \cdata1_M_imag_V_1_fu_609_p2_carry__1_i_1_n_0\
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(10),
      I1 => p_Val2_15_fu_595_p4(10),
      O => \cdata1_M_imag_V_1_fu_609_p2_carry__1_i_2_n_0\
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(9),
      I1 => p_Val2_15_fu_595_p4(9),
      O => \cdata1_M_imag_V_1_fu_609_p2_carry__1_i_3_n_0\
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(8),
      I1 => p_Val2_15_fu_595_p4(8),
      O => \cdata1_M_imag_V_1_fu_609_p2_carry__1_i_4_n_0\
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata1_M_imag_V_1_fu_609_p2_carry__1_n_0\,
      CO(3) => \NLW_cdata1_M_imag_V_1_fu_609_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \cdata1_M_imag_V_1_fu_609_p2_carry__2_n_1\,
      CO(1) => \cdata1_M_imag_V_1_fu_609_p2_carry__2_n_2\,
      CO(0) => \cdata1_M_imag_V_1_fu_609_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => f_M_imag_V_reg_1066_pp0_iter9_reg(14 downto 12),
      O(3 downto 0) => cdata1_M_imag_V_1_fu_609_p2(15 downto 12),
      S(3) => \cdata1_M_imag_V_1_fu_609_p2_carry__2_i_1_n_0\,
      S(2) => \cdata1_M_imag_V_1_fu_609_p2_carry__2_i_2_n_0\,
      S(1) => \cdata1_M_imag_V_1_fu_609_p2_carry__2_i_3_n_0\,
      S(0) => \cdata1_M_imag_V_1_fu_609_p2_carry__2_i_4_n_0\
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(15),
      I1 => p_Val2_15_fu_595_p4(15),
      O => \cdata1_M_imag_V_1_fu_609_p2_carry__2_i_1_n_0\
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(14),
      I1 => p_Val2_15_fu_595_p4(14),
      O => \cdata1_M_imag_V_1_fu_609_p2_carry__2_i_2_n_0\
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(13),
      I1 => p_Val2_15_fu_595_p4(13),
      O => \cdata1_M_imag_V_1_fu_609_p2_carry__2_i_3_n_0\
    );
\cdata1_M_imag_V_1_fu_609_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(12),
      I1 => p_Val2_15_fu_595_p4(12),
      O => \cdata1_M_imag_V_1_fu_609_p2_carry__2_i_4_n_0\
    );
cdata1_M_imag_V_1_fu_609_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(3),
      I1 => p_Val2_15_fu_595_p4(3),
      O => cdata1_M_imag_V_1_fu_609_p2_carry_i_1_n_0
    );
cdata1_M_imag_V_1_fu_609_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(2),
      I1 => p_Val2_15_fu_595_p4(2),
      O => cdata1_M_imag_V_1_fu_609_p2_carry_i_2_n_0
    );
cdata1_M_imag_V_1_fu_609_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(1),
      I1 => p_Val2_15_fu_595_p4(1),
      O => cdata1_M_imag_V_1_fu_609_p2_carry_i_3_n_0
    );
cdata1_M_imag_V_1_fu_609_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_imag_V_reg_1066_pp0_iter9_reg(0),
      I1 => p_Val2_15_fu_595_p4(0),
      O => cdata1_M_imag_V_1_fu_609_p2_carry_i_4_n_0
    );
\cdata1_M_imag_V_1_reg_1126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(0),
      Q => cdata1_M_imag_V_1_reg_1126(0),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(10),
      Q => cdata1_M_imag_V_1_reg_1126(10),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(11),
      Q => cdata1_M_imag_V_1_reg_1126(11),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(12),
      Q => cdata1_M_imag_V_1_reg_1126(12),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(13),
      Q => cdata1_M_imag_V_1_reg_1126(13),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(14),
      Q => cdata1_M_imag_V_1_reg_1126(14),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(15),
      Q => cdata1_M_imag_V_1_reg_1126(15),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(1),
      Q => cdata1_M_imag_V_1_reg_1126(1),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(2),
      Q => cdata1_M_imag_V_1_reg_1126(2),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(3),
      Q => cdata1_M_imag_V_1_reg_1126(3),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(4),
      Q => cdata1_M_imag_V_1_reg_1126(4),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(5),
      Q => cdata1_M_imag_V_1_reg_1126(5),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(6),
      Q => cdata1_M_imag_V_1_reg_1126(6),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(7),
      Q => cdata1_M_imag_V_1_reg_1126(7),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(8),
      Q => cdata1_M_imag_V_1_reg_1126(8),
      R => '0'
    );
\cdata1_M_imag_V_1_reg_1126_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_imag_V_1_fu_609_p2(9),
      Q => cdata1_M_imag_V_1_reg_1126(9),
      R => '0'
    );
cdata1_M_imag_V_fu_628_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cdata1_M_imag_V_fu_628_p2_carry_n_0,
      CO(2) => cdata1_M_imag_V_fu_628_p2_carry_n_1,
      CO(1) => cdata1_M_imag_V_fu_628_p2_carry_n_2,
      CO(0) => cdata1_M_imag_V_fu_628_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => p_Val2_s_reg_946_pp0_iter9_reg(3 downto 0),
      O(3 downto 0) => cdata1_M_imag_V_fu_628_p2(3 downto 0),
      S(3) => cdata1_M_imag_V_fu_628_p2_carry_i_1_n_0,
      S(2) => cdata1_M_imag_V_fu_628_p2_carry_i_2_n_0,
      S(1) => cdata1_M_imag_V_fu_628_p2_carry_i_3_n_0,
      S(0) => cdata1_M_imag_V_fu_628_p2_carry_i_4_n_0
    );
\cdata1_M_imag_V_fu_628_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cdata1_M_imag_V_fu_628_p2_carry_n_0,
      CO(3) => \cdata1_M_imag_V_fu_628_p2_carry__0_n_0\,
      CO(2) => \cdata1_M_imag_V_fu_628_p2_carry__0_n_1\,
      CO(1) => \cdata1_M_imag_V_fu_628_p2_carry__0_n_2\,
      CO(0) => \cdata1_M_imag_V_fu_628_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_s_reg_946_pp0_iter9_reg(7 downto 4),
      O(3 downto 0) => cdata1_M_imag_V_fu_628_p2(7 downto 4),
      S(3) => \cdata1_M_imag_V_fu_628_p2_carry__0_i_1_n_0\,
      S(2) => \cdata1_M_imag_V_fu_628_p2_carry__0_i_2_n_0\,
      S(1) => \cdata1_M_imag_V_fu_628_p2_carry__0_i_3_n_0\,
      S(0) => \cdata1_M_imag_V_fu_628_p2_carry__0_i_4_n_0\
    );
\cdata1_M_imag_V_fu_628_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(7),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(7),
      O => \cdata1_M_imag_V_fu_628_p2_carry__0_i_1_n_0\
    );
\cdata1_M_imag_V_fu_628_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(6),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(6),
      O => \cdata1_M_imag_V_fu_628_p2_carry__0_i_2_n_0\
    );
\cdata1_M_imag_V_fu_628_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(5),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(5),
      O => \cdata1_M_imag_V_fu_628_p2_carry__0_i_3_n_0\
    );
\cdata1_M_imag_V_fu_628_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(4),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(4),
      O => \cdata1_M_imag_V_fu_628_p2_carry__0_i_4_n_0\
    );
\cdata1_M_imag_V_fu_628_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata1_M_imag_V_fu_628_p2_carry__0_n_0\,
      CO(3) => \cdata1_M_imag_V_fu_628_p2_carry__1_n_0\,
      CO(2) => \cdata1_M_imag_V_fu_628_p2_carry__1_n_1\,
      CO(1) => \cdata1_M_imag_V_fu_628_p2_carry__1_n_2\,
      CO(0) => \cdata1_M_imag_V_fu_628_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_s_reg_946_pp0_iter9_reg(11 downto 8),
      O(3 downto 0) => cdata1_M_imag_V_fu_628_p2(11 downto 8),
      S(3) => \cdata1_M_imag_V_fu_628_p2_carry__1_i_1_n_0\,
      S(2) => \cdata1_M_imag_V_fu_628_p2_carry__1_i_2_n_0\,
      S(1) => \cdata1_M_imag_V_fu_628_p2_carry__1_i_3_n_0\,
      S(0) => \cdata1_M_imag_V_fu_628_p2_carry__1_i_4_n_0\
    );
\cdata1_M_imag_V_fu_628_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(11),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(11),
      O => \cdata1_M_imag_V_fu_628_p2_carry__1_i_1_n_0\
    );
\cdata1_M_imag_V_fu_628_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(10),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(10),
      O => \cdata1_M_imag_V_fu_628_p2_carry__1_i_2_n_0\
    );
\cdata1_M_imag_V_fu_628_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(9),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(9),
      O => \cdata1_M_imag_V_fu_628_p2_carry__1_i_3_n_0\
    );
\cdata1_M_imag_V_fu_628_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(8),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(8),
      O => \cdata1_M_imag_V_fu_628_p2_carry__1_i_4_n_0\
    );
\cdata1_M_imag_V_fu_628_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata1_M_imag_V_fu_628_p2_carry__1_n_0\,
      CO(3) => \NLW_cdata1_M_imag_V_fu_628_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \cdata1_M_imag_V_fu_628_p2_carry__2_n_1\,
      CO(1) => \cdata1_M_imag_V_fu_628_p2_carry__2_n_2\,
      CO(0) => \cdata1_M_imag_V_fu_628_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_Val2_s_reg_946_pp0_iter9_reg(14 downto 12),
      O(3 downto 0) => cdata1_M_imag_V_fu_628_p2(15 downto 12),
      S(3) => \cdata1_M_imag_V_fu_628_p2_carry__2_i_1_n_0\,
      S(2) => \cdata1_M_imag_V_fu_628_p2_carry__2_i_2_n_0\,
      S(1) => \cdata1_M_imag_V_fu_628_p2_carry__2_i_3_n_0\,
      S(0) => \cdata1_M_imag_V_fu_628_p2_carry__2_i_4_n_0\
    );
\cdata1_M_imag_V_fu_628_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(15),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(15),
      O => \cdata1_M_imag_V_fu_628_p2_carry__2_i_1_n_0\
    );
\cdata1_M_imag_V_fu_628_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(14),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(14),
      O => \cdata1_M_imag_V_fu_628_p2_carry__2_i_2_n_0\
    );
\cdata1_M_imag_V_fu_628_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(13),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(13),
      O => \cdata1_M_imag_V_fu_628_p2_carry__2_i_3_n_0\
    );
\cdata1_M_imag_V_fu_628_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(12),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(12),
      O => \cdata1_M_imag_V_fu_628_p2_carry__2_i_4_n_0\
    );
cdata1_M_imag_V_fu_628_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(3),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(3),
      O => cdata1_M_imag_V_fu_628_p2_carry_i_1_n_0
    );
cdata1_M_imag_V_fu_628_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(2),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(2),
      O => cdata1_M_imag_V_fu_628_p2_carry_i_2_n_0
    );
cdata1_M_imag_V_fu_628_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(1),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(1),
      O => cdata1_M_imag_V_fu_628_p2_carry_i_3_n_0
    );
cdata1_M_imag_V_fu_628_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_s_reg_946_pp0_iter9_reg(0),
      I1 => p_Val2_1_reg_953_pp0_iter9_reg(0),
      O => cdata1_M_imag_V_fu_628_p2_carry_i_4_n_0
    );
\cdata1_M_imag_V_reg_1146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(0),
      Q => cdata1_M_imag_V_reg_1146(0),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(10),
      Q => cdata1_M_imag_V_reg_1146(10),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(11),
      Q => cdata1_M_imag_V_reg_1146(11),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(12),
      Q => cdata1_M_imag_V_reg_1146(12),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(13),
      Q => cdata1_M_imag_V_reg_1146(13),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(14),
      Q => cdata1_M_imag_V_reg_1146(14),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(15),
      Q => cdata1_M_imag_V_reg_1146(15),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(1),
      Q => cdata1_M_imag_V_reg_1146(1),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(2),
      Q => cdata1_M_imag_V_reg_1146(2),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(3),
      Q => cdata1_M_imag_V_reg_1146(3),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(4),
      Q => cdata1_M_imag_V_reg_1146(4),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(5),
      Q => cdata1_M_imag_V_reg_1146(5),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(6),
      Q => cdata1_M_imag_V_reg_1146(6),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(7),
      Q => cdata1_M_imag_V_reg_1146(7),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(8),
      Q => cdata1_M_imag_V_reg_1146(8),
      R => '0'
    );
\cdata1_M_imag_V_reg_1146_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_imag_V_fu_628_p2(9),
      Q => cdata1_M_imag_V_reg_1146(9),
      R => '0'
    );
cdata1_M_real_V_1_fu_604_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cdata1_M_real_V_1_fu_604_p2_carry_n_0,
      CO(2) => cdata1_M_real_V_1_fu_604_p2_carry_n_1,
      CO(1) => cdata1_M_real_V_1_fu_604_p2_carry_n_2,
      CO(0) => cdata1_M_real_V_1_fu_604_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => f_M_real_V_reg_1060_pp0_iter9_reg(3 downto 0),
      O(3 downto 0) => cdata1_M_real_V_1_fu_604_p2(3 downto 0),
      S(3) => cdata1_M_real_V_1_fu_604_p2_carry_i_1_n_0,
      S(2) => cdata1_M_real_V_1_fu_604_p2_carry_i_2_n_0,
      S(1) => cdata1_M_real_V_1_fu_604_p2_carry_i_3_n_0,
      S(0) => cdata1_M_real_V_1_fu_604_p2_carry_i_4_n_0
    );
\cdata1_M_real_V_1_fu_604_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cdata1_M_real_V_1_fu_604_p2_carry_n_0,
      CO(3) => \cdata1_M_real_V_1_fu_604_p2_carry__0_n_0\,
      CO(2) => \cdata1_M_real_V_1_fu_604_p2_carry__0_n_1\,
      CO(1) => \cdata1_M_real_V_1_fu_604_p2_carry__0_n_2\,
      CO(0) => \cdata1_M_real_V_1_fu_604_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => f_M_real_V_reg_1060_pp0_iter9_reg(7 downto 4),
      O(3 downto 0) => cdata1_M_real_V_1_fu_604_p2(7 downto 4),
      S(3) => \cdata1_M_real_V_1_fu_604_p2_carry__0_i_1_n_0\,
      S(2) => \cdata1_M_real_V_1_fu_604_p2_carry__0_i_2_n_0\,
      S(1) => \cdata1_M_real_V_1_fu_604_p2_carry__0_i_3_n_0\,
      S(0) => \cdata1_M_real_V_1_fu_604_p2_carry__0_i_4_n_0\
    );
\cdata1_M_real_V_1_fu_604_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(7),
      I1 => p_r_V_fu_586_p4(7),
      O => \cdata1_M_real_V_1_fu_604_p2_carry__0_i_1_n_0\
    );
\cdata1_M_real_V_1_fu_604_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(6),
      I1 => p_r_V_fu_586_p4(6),
      O => \cdata1_M_real_V_1_fu_604_p2_carry__0_i_2_n_0\
    );
\cdata1_M_real_V_1_fu_604_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(5),
      I1 => p_r_V_fu_586_p4(5),
      O => \cdata1_M_real_V_1_fu_604_p2_carry__0_i_3_n_0\
    );
\cdata1_M_real_V_1_fu_604_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(4),
      I1 => p_r_V_fu_586_p4(4),
      O => \cdata1_M_real_V_1_fu_604_p2_carry__0_i_4_n_0\
    );
\cdata1_M_real_V_1_fu_604_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata1_M_real_V_1_fu_604_p2_carry__0_n_0\,
      CO(3) => \cdata1_M_real_V_1_fu_604_p2_carry__1_n_0\,
      CO(2) => \cdata1_M_real_V_1_fu_604_p2_carry__1_n_1\,
      CO(1) => \cdata1_M_real_V_1_fu_604_p2_carry__1_n_2\,
      CO(0) => \cdata1_M_real_V_1_fu_604_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => f_M_real_V_reg_1060_pp0_iter9_reg(11 downto 8),
      O(3 downto 0) => cdata1_M_real_V_1_fu_604_p2(11 downto 8),
      S(3) => \cdata1_M_real_V_1_fu_604_p2_carry__1_i_1_n_0\,
      S(2) => \cdata1_M_real_V_1_fu_604_p2_carry__1_i_2_n_0\,
      S(1) => \cdata1_M_real_V_1_fu_604_p2_carry__1_i_3_n_0\,
      S(0) => \cdata1_M_real_V_1_fu_604_p2_carry__1_i_4_n_0\
    );
\cdata1_M_real_V_1_fu_604_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(11),
      I1 => p_r_V_fu_586_p4(11),
      O => \cdata1_M_real_V_1_fu_604_p2_carry__1_i_1_n_0\
    );
\cdata1_M_real_V_1_fu_604_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(10),
      I1 => p_r_V_fu_586_p4(10),
      O => \cdata1_M_real_V_1_fu_604_p2_carry__1_i_2_n_0\
    );
\cdata1_M_real_V_1_fu_604_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(9),
      I1 => p_r_V_fu_586_p4(9),
      O => \cdata1_M_real_V_1_fu_604_p2_carry__1_i_3_n_0\
    );
\cdata1_M_real_V_1_fu_604_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(8),
      I1 => p_r_V_fu_586_p4(8),
      O => \cdata1_M_real_V_1_fu_604_p2_carry__1_i_4_n_0\
    );
\cdata1_M_real_V_1_fu_604_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata1_M_real_V_1_fu_604_p2_carry__1_n_0\,
      CO(3) => \NLW_cdata1_M_real_V_1_fu_604_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \cdata1_M_real_V_1_fu_604_p2_carry__2_n_1\,
      CO(1) => \cdata1_M_real_V_1_fu_604_p2_carry__2_n_2\,
      CO(0) => \cdata1_M_real_V_1_fu_604_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => f_M_real_V_reg_1060_pp0_iter9_reg(14 downto 12),
      O(3 downto 0) => cdata1_M_real_V_1_fu_604_p2(15 downto 12),
      S(3) => \cdata1_M_real_V_1_fu_604_p2_carry__2_i_1_n_0\,
      S(2) => \cdata1_M_real_V_1_fu_604_p2_carry__2_i_2_n_0\,
      S(1) => \cdata1_M_real_V_1_fu_604_p2_carry__2_i_3_n_0\,
      S(0) => \cdata1_M_real_V_1_fu_604_p2_carry__2_i_4_n_0\
    );
\cdata1_M_real_V_1_fu_604_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(15),
      I1 => p_r_V_fu_586_p4(15),
      O => \cdata1_M_real_V_1_fu_604_p2_carry__2_i_1_n_0\
    );
\cdata1_M_real_V_1_fu_604_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(14),
      I1 => p_r_V_fu_586_p4(14),
      O => \cdata1_M_real_V_1_fu_604_p2_carry__2_i_2_n_0\
    );
\cdata1_M_real_V_1_fu_604_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(13),
      I1 => p_r_V_fu_586_p4(13),
      O => \cdata1_M_real_V_1_fu_604_p2_carry__2_i_3_n_0\
    );
\cdata1_M_real_V_1_fu_604_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(12),
      I1 => p_r_V_fu_586_p4(12),
      O => \cdata1_M_real_V_1_fu_604_p2_carry__2_i_4_n_0\
    );
cdata1_M_real_V_1_fu_604_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(3),
      I1 => p_r_V_fu_586_p4(3),
      O => cdata1_M_real_V_1_fu_604_p2_carry_i_1_n_0
    );
cdata1_M_real_V_1_fu_604_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(2),
      I1 => p_r_V_fu_586_p4(2),
      O => cdata1_M_real_V_1_fu_604_p2_carry_i_2_n_0
    );
cdata1_M_real_V_1_fu_604_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(1),
      I1 => p_r_V_fu_586_p4(1),
      O => cdata1_M_real_V_1_fu_604_p2_carry_i_3_n_0
    );
cdata1_M_real_V_1_fu_604_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f_M_real_V_reg_1060_pp0_iter9_reg(0),
      I1 => p_r_V_fu_586_p4(0),
      O => cdata1_M_real_V_1_fu_604_p2_carry_i_4_n_0
    );
\cdata1_M_real_V_1_reg_1121[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055454545"
    )
        port map (
      I0 => icmp_ln91_reg_892_pp0_iter9_reg,
      I1 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter14_reg_n_0,
      I3 => real_spectrum_lo_V_1_full_n,
      I4 => real_spectrum_lo_V_s_full_n,
      I5 => icmp_ln87_reg_883_pp0_iter9_reg,
      O => cdata1_M_imag_V_1_reg_11260
    );
\cdata1_M_real_V_1_reg_1121_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(0),
      Q => cdata1_M_real_V_1_reg_1121(0),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(10),
      Q => cdata1_M_real_V_1_reg_1121(10),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(11),
      Q => cdata1_M_real_V_1_reg_1121(11),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(12),
      Q => cdata1_M_real_V_1_reg_1121(12),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(13),
      Q => cdata1_M_real_V_1_reg_1121(13),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(14),
      Q => cdata1_M_real_V_1_reg_1121(14),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(15),
      Q => cdata1_M_real_V_1_reg_1121(15),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(1),
      Q => cdata1_M_real_V_1_reg_1121(1),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(2),
      Q => cdata1_M_real_V_1_reg_1121(2),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(3),
      Q => cdata1_M_real_V_1_reg_1121(3),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(4),
      Q => cdata1_M_real_V_1_reg_1121(4),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(5),
      Q => cdata1_M_real_V_1_reg_1121(5),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(6),
      Q => cdata1_M_real_V_1_reg_1121(6),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(7),
      Q => cdata1_M_real_V_1_reg_1121(7),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(8),
      Q => cdata1_M_real_V_1_reg_1121(8),
      R => '0'
    );
\cdata1_M_real_V_1_reg_1121_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata1_M_real_V_1_fu_604_p2(9),
      Q => cdata1_M_real_V_1_reg_1121(9),
      R => '0'
    );
cdata1_M_real_V_fu_624_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cdata1_M_real_V_fu_624_p2_carry_n_0,
      CO(2) => cdata1_M_real_V_fu_624_p2_carry_n_1,
      CO(1) => cdata1_M_real_V_fu_624_p2_carry_n_2,
      CO(0) => cdata1_M_real_V_fu_624_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_1_reg_953_pp0_iter9_reg(3 downto 0),
      O(3 downto 0) => cdata1_M_real_V_fu_624_p2(3 downto 0),
      S(3) => cdata1_M_real_V_fu_624_p2_carry_i_1_n_0,
      S(2) => cdata1_M_real_V_fu_624_p2_carry_i_2_n_0,
      S(1) => cdata1_M_real_V_fu_624_p2_carry_i_3_n_0,
      S(0) => cdata1_M_real_V_fu_624_p2_carry_i_4_n_0
    );
\cdata1_M_real_V_fu_624_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cdata1_M_real_V_fu_624_p2_carry_n_0,
      CO(3) => \cdata1_M_real_V_fu_624_p2_carry__0_n_0\,
      CO(2) => \cdata1_M_real_V_fu_624_p2_carry__0_n_1\,
      CO(1) => \cdata1_M_real_V_fu_624_p2_carry__0_n_2\,
      CO(0) => \cdata1_M_real_V_fu_624_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_1_reg_953_pp0_iter9_reg(7 downto 4),
      O(3 downto 0) => cdata1_M_real_V_fu_624_p2(7 downto 4),
      S(3) => \cdata1_M_real_V_fu_624_p2_carry__0_i_1_n_0\,
      S(2) => \cdata1_M_real_V_fu_624_p2_carry__0_i_2_n_0\,
      S(1) => \cdata1_M_real_V_fu_624_p2_carry__0_i_3_n_0\,
      S(0) => \cdata1_M_real_V_fu_624_p2_carry__0_i_4_n_0\
    );
\cdata1_M_real_V_fu_624_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(7),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(7),
      O => \cdata1_M_real_V_fu_624_p2_carry__0_i_1_n_0\
    );
\cdata1_M_real_V_fu_624_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(6),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(6),
      O => \cdata1_M_real_V_fu_624_p2_carry__0_i_2_n_0\
    );
\cdata1_M_real_V_fu_624_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(5),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(5),
      O => \cdata1_M_real_V_fu_624_p2_carry__0_i_3_n_0\
    );
\cdata1_M_real_V_fu_624_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(4),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(4),
      O => \cdata1_M_real_V_fu_624_p2_carry__0_i_4_n_0\
    );
\cdata1_M_real_V_fu_624_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata1_M_real_V_fu_624_p2_carry__0_n_0\,
      CO(3) => \cdata1_M_real_V_fu_624_p2_carry__1_n_0\,
      CO(2) => \cdata1_M_real_V_fu_624_p2_carry__1_n_1\,
      CO(1) => \cdata1_M_real_V_fu_624_p2_carry__1_n_2\,
      CO(0) => \cdata1_M_real_V_fu_624_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_1_reg_953_pp0_iter9_reg(11 downto 8),
      O(3 downto 0) => cdata1_M_real_V_fu_624_p2(11 downto 8),
      S(3) => \cdata1_M_real_V_fu_624_p2_carry__1_i_1_n_0\,
      S(2) => \cdata1_M_real_V_fu_624_p2_carry__1_i_2_n_0\,
      S(1) => \cdata1_M_real_V_fu_624_p2_carry__1_i_3_n_0\,
      S(0) => \cdata1_M_real_V_fu_624_p2_carry__1_i_4_n_0\
    );
\cdata1_M_real_V_fu_624_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(11),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(11),
      O => \cdata1_M_real_V_fu_624_p2_carry__1_i_1_n_0\
    );
\cdata1_M_real_V_fu_624_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(10),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(10),
      O => \cdata1_M_real_V_fu_624_p2_carry__1_i_2_n_0\
    );
\cdata1_M_real_V_fu_624_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(9),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(9),
      O => \cdata1_M_real_V_fu_624_p2_carry__1_i_3_n_0\
    );
\cdata1_M_real_V_fu_624_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(8),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(8),
      O => \cdata1_M_real_V_fu_624_p2_carry__1_i_4_n_0\
    );
\cdata1_M_real_V_fu_624_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata1_M_real_V_fu_624_p2_carry__1_n_0\,
      CO(3) => \NLW_cdata1_M_real_V_fu_624_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \cdata1_M_real_V_fu_624_p2_carry__2_n_1\,
      CO(1) => \cdata1_M_real_V_fu_624_p2_carry__2_n_2\,
      CO(0) => \cdata1_M_real_V_fu_624_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_Val2_1_reg_953_pp0_iter9_reg(14 downto 12),
      O(3 downto 0) => cdata1_M_real_V_fu_624_p2(15 downto 12),
      S(3) => \cdata1_M_real_V_fu_624_p2_carry__2_i_1_n_0\,
      S(2) => \cdata1_M_real_V_fu_624_p2_carry__2_i_2_n_0\,
      S(1) => \cdata1_M_real_V_fu_624_p2_carry__2_i_3_n_0\,
      S(0) => \cdata1_M_real_V_fu_624_p2_carry__2_i_4_n_0\
    );
\cdata1_M_real_V_fu_624_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(15),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(15),
      O => \cdata1_M_real_V_fu_624_p2_carry__2_i_1_n_0\
    );
\cdata1_M_real_V_fu_624_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(14),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(14),
      O => \cdata1_M_real_V_fu_624_p2_carry__2_i_2_n_0\
    );
\cdata1_M_real_V_fu_624_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(13),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(13),
      O => \cdata1_M_real_V_fu_624_p2_carry__2_i_3_n_0\
    );
\cdata1_M_real_V_fu_624_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(12),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(12),
      O => \cdata1_M_real_V_fu_624_p2_carry__2_i_4_n_0\
    );
cdata1_M_real_V_fu_624_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(3),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(3),
      O => cdata1_M_real_V_fu_624_p2_carry_i_1_n_0
    );
cdata1_M_real_V_fu_624_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(2),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(2),
      O => cdata1_M_real_V_fu_624_p2_carry_i_2_n_0
    );
cdata1_M_real_V_fu_624_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(1),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(1),
      O => cdata1_M_real_V_fu_624_p2_carry_i_3_n_0
    );
cdata1_M_real_V_fu_624_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_reg_953_pp0_iter9_reg(0),
      I1 => p_Val2_s_reg_946_pp0_iter9_reg(0),
      O => cdata1_M_real_V_fu_624_p2_carry_i_4_n_0
    );
\cdata1_M_real_V_reg_1141[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8A8A8A"
    )
        port map (
      I0 => icmp_ln91_reg_892_pp0_iter9_reg,
      I1 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter14_reg_n_0,
      I3 => real_spectrum_lo_V_1_full_n,
      I4 => real_spectrum_lo_V_s_full_n,
      I5 => icmp_ln87_reg_883_pp0_iter9_reg,
      O => cdata1_M_imag_V_reg_11460
    );
\cdata1_M_real_V_reg_1141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(0),
      Q => cdata1_M_real_V_reg_1141(0),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(10),
      Q => cdata1_M_real_V_reg_1141(10),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(11),
      Q => cdata1_M_real_V_reg_1141(11),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(12),
      Q => cdata1_M_real_V_reg_1141(12),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(13),
      Q => cdata1_M_real_V_reg_1141(13),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(14),
      Q => cdata1_M_real_V_reg_1141(14),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(15),
      Q => cdata1_M_real_V_reg_1141(15),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(1),
      Q => cdata1_M_real_V_reg_1141(1),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(2),
      Q => cdata1_M_real_V_reg_1141(2),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(3),
      Q => cdata1_M_real_V_reg_1141(3),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(4),
      Q => cdata1_M_real_V_reg_1141(4),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(5),
      Q => cdata1_M_real_V_reg_1141(5),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(6),
      Q => cdata1_M_real_V_reg_1141(6),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(7),
      Q => cdata1_M_real_V_reg_1141(7),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(8),
      Q => cdata1_M_real_V_reg_1141(8),
      R => '0'
    );
\cdata1_M_real_V_reg_1141_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_reg_11460,
      D => cdata1_M_real_V_fu_624_p2(9),
      Q => cdata1_M_real_V_reg_1141(9),
      R => '0'
    );
cdata2_M_imag_V_1_fu_619_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cdata2_M_imag_V_1_fu_619_p2_carry_n_0,
      CO(2) => cdata2_M_imag_V_1_fu_619_p2_carry_n_1,
      CO(1) => cdata2_M_imag_V_1_fu_619_p2_carry_n_2,
      CO(0) => cdata2_M_imag_V_1_fu_619_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => p_Val2_15_fu_595_p4(3 downto 0),
      O(3 downto 0) => cdata2_M_imag_V_1_fu_619_p21_out(3 downto 0),
      S(3) => cdata2_M_imag_V_1_fu_619_p2_carry_i_1_n_0,
      S(2) => cdata2_M_imag_V_1_fu_619_p2_carry_i_2_n_0,
      S(1) => cdata2_M_imag_V_1_fu_619_p2_carry_i_3_n_0,
      S(0) => cdata2_M_imag_V_1_fu_619_p2_carry_i_4_n_0
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cdata2_M_imag_V_1_fu_619_p2_carry_n_0,
      CO(3) => \cdata2_M_imag_V_1_fu_619_p2_carry__0_n_0\,
      CO(2) => \cdata2_M_imag_V_1_fu_619_p2_carry__0_n_1\,
      CO(1) => \cdata2_M_imag_V_1_fu_619_p2_carry__0_n_2\,
      CO(0) => \cdata2_M_imag_V_1_fu_619_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_15_fu_595_p4(7 downto 4),
      O(3 downto 0) => cdata2_M_imag_V_1_fu_619_p21_out(7 downto 4),
      S(3) => \cdata2_M_imag_V_1_fu_619_p2_carry__0_i_1_n_0\,
      S(2) => \cdata2_M_imag_V_1_fu_619_p2_carry__0_i_2_n_0\,
      S(1) => \cdata2_M_imag_V_1_fu_619_p2_carry__0_i_3_n_0\,
      S(0) => \cdata2_M_imag_V_1_fu_619_p2_carry__0_i_4_n_0\
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(7),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(7),
      O => \cdata2_M_imag_V_1_fu_619_p2_carry__0_i_1_n_0\
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(6),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(6),
      O => \cdata2_M_imag_V_1_fu_619_p2_carry__0_i_2_n_0\
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(5),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(5),
      O => \cdata2_M_imag_V_1_fu_619_p2_carry__0_i_3_n_0\
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(4),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(4),
      O => \cdata2_M_imag_V_1_fu_619_p2_carry__0_i_4_n_0\
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata2_M_imag_V_1_fu_619_p2_carry__0_n_0\,
      CO(3) => \cdata2_M_imag_V_1_fu_619_p2_carry__1_n_0\,
      CO(2) => \cdata2_M_imag_V_1_fu_619_p2_carry__1_n_1\,
      CO(1) => \cdata2_M_imag_V_1_fu_619_p2_carry__1_n_2\,
      CO(0) => \cdata2_M_imag_V_1_fu_619_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_15_fu_595_p4(11 downto 8),
      O(3 downto 0) => cdata2_M_imag_V_1_fu_619_p21_out(11 downto 8),
      S(3) => \cdata2_M_imag_V_1_fu_619_p2_carry__1_i_1_n_0\,
      S(2) => \cdata2_M_imag_V_1_fu_619_p2_carry__1_i_2_n_0\,
      S(1) => \cdata2_M_imag_V_1_fu_619_p2_carry__1_i_3_n_0\,
      S(0) => \cdata2_M_imag_V_1_fu_619_p2_carry__1_i_4_n_0\
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(11),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(11),
      O => \cdata2_M_imag_V_1_fu_619_p2_carry__1_i_1_n_0\
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(10),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(10),
      O => \cdata2_M_imag_V_1_fu_619_p2_carry__1_i_2_n_0\
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(9),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(9),
      O => \cdata2_M_imag_V_1_fu_619_p2_carry__1_i_3_n_0\
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(8),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(8),
      O => \cdata2_M_imag_V_1_fu_619_p2_carry__1_i_4_n_0\
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata2_M_imag_V_1_fu_619_p2_carry__1_n_0\,
      CO(3) => \NLW_cdata2_M_imag_V_1_fu_619_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \cdata2_M_imag_V_1_fu_619_p2_carry__2_n_1\,
      CO(1) => \cdata2_M_imag_V_1_fu_619_p2_carry__2_n_2\,
      CO(0) => \cdata2_M_imag_V_1_fu_619_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_Val2_15_fu_595_p4(14 downto 12),
      O(3 downto 0) => cdata2_M_imag_V_1_fu_619_p21_out(15 downto 12),
      S(3) => \cdata2_M_imag_V_1_fu_619_p2_carry__2_i_1_n_0\,
      S(2) => \cdata2_M_imag_V_1_fu_619_p2_carry__2_i_2_n_0\,
      S(1) => \cdata2_M_imag_V_1_fu_619_p2_carry__2_i_3_n_0\,
      S(0) => \cdata2_M_imag_V_1_fu_619_p2_carry__2_i_4_n_0\
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(15),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(15),
      O => \cdata2_M_imag_V_1_fu_619_p2_carry__2_i_1_n_0\
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(14),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(14),
      O => \cdata2_M_imag_V_1_fu_619_p2_carry__2_i_2_n_0\
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(13),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(13),
      O => \cdata2_M_imag_V_1_fu_619_p2_carry__2_i_3_n_0\
    );
\cdata2_M_imag_V_1_fu_619_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(12),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(12),
      O => \cdata2_M_imag_V_1_fu_619_p2_carry__2_i_4_n_0\
    );
cdata2_M_imag_V_1_fu_619_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(3),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(3),
      O => cdata2_M_imag_V_1_fu_619_p2_carry_i_1_n_0
    );
cdata2_M_imag_V_1_fu_619_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(2),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(2),
      O => cdata2_M_imag_V_1_fu_619_p2_carry_i_2_n_0
    );
cdata2_M_imag_V_1_fu_619_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(1),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(1),
      O => cdata2_M_imag_V_1_fu_619_p2_carry_i_3_n_0
    );
cdata2_M_imag_V_1_fu_619_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_15_fu_595_p4(0),
      I1 => f_M_imag_V_reg_1066_pp0_iter9_reg(0),
      O => cdata2_M_imag_V_1_fu_619_p2_carry_i_4_n_0
    );
\cdata2_M_imag_V_1_reg_1136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(0),
      Q => cdata2_M_imag_V_1_reg_1136(0),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(10),
      Q => cdata2_M_imag_V_1_reg_1136(10),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(11),
      Q => cdata2_M_imag_V_1_reg_1136(11),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(12),
      Q => cdata2_M_imag_V_1_reg_1136(12),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(13),
      Q => cdata2_M_imag_V_1_reg_1136(13),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(14),
      Q => cdata2_M_imag_V_1_reg_1136(14),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(15),
      Q => cdata2_M_imag_V_1_reg_1136(15),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(1),
      Q => cdata2_M_imag_V_1_reg_1136(1),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(2),
      Q => cdata2_M_imag_V_1_reg_1136(2),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(3),
      Q => cdata2_M_imag_V_1_reg_1136(3),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(4),
      Q => cdata2_M_imag_V_1_reg_1136(4),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(5),
      Q => cdata2_M_imag_V_1_reg_1136(5),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(6),
      Q => cdata2_M_imag_V_1_reg_1136(6),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(7),
      Q => cdata2_M_imag_V_1_reg_1136(7),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(8),
      Q => cdata2_M_imag_V_1_reg_1136(8),
      R => '0'
    );
\cdata2_M_imag_V_1_reg_1136_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_imag_V_1_fu_619_p21_out(9),
      Q => cdata2_M_imag_V_1_reg_1136(9),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(0),
      Q => cdata2_M_imag_V_reg_1156(0),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(10),
      Q => cdata2_M_imag_V_reg_1156(10),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(11),
      Q => cdata2_M_imag_V_reg_1156(11),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(12),
      Q => cdata2_M_imag_V_reg_1156(12),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(13),
      Q => cdata2_M_imag_V_reg_1156(13),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(14),
      Q => cdata2_M_imag_V_reg_1156(14),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(15),
      Q => cdata2_M_imag_V_reg_1156(15),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(1),
      Q => cdata2_M_imag_V_reg_1156(1),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(2),
      Q => cdata2_M_imag_V_reg_1156(2),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(3),
      Q => cdata2_M_imag_V_reg_1156(3),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(4),
      Q => cdata2_M_imag_V_reg_1156(4),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(5),
      Q => cdata2_M_imag_V_reg_1156(5),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(6),
      Q => cdata2_M_imag_V_reg_1156(6),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(7),
      Q => cdata2_M_imag_V_reg_1156(7),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(8),
      Q => cdata2_M_imag_V_reg_1156(8),
      R => '0'
    );
\cdata2_M_imag_V_reg_1156_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_imag_V_reg_1156_reg[15]_0\(9),
      Q => cdata2_M_imag_V_reg_1156(9),
      R => '0'
    );
cdata2_M_real_V_1_fu_614_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cdata2_M_real_V_1_fu_614_p2_carry_n_0,
      CO(2) => cdata2_M_real_V_1_fu_614_p2_carry_n_1,
      CO(1) => cdata2_M_real_V_1_fu_614_p2_carry_n_2,
      CO(0) => cdata2_M_real_V_1_fu_614_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => f_M_real_V_reg_1060_pp0_iter9_reg(3 downto 0),
      O(3 downto 0) => cdata2_M_real_V_1_fu_614_p20_out(3 downto 0),
      S(3) => cdata2_M_real_V_1_fu_614_p2_carry_i_1_n_0,
      S(2) => cdata2_M_real_V_1_fu_614_p2_carry_i_2_n_0,
      S(1) => cdata2_M_real_V_1_fu_614_p2_carry_i_3_n_0,
      S(0) => cdata2_M_real_V_1_fu_614_p2_carry_i_4_n_0
    );
\cdata2_M_real_V_1_fu_614_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cdata2_M_real_V_1_fu_614_p2_carry_n_0,
      CO(3) => \cdata2_M_real_V_1_fu_614_p2_carry__0_n_0\,
      CO(2) => \cdata2_M_real_V_1_fu_614_p2_carry__0_n_1\,
      CO(1) => \cdata2_M_real_V_1_fu_614_p2_carry__0_n_2\,
      CO(0) => \cdata2_M_real_V_1_fu_614_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => f_M_real_V_reg_1060_pp0_iter9_reg(7 downto 4),
      O(3 downto 0) => cdata2_M_real_V_1_fu_614_p20_out(7 downto 4),
      S(3) => \cdata2_M_real_V_1_fu_614_p2_carry__0_i_1_n_0\,
      S(2) => \cdata2_M_real_V_1_fu_614_p2_carry__0_i_2_n_0\,
      S(1) => \cdata2_M_real_V_1_fu_614_p2_carry__0_i_3_n_0\,
      S(0) => \cdata2_M_real_V_1_fu_614_p2_carry__0_i_4_n_0\
    );
\cdata2_M_real_V_1_fu_614_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(7),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(7),
      O => \cdata2_M_real_V_1_fu_614_p2_carry__0_i_1_n_0\
    );
\cdata2_M_real_V_1_fu_614_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(6),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(6),
      O => \cdata2_M_real_V_1_fu_614_p2_carry__0_i_2_n_0\
    );
\cdata2_M_real_V_1_fu_614_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(5),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(5),
      O => \cdata2_M_real_V_1_fu_614_p2_carry__0_i_3_n_0\
    );
\cdata2_M_real_V_1_fu_614_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(4),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(4),
      O => \cdata2_M_real_V_1_fu_614_p2_carry__0_i_4_n_0\
    );
\cdata2_M_real_V_1_fu_614_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata2_M_real_V_1_fu_614_p2_carry__0_n_0\,
      CO(3) => \cdata2_M_real_V_1_fu_614_p2_carry__1_n_0\,
      CO(2) => \cdata2_M_real_V_1_fu_614_p2_carry__1_n_1\,
      CO(1) => \cdata2_M_real_V_1_fu_614_p2_carry__1_n_2\,
      CO(0) => \cdata2_M_real_V_1_fu_614_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => f_M_real_V_reg_1060_pp0_iter9_reg(11 downto 8),
      O(3 downto 0) => cdata2_M_real_V_1_fu_614_p20_out(11 downto 8),
      S(3) => \cdata2_M_real_V_1_fu_614_p2_carry__1_i_1_n_0\,
      S(2) => \cdata2_M_real_V_1_fu_614_p2_carry__1_i_2_n_0\,
      S(1) => \cdata2_M_real_V_1_fu_614_p2_carry__1_i_3_n_0\,
      S(0) => \cdata2_M_real_V_1_fu_614_p2_carry__1_i_4_n_0\
    );
\cdata2_M_real_V_1_fu_614_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(11),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(11),
      O => \cdata2_M_real_V_1_fu_614_p2_carry__1_i_1_n_0\
    );
\cdata2_M_real_V_1_fu_614_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(10),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(10),
      O => \cdata2_M_real_V_1_fu_614_p2_carry__1_i_2_n_0\
    );
\cdata2_M_real_V_1_fu_614_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(9),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(9),
      O => \cdata2_M_real_V_1_fu_614_p2_carry__1_i_3_n_0\
    );
\cdata2_M_real_V_1_fu_614_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(8),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(8),
      O => \cdata2_M_real_V_1_fu_614_p2_carry__1_i_4_n_0\
    );
\cdata2_M_real_V_1_fu_614_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata2_M_real_V_1_fu_614_p2_carry__1_n_0\,
      CO(3) => \NLW_cdata2_M_real_V_1_fu_614_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \cdata2_M_real_V_1_fu_614_p2_carry__2_n_1\,
      CO(1) => \cdata2_M_real_V_1_fu_614_p2_carry__2_n_2\,
      CO(0) => \cdata2_M_real_V_1_fu_614_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => f_M_real_V_reg_1060_pp0_iter9_reg(14 downto 12),
      O(3 downto 0) => cdata2_M_real_V_1_fu_614_p20_out(15 downto 12),
      S(3) => \cdata2_M_real_V_1_fu_614_p2_carry__2_i_1_n_0\,
      S(2) => \cdata2_M_real_V_1_fu_614_p2_carry__2_i_2_n_0\,
      S(1) => \cdata2_M_real_V_1_fu_614_p2_carry__2_i_3_n_0\,
      S(0) => \cdata2_M_real_V_1_fu_614_p2_carry__2_i_4_n_0\
    );
\cdata2_M_real_V_1_fu_614_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(15),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(15),
      O => \cdata2_M_real_V_1_fu_614_p2_carry__2_i_1_n_0\
    );
\cdata2_M_real_V_1_fu_614_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(14),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(14),
      O => \cdata2_M_real_V_1_fu_614_p2_carry__2_i_2_n_0\
    );
\cdata2_M_real_V_1_fu_614_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(13),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(13),
      O => \cdata2_M_real_V_1_fu_614_p2_carry__2_i_3_n_0\
    );
\cdata2_M_real_V_1_fu_614_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(12),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(12),
      O => \cdata2_M_real_V_1_fu_614_p2_carry__2_i_4_n_0\
    );
cdata2_M_real_V_1_fu_614_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(3),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(3),
      O => cdata2_M_real_V_1_fu_614_p2_carry_i_1_n_0
    );
cdata2_M_real_V_1_fu_614_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(2),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(2),
      O => cdata2_M_real_V_1_fu_614_p2_carry_i_2_n_0
    );
cdata2_M_real_V_1_fu_614_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(1),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(1),
      O => cdata2_M_real_V_1_fu_614_p2_carry_i_3_n_0
    );
cdata2_M_real_V_1_fu_614_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_r_V_fu_586_p4(0),
      I1 => f_M_real_V_reg_1060_pp0_iter9_reg(0),
      O => cdata2_M_real_V_1_fu_614_p2_carry_i_4_n_0
    );
\cdata2_M_real_V_1_reg_1131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(0),
      Q => cdata2_M_real_V_1_reg_1131(0),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(10),
      Q => cdata2_M_real_V_1_reg_1131(10),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(11),
      Q => cdata2_M_real_V_1_reg_1131(11),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(12),
      Q => cdata2_M_real_V_1_reg_1131(12),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(13),
      Q => cdata2_M_real_V_1_reg_1131(13),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(14),
      Q => cdata2_M_real_V_1_reg_1131(14),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(15),
      Q => cdata2_M_real_V_1_reg_1131(15),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(1),
      Q => cdata2_M_real_V_1_reg_1131(1),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(2),
      Q => cdata2_M_real_V_1_reg_1131(2),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(3),
      Q => cdata2_M_real_V_1_reg_1131(3),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(4),
      Q => cdata2_M_real_V_1_reg_1131(4),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(5),
      Q => cdata2_M_real_V_1_reg_1131(5),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(6),
      Q => cdata2_M_real_V_1_reg_1131(6),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(7),
      Q => cdata2_M_real_V_1_reg_1131(7),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(8),
      Q => cdata2_M_real_V_1_reg_1131(8),
      R => '0'
    );
\cdata2_M_real_V_1_reg_1131_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata1_M_imag_V_1_reg_11260,
      D => cdata2_M_real_V_1_fu_614_p20_out(9),
      Q => cdata2_M_real_V_1_reg_1131(9),
      R => '0'
    );
\cdata2_M_real_V_reg_1151[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10,
      I1 => cdata1_M_imag_V_reg_11460,
      O => cdata2_M_imag_V_reg_11560
    );
\cdata2_M_real_V_reg_1151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(0),
      Q => cdata2_M_real_V_reg_1151(0),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(10),
      Q => cdata2_M_real_V_reg_1151(10),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(11),
      Q => cdata2_M_real_V_reg_1151(11),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(12),
      Q => cdata2_M_real_V_reg_1151(12),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(13),
      Q => cdata2_M_real_V_reg_1151(13),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(14),
      Q => cdata2_M_real_V_reg_1151(14),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(15),
      Q => cdata2_M_real_V_reg_1151(15),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(1),
      Q => cdata2_M_real_V_reg_1151(1),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(2),
      Q => cdata2_M_real_V_reg_1151(2),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(3),
      Q => cdata2_M_real_V_reg_1151(3),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(4),
      Q => cdata2_M_real_V_reg_1151(4),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(5),
      Q => cdata2_M_real_V_reg_1151(5),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(6),
      Q => cdata2_M_real_V_reg_1151(6),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(7),
      Q => cdata2_M_real_V_reg_1151(7),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(8),
      Q => cdata2_M_real_V_reg_1151(8),
      R => '0'
    );
\cdata2_M_real_V_reg_1151_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cdata2_M_imag_V_reg_11560,
      D => \cdata2_M_real_V_reg_1151_reg[15]_0\(9),
      Q => cdata2_M_real_V_reg_1151(9),
      R => '0'
    );
\count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(1),
      I1 => \^ap_done_reg\,
      O => \^ap_cs_fsm_reg[2]_1\
    );
\count[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(1),
      I1 => \^ap_done_reg\,
      I2 => real_spectrum_hi_buf_1_i_full_n,
      I3 => ap_sync_reg_channel_write_real_spectrum_hi_buf_reg,
      O => push_buf
    );
\count[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(1),
      I1 => \^ap_done_reg\,
      I2 => real_spectrum_hi_buf_i_full_n,
      I3 => ap_sync_reg_channel_write_real_spectrum_hi_buf,
      O => push_buf_0
    );
\f_M_imag_V_reg_1066[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(0),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(0),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(0)
    );
\f_M_imag_V_reg_1066[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(10),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(10),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(10)
    );
\f_M_imag_V_reg_1066[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(11),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(11),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(11)
    );
\f_M_imag_V_reg_1066[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(12),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(12),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(12)
    );
\f_M_imag_V_reg_1066[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(12),
      O => \f_M_imag_V_reg_1066[12]_i_3_n_0\
    );
\f_M_imag_V_reg_1066[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(11),
      O => \f_M_imag_V_reg_1066[12]_i_4_n_0\
    );
\f_M_imag_V_reg_1066[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(10),
      O => \f_M_imag_V_reg_1066[12]_i_5_n_0\
    );
\f_M_imag_V_reg_1066[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(9),
      O => \f_M_imag_V_reg_1066[12]_i_6_n_0\
    );
\f_M_imag_V_reg_1066[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(13),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(13),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(13)
    );
\f_M_imag_V_reg_1066[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(14),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(14),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(14)
    );
\f_M_imag_V_reg_1066[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(15),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => \f_M_imag_V_reg_1066[15]_i_1_n_0\
    );
\f_M_imag_V_reg_1066[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(15),
      O => \f_M_imag_V_reg_1066[15]_i_3_n_0\
    );
\f_M_imag_V_reg_1066[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(14),
      O => \f_M_imag_V_reg_1066[15]_i_4_n_0\
    );
\f_M_imag_V_reg_1066[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(13),
      O => \f_M_imag_V_reg_1066[15]_i_5_n_0\
    );
\f_M_imag_V_reg_1066[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(1),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(1),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(1)
    );
\f_M_imag_V_reg_1066[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(2),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(2),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(2)
    );
\f_M_imag_V_reg_1066[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(3),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(3),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(3)
    );
\f_M_imag_V_reg_1066[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(4),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(4),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(4)
    );
\f_M_imag_V_reg_1066[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(0),
      O => \f_M_imag_V_reg_1066[4]_i_3_n_0\
    );
\f_M_imag_V_reg_1066[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(4),
      O => \f_M_imag_V_reg_1066[4]_i_4_n_0\
    );
\f_M_imag_V_reg_1066[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(3),
      O => \f_M_imag_V_reg_1066[4]_i_5_n_0\
    );
\f_M_imag_V_reg_1066[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(2),
      O => \f_M_imag_V_reg_1066[4]_i_6_n_0\
    );
\f_M_imag_V_reg_1066[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(1),
      O => \f_M_imag_V_reg_1066[4]_i_7_n_0\
    );
\f_M_imag_V_reg_1066[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(5),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(5),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(5)
    );
\f_M_imag_V_reg_1066[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(6),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(6),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(6)
    );
\f_M_imag_V_reg_1066[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(7),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(7),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(7)
    );
\f_M_imag_V_reg_1066[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(8),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(8),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(8)
    );
\f_M_imag_V_reg_1066[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(8),
      O => \f_M_imag_V_reg_1066[8]_i_3_n_0\
    );
\f_M_imag_V_reg_1066[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(7),
      O => \f_M_imag_V_reg_1066[8]_i_4_n_0\
    );
\f_M_imag_V_reg_1066[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(6),
      O => \f_M_imag_V_reg_1066[8]_i_5_n_0\
    );
\f_M_imag_V_reg_1066[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_4_reg_1045(5),
      O => \f_M_imag_V_reg_1066[8]_i_6_n_0\
    );
\f_M_imag_V_reg_1066[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_3_fu_552_p2(9),
      I1 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(9),
      I2 => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      O => f_M_imag_V_fu_557_p3(9)
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(0),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[0]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(10),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[10]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(11),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[11]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(12),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[12]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(13),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[13]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(14),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[14]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(15),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[15]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(1),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[1]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(2),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[2]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(3),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[3]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(4),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[4]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(5),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[5]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(6),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[6]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(7),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[7]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(8),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[8]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter8_reg_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1066(9),
      Q => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[9]_srl2_n_0\
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[0]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(0),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[10]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(10),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[11]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(11),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[12]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(12),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[13]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(13),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[14]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(14),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[15]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(15),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[1]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(1),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[2]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(2),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[3]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(3),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[4]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(4),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[5]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(5),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[6]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(6),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[7]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(7),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[8]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(8),
      R => '0'
    );
\f_M_imag_V_reg_1066_pp0_iter9_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_imag_V_reg_1066_pp0_iter8_reg_reg[9]_srl2_n_0\,
      Q => f_M_imag_V_reg_1066_pp0_iter9_reg(9),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(0),
      Q => f_M_imag_V_reg_1066(0),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(10),
      Q => f_M_imag_V_reg_1066(10),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(11),
      Q => f_M_imag_V_reg_1066(11),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(12),
      Q => f_M_imag_V_reg_1066(12),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_M_imag_V_reg_1066_reg[8]_i_2_n_0\,
      CO(3) => \f_M_imag_V_reg_1066_reg[12]_i_2_n_0\,
      CO(2) => \f_M_imag_V_reg_1066_reg[12]_i_2_n_1\,
      CO(1) => \f_M_imag_V_reg_1066_reg[12]_i_2_n_2\,
      CO(0) => \f_M_imag_V_reg_1066_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_3_fu_552_p2(12 downto 9),
      S(3) => \f_M_imag_V_reg_1066[12]_i_3_n_0\,
      S(2) => \f_M_imag_V_reg_1066[12]_i_4_n_0\,
      S(1) => \f_M_imag_V_reg_1066[12]_i_5_n_0\,
      S(0) => \f_M_imag_V_reg_1066[12]_i_6_n_0\
    );
\f_M_imag_V_reg_1066_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(13),
      Q => f_M_imag_V_reg_1066(13),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(14),
      Q => f_M_imag_V_reg_1066(14),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => \f_M_imag_V_reg_1066[15]_i_1_n_0\,
      Q => f_M_imag_V_reg_1066(15),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_M_imag_V_reg_1066_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_f_M_imag_V_reg_1066_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \f_M_imag_V_reg_1066_reg[15]_i_2_n_2\,
      CO(0) => \f_M_imag_V_reg_1066_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_f_M_imag_V_reg_1066_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_ln1148_3_fu_552_p2(15 downto 13),
      S(3) => '0',
      S(2) => \f_M_imag_V_reg_1066[15]_i_3_n_0\,
      S(1) => \f_M_imag_V_reg_1066[15]_i_4_n_0\,
      S(0) => \f_M_imag_V_reg_1066[15]_i_5_n_0\
    );
\f_M_imag_V_reg_1066_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(1),
      Q => f_M_imag_V_reg_1066(1),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(2),
      Q => f_M_imag_V_reg_1066(2),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(3),
      Q => f_M_imag_V_reg_1066(3),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(4),
      Q => f_M_imag_V_reg_1066(4),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \f_M_imag_V_reg_1066_reg[4]_i_2_n_0\,
      CO(2) => \f_M_imag_V_reg_1066_reg[4]_i_2_n_1\,
      CO(1) => \f_M_imag_V_reg_1066_reg[4]_i_2_n_2\,
      CO(0) => \f_M_imag_V_reg_1066_reg[4]_i_2_n_3\,
      CYINIT => \f_M_imag_V_reg_1066[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_3_fu_552_p2(4 downto 1),
      S(3) => \f_M_imag_V_reg_1066[4]_i_4_n_0\,
      S(2) => \f_M_imag_V_reg_1066[4]_i_5_n_0\,
      S(1) => \f_M_imag_V_reg_1066[4]_i_6_n_0\,
      S(0) => \f_M_imag_V_reg_1066[4]_i_7_n_0\
    );
\f_M_imag_V_reg_1066_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(5),
      Q => f_M_imag_V_reg_1066(5),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(6),
      Q => f_M_imag_V_reg_1066(6),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(7),
      Q => f_M_imag_V_reg_1066(7),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(8),
      Q => f_M_imag_V_reg_1066(8),
      R => '0'
    );
\f_M_imag_V_reg_1066_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_M_imag_V_reg_1066_reg[4]_i_2_n_0\,
      CO(3) => \f_M_imag_V_reg_1066_reg[8]_i_2_n_0\,
      CO(2) => \f_M_imag_V_reg_1066_reg[8]_i_2_n_1\,
      CO(1) => \f_M_imag_V_reg_1066_reg[8]_i_2_n_2\,
      CO(0) => \f_M_imag_V_reg_1066_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_3_fu_552_p2(8 downto 5),
      S(3) => \f_M_imag_V_reg_1066[8]_i_3_n_0\,
      S(2) => \f_M_imag_V_reg_1066[8]_i_4_n_0\,
      S(1) => \f_M_imag_V_reg_1066[8]_i_5_n_0\,
      S(0) => \f_M_imag_V_reg_1066[8]_i_6_n_0\
    );
\f_M_imag_V_reg_1066_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_imag_V_fu_557_p3(9),
      Q => f_M_imag_V_reg_1066(9),
      R => '0'
    );
\f_M_real_V_reg_1060[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(0),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(0),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(0)
    );
\f_M_real_V_reg_1060[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(10),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(10),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(10)
    );
\f_M_real_V_reg_1060[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(11),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(11),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(11)
    );
\f_M_real_V_reg_1060[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(12),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(12),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(12)
    );
\f_M_real_V_reg_1060[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(12),
      O => \f_M_real_V_reg_1060[12]_i_3_n_0\
    );
\f_M_real_V_reg_1060[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(11),
      O => \f_M_real_V_reg_1060[12]_i_4_n_0\
    );
\f_M_real_V_reg_1060[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(10),
      O => \f_M_real_V_reg_1060[12]_i_5_n_0\
    );
\f_M_real_V_reg_1060[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(9),
      O => \f_M_real_V_reg_1060[12]_i_6_n_0\
    );
\f_M_real_V_reg_1060[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(13),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(13),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(13)
    );
\f_M_real_V_reg_1060[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(14),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(14),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(14)
    );
\f_M_real_V_reg_1060[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(15),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => \f_M_real_V_reg_1060[15]_i_1_n_0\
    );
\f_M_real_V_reg_1060[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(15),
      O => \f_M_real_V_reg_1060[15]_i_3_n_0\
    );
\f_M_real_V_reg_1060[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(14),
      O => \f_M_real_V_reg_1060[15]_i_4_n_0\
    );
\f_M_real_V_reg_1060[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(13),
      O => \f_M_real_V_reg_1060[15]_i_5_n_0\
    );
\f_M_real_V_reg_1060[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(1),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(1),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(1)
    );
\f_M_real_V_reg_1060[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(2),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(2),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(2)
    );
\f_M_real_V_reg_1060[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(3),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(3),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(3)
    );
\f_M_real_V_reg_1060[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(4),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(4),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(4)
    );
\f_M_real_V_reg_1060[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(0),
      O => \f_M_real_V_reg_1060[4]_i_3_n_0\
    );
\f_M_real_V_reg_1060[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(4),
      O => \f_M_real_V_reg_1060[4]_i_4_n_0\
    );
\f_M_real_V_reg_1060[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(3),
      O => \f_M_real_V_reg_1060[4]_i_5_n_0\
    );
\f_M_real_V_reg_1060[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(2),
      O => \f_M_real_V_reg_1060[4]_i_6_n_0\
    );
\f_M_real_V_reg_1060[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(1),
      O => \f_M_real_V_reg_1060[4]_i_7_n_0\
    );
\f_M_real_V_reg_1060[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(5),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(5),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(5)
    );
\f_M_real_V_reg_1060[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(6),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(6),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(6)
    );
\f_M_real_V_reg_1060[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(7),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(7),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(7)
    );
\f_M_real_V_reg_1060[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(8),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(8),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(8)
    );
\f_M_real_V_reg_1060[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(8),
      O => \f_M_real_V_reg_1060[8]_i_3_n_0\
    );
\f_M_real_V_reg_1060[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(7),
      O => \f_M_real_V_reg_1060[8]_i_4_n_0\
    );
\f_M_real_V_reg_1060[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(6),
      O => \f_M_real_V_reg_1060[8]_i_5_n_0\
    );
\f_M_real_V_reg_1060[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_1_reg_1040(5),
      O => \f_M_real_V_reg_1060[8]_i_6_n_0\
    );
\f_M_real_V_reg_1060[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_1_fu_541_p2(9),
      I1 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(9),
      I2 => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      O => f_M_real_V_fu_546_p3(9)
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(0),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[0]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(10),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[10]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(11),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[11]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(12),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[12]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(13),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[13]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(14),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[14]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(15),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[15]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(1),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[1]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(2),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[2]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(3),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[3]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(4),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[4]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(5),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[5]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(6),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[6]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(7),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[7]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(8),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[8]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter8_reg_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_real_V_reg_1060(9),
      Q => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[9]_srl2_n_0\
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[0]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(0),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[10]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(10),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[11]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(11),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[12]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(12),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[13]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(13),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[14]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(14),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[15]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(15),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[1]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(1),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[2]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(2),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[3]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(3),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[4]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(4),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[5]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(5),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[6]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(6),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[7]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(7),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[8]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(8),
      R => '0'
    );
\f_M_real_V_reg_1060_pp0_iter9_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \f_M_real_V_reg_1060_pp0_iter8_reg_reg[9]_srl2_n_0\,
      Q => f_M_real_V_reg_1060_pp0_iter9_reg(9),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(0),
      Q => f_M_real_V_reg_1060(0),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(10),
      Q => f_M_real_V_reg_1060(10),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(11),
      Q => f_M_real_V_reg_1060(11),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(12),
      Q => f_M_real_V_reg_1060(12),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_M_real_V_reg_1060_reg[8]_i_2_n_0\,
      CO(3) => \f_M_real_V_reg_1060_reg[12]_i_2_n_0\,
      CO(2) => \f_M_real_V_reg_1060_reg[12]_i_2_n_1\,
      CO(1) => \f_M_real_V_reg_1060_reg[12]_i_2_n_2\,
      CO(0) => \f_M_real_V_reg_1060_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_1_fu_541_p2(12 downto 9),
      S(3) => \f_M_real_V_reg_1060[12]_i_3_n_0\,
      S(2) => \f_M_real_V_reg_1060[12]_i_4_n_0\,
      S(1) => \f_M_real_V_reg_1060[12]_i_5_n_0\,
      S(0) => \f_M_real_V_reg_1060[12]_i_6_n_0\
    );
\f_M_real_V_reg_1060_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(13),
      Q => f_M_real_V_reg_1060(13),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(14),
      Q => f_M_real_V_reg_1060(14),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => \f_M_real_V_reg_1060[15]_i_1_n_0\,
      Q => f_M_real_V_reg_1060(15),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_M_real_V_reg_1060_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_f_M_real_V_reg_1060_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \f_M_real_V_reg_1060_reg[15]_i_2_n_2\,
      CO(0) => \f_M_real_V_reg_1060_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_f_M_real_V_reg_1060_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_ln1148_1_fu_541_p2(15 downto 13),
      S(3) => '0',
      S(2) => \f_M_real_V_reg_1060[15]_i_3_n_0\,
      S(1) => \f_M_real_V_reg_1060[15]_i_4_n_0\,
      S(0) => \f_M_real_V_reg_1060[15]_i_5_n_0\
    );
\f_M_real_V_reg_1060_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(1),
      Q => f_M_real_V_reg_1060(1),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(2),
      Q => f_M_real_V_reg_1060(2),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(3),
      Q => f_M_real_V_reg_1060(3),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(4),
      Q => f_M_real_V_reg_1060(4),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \f_M_real_V_reg_1060_reg[4]_i_2_n_0\,
      CO(2) => \f_M_real_V_reg_1060_reg[4]_i_2_n_1\,
      CO(1) => \f_M_real_V_reg_1060_reg[4]_i_2_n_2\,
      CO(0) => \f_M_real_V_reg_1060_reg[4]_i_2_n_3\,
      CYINIT => \f_M_real_V_reg_1060[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_1_fu_541_p2(4 downto 1),
      S(3) => \f_M_real_V_reg_1060[4]_i_4_n_0\,
      S(2) => \f_M_real_V_reg_1060[4]_i_5_n_0\,
      S(1) => \f_M_real_V_reg_1060[4]_i_6_n_0\,
      S(0) => \f_M_real_V_reg_1060[4]_i_7_n_0\
    );
\f_M_real_V_reg_1060_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(5),
      Q => f_M_real_V_reg_1060(5),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(6),
      Q => f_M_real_V_reg_1060(6),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(7),
      Q => f_M_real_V_reg_1060(7),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(8),
      Q => f_M_real_V_reg_1060(8),
      R => '0'
    );
\f_M_real_V_reg_1060_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_M_real_V_reg_1060_reg[4]_i_2_n_0\,
      CO(3) => \f_M_real_V_reg_1060_reg[8]_i_2_n_0\,
      CO(2) => \f_M_real_V_reg_1060_reg[8]_i_2_n_1\,
      CO(1) => \f_M_real_V_reg_1060_reg[8]_i_2_n_2\,
      CO(0) => \f_M_real_V_reg_1060_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_1_fu_541_p2(8 downto 5),
      S(3) => \f_M_real_V_reg_1060[8]_i_3_n_0\,
      S(2) => \f_M_real_V_reg_1060[8]_i_4_n_0\,
      S(1) => \f_M_real_V_reg_1060[8]_i_5_n_0\,
      S(0) => \f_M_real_V_reg_1060[8]_i_6_n_0\
    );
\f_M_real_V_reg_1060_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => f_M_imag_V_reg_10660,
      D => f_M_real_V_fu_546_p3(9),
      Q => f_M_real_V_reg_1060(9),
      R => '0'
    );
\i2_0_i_reg_246[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => start_once_reg_reg_0,
      I2 => \^ap_done_reg\,
      I3 => i2_0_i_reg_2460,
      O => i2_0_i_reg_246
    );
\i2_0_i_reg_246[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => icmp_ln87_reg_883,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => \^icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\,
      O => i2_0_i_reg_2460
    );
\i2_0_i_reg_246_pp0_iter1_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA80AA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => real_spectrum_lo_V_s_full_n,
      I2 => real_spectrum_lo_V_1_full_n,
      I3 => ap_enable_reg_pp0_iter14_reg_n_0,
      I4 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      O => \^grp_fu_849_ce\
    );
\i2_0_i_reg_246_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_849_ce\,
      D => \i2_0_i_reg_246_reg_n_0_[0]\,
      Q => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(0),
      R => '0'
    );
\i2_0_i_reg_246_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_849_ce\,
      D => \i2_0_i_reg_246_reg_n_0_[1]\,
      Q => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(1),
      R => '0'
    );
\i2_0_i_reg_246_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_849_ce\,
      D => \i2_0_i_reg_246_reg_n_0_[2]\,
      Q => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(2),
      R => '0'
    );
\i2_0_i_reg_246_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_849_ce\,
      D => \i2_0_i_reg_246_reg_n_0_[3]\,
      Q => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(3),
      R => '0'
    );
\i2_0_i_reg_246_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_849_ce\,
      D => \i2_0_i_reg_246_reg_n_0_[4]\,
      Q => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(4),
      R => '0'
    );
\i2_0_i_reg_246_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_849_ce\,
      D => \i2_0_i_reg_246_reg_n_0_[5]\,
      Q => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(5),
      R => '0'
    );
\i2_0_i_reg_246_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_849_ce\,
      D => \i2_0_i_reg_246_reg_n_0_[6]\,
      Q => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(6),
      R => '0'
    );
\i2_0_i_reg_246_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_849_ce\,
      D => \i2_0_i_reg_246_reg_n_0_[7]\,
      Q => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(7),
      R => '0'
    );
i2_0_i_reg_246_pp0_iter1_reg_reg_rep: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7F757F877F977FA77FB57FC27FCE7FD87FE17FE97FF07FF67FFA7FFD7FFF7FFF",
      INIT_01 => X"7DB07DD67DFA7E1D7E3F7E5F7E7F7E9D7EBA7ED57EF07F097F217F387F4D7F62",
      INIT_02 => X"7AB67AEF7B267B5D7B927BC57BF87C297C5A7C897CB77CE37D0F7D397D627D8A",
      INIT_03 => X"768E76D97723776C77B477FA7840788478C77909794A798A79C87A057A427A7D",
      INIT_04 => X"7141719E71FA725572AF7307735F73B5740B745F74B27504755575A575F47641",
      INIT_05 => X"6ADC6B4A6BB86C246C8F6CF96D626DCA6E306E966EFB6F5F6FC17023708370E2",
      INIT_06 => X"637163EF646C64E8656365DD665766CF674667BD683268A66919698C69FD6A6D",
      INIT_07 => X"5B105B9D5C295CB45D3E5DC75E505ED75F5E5FE3606860EC616F61F1627162F2",
      INIT_08 => X"51CE52695302539B543354CA556055F5568A571D57B0584258D4596459F35A82",
      INIT_09 => X"47C34869490F49B44A584AFB4B9E4C3F4CE14D814E214EBF4F5E4FFB50975133",
      INIT_0A => X"3D073DB83E683F173FC54073412141CE427A432543D0447A452445CD4675471C",
      INIT_0B => X"31B5326E332633DE3496354D360436BA376F382438D8398C3A403AF23BA53C56",
      INIT_0C => X"25E826A82767282628E529A32A612B1F2BDC2C982D552E112ECC2F87304130FB",
      INIT_0D => X"19BD1A821B471C0B1CCF1D931E561F191FDC209F2161222322E523A624672528",
      INIT_0E => X"0D530E1B0EE30FAB10721139120112C8138E1455151B15E216A8176D183318F8",
      INIT_0F => X"00C90192025B032403ED04B6057F0647071007D908A2096A0A330AFB0BC30C8B",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => \i2_0_i_reg_246_reg_n_0_[7]\,
      ADDRARDADDR(10) => \i2_0_i_reg_246_reg_n_0_[6]\,
      ADDRARDADDR(9) => \i2_0_i_reg_246_reg_n_0_[5]\,
      ADDRARDADDR(8) => \i2_0_i_reg_246_reg_n_0_[4]\,
      ADDRARDADDR(7) => \i2_0_i_reg_246_reg_n_0_[3]\,
      ADDRARDADDR(6) => \i2_0_i_reg_246_reg_n_0_[2]\,
      ADDRARDADDR(5) => \i2_0_i_reg_246_reg_n_0_[1]\,
      ADDRARDADDR(4) => \i2_0_i_reg_246_reg_n_0_[0]\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_i2_0_i_reg_246_pp0_iter1_reg_reg_rep_DOADO_UNCONNECTED(15),
      DOADO(14) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_1,
      DOADO(13) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_2,
      DOADO(12) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_3,
      DOADO(11) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_4,
      DOADO(10) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_5,
      DOADO(9) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_6,
      DOADO(8) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_7,
      DOADO(7) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_8,
      DOADO(6) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_9,
      DOADO(5) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_10,
      DOADO(4) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_11,
      DOADO(3) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_12,
      DOADO(2) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_13,
      DOADO(1) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_14,
      DOADO(0) => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_15,
      DOBDO(15 downto 0) => NLW_i2_0_i_reg_246_pp0_iter1_reg_reg_rep_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_i2_0_i_reg_246_pp0_iter1_reg_reg_rep_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_i2_0_i_reg_246_pp0_iter1_reg_reg_rep_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^grp_fu_849_ce\,
      ENBWREN => '0',
      REGCEAREGCE => \^loop_realfft_be_desc_u0_descramble_buf_0_m_imag_v_ce0\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F43CF504F5CCF695F75DF826F8EFF9B8FA80FB49FC12FCDBFDA4FE6DFF360000",
      INIT_01 => X"E7CCE892E957EA1DEAE4EBAAEC71ED37EDFEEEC6EF8DF054F11CF1E4F2ACF374",
      INIT_02 => X"DB98DC59DD1ADDDCDE9EDF60E023E0E6E1A9E26CE330E3F4E4B8E57DE642E707",
      INIT_03 => X"CFBED078D133D1EED2AAD367D423D4E0D59ED65CD71AD7D9D898D957DA17DAD7",
      INIT_04 => X"C45AC50DC5BFC673C727C7DBC890C945C9FBCAB2CB69CC21CCD9CD91CE4ACF04",
      INIT_05 => X"B98ABA32BADBBB85BC2FBCDABD85BE31BEDEBF8CC03AC0E8C197C247C2F8C3A9",
      INIT_06 => X"AF68B004B0A1B140B1DEB27EB31EB3C0B461B504B5A7B64BB6F0B796B83CB8E3",
      INIT_07 => X"A60CA69BA72BA7BDA84FA8E2A975AA0AAA9FAB35ABCCAC64ACFDAD96AE31AECC",
      INIT_08 => X"9D8E9E0E9E909F139F97A01CA0A1A128A1AFA238A2C1A34BA3D6A462A4EFA57D",
      INIT_09 => X"9602967396E6975997CD984298B9993099A89A229A9C9B179B939C109C8E9D0D",
      INIT_0A => X"8F7C8FDC903E90A09104916991CF9235929D9306937093DB944794B595239592",
      INIT_0B => X"8A0B8A5A8AAA8AFB8B4D8BA08BF48C4A8CA08CF88D508DAA8E058E618EBE8F1D",
      INIT_0C => X"85BD85FA8637867586B586F68738877B87BF8805884B889388DC8926897189BE",
      INIT_0D => X"829D82C682F0831C8348837683A583D68407843A846D84A284D9851085498582",
      INIT_0E => X"80B280C780DE80F6810F812A81458162818081A081C081E282058229824F8275",
      INIT_0F => X"8000800280058009800F8016801E80278031803D804A805880688078808A809D",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => \i2_0_i_reg_246_reg_n_0_[7]\,
      ADDRARDADDR(10) => \i2_0_i_reg_246_reg_n_0_[6]\,
      ADDRARDADDR(9) => \i2_0_i_reg_246_reg_n_0_[5]\,
      ADDRARDADDR(8) => \i2_0_i_reg_246_reg_n_0_[4]\,
      ADDRARDADDR(7) => \i2_0_i_reg_246_reg_n_0_[3]\,
      ADDRARDADDR(6) => \i2_0_i_reg_246_reg_n_0_[2]\,
      ADDRARDADDR(5) => \i2_0_i_reg_246_reg_n_0_[1]\,
      ADDRARDADDR(4) => \i2_0_i_reg_246_reg_n_0_[0]\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_0\,
      DOADO(14) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_1\,
      DOADO(13) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_2\,
      DOADO(12) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_3\,
      DOADO(11) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_4\,
      DOADO(10) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_5\,
      DOADO(9) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_6\,
      DOADO(8) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_7\,
      DOADO(7) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_8\,
      DOADO(6) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_9\,
      DOADO(5) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_10\,
      DOADO(4) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_11\,
      DOADO(3) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_12\,
      DOADO(2) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_13\,
      DOADO(1) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_14\,
      DOADO(0) => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_15\,
      DOBDO(15 downto 0) => \NLW_i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \^grp_fu_849_ce\,
      ENBWREN => '0',
      REGCEAREGCE => \^loop_realfft_be_desc_u0_descramble_buf_0_m_imag_v_ce0\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\i2_0_i_reg_246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_0_i_reg_2460,
      D => i_reg_887_reg(0),
      Q => \i2_0_i_reg_246_reg_n_0_[0]\,
      R => i2_0_i_reg_246
    );
\i2_0_i_reg_246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_0_i_reg_2460,
      D => i_reg_887_reg(1),
      Q => \i2_0_i_reg_246_reg_n_0_[1]\,
      R => i2_0_i_reg_246
    );
\i2_0_i_reg_246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_0_i_reg_2460,
      D => i_reg_887_reg(2),
      Q => \i2_0_i_reg_246_reg_n_0_[2]\,
      R => i2_0_i_reg_246
    );
\i2_0_i_reg_246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_0_i_reg_2460,
      D => i_reg_887_reg(3),
      Q => \i2_0_i_reg_246_reg_n_0_[3]\,
      R => i2_0_i_reg_246
    );
\i2_0_i_reg_246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_0_i_reg_2460,
      D => i_reg_887_reg(4),
      Q => \i2_0_i_reg_246_reg_n_0_[4]\,
      R => i2_0_i_reg_246
    );
\i2_0_i_reg_246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_0_i_reg_2460,
      D => i_reg_887_reg(5),
      Q => \i2_0_i_reg_246_reg_n_0_[5]\,
      R => i2_0_i_reg_246
    );
\i2_0_i_reg_246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_0_i_reg_2460,
      D => i_reg_887_reg(6),
      Q => \i2_0_i_reg_246_reg_n_0_[6]\,
      R => i2_0_i_reg_246
    );
\i2_0_i_reg_246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_0_i_reg_2460,
      D => i_reg_887_reg(7),
      Q => \i2_0_i_reg_246_reg_n_0_[7]\,
      R => i2_0_i_reg_246
    );
\i2_0_i_reg_246_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_0_i_reg_2460,
      D => i_reg_887_reg(8),
      Q => \i2_0_i_reg_246_reg_n_0_[8]\,
      R => i2_0_i_reg_246
    );
\i_reg_887[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => i_reg_887_reg(0),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln87_reg_883,
      I4 => \i2_0_i_reg_246_reg_n_0_[0]\,
      O => i_fu_300_p2(0)
    );
\i_reg_887[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACC5A335ACC"
    )
        port map (
      I0 => i_reg_887_reg(2),
      I1 => \i2_0_i_reg_246_reg_n_0_[2]\,
      I2 => i_reg_887_reg(1),
      I3 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I4 => \i2_0_i_reg_246_reg_n_0_[1]\,
      I5 => i_fu_300_p2(0),
      O => \i_reg_887[2]_i_1_n_0\
    );
\i_reg_887[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAA335ACC5A"
    )
        port map (
      I0 => \i2_0_i_reg_246_reg_n_0_[3]\,
      I1 => i_reg_887_reg(3),
      I2 => \i2_0_i_reg_246_reg_n_0_[2]\,
      I3 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I4 => i_reg_887_reg(2),
      I5 => \i_reg_887[3]_i_2_n_0\,
      O => \i_reg_887[3]_i_1_n_0\
    );
\i_reg_887[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \i2_0_i_reg_246_reg_n_0_[0]\,
      I1 => i_reg_887_reg(0),
      I2 => \i2_0_i_reg_246_reg_n_0_[1]\,
      I3 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I4 => i_reg_887_reg(1),
      O => \i_reg_887[3]_i_2_n_0\
    );
\i_reg_887[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAA3C553CAA"
    )
        port map (
      I0 => \i2_0_i_reg_246_reg_n_0_[4]\,
      I1 => i_reg_887_reg(4),
      I2 => i_reg_887_reg(3),
      I3 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I4 => \i2_0_i_reg_246_reg_n_0_[3]\,
      I5 => \i_reg_887[4]_i_2_n_0\,
      O => \i_reg_887[4]_i_1_n_0\
    );
\i_reg_887[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFF3F3F5FFFFFF"
    )
        port map (
      I0 => i_reg_887_reg(1),
      I1 => \i2_0_i_reg_246_reg_n_0_[1]\,
      I2 => i_fu_300_p2(0),
      I3 => i_reg_887_reg(2),
      I4 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I5 => \i2_0_i_reg_246_reg_n_0_[2]\,
      O => \i_reg_887[4]_i_2_n_0\
    );
\i_reg_887[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A4575"
    )
        port map (
      I0 => \i2_0_i_reg_246_reg_n_0_[5]\,
      I1 => icmp_ln87_reg_883,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => i_reg_887_reg(5),
      I4 => \i_reg_887[6]_i_2_n_0\,
      O => \i_reg_887[5]_i_1_n_0\
    );
\i_reg_887[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAA3C553CAA"
    )
        port map (
      I0 => \i2_0_i_reg_246_reg_n_0_[6]\,
      I1 => i_reg_887_reg(6),
      I2 => i_reg_887_reg(5),
      I3 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I4 => \i2_0_i_reg_246_reg_n_0_[5]\,
      I5 => \i_reg_887[6]_i_2_n_0\,
      O => \i_reg_887[6]_i_1_n_0\
    );
\i_reg_887[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => i_reg_887_reg(3),
      I1 => \i2_0_i_reg_246_reg_n_0_[3]\,
      I2 => \i_reg_887[4]_i_2_n_0\,
      I3 => \i2_0_i_reg_246_reg_n_0_[4]\,
      I4 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I5 => i_reg_887_reg(4),
      O => \i_reg_887[6]_i_2_n_0\
    );
\i_reg_887[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCA5A5C3CCAAAA"
    )
        port map (
      I0 => \i2_0_i_reg_246_reg_n_0_[7]\,
      I1 => i_reg_887_reg(7),
      I2 => \i_reg_887[8]_i_3_n_0\,
      I3 => i_reg_887_reg(6),
      I4 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I5 => \i2_0_i_reg_246_reg_n_0_[6]\,
      O => i_fu_300_p2(7)
    );
\i_reg_887[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A8A8A00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter14_reg_n_0,
      I3 => real_spectrum_lo_V_1_full_n,
      I4 => real_spectrum_lo_V_s_full_n,
      I5 => ap_CS_fsm_pp0_stage0,
      O => i_reg_8870
    );
\i_reg_887[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E21DE2E2E2"
    )
        port map (
      I0 => \i2_0_i_reg_246_reg_n_0_[8]\,
      I1 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I2 => i_reg_887_reg(8),
      I3 => \icmp_ln87_reg_883[0]_i_4_n_0\,
      I4 => \icmp_ln87_reg_883[0]_i_2_n_0\,
      I5 => \i_reg_887[8]_i_3_n_0\,
      O => i_fu_300_p2(8)
    );
\i_reg_887[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFFFDFFFFFFFFF"
    )
        port map (
      I0 => \sub_ln96_reg_896[6]_i_6_n_0\,
      I1 => \i_reg_887[4]_i_2_n_0\,
      I2 => \i2_0_i_reg_246_reg_n_0_[3]\,
      I3 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I4 => i_reg_887_reg(3),
      I5 => \icmp_ln87_reg_883[0]_i_5_n_0\,
      O => \i_reg_887[8]_i_3_n_0\
    );
\i_reg_887_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8870,
      D => i_fu_300_p2(0),
      Q => i_reg_887_reg(0),
      R => '0'
    );
\i_reg_887_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8870,
      D => \sub_ln96_reg_896[1]_i_1_n_0\,
      Q => i_reg_887_reg(1),
      R => '0'
    );
\i_reg_887_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8870,
      D => \i_reg_887[2]_i_1_n_0\,
      Q => i_reg_887_reg(2),
      R => '0'
    );
\i_reg_887_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8870,
      D => \i_reg_887[3]_i_1_n_0\,
      Q => i_reg_887_reg(3),
      R => '0'
    );
\i_reg_887_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8870,
      D => \i_reg_887[4]_i_1_n_0\,
      Q => i_reg_887_reg(4),
      R => '0'
    );
\i_reg_887_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8870,
      D => \i_reg_887[5]_i_1_n_0\,
      Q => i_reg_887_reg(5),
      R => '0'
    );
\i_reg_887_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8870,
      D => \i_reg_887[6]_i_1_n_0\,
      Q => i_reg_887_reg(6),
      R => '0'
    );
\i_reg_887_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8870,
      D => i_fu_300_p2(7),
      Q => i_reg_887_reg(7),
      R => '0'
    );
\i_reg_887_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8870,
      D => i_fu_300_p2(8),
      Q => i_reg_887_reg(8),
      R => '0'
    );
\icmp_ln87_reg_883[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => \icmp_ln87_reg_883[0]_i_2_n_0\,
      I1 => \icmp_ln87_reg_883[0]_i_3_n_0\,
      I2 => i_reg_887_reg(8),
      I3 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I4 => \i2_0_i_reg_246_reg_n_0_[8]\,
      I5 => \icmp_ln87_reg_883[0]_i_4_n_0\,
      O => icmp_ln87_fu_294_p2
    );
\icmp_ln87_reg_883[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => i_reg_887_reg(6),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln87_reg_883,
      I4 => \i2_0_i_reg_246_reg_n_0_[6]\,
      O => \icmp_ln87_reg_883[0]_i_2_n_0\
    );
\icmp_ln87_reg_883[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \sub_ln96_reg_896[6]_i_6_n_0\,
      I1 => \sub_ln96_reg_896[6]_i_5_n_0\,
      I2 => i_fu_300_p2(0),
      I3 => \sub_ln96_reg_896[6]_i_4_n_0\,
      I4 => \sub_ln96_reg_896[6]_i_3_n_0\,
      I5 => \icmp_ln87_reg_883[0]_i_5_n_0\,
      O => \icmp_ln87_reg_883[0]_i_3_n_0\
    );
\icmp_ln87_reg_883[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => i_reg_887_reg(7),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln87_reg_883,
      I4 => \i2_0_i_reg_246_reg_n_0_[7]\,
      O => \icmp_ln87_reg_883[0]_i_4_n_0\
    );
\icmp_ln87_reg_883[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => i_reg_887_reg(5),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln87_reg_883,
      I4 => \i2_0_i_reg_246_reg_n_0_[5]\,
      O => \icmp_ln87_reg_883[0]_i_5_n_0\
    );
\icmp_ln87_reg_883_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln87_reg_883_pp0_iter9_reg,
      Q => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln87_reg_883_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln87_reg_883_pp0_iter10_reg_reg_n_0_[0]\,
      Q => icmp_ln87_reg_883_pp0_iter11_reg,
      R => '0'
    );
\icmp_ln87_reg_883_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln87_reg_883_pp0_iter11_reg,
      Q => icmp_ln87_reg_883_pp0_iter12_reg,
      R => '0'
    );
\icmp_ln87_reg_883_pp0_iter13_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln87_reg_883_pp0_iter12_reg,
      Q => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln87_reg_883_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_849_ce\,
      D => icmp_ln87_reg_883,
      Q => icmp_ln87_reg_883_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln87_reg_883_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln87_reg_883_pp0_iter1_reg,
      Q => icmp_ln87_reg_883_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln87_reg_883_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln87_reg_883_pp0_iter2_reg,
      Q => icmp_ln87_reg_883_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln87_reg_883_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln87_reg_883_pp0_iter3_reg,
      Q => \icmp_ln87_reg_883_pp0_iter4_reg_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln87_reg_883_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln87_reg_883_pp0_iter4_reg_reg_n_0_[0]\,
      Q => icmp_ln87_reg_883_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln87_reg_883_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln87_reg_883_pp0_iter5_reg,
      Q => icmp_ln87_reg_883_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln87_reg_883_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln87_reg_883_pp0_iter6_reg,
      Q => icmp_ln87_reg_883_pp0_iter7_reg,
      R => '0'
    );
\icmp_ln87_reg_883_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln87_reg_883_pp0_iter7_reg,
      Q => icmp_ln87_reg_883_pp0_iter8_reg,
      R => '0'
    );
\icmp_ln87_reg_883_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln87_reg_883_pp0_iter8_reg,
      Q => icmp_ln87_reg_883_pp0_iter9_reg,
      R => '0'
    );
\icmp_ln87_reg_883_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_849_ce\,
      D => icmp_ln87_fu_294_p2,
      Q => icmp_ln87_reg_883,
      R => '0'
    );
\icmp_ln91_reg_892[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77550200"
    )
        port map (
      I0 => \^grp_fu_849_ce\,
      I1 => \icmp_ln87_reg_883[0]_i_4_n_0\,
      I2 => \icmp_ln91_reg_892[0]_i_2_n_0\,
      I3 => \sub_ln96_reg_896[7]_i_4_n_0\,
      I4 => icmp_ln91_reg_892,
      O => \icmp_ln91_reg_892[0]_i_1_n_0\
    );
\icmp_ln91_reg_892[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => i_reg_887_reg(8),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln87_reg_883,
      I4 => \i2_0_i_reg_246_reg_n_0_[8]\,
      O => \icmp_ln91_reg_892[0]_i_2_n_0\
    );
\icmp_ln91_reg_892_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln91_reg_892_pp0_iter9_reg,
      Q => icmp_ln91_reg_892_pp0_iter10_reg,
      R => '0'
    );
\icmp_ln91_reg_892_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_849_ce\,
      D => icmp_ln91_reg_892,
      Q => icmp_ln91_reg_892_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln91_reg_892_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln91_reg_892_pp0_iter1_reg,
      Q => icmp_ln91_reg_892_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln91_reg_892_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln91_reg_892_pp0_iter2_reg,
      Q => icmp_ln91_reg_892_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln91_reg_892_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln91_reg_892_pp0_iter3_reg,
      Q => \icmp_ln91_reg_892_pp0_iter4_reg_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln91_reg_892_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln91_reg_892_pp0_iter4_reg_reg_n_0_[0]\,
      Q => icmp_ln91_reg_892_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln91_reg_892_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln91_reg_892_pp0_iter5_reg,
      Q => icmp_ln91_reg_892_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln91_reg_892_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln91_reg_892_pp0_iter6_reg,
      Q => icmp_ln91_reg_892_pp0_iter7_reg,
      R => '0'
    );
\icmp_ln91_reg_892_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln91_reg_892_pp0_iter7_reg,
      Q => icmp_ln91_reg_892_pp0_iter8_reg,
      R => '0'
    );
\icmp_ln91_reg_892_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln91_reg_892_pp0_iter8_reg,
      Q => icmp_ln91_reg_892_pp0_iter9_reg,
      R => '0'
    );
\icmp_ln91_reg_892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln91_reg_892[0]_i_1_n_0\,
      Q => icmp_ln91_reg_892,
      R => '0'
    );
mul_ln1192_reg_1106_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => select_ln1148_3_fu_517_p3(15),
      A(28) => select_ln1148_3_fu_517_p3(15),
      A(27) => select_ln1148_3_fu_517_p3(15),
      A(26) => select_ln1148_3_fu_517_p3(15),
      A(25) => select_ln1148_3_fu_517_p3(15),
      A(24) => select_ln1148_3_fu_517_p3(15),
      A(23) => select_ln1148_3_fu_517_p3(15),
      A(22) => select_ln1148_3_fu_517_p3(15),
      A(21) => select_ln1148_3_fu_517_p3(15),
      A(20) => select_ln1148_3_fu_517_p3(15),
      A(19) => select_ln1148_3_fu_517_p3(15),
      A(18) => select_ln1148_3_fu_517_p3(15),
      A(17) => select_ln1148_3_fu_517_p3(15),
      A(16) => select_ln1148_3_fu_517_p3(15),
      A(15 downto 0) => select_ln1148_3_fu_517_p3(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln1192_reg_1106_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_Val2_19_reg_975_pp0_iter4_reg(15),
      B(16) => p_Val2_19_reg_975_pp0_iter4_reg(15),
      B(15 downto 0) => p_Val2_19_reg_975_pp0_iter4_reg(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln1192_reg_1106_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln1192_reg_1106_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln1192_reg_1106_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => select_ln1148_3_reg_10500,
      CEA2 => \^grp_fu_849_ce\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => \^grp_fu_849_ce\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^grp_fu_849_ce\,
      CEP => mul_ln1192_reg_11060,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln1192_reg_1106_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln1192_reg_1106_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_mul_ln1192_reg_1106_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_mul_ln1192_reg_1106_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln1192_reg_1106_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul_ln1192_reg_1106_reg_n_106,
      PCOUT(46) => mul_ln1192_reg_1106_reg_n_107,
      PCOUT(45) => mul_ln1192_reg_1106_reg_n_108,
      PCOUT(44) => mul_ln1192_reg_1106_reg_n_109,
      PCOUT(43) => mul_ln1192_reg_1106_reg_n_110,
      PCOUT(42) => mul_ln1192_reg_1106_reg_n_111,
      PCOUT(41) => mul_ln1192_reg_1106_reg_n_112,
      PCOUT(40) => mul_ln1192_reg_1106_reg_n_113,
      PCOUT(39) => mul_ln1192_reg_1106_reg_n_114,
      PCOUT(38) => mul_ln1192_reg_1106_reg_n_115,
      PCOUT(37) => mul_ln1192_reg_1106_reg_n_116,
      PCOUT(36) => mul_ln1192_reg_1106_reg_n_117,
      PCOUT(35) => mul_ln1192_reg_1106_reg_n_118,
      PCOUT(34) => mul_ln1192_reg_1106_reg_n_119,
      PCOUT(33) => mul_ln1192_reg_1106_reg_n_120,
      PCOUT(32) => mul_ln1192_reg_1106_reg_n_121,
      PCOUT(31) => mul_ln1192_reg_1106_reg_n_122,
      PCOUT(30) => mul_ln1192_reg_1106_reg_n_123,
      PCOUT(29) => mul_ln1192_reg_1106_reg_n_124,
      PCOUT(28) => mul_ln1192_reg_1106_reg_n_125,
      PCOUT(27) => mul_ln1192_reg_1106_reg_n_126,
      PCOUT(26) => mul_ln1192_reg_1106_reg_n_127,
      PCOUT(25) => mul_ln1192_reg_1106_reg_n_128,
      PCOUT(24) => mul_ln1192_reg_1106_reg_n_129,
      PCOUT(23) => mul_ln1192_reg_1106_reg_n_130,
      PCOUT(22) => mul_ln1192_reg_1106_reg_n_131,
      PCOUT(21) => mul_ln1192_reg_1106_reg_n_132,
      PCOUT(20) => mul_ln1192_reg_1106_reg_n_133,
      PCOUT(19) => mul_ln1192_reg_1106_reg_n_134,
      PCOUT(18) => mul_ln1192_reg_1106_reg_n_135,
      PCOUT(17) => mul_ln1192_reg_1106_reg_n_136,
      PCOUT(16) => mul_ln1192_reg_1106_reg_n_137,
      PCOUT(15) => mul_ln1192_reg_1106_reg_n_138,
      PCOUT(14) => mul_ln1192_reg_1106_reg_n_139,
      PCOUT(13) => mul_ln1192_reg_1106_reg_n_140,
      PCOUT(12) => mul_ln1192_reg_1106_reg_n_141,
      PCOUT(11) => mul_ln1192_reg_1106_reg_n_142,
      PCOUT(10) => mul_ln1192_reg_1106_reg_n_143,
      PCOUT(9) => mul_ln1192_reg_1106_reg_n_144,
      PCOUT(8) => mul_ln1192_reg_1106_reg_n_145,
      PCOUT(7) => mul_ln1192_reg_1106_reg_n_146,
      PCOUT(6) => mul_ln1192_reg_1106_reg_n_147,
      PCOUT(5) => mul_ln1192_reg_1106_reg_n_148,
      PCOUT(4) => mul_ln1192_reg_1106_reg_n_149,
      PCOUT(3) => mul_ln1192_reg_1106_reg_n_150,
      PCOUT(2) => mul_ln1192_reg_1106_reg_n_151,
      PCOUT(1) => mul_ln1192_reg_1106_reg_n_152,
      PCOUT(0) => mul_ln1192_reg_1106_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln1192_reg_1106_reg_UNDERFLOW_UNCONNECTED
    );
\p_Val2_18_reg_970[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FBBB"
    )
        port map (
      I0 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter14_reg_n_0,
      I2 => real_spectrum_lo_V_1_full_n,
      I3 => real_spectrum_lo_V_s_full_n,
      I4 => icmp_ln87_reg_883_pp0_iter2_reg,
      I5 => icmp_ln91_reg_892_pp0_iter2_reg,
      O => p_Val2_18_reg_9700
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(0),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(0),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(10),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(10),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(11),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(11),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(12),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(12),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(13),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(13),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(14),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(14),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(1),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(1),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(2),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(2),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(3),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(3),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(4),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(4),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(5),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(5),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(6),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(6),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(7),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(7),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(8),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(8),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter4_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970(9),
      Q => p_Val2_18_reg_970_pp0_iter4_reg(9),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(0),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(0),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(10),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(10),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(11),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(11),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(12),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(12),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(13),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(13),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(14),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(14),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(1),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(1),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(2),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(2),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(3),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(3),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(4),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(4),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(5),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(5),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(6),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(6),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(7),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(7),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(8),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(8),
      R => '0'
    );
\p_Val2_18_reg_970_pp0_iter5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_18_reg_970_pp0_iter4_reg(9),
      Q => p_Val2_18_reg_970_pp0_iter5_reg(9),
      R => '0'
    );
\p_Val2_18_reg_970_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_15,
      Q => p_Val2_18_reg_970(0),
      R => '0'
    );
\p_Val2_18_reg_970_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_5,
      Q => p_Val2_18_reg_970(10),
      R => '0'
    );
\p_Val2_18_reg_970_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_4,
      Q => p_Val2_18_reg_970(11),
      R => '0'
    );
\p_Val2_18_reg_970_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_3,
      Q => p_Val2_18_reg_970(12),
      R => '0'
    );
\p_Val2_18_reg_970_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_2,
      Q => p_Val2_18_reg_970(13),
      R => '0'
    );
\p_Val2_18_reg_970_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_1,
      Q => p_Val2_18_reg_970(14),
      R => '0'
    );
\p_Val2_18_reg_970_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_14,
      Q => p_Val2_18_reg_970(1),
      R => '0'
    );
\p_Val2_18_reg_970_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_13,
      Q => p_Val2_18_reg_970(2),
      R => '0'
    );
\p_Val2_18_reg_970_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_12,
      Q => p_Val2_18_reg_970(3),
      R => '0'
    );
\p_Val2_18_reg_970_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_11,
      Q => p_Val2_18_reg_970(4),
      R => '0'
    );
\p_Val2_18_reg_970_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_10,
      Q => p_Val2_18_reg_970(5),
      R => '0'
    );
\p_Val2_18_reg_970_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_9,
      Q => p_Val2_18_reg_970(6),
      R => '0'
    );
\p_Val2_18_reg_970_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_8,
      Q => p_Val2_18_reg_970(7),
      R => '0'
    );
\p_Val2_18_reg_970_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_7,
      Q => p_Val2_18_reg_970(8),
      R => '0'
    );
\p_Val2_18_reg_970_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => i2_0_i_reg_246_pp0_iter1_reg_reg_rep_n_6,
      Q => p_Val2_18_reg_970(9),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(0),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(0),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(10),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(10),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(11),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(11),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(12),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(12),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(13),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(13),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(14),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(14),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(15),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(15),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(1),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(1),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(2),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(2),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(3),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(3),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(4),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(4),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(5),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(5),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(6),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(6),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(7),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(7),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(8),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(8),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter4_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975(9),
      Q => p_Val2_19_reg_975_pp0_iter4_reg(9),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(0),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(0),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(10),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(10),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(11),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(11),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(12),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(12),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(13),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(13),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(14),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(14),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(15),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(15),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(1),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(1),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(2),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(2),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(3),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(3),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(4),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(4),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(5),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(5),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(6),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(6),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(7),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(7),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(8),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(8),
      R => '0'
    );
\p_Val2_19_reg_975_pp0_iter5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_19_reg_975_pp0_iter4_reg(9),
      Q => p_Val2_19_reg_975_pp0_iter5_reg(9),
      R => '0'
    );
\p_Val2_19_reg_975_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_15\,
      Q => p_Val2_19_reg_975(0),
      R => '0'
    );
\p_Val2_19_reg_975_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_5\,
      Q => p_Val2_19_reg_975(10),
      R => '0'
    );
\p_Val2_19_reg_975_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_4\,
      Q => p_Val2_19_reg_975(11),
      R => '0'
    );
\p_Val2_19_reg_975_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_3\,
      Q => p_Val2_19_reg_975(12),
      R => '0'
    );
\p_Val2_19_reg_975_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_2\,
      Q => p_Val2_19_reg_975(13),
      R => '0'
    );
\p_Val2_19_reg_975_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_1\,
      Q => p_Val2_19_reg_975(14),
      R => '0'
    );
\p_Val2_19_reg_975_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_0\,
      Q => p_Val2_19_reg_975(15),
      R => '0'
    );
\p_Val2_19_reg_975_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_14\,
      Q => p_Val2_19_reg_975(1),
      R => '0'
    );
\p_Val2_19_reg_975_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_13\,
      Q => p_Val2_19_reg_975(2),
      R => '0'
    );
\p_Val2_19_reg_975_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_12\,
      Q => p_Val2_19_reg_975(3),
      R => '0'
    );
\p_Val2_19_reg_975_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_11\,
      Q => p_Val2_19_reg_975(4),
      R => '0'
    );
\p_Val2_19_reg_975_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_10\,
      Q => p_Val2_19_reg_975(5),
      R => '0'
    );
\p_Val2_19_reg_975_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_9\,
      Q => p_Val2_19_reg_975(6),
      R => '0'
    );
\p_Val2_19_reg_975_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_8\,
      Q => p_Val2_19_reg_975(7),
      R => '0'
    );
\p_Val2_19_reg_975_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_7\,
      Q => p_Val2_19_reg_975(8),
      R => '0'
    );
\p_Val2_19_reg_975_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \i2_0_i_reg_246_pp0_iter1_reg_reg_rep__0_n_6\,
      Q => p_Val2_19_reg_975(9),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(0),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[0]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[10]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(10),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[10]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[11]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(11),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[11]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[12]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(12),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[12]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[13]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(13),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[13]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[14]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(14),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[14]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[15]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(15),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[15]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(1),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[1]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(2),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[2]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(3),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[3]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(4),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[4]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(5),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[5]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(6),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[6]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(7),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[7]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[8]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(8),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[8]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter8_reg_reg[9]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \ret_V_2_reg_1010_reg[15]_0\(9),
      Q => \p_Val2_1_reg_953_pp0_iter8_reg_reg[9]_srl5_n_0\
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[0]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(0),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[10]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(10),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[11]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(11),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[12]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(12),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[13]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(13),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[14]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(14),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[15]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(15),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[1]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(1),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[2]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(2),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[3]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(3),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[4]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(4),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[5]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(5),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[6]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(6),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[7]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(7),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[8]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(8),
      R => '0'
    );
\p_Val2_1_reg_953_pp0_iter9_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_1_reg_953_pp0_iter8_reg_reg[9]_srl5_n_0\,
      Q => p_Val2_1_reg_953_pp0_iter9_reg(9),
      R => '0'
    );
\p_Val2_2_reg_926[15]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^loop_realfft_be_desc_u0_descramble_buf_0_m_imag_v_ce0\,
      I1 => icmp_ln91_reg_892_pp0_iter1_reg,
      I2 => icmp_ln87_reg_883_pp0_iter1_reg,
      O => p_Val2_2_reg_9260
    );
\p_Val2_2_reg_926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(0),
      Q => p_Val2_2_reg_926(0),
      R => '0'
    );
\p_Val2_2_reg_926_reg[10]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(10),
      Q => p_Val2_2_reg_926(10),
      R => '0'
    );
\p_Val2_2_reg_926_reg[11]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(11),
      Q => p_Val2_2_reg_926(11),
      R => '0'
    );
\p_Val2_2_reg_926_reg[12]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(12),
      Q => p_Val2_2_reg_926(12),
      R => '0'
    );
\p_Val2_2_reg_926_reg[13]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(13),
      Q => p_Val2_2_reg_926(13),
      R => '0'
    );
\p_Val2_2_reg_926_reg[14]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(14),
      Q => p_Val2_2_reg_926(14),
      R => '0'
    );
\p_Val2_2_reg_926_reg[15]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(15),
      Q => p_Val2_2_reg_926(15),
      R => '0'
    );
\p_Val2_2_reg_926_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(1),
      Q => p_Val2_2_reg_926(1),
      R => '0'
    );
\p_Val2_2_reg_926_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(2),
      Q => p_Val2_2_reg_926(2),
      R => '0'
    );
\p_Val2_2_reg_926_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(3),
      Q => p_Val2_2_reg_926(3),
      R => '0'
    );
\p_Val2_2_reg_926_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(4),
      Q => p_Val2_2_reg_926(4),
      R => '0'
    );
\p_Val2_2_reg_926_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(5),
      Q => p_Val2_2_reg_926(5),
      R => '0'
    );
\p_Val2_2_reg_926_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(6),
      Q => p_Val2_2_reg_926(6),
      R => '0'
    );
\p_Val2_2_reg_926_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(7),
      Q => p_Val2_2_reg_926(7),
      R => '0'
    );
\p_Val2_2_reg_926_reg[8]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(8),
      Q => p_Val2_2_reg_926(8),
      R => '0'
    );
\p_Val2_2_reg_926_reg[9]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9260,
      D => \p_Val2_2_reg_926_reg[15]_inv_0\(9),
      Q => p_Val2_2_reg_926(9),
      R => '0'
    );
\p_Val2_3_reg_960[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => p_Val2_18_reg_9700,
      O => p_Val2_3_reg_9600
    );
\p_Val2_3_reg_960_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\p_Val2_3_reg_960_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\p_Val2_3_reg_960_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\p_Val2_3_reg_960_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\p_Val2_3_reg_960_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\p_Val2_3_reg_960_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\p_Val2_3_reg_960_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\p_Val2_3_reg_960_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\p_Val2_3_reg_960_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\p_Val2_3_reg_960_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\p_Val2_3_reg_960_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\p_Val2_3_reg_960_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\p_Val2_3_reg_960_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\p_Val2_3_reg_960_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\p_Val2_3_reg_960_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\p_Val2_3_reg_960_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_9600,
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
\p_Val2_4_reg_965_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[3]_i_1_n_7\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(0),
      R => '0'
    );
\p_Val2_4_reg_965_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[11]_i_1_n_5\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(10),
      R => '0'
    );
\p_Val2_4_reg_965_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[11]_i_1_n_4\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(11),
      R => '0'
    );
\p_Val2_4_reg_965_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_4_reg_965_reg[7]_i_1_n_0\,
      CO(3) => \p_Val2_4_reg_965_reg[11]_i_1_n_0\,
      CO(2) => \p_Val2_4_reg_965_reg[11]_i_1_n_1\,
      CO(1) => \p_Val2_4_reg_965_reg[11]_i_1_n_2\,
      CO(0) => \p_Val2_4_reg_965_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_Val2_4_reg_965_reg[11]_i_1_n_4\,
      O(2) => \p_Val2_4_reg_965_reg[11]_i_1_n_5\,
      O(1) => \p_Val2_4_reg_965_reg[11]_i_1_n_6\,
      O(0) => \p_Val2_4_reg_965_reg[11]_i_1_n_7\,
      S(3 downto 0) => p_Val2_2_reg_926(11 downto 8)
    );
\p_Val2_4_reg_965_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[15]_i_1_n_7\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(12),
      R => '0'
    );
\p_Val2_4_reg_965_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[15]_i_1_n_6\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(13),
      R => '0'
    );
\p_Val2_4_reg_965_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[15]_i_1_n_5\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(14),
      R => '0'
    );
\p_Val2_4_reg_965_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[15]_i_1_n_4\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(15),
      R => '0'
    );
\p_Val2_4_reg_965_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_4_reg_965_reg[11]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_4_reg_965_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_4_reg_965_reg[15]_i_1_n_1\,
      CO(1) => \p_Val2_4_reg_965_reg[15]_i_1_n_2\,
      CO(0) => \p_Val2_4_reg_965_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_Val2_4_reg_965_reg[15]_i_1_n_4\,
      O(2) => \p_Val2_4_reg_965_reg[15]_i_1_n_5\,
      O(1) => \p_Val2_4_reg_965_reg[15]_i_1_n_6\,
      O(0) => \p_Val2_4_reg_965_reg[15]_i_1_n_7\,
      S(3 downto 0) => p_Val2_2_reg_926(15 downto 12)
    );
\p_Val2_4_reg_965_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[3]_i_1_n_6\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(1),
      R => '0'
    );
\p_Val2_4_reg_965_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[3]_i_1_n_5\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(2),
      R => '0'
    );
\p_Val2_4_reg_965_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[3]_i_1_n_4\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(3),
      R => '0'
    );
\p_Val2_4_reg_965_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_4_reg_965_reg[3]_i_1_n_0\,
      CO(2) => \p_Val2_4_reg_965_reg[3]_i_1_n_1\,
      CO(1) => \p_Val2_4_reg_965_reg[3]_i_1_n_2\,
      CO(0) => \p_Val2_4_reg_965_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \p_Val2_4_reg_965_reg[3]_i_1_n_4\,
      O(2) => \p_Val2_4_reg_965_reg[3]_i_1_n_5\,
      O(1) => \p_Val2_4_reg_965_reg[3]_i_1_n_6\,
      O(0) => \p_Val2_4_reg_965_reg[3]_i_1_n_7\,
      S(3 downto 0) => p_Val2_2_reg_926(3 downto 0)
    );
\p_Val2_4_reg_965_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[7]_i_1_n_7\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(4),
      R => '0'
    );
\p_Val2_4_reg_965_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[7]_i_1_n_6\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(5),
      R => '0'
    );
\p_Val2_4_reg_965_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[7]_i_1_n_5\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(6),
      R => '0'
    );
\p_Val2_4_reg_965_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[7]_i_1_n_4\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(7),
      R => '0'
    );
\p_Val2_4_reg_965_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_4_reg_965_reg[3]_i_1_n_0\,
      CO(3) => \p_Val2_4_reg_965_reg[7]_i_1_n_0\,
      CO(2) => \p_Val2_4_reg_965_reg[7]_i_1_n_1\,
      CO(1) => \p_Val2_4_reg_965_reg[7]_i_1_n_2\,
      CO(0) => \p_Val2_4_reg_965_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_Val2_4_reg_965_reg[7]_i_1_n_4\,
      O(2) => \p_Val2_4_reg_965_reg[7]_i_1_n_5\,
      O(1) => \p_Val2_4_reg_965_reg[7]_i_1_n_6\,
      O(0) => \p_Val2_4_reg_965_reg[7]_i_1_n_7\,
      S(3 downto 0) => p_Val2_2_reg_926(7 downto 4)
    );
\p_Val2_4_reg_965_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[11]_i_1_n_7\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(8),
      R => '0'
    );
\p_Val2_4_reg_965_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_18_reg_9700,
      D => \p_Val2_4_reg_965_reg[11]_i_1_n_6\,
      Q => \^p_val2_4_reg_965_reg[15]_0\(9),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(0),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[0]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[10]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(10),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[10]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[11]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(11),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[11]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[12]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(12),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[12]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[13]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(13),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[13]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[14]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(14),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[14]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[15]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(15),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[15]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(1),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[1]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(2),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[2]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(3),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[3]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(4),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[4]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(5),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[5]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(6),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[6]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(7),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[7]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[8]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(8),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[8]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter8_reg_reg[9]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(9),
      Q => \p_Val2_s_reg_946_pp0_iter8_reg_reg[9]_srl5_n_0\
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[0]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(0),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[10]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(10),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[11]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(11),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[12]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(12),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[13]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(13),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[14]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(14),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[15]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(15),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[1]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(1),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[2]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(2),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[3]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(3),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[4]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(4),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[5]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(5),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[6]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(6),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[7]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(7),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[8]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(8),
      R => '0'
    );
\p_Val2_s_reg_946_pp0_iter9_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_Val2_s_reg_946_pp0_iter8_reg_reg[9]_srl5_n_0\,
      Q => p_Val2_s_reg_946_pp0_iter9_reg(9),
      R => '0'
    );
r_V_1_reg_1101_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => select_ln1148_3_fu_517_p3(15),
      A(28) => select_ln1148_3_fu_517_p3(15),
      A(27) => select_ln1148_3_fu_517_p3(15),
      A(26) => select_ln1148_3_fu_517_p3(15),
      A(25) => select_ln1148_3_fu_517_p3(15),
      A(24) => select_ln1148_3_fu_517_p3(15),
      A(23) => select_ln1148_3_fu_517_p3(15),
      A(22) => select_ln1148_3_fu_517_p3(15),
      A(21) => select_ln1148_3_fu_517_p3(15),
      A(20) => select_ln1148_3_fu_517_p3(15),
      A(19) => select_ln1148_3_fu_517_p3(15),
      A(18) => select_ln1148_3_fu_517_p3(15),
      A(17) => select_ln1148_3_fu_517_p3(15),
      A(16) => select_ln1148_3_fu_517_p3(15),
      A(15 downto 0) => select_ln1148_3_fu_517_p3(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_V_1_reg_1101_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => p_Val2_18_reg_970_pp0_iter4_reg(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_V_1_reg_1101_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_V_1_reg_1101_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_V_1_reg_1101_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => select_ln1148_3_reg_10500,
      CEA2 => \^grp_fu_849_ce\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => \^grp_fu_849_ce\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^grp_fu_849_ce\,
      CEP => mul_ln1192_reg_11060,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_V_1_reg_1101_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_V_1_reg_1101_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_r_V_1_reg_1101_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_r_V_1_reg_1101_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_V_1_reg_1101_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => r_V_1_reg_1101_reg_n_106,
      PCOUT(46) => r_V_1_reg_1101_reg_n_107,
      PCOUT(45) => r_V_1_reg_1101_reg_n_108,
      PCOUT(44) => r_V_1_reg_1101_reg_n_109,
      PCOUT(43) => r_V_1_reg_1101_reg_n_110,
      PCOUT(42) => r_V_1_reg_1101_reg_n_111,
      PCOUT(41) => r_V_1_reg_1101_reg_n_112,
      PCOUT(40) => r_V_1_reg_1101_reg_n_113,
      PCOUT(39) => r_V_1_reg_1101_reg_n_114,
      PCOUT(38) => r_V_1_reg_1101_reg_n_115,
      PCOUT(37) => r_V_1_reg_1101_reg_n_116,
      PCOUT(36) => r_V_1_reg_1101_reg_n_117,
      PCOUT(35) => r_V_1_reg_1101_reg_n_118,
      PCOUT(34) => r_V_1_reg_1101_reg_n_119,
      PCOUT(33) => r_V_1_reg_1101_reg_n_120,
      PCOUT(32) => r_V_1_reg_1101_reg_n_121,
      PCOUT(31) => r_V_1_reg_1101_reg_n_122,
      PCOUT(30) => r_V_1_reg_1101_reg_n_123,
      PCOUT(29) => r_V_1_reg_1101_reg_n_124,
      PCOUT(28) => r_V_1_reg_1101_reg_n_125,
      PCOUT(27) => r_V_1_reg_1101_reg_n_126,
      PCOUT(26) => r_V_1_reg_1101_reg_n_127,
      PCOUT(25) => r_V_1_reg_1101_reg_n_128,
      PCOUT(24) => r_V_1_reg_1101_reg_n_129,
      PCOUT(23) => r_V_1_reg_1101_reg_n_130,
      PCOUT(22) => r_V_1_reg_1101_reg_n_131,
      PCOUT(21) => r_V_1_reg_1101_reg_n_132,
      PCOUT(20) => r_V_1_reg_1101_reg_n_133,
      PCOUT(19) => r_V_1_reg_1101_reg_n_134,
      PCOUT(18) => r_V_1_reg_1101_reg_n_135,
      PCOUT(17) => r_V_1_reg_1101_reg_n_136,
      PCOUT(16) => r_V_1_reg_1101_reg_n_137,
      PCOUT(15) => r_V_1_reg_1101_reg_n_138,
      PCOUT(14) => r_V_1_reg_1101_reg_n_139,
      PCOUT(13) => r_V_1_reg_1101_reg_n_140,
      PCOUT(12) => r_V_1_reg_1101_reg_n_141,
      PCOUT(11) => r_V_1_reg_1101_reg_n_142,
      PCOUT(10) => r_V_1_reg_1101_reg_n_143,
      PCOUT(9) => r_V_1_reg_1101_reg_n_144,
      PCOUT(8) => r_V_1_reg_1101_reg_n_145,
      PCOUT(7) => r_V_1_reg_1101_reg_n_146,
      PCOUT(6) => r_V_1_reg_1101_reg_n_147,
      PCOUT(5) => r_V_1_reg_1101_reg_n_148,
      PCOUT(4) => r_V_1_reg_1101_reg_n_149,
      PCOUT(3) => r_V_1_reg_1101_reg_n_150,
      PCOUT(2) => r_V_1_reg_1101_reg_n_151,
      PCOUT(1) => r_V_1_reg_1101_reg_n_152,
      PCOUT(0) => r_V_1_reg_1101_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_r_V_1_reg_1101_reg_UNDERFLOW_UNCONNECTED
    );
r_V_1_reg_1101_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF8F"
    )
        port map (
      I0 => real_spectrum_lo_V_s_full_n,
      I1 => real_spectrum_lo_V_1_full_n,
      I2 => ap_enable_reg_pp0_iter14_reg_n_0,
      I3 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      I4 => \icmp_ln91_reg_892_pp0_iter4_reg_reg_n_0_[0]\,
      I5 => \icmp_ln87_reg_883_pp0_iter4_reg_reg_n_0_[0]\,
      O => select_ln1148_3_reg_10500
    );
r_V_1_reg_1101_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_4_fu_502_p2(8),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(9),
      O => select_ln1148_3_fu_517_p3(8)
    );
r_V_1_reg_1101_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_4_fu_502_p2(7),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(8),
      O => select_ln1148_3_fu_517_p3(7)
    );
r_V_1_reg_1101_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_4_fu_502_p2(6),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(7),
      O => select_ln1148_3_fu_517_p3(6)
    );
r_V_1_reg_1101_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_4_fu_502_p2(5),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(6),
      O => select_ln1148_3_fu_517_p3(5)
    );
r_V_1_reg_1101_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_4_fu_502_p2(4),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(5),
      O => select_ln1148_3_fu_517_p3(4)
    );
r_V_1_reg_1101_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_4_fu_502_p2(3),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(4),
      O => select_ln1148_3_fu_517_p3(3)
    );
r_V_1_reg_1101_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_4_fu_502_p2(2),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(3),
      O => select_ln1148_3_fu_517_p3(2)
    );
r_V_1_reg_1101_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_4_fu_502_p2(1),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(2),
      O => select_ln1148_3_fu_517_p3(1)
    );
r_V_1_reg_1101_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ret_V_2_reg_1010(1),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(1),
      O => select_ln1148_3_fu_517_p3(0)
    );
r_V_1_reg_1101_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_1_reg_1101_reg_i_21_n_0,
      CO(3 downto 0) => NLW_r_V_1_reg_1101_reg_i_19_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_r_V_1_reg_1101_reg_i_19_O_UNCONNECTED(3 downto 1),
      O(0) => r_V_fu_489_p2(16),
      S(3 downto 1) => B"000",
      S(0) => r_V_1_reg_1101_reg_i_28_n_0
    );
r_V_1_reg_1101_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110001111"
    )
        port map (
      I0 => icmp_ln87_reg_883_pp0_iter7_reg,
      I1 => icmp_ln91_reg_892_pp0_iter7_reg,
      I2 => real_spectrum_lo_V_s_full_n,
      I3 => real_spectrum_lo_V_1_full_n,
      I4 => ap_enable_reg_pp0_iter14_reg_n_0,
      I5 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      O => mul_ln1192_reg_11060
    );
r_V_1_reg_1101_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_1_reg_1101_reg_i_22_n_0,
      CO(3 downto 2) => NLW_r_V_1_reg_1101_reg_i_20_CO_UNCONNECTED(3 downto 2),
      CO(1) => r_V_1_reg_1101_reg_i_20_n_2,
      CO(0) => r_V_1_reg_1101_reg_i_20_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_r_V_1_reg_1101_reg_i_20_O_UNCONNECTED(3),
      O(2 downto 0) => sub_ln1148_4_fu_502_p2(15 downto 13),
      S(3) => '0',
      S(2) => r_V_1_reg_1101_reg_i_29_n_0,
      S(1) => r_V_1_reg_1101_reg_i_30_n_0,
      S(0) => r_V_1_reg_1101_reg_i_31_n_0
    );
r_V_1_reg_1101_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_1_reg_1101_reg_i_23_n_0,
      CO(3) => r_V_1_reg_1101_reg_i_21_n_0,
      CO(2) => r_V_1_reg_1101_reg_i_21_n_1,
      CO(1) => r_V_1_reg_1101_reg_i_21_n_2,
      CO(0) => r_V_1_reg_1101_reg_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => r_V_fu_489_p2(15 downto 12),
      S(3) => r_V_1_reg_1101_reg_i_32_n_0,
      S(2) => r_V_1_reg_1101_reg_i_33_n_0,
      S(1) => r_V_1_reg_1101_reg_i_34_n_0,
      S(0) => r_V_1_reg_1101_reg_i_35_n_0
    );
r_V_1_reg_1101_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_1_reg_1101_reg_i_24_n_0,
      CO(3) => r_V_1_reg_1101_reg_i_22_n_0,
      CO(2) => r_V_1_reg_1101_reg_i_22_n_1,
      CO(1) => r_V_1_reg_1101_reg_i_22_n_2,
      CO(0) => r_V_1_reg_1101_reg_i_22_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_4_fu_502_p2(12 downto 9),
      S(3) => r_V_1_reg_1101_reg_i_36_n_0,
      S(2) => r_V_1_reg_1101_reg_i_37_n_0,
      S(1) => r_V_1_reg_1101_reg_i_38_n_0,
      S(0) => r_V_1_reg_1101_reg_i_39_n_0
    );
r_V_1_reg_1101_reg_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_1_reg_1101_reg_i_25_n_0,
      CO(3) => r_V_1_reg_1101_reg_i_23_n_0,
      CO(2) => r_V_1_reg_1101_reg_i_23_n_1,
      CO(1) => r_V_1_reg_1101_reg_i_23_n_2,
      CO(0) => r_V_1_reg_1101_reg_i_23_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => r_V_fu_489_p2(11 downto 8),
      S(3) => r_V_1_reg_1101_reg_i_40_n_0,
      S(2) => r_V_1_reg_1101_reg_i_41_n_0,
      S(1) => r_V_1_reg_1101_reg_i_42_n_0,
      S(0) => r_V_1_reg_1101_reg_i_43_n_0
    );
r_V_1_reg_1101_reg_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_1_reg_1101_reg_i_26_n_0,
      CO(3) => r_V_1_reg_1101_reg_i_24_n_0,
      CO(2) => r_V_1_reg_1101_reg_i_24_n_1,
      CO(1) => r_V_1_reg_1101_reg_i_24_n_2,
      CO(0) => r_V_1_reg_1101_reg_i_24_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_4_fu_502_p2(8 downto 5),
      S(3) => r_V_1_reg_1101_reg_i_44_n_0,
      S(2) => r_V_1_reg_1101_reg_i_45_n_0,
      S(1) => r_V_1_reg_1101_reg_i_46_n_0,
      S(0) => r_V_1_reg_1101_reg_i_47_n_0
    );
r_V_1_reg_1101_reg_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_1_reg_1101_reg_i_27_n_0,
      CO(3) => r_V_1_reg_1101_reg_i_25_n_0,
      CO(2) => r_V_1_reg_1101_reg_i_25_n_1,
      CO(1) => r_V_1_reg_1101_reg_i_25_n_2,
      CO(0) => r_V_1_reg_1101_reg_i_25_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => r_V_fu_489_p2(7 downto 4),
      S(3) => r_V_1_reg_1101_reg_i_48_n_0,
      S(2) => r_V_1_reg_1101_reg_i_49_n_0,
      S(1) => r_V_1_reg_1101_reg_i_50_n_0,
      S(0) => r_V_1_reg_1101_reg_i_51_n_0
    );
r_V_1_reg_1101_reg_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_V_1_reg_1101_reg_i_26_n_0,
      CO(2) => r_V_1_reg_1101_reg_i_26_n_1,
      CO(1) => r_V_1_reg_1101_reg_i_26_n_2,
      CO(0) => r_V_1_reg_1101_reg_i_26_n_3,
      CYINIT => r_V_1_reg_1101_reg_i_52_n_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_4_fu_502_p2(4 downto 1),
      S(3) => r_V_1_reg_1101_reg_i_53_n_0,
      S(2) => r_V_1_reg_1101_reg_i_54_n_0,
      S(1) => r_V_1_reg_1101_reg_i_55_n_0,
      S(0) => r_V_1_reg_1101_reg_i_56_n_0
    );
r_V_1_reg_1101_reg_i_27: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_V_1_reg_1101_reg_i_27_n_0,
      CO(2) => r_V_1_reg_1101_reg_i_27_n_1,
      CO(1) => r_V_1_reg_1101_reg_i_27_n_2,
      CO(0) => r_V_1_reg_1101_reg_i_27_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => r_V_fu_489_p2(3 downto 1),
      O(0) => NLW_r_V_1_reg_1101_reg_i_27_O_UNCONNECTED(0),
      S(3) => r_V_1_reg_1101_reg_i_57_n_0,
      S(2) => r_V_1_reg_1101_reg_i_58_n_0,
      S(1) => r_V_1_reg_1101_reg_i_59_n_0,
      S(0) => ret_V_2_reg_1010(0)
    );
r_V_1_reg_1101_reg_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(16),
      O => r_V_1_reg_1101_reg_i_28_n_0
    );
r_V_1_reg_1101_reg_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(16),
      O => r_V_1_reg_1101_reg_i_29_n_0
    );
r_V_1_reg_1101_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_V_fu_489_p2(16),
      I1 => sub_ln1148_4_fu_502_p2(15),
      O => select_ln1148_3_fu_517_p3(15)
    );
r_V_1_reg_1101_reg_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(15),
      O => r_V_1_reg_1101_reg_i_30_n_0
    );
r_V_1_reg_1101_reg_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(14),
      O => r_V_1_reg_1101_reg_i_31_n_0
    );
r_V_1_reg_1101_reg_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(15),
      O => r_V_1_reg_1101_reg_i_32_n_0
    );
r_V_1_reg_1101_reg_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(14),
      O => r_V_1_reg_1101_reg_i_33_n_0
    );
r_V_1_reg_1101_reg_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(13),
      O => r_V_1_reg_1101_reg_i_34_n_0
    );
r_V_1_reg_1101_reg_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(12),
      O => r_V_1_reg_1101_reg_i_35_n_0
    );
r_V_1_reg_1101_reg_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(13),
      O => r_V_1_reg_1101_reg_i_36_n_0
    );
r_V_1_reg_1101_reg_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(12),
      O => r_V_1_reg_1101_reg_i_37_n_0
    );
r_V_1_reg_1101_reg_i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(11),
      O => r_V_1_reg_1101_reg_i_38_n_0
    );
r_V_1_reg_1101_reg_i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(10),
      O => r_V_1_reg_1101_reg_i_39_n_0
    );
r_V_1_reg_1101_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_4_fu_502_p2(14),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(15),
      O => select_ln1148_3_fu_517_p3(14)
    );
r_V_1_reg_1101_reg_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(11),
      O => r_V_1_reg_1101_reg_i_40_n_0
    );
r_V_1_reg_1101_reg_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(10),
      O => r_V_1_reg_1101_reg_i_41_n_0
    );
r_V_1_reg_1101_reg_i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(9),
      O => r_V_1_reg_1101_reg_i_42_n_0
    );
r_V_1_reg_1101_reg_i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(8),
      O => r_V_1_reg_1101_reg_i_43_n_0
    );
r_V_1_reg_1101_reg_i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(9),
      O => r_V_1_reg_1101_reg_i_44_n_0
    );
r_V_1_reg_1101_reg_i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(8),
      O => r_V_1_reg_1101_reg_i_45_n_0
    );
r_V_1_reg_1101_reg_i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(7),
      O => r_V_1_reg_1101_reg_i_46_n_0
    );
r_V_1_reg_1101_reg_i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(6),
      O => r_V_1_reg_1101_reg_i_47_n_0
    );
r_V_1_reg_1101_reg_i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(7),
      O => r_V_1_reg_1101_reg_i_48_n_0
    );
r_V_1_reg_1101_reg_i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(6),
      O => r_V_1_reg_1101_reg_i_49_n_0
    );
r_V_1_reg_1101_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_4_fu_502_p2(13),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(14),
      O => select_ln1148_3_fu_517_p3(13)
    );
r_V_1_reg_1101_reg_i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(5),
      O => r_V_1_reg_1101_reg_i_50_n_0
    );
r_V_1_reg_1101_reg_i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(4),
      O => r_V_1_reg_1101_reg_i_51_n_0
    );
r_V_1_reg_1101_reg_i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(1),
      O => r_V_1_reg_1101_reg_i_52_n_0
    );
r_V_1_reg_1101_reg_i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(5),
      O => r_V_1_reg_1101_reg_i_53_n_0
    );
r_V_1_reg_1101_reg_i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(4),
      O => r_V_1_reg_1101_reg_i_54_n_0
    );
r_V_1_reg_1101_reg_i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(3),
      O => r_V_1_reg_1101_reg_i_55_n_0
    );
r_V_1_reg_1101_reg_i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(2),
      O => r_V_1_reg_1101_reg_i_56_n_0
    );
r_V_1_reg_1101_reg_i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(3),
      O => r_V_1_reg_1101_reg_i_57_n_0
    );
r_V_1_reg_1101_reg_i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(2),
      O => r_V_1_reg_1101_reg_i_58_n_0
    );
r_V_1_reg_1101_reg_i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_2_reg_1010(1),
      O => r_V_1_reg_1101_reg_i_59_n_0
    );
r_V_1_reg_1101_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_4_fu_502_p2(12),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(13),
      O => select_ln1148_3_fu_517_p3(12)
    );
r_V_1_reg_1101_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_4_fu_502_p2(11),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(12),
      O => select_ln1148_3_fu_517_p3(11)
    );
r_V_1_reg_1101_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_4_fu_502_p2(10),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(11),
      O => select_ln1148_3_fu_517_p3(10)
    );
r_V_1_reg_1101_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_4_fu_502_p2(9),
      I1 => r_V_fu_489_p2(16),
      I2 => r_V_fu_489_p2(10),
      O => select_ln1148_3_fu_517_p3(9)
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^zext_ln96_reg_901_reg[7]_1\(0),
      I1 => iptr,
      I2 => ram_reg(7),
      O => \zext_ln96_reg_901_reg[7]_0\(0)
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sub_ln96_reg_896_reg[7]_1\(0),
      I1 => iptr_1,
      I2 => ram_reg(7),
      O => \sub_ln96_reg_896_reg[7]_0\(0)
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter14_reg_n_0,
      I2 => real_spectrum_lo_V_1_full_n,
      I3 => real_spectrum_lo_V_s_full_n,
      O => shiftReg_ce
    );
ram_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter14_reg_n_0,
      I2 => real_spectrum_lo_V_1_full_n,
      I3 => real_spectrum_lo_V_s_full_n,
      O => \^icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA80AA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => real_spectrum_lo_V_s_full_n,
      I2 => real_spectrum_lo_V_1_full_n,
      I3 => ap_enable_reg_pp0_iter14_reg_n_0,
      I4 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      O => \^loop_realfft_be_desc_u0_descramble_buf_0_m_imag_v_ce0\
    );
ram_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554055"
    )
        port map (
      I0 => icmp_ln87_reg_883_pp0_iter2_reg,
      I1 => real_spectrum_lo_V_s_full_n,
      I2 => real_spectrum_lo_V_1_full_n,
      I3 => ap_enable_reg_pp0_iter14_reg_n_0,
      I4 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      O => \^e\(0)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^zext_ln96_reg_901_reg[7]_1\(7),
      I1 => iptr,
      I2 => ram_reg(0),
      O => \zext_ln96_reg_901_reg[7]_0\(7)
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sub_ln96_reg_896_reg[7]_1\(7),
      I1 => iptr_1,
      I2 => ram_reg(0),
      O => \sub_ln96_reg_896_reg[7]_0\(7)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => real_spectrum_lo_V_s_full_n,
      I1 => real_spectrum_lo_V_1_full_n,
      I2 => ap_enable_reg_pp0_iter14_reg_n_0,
      I3 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      O => WEA(0)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^zext_ln96_reg_901_reg[7]_1\(6),
      I1 => iptr,
      I2 => ram_reg(1),
      O => \zext_ln96_reg_901_reg[7]_0\(6)
    );
\ram_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sub_ln96_reg_896_reg[7]_1\(6),
      I1 => iptr_1,
      I2 => ram_reg(1),
      O => \sub_ln96_reg_896_reg[7]_0\(6)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^zext_ln96_reg_901_reg[7]_1\(5),
      I1 => iptr,
      I2 => ram_reg(2),
      O => \zext_ln96_reg_901_reg[7]_0\(5)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sub_ln96_reg_896_reg[7]_1\(5),
      I1 => iptr_1,
      I2 => ram_reg(2),
      O => \sub_ln96_reg_896_reg[7]_0\(5)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^zext_ln96_reg_901_reg[7]_1\(4),
      I1 => iptr,
      I2 => ram_reg(3),
      O => \zext_ln96_reg_901_reg[7]_0\(4)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sub_ln96_reg_896_reg[7]_1\(4),
      I1 => iptr_1,
      I2 => ram_reg(3),
      O => \sub_ln96_reg_896_reg[7]_0\(4)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^zext_ln96_reg_901_reg[7]_1\(3),
      I1 => iptr,
      I2 => ram_reg(4),
      O => \zext_ln96_reg_901_reg[7]_0\(3)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sub_ln96_reg_896_reg[7]_1\(3),
      I1 => iptr_1,
      I2 => ram_reg(4),
      O => \sub_ln96_reg_896_reg[7]_0\(3)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^zext_ln96_reg_901_reg[7]_1\(2),
      I1 => iptr,
      I2 => ram_reg(5),
      O => \zext_ln96_reg_901_reg[7]_0\(2)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sub_ln96_reg_896_reg[7]_1\(2),
      I1 => iptr_1,
      I2 => ram_reg(5),
      O => \sub_ln96_reg_896_reg[7]_0\(2)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^zext_ln96_reg_901_reg[7]_1\(1),
      I1 => iptr,
      I2 => ram_reg(6),
      O => \zext_ln96_reg_901_reg[7]_0\(1)
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sub_ln96_reg_896_reg[7]_1\(1),
      I1 => iptr_1,
      I2 => ram_reg(6),
      O => \sub_ln96_reg_896_reg[7]_0\(1)
    );
ret_V_1_fu_390_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_1_fu_390_p2_carry_n_0,
      CO(2) => ret_V_1_fu_390_p2_carry_n_1,
      CO(1) => ret_V_1_fu_390_p2_carry_n_2,
      CO(0) => ret_V_1_fu_390_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \ret_V_2_reg_1010_reg[15]_0\(3 downto 0),
      O(3 downto 0) => ret_V_1_fu_390_p2(3 downto 0),
      S(3 downto 0) => \ret_V_1_reg_1005_reg[3]_0\(3 downto 0)
    );
\ret_V_1_fu_390_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_1_fu_390_p2_carry_n_0,
      CO(3) => \ret_V_1_fu_390_p2_carry__0_n_0\,
      CO(2) => \ret_V_1_fu_390_p2_carry__0_n_1\,
      CO(1) => \ret_V_1_fu_390_p2_carry__0_n_2\,
      CO(0) => \ret_V_1_fu_390_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \ret_V_2_reg_1010_reg[15]_0\(7 downto 4),
      O(3 downto 0) => ret_V_1_fu_390_p2(7 downto 4),
      S(3 downto 0) => \ret_V_1_reg_1005_reg[7]_0\(3 downto 0)
    );
\ret_V_1_fu_390_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_1_fu_390_p2_carry__0_n_0\,
      CO(3) => \ret_V_1_fu_390_p2_carry__1_n_0\,
      CO(2) => \ret_V_1_fu_390_p2_carry__1_n_1\,
      CO(1) => \ret_V_1_fu_390_p2_carry__1_n_2\,
      CO(0) => \ret_V_1_fu_390_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \ret_V_2_reg_1010_reg[15]_0\(11 downto 8),
      O(3 downto 0) => ret_V_1_fu_390_p2(11 downto 8),
      S(3 downto 0) => \ret_V_1_reg_1005_reg[11]_0\(3 downto 0)
    );
\ret_V_1_fu_390_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_1_fu_390_p2_carry__1_n_0\,
      CO(3) => \ret_V_1_fu_390_p2_carry__2_n_0\,
      CO(2) => \ret_V_1_fu_390_p2_carry__2_n_1\,
      CO(1) => \ret_V_1_fu_390_p2_carry__2_n_2\,
      CO(0) => \ret_V_1_fu_390_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \ret_V_1_reg_1005_reg[15]_0\(0),
      DI(2 downto 0) => \ret_V_2_reg_1010_reg[15]_0\(14 downto 12),
      O(3 downto 0) => ret_V_1_fu_390_p2(15 downto 12),
      S(3 downto 0) => \ret_V_1_reg_1005_reg[15]_1\(3 downto 0)
    );
\ret_V_1_fu_390_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_1_fu_390_p2_carry__2_n_0\,
      CO(3 downto 0) => \NLW_ret_V_1_fu_390_p2_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_V_1_fu_390_p2_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_V_1_fu_390_p2(16),
      S(3 downto 0) => B"0001"
    );
\ret_V_1_reg_1005_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(0),
      Q => ret_V_1_reg_1005(0),
      R => '0'
    );
\ret_V_1_reg_1005_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(10),
      Q => ret_V_1_reg_1005(10),
      R => '0'
    );
\ret_V_1_reg_1005_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(11),
      Q => ret_V_1_reg_1005(11),
      R => '0'
    );
\ret_V_1_reg_1005_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(12),
      Q => ret_V_1_reg_1005(12),
      R => '0'
    );
\ret_V_1_reg_1005_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(13),
      Q => ret_V_1_reg_1005(13),
      R => '0'
    );
\ret_V_1_reg_1005_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(14),
      Q => ret_V_1_reg_1005(14),
      R => '0'
    );
\ret_V_1_reg_1005_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(15),
      Q => ret_V_1_reg_1005(15),
      R => '0'
    );
\ret_V_1_reg_1005_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(1),
      Q => ret_V_1_reg_1005(1),
      R => '0'
    );
\ret_V_1_reg_1005_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(2),
      Q => ret_V_1_reg_1005(2),
      R => '0'
    );
\ret_V_1_reg_1005_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(3),
      Q => ret_V_1_reg_1005(3),
      R => '0'
    );
\ret_V_1_reg_1005_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(4),
      Q => ret_V_1_reg_1005(4),
      R => '0'
    );
\ret_V_1_reg_1005_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(5),
      Q => ret_V_1_reg_1005(5),
      R => '0'
    );
\ret_V_1_reg_1005_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(6),
      Q => ret_V_1_reg_1005(6),
      R => '0'
    );
\ret_V_1_reg_1005_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(7),
      Q => ret_V_1_reg_1005(7),
      R => '0'
    );
\ret_V_1_reg_1005_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(8),
      Q => ret_V_1_reg_1005(8),
      R => '0'
    );
\ret_V_1_reg_1005_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(9),
      Q => ret_V_1_reg_1005(9),
      R => '0'
    );
ret_V_2_fu_396_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_2_fu_396_p2_carry_n_0,
      CO(2) => ret_V_2_fu_396_p2_carry_n_1,
      CO(1) => ret_V_2_fu_396_p2_carry_n_2,
      CO(0) => ret_V_2_fu_396_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \^p_val2_4_reg_965_reg[15]_0\(3 downto 0),
      O(3 downto 0) => ret_V_2_fu_396_p2(3 downto 0),
      S(3) => ret_V_2_fu_396_p2_carry_i_1_n_0,
      S(2) => ret_V_2_fu_396_p2_carry_i_2_n_0,
      S(1) => ret_V_2_fu_396_p2_carry_i_3_n_0,
      S(0) => ret_V_2_fu_396_p2_carry_i_4_n_0
    );
\ret_V_2_fu_396_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_2_fu_396_p2_carry_n_0,
      CO(3) => \ret_V_2_fu_396_p2_carry__0_n_0\,
      CO(2) => \ret_V_2_fu_396_p2_carry__0_n_1\,
      CO(1) => \ret_V_2_fu_396_p2_carry__0_n_2\,
      CO(0) => \ret_V_2_fu_396_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p_val2_4_reg_965_reg[15]_0\(7 downto 4),
      O(3 downto 0) => ret_V_2_fu_396_p2(7 downto 4),
      S(3) => \ret_V_2_fu_396_p2_carry__0_i_1_n_0\,
      S(2) => \ret_V_2_fu_396_p2_carry__0_i_2_n_0\,
      S(1) => \ret_V_2_fu_396_p2_carry__0_i_3_n_0\,
      S(0) => \ret_V_2_fu_396_p2_carry__0_i_4_n_0\
    );
\ret_V_2_fu_396_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(7),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(7),
      O => \ret_V_2_fu_396_p2_carry__0_i_1_n_0\
    );
\ret_V_2_fu_396_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(6),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(6),
      O => \ret_V_2_fu_396_p2_carry__0_i_2_n_0\
    );
\ret_V_2_fu_396_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(5),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(5),
      O => \ret_V_2_fu_396_p2_carry__0_i_3_n_0\
    );
\ret_V_2_fu_396_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(4),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(4),
      O => \ret_V_2_fu_396_p2_carry__0_i_4_n_0\
    );
\ret_V_2_fu_396_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_2_fu_396_p2_carry__0_n_0\,
      CO(3) => \ret_V_2_fu_396_p2_carry__1_n_0\,
      CO(2) => \ret_V_2_fu_396_p2_carry__1_n_1\,
      CO(1) => \ret_V_2_fu_396_p2_carry__1_n_2\,
      CO(0) => \ret_V_2_fu_396_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p_val2_4_reg_965_reg[15]_0\(11 downto 8),
      O(3 downto 0) => ret_V_2_fu_396_p2(11 downto 8),
      S(3) => \ret_V_2_fu_396_p2_carry__1_i_1_n_0\,
      S(2) => \ret_V_2_fu_396_p2_carry__1_i_2_n_0\,
      S(1) => \ret_V_2_fu_396_p2_carry__1_i_3_n_0\,
      S(0) => \ret_V_2_fu_396_p2_carry__1_i_4_n_0\
    );
\ret_V_2_fu_396_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(11),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(11),
      O => \ret_V_2_fu_396_p2_carry__1_i_1_n_0\
    );
\ret_V_2_fu_396_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(10),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(10),
      O => \ret_V_2_fu_396_p2_carry__1_i_2_n_0\
    );
\ret_V_2_fu_396_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(9),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(9),
      O => \ret_V_2_fu_396_p2_carry__1_i_3_n_0\
    );
\ret_V_2_fu_396_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(8),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(8),
      O => \ret_V_2_fu_396_p2_carry__1_i_4_n_0\
    );
\ret_V_2_fu_396_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_2_fu_396_p2_carry__1_n_0\,
      CO(3) => \ret_V_2_fu_396_p2_carry__2_n_0\,
      CO(2) => \ret_V_2_fu_396_p2_carry__2_n_1\,
      CO(1) => \ret_V_2_fu_396_p2_carry__2_n_2\,
      CO(0) => \ret_V_2_fu_396_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \ret_V_2_reg_1010_reg[15]_0\(15),
      DI(2 downto 0) => \^p_val2_4_reg_965_reg[15]_0\(14 downto 12),
      O(3 downto 0) => ret_V_2_fu_396_p2(15 downto 12),
      S(3) => \ret_V_2_fu_396_p2_carry__2_i_1_n_0\,
      S(2) => \ret_V_2_fu_396_p2_carry__2_i_2_n_0\,
      S(1) => \ret_V_2_fu_396_p2_carry__2_i_3_n_0\,
      S(0) => \ret_V_2_fu_396_p2_carry__2_i_4_n_0\
    );
\ret_V_2_fu_396_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(15),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(15),
      O => \ret_V_2_fu_396_p2_carry__2_i_1_n_0\
    );
\ret_V_2_fu_396_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(14),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(14),
      O => \ret_V_2_fu_396_p2_carry__2_i_2_n_0\
    );
\ret_V_2_fu_396_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(13),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(13),
      O => \ret_V_2_fu_396_p2_carry__2_i_3_n_0\
    );
\ret_V_2_fu_396_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(12),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(12),
      O => \ret_V_2_fu_396_p2_carry__2_i_4_n_0\
    );
\ret_V_2_fu_396_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_2_fu_396_p2_carry__2_n_0\,
      CO(3 downto 0) => \NLW_ret_V_2_fu_396_p2_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_V_2_fu_396_p2_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_V_2_fu_396_p2(16),
      S(3 downto 0) => B"0001"
    );
ret_V_2_fu_396_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(3),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(3),
      O => ret_V_2_fu_396_p2_carry_i_1_n_0
    );
ret_V_2_fu_396_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(2),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(2),
      O => ret_V_2_fu_396_p2_carry_i_2_n_0
    );
ret_V_2_fu_396_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(1),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(1),
      O => ret_V_2_fu_396_p2_carry_i_3_n_0
    );
ret_V_2_fu_396_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_val2_4_reg_965_reg[15]_0\(0),
      I1 => \ret_V_2_reg_1010_reg[15]_0\(0),
      O => ret_V_2_fu_396_p2_carry_i_4_n_0
    );
\ret_V_2_reg_1010[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110001111"
    )
        port map (
      I0 => icmp_ln87_reg_883_pp0_iter3_reg,
      I1 => icmp_ln91_reg_892_pp0_iter3_reg,
      I2 => real_spectrum_lo_V_s_full_n,
      I3 => real_spectrum_lo_V_1_full_n,
      I4 => ap_enable_reg_pp0_iter14_reg_n_0,
      I5 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      O => ret_V_1_reg_10050
    );
\ret_V_2_reg_1010_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(0),
      Q => ret_V_2_reg_1010(0),
      R => '0'
    );
\ret_V_2_reg_1010_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(10),
      Q => ret_V_2_reg_1010(10),
      R => '0'
    );
\ret_V_2_reg_1010_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(11),
      Q => ret_V_2_reg_1010(11),
      R => '0'
    );
\ret_V_2_reg_1010_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(12),
      Q => ret_V_2_reg_1010(12),
      R => '0'
    );
\ret_V_2_reg_1010_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(13),
      Q => ret_V_2_reg_1010(13),
      R => '0'
    );
\ret_V_2_reg_1010_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(14),
      Q => ret_V_2_reg_1010(14),
      R => '0'
    );
\ret_V_2_reg_1010_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(15),
      Q => ret_V_2_reg_1010(15),
      R => '0'
    );
\ret_V_2_reg_1010_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(16),
      Q => ret_V_2_reg_1010(16),
      R => '0'
    );
\ret_V_2_reg_1010_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(1),
      Q => ret_V_2_reg_1010(1),
      R => '0'
    );
\ret_V_2_reg_1010_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(2),
      Q => ret_V_2_reg_1010(2),
      R => '0'
    );
\ret_V_2_reg_1010_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(3),
      Q => ret_V_2_reg_1010(3),
      R => '0'
    );
\ret_V_2_reg_1010_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(4),
      Q => ret_V_2_reg_1010(4),
      R => '0'
    );
\ret_V_2_reg_1010_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(5),
      Q => ret_V_2_reg_1010(5),
      R => '0'
    );
\ret_V_2_reg_1010_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(6),
      Q => ret_V_2_reg_1010(6),
      R => '0'
    );
\ret_V_2_reg_1010_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(7),
      Q => ret_V_2_reg_1010(7),
      R => '0'
    );
\ret_V_2_reg_1010_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(8),
      Q => ret_V_2_reg_1010(8),
      R => '0'
    );
\ret_V_2_reg_1010_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_2_fu_396_p2(9),
      Q => ret_V_2_reg_1010(9),
      R => '0'
    );
ret_V_3_fu_363_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_3_fu_363_p2_carry_n_0,
      CO(2) => ret_V_3_fu_363_p2_carry_n_1,
      CO(1) => ret_V_3_fu_363_p2_carry_n_2,
      CO(0) => ret_V_3_fu_363_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => ret_V_3_fu_363_p2(3 downto 0),
      S(3) => ret_V_3_fu_363_p2_carry_i_1_n_0,
      S(2) => ret_V_3_fu_363_p2_carry_i_2_n_0,
      S(1) => ret_V_3_fu_363_p2_carry_i_3_n_0,
      S(0) => ret_V_3_fu_363_p2_carry_i_4_n_0
    );
\ret_V_3_fu_363_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_3_fu_363_p2_carry_n_0,
      CO(3) => \ret_V_3_fu_363_p2_carry__0_n_0\,
      CO(2) => \ret_V_3_fu_363_p2_carry__0_n_1\,
      CO(1) => \ret_V_3_fu_363_p2_carry__0_n_2\,
      CO(0) => \ret_V_3_fu_363_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => ret_V_3_fu_363_p2(7 downto 4),
      S(3) => \ret_V_3_fu_363_p2_carry__0_i_1_n_0\,
      S(2) => \ret_V_3_fu_363_p2_carry__0_i_2_n_0\,
      S(1) => \ret_V_3_fu_363_p2_carry__0_i_3_n_0\,
      S(0) => \ret_V_3_fu_363_p2_carry__0_i_4_n_0\
    );
\ret_V_3_fu_363_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => DOBDO(7),
      O => \ret_V_3_fu_363_p2_carry__0_i_1_n_0\
    );
\ret_V_3_fu_363_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => DOBDO(6),
      O => \ret_V_3_fu_363_p2_carry__0_i_2_n_0\
    );
\ret_V_3_fu_363_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => DOBDO(5),
      O => \ret_V_3_fu_363_p2_carry__0_i_3_n_0\
    );
\ret_V_3_fu_363_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => DOBDO(4),
      O => \ret_V_3_fu_363_p2_carry__0_i_4_n_0\
    );
\ret_V_3_fu_363_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_3_fu_363_p2_carry__0_n_0\,
      CO(3) => \ret_V_3_fu_363_p2_carry__1_n_0\,
      CO(2) => \ret_V_3_fu_363_p2_carry__1_n_1\,
      CO(1) => \ret_V_3_fu_363_p2_carry__1_n_2\,
      CO(0) => \ret_V_3_fu_363_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3 downto 0) => ret_V_3_fu_363_p2(11 downto 8),
      S(3) => \ret_V_3_fu_363_p2_carry__1_i_1_n_0\,
      S(2) => \ret_V_3_fu_363_p2_carry__1_i_2_n_0\,
      S(1) => \ret_V_3_fu_363_p2_carry__1_i_3_n_0\,
      S(0) => \ret_V_3_fu_363_p2_carry__1_i_4_n_0\
    );
\ret_V_3_fu_363_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => DOBDO(11),
      O => \ret_V_3_fu_363_p2_carry__1_i_1_n_0\
    );
\ret_V_3_fu_363_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => DOBDO(10),
      O => \ret_V_3_fu_363_p2_carry__1_i_2_n_0\
    );
\ret_V_3_fu_363_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => DOBDO(9),
      O => \ret_V_3_fu_363_p2_carry__1_i_3_n_0\
    );
\ret_V_3_fu_363_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => DOBDO(8),
      O => \ret_V_3_fu_363_p2_carry__1_i_4_n_0\
    );
\ret_V_3_fu_363_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_3_fu_363_p2_carry__1_n_0\,
      CO(3) => \ret_V_3_fu_363_p2_carry__2_n_0\,
      CO(2) => \ret_V_3_fu_363_p2_carry__2_n_1\,
      CO(1) => \ret_V_3_fu_363_p2_carry__2_n_2\,
      CO(0) => \ret_V_3_fu_363_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => DOBDO(15),
      DI(2 downto 0) => \^q\(14 downto 12),
      O(3 downto 0) => ret_V_3_fu_363_p2(15 downto 12),
      S(3) => \ret_V_3_fu_363_p2_carry__2_i_1_n_0\,
      S(2) => \ret_V_3_fu_363_p2_carry__2_i_2_n_0\,
      S(1) => \ret_V_3_fu_363_p2_carry__2_i_3_n_0\,
      S(0) => \ret_V_3_fu_363_p2_carry__2_i_4_n_0\
    );
\ret_V_3_fu_363_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => DOBDO(15),
      O => \ret_V_3_fu_363_p2_carry__2_i_1_n_0\
    );
\ret_V_3_fu_363_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => DOBDO(14),
      O => \ret_V_3_fu_363_p2_carry__2_i_2_n_0\
    );
\ret_V_3_fu_363_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => DOBDO(13),
      O => \ret_V_3_fu_363_p2_carry__2_i_3_n_0\
    );
\ret_V_3_fu_363_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => DOBDO(12),
      O => \ret_V_3_fu_363_p2_carry__2_i_4_n_0\
    );
\ret_V_3_fu_363_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_3_fu_363_p2_carry__2_n_0\,
      CO(3 downto 0) => \NLW_ret_V_3_fu_363_p2_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_V_3_fu_363_p2_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_V_3_fu_363_p2(16),
      S(3 downto 0) => B"0001"
    );
ret_V_3_fu_363_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => DOBDO(3),
      O => ret_V_3_fu_363_p2_carry_i_1_n_0
    );
ret_V_3_fu_363_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => DOBDO(2),
      O => ret_V_3_fu_363_p2_carry_i_2_n_0
    );
ret_V_3_fu_363_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => DOBDO(1),
      O => ret_V_3_fu_363_p2_carry_i_3_n_0
    );
ret_V_3_fu_363_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => DOBDO(0),
      O => ret_V_3_fu_363_p2_carry_i_4_n_0
    );
\ret_V_3_reg_990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(0),
      Q => ret_V_3_reg_990(0),
      R => '0'
    );
\ret_V_3_reg_990_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(10),
      Q => ret_V_3_reg_990(10),
      R => '0'
    );
\ret_V_3_reg_990_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(11),
      Q => ret_V_3_reg_990(11),
      R => '0'
    );
\ret_V_3_reg_990_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(12),
      Q => ret_V_3_reg_990(12),
      R => '0'
    );
\ret_V_3_reg_990_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(13),
      Q => ret_V_3_reg_990(13),
      R => '0'
    );
\ret_V_3_reg_990_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(14),
      Q => ret_V_3_reg_990(14),
      R => '0'
    );
\ret_V_3_reg_990_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(15),
      Q => ret_V_3_reg_990(15),
      R => '0'
    );
\ret_V_3_reg_990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(1),
      Q => ret_V_3_reg_990(1),
      R => '0'
    );
\ret_V_3_reg_990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(2),
      Q => ret_V_3_reg_990(2),
      R => '0'
    );
\ret_V_3_reg_990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(3),
      Q => ret_V_3_reg_990(3),
      R => '0'
    );
\ret_V_3_reg_990_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(4),
      Q => ret_V_3_reg_990(4),
      R => '0'
    );
\ret_V_3_reg_990_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(5),
      Q => ret_V_3_reg_990(5),
      R => '0'
    );
\ret_V_3_reg_990_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(6),
      Q => ret_V_3_reg_990(6),
      R => '0'
    );
\ret_V_3_reg_990_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(7),
      Q => ret_V_3_reg_990(7),
      R => '0'
    );
\ret_V_3_reg_990_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(8),
      Q => ret_V_3_reg_990(8),
      R => '0'
    );
\ret_V_3_reg_990_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(9),
      Q => ret_V_3_reg_990(9),
      R => '0'
    );
ret_V_4_reg_1111_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_Val2_19_reg_975_pp0_iter5_reg(15),
      A(28) => p_Val2_19_reg_975_pp0_iter5_reg(15),
      A(27) => p_Val2_19_reg_975_pp0_iter5_reg(15),
      A(26) => p_Val2_19_reg_975_pp0_iter5_reg(15),
      A(25) => p_Val2_19_reg_975_pp0_iter5_reg(15),
      A(24) => p_Val2_19_reg_975_pp0_iter5_reg(15),
      A(23) => p_Val2_19_reg_975_pp0_iter5_reg(15),
      A(22) => p_Val2_19_reg_975_pp0_iter5_reg(15),
      A(21) => p_Val2_19_reg_975_pp0_iter5_reg(15),
      A(20) => p_Val2_19_reg_975_pp0_iter5_reg(15),
      A(19) => p_Val2_19_reg_975_pp0_iter5_reg(15),
      A(18) => p_Val2_19_reg_975_pp0_iter5_reg(15),
      A(17) => p_Val2_19_reg_975_pp0_iter5_reg(15),
      A(16) => p_Val2_19_reg_975_pp0_iter5_reg(15),
      A(15 downto 0) => p_Val2_19_reg_975_pp0_iter5_reg(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ret_V_4_reg_1111_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17) => ret_V_4_reg_1111_reg_i_3_n_0,
      B(16) => ret_V_4_reg_1111_reg_i_3_n_0,
      B(15) => ret_V_4_reg_1111_reg_i_3_n_0,
      B(14 downto 0) => select_ln1148_4_fu_568_p3(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ret_V_4_reg_1111_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ret_V_4_reg_1111_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ret_V_4_reg_1111_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => f_M_imag_V_reg_10660,
      CEA2 => \^grp_fu_849_ce\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => f_M_imag_V_reg_10660,
      CEB2 => \^grp_fu_849_ce\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^grp_fu_849_ce\,
      CEP => ret_V_4_reg_11110,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ret_V_4_reg_1111_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_ret_V_4_reg_1111_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_ret_V_4_reg_1111_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => p_r_V_fu_586_p4(15 downto 0),
      P(14) => ret_V_4_reg_1111_reg_n_91,
      P(13) => ret_V_4_reg_1111_reg_n_92,
      P(12) => ret_V_4_reg_1111_reg_n_93,
      P(11) => ret_V_4_reg_1111_reg_n_94,
      P(10) => ret_V_4_reg_1111_reg_n_95,
      P(9) => ret_V_4_reg_1111_reg_n_96,
      P(8) => ret_V_4_reg_1111_reg_n_97,
      P(7) => ret_V_4_reg_1111_reg_n_98,
      P(6) => ret_V_4_reg_1111_reg_n_99,
      P(5) => ret_V_4_reg_1111_reg_n_100,
      P(4) => ret_V_4_reg_1111_reg_n_101,
      P(3) => ret_V_4_reg_1111_reg_n_102,
      P(2) => ret_V_4_reg_1111_reg_n_103,
      P(1) => ret_V_4_reg_1111_reg_n_104,
      P(0) => ret_V_4_reg_1111_reg_n_105,
      PATTERNBDETECT => NLW_ret_V_4_reg_1111_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ret_V_4_reg_1111_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => r_V_1_reg_1101_reg_n_106,
      PCIN(46) => r_V_1_reg_1101_reg_n_107,
      PCIN(45) => r_V_1_reg_1101_reg_n_108,
      PCIN(44) => r_V_1_reg_1101_reg_n_109,
      PCIN(43) => r_V_1_reg_1101_reg_n_110,
      PCIN(42) => r_V_1_reg_1101_reg_n_111,
      PCIN(41) => r_V_1_reg_1101_reg_n_112,
      PCIN(40) => r_V_1_reg_1101_reg_n_113,
      PCIN(39) => r_V_1_reg_1101_reg_n_114,
      PCIN(38) => r_V_1_reg_1101_reg_n_115,
      PCIN(37) => r_V_1_reg_1101_reg_n_116,
      PCIN(36) => r_V_1_reg_1101_reg_n_117,
      PCIN(35) => r_V_1_reg_1101_reg_n_118,
      PCIN(34) => r_V_1_reg_1101_reg_n_119,
      PCIN(33) => r_V_1_reg_1101_reg_n_120,
      PCIN(32) => r_V_1_reg_1101_reg_n_121,
      PCIN(31) => r_V_1_reg_1101_reg_n_122,
      PCIN(30) => r_V_1_reg_1101_reg_n_123,
      PCIN(29) => r_V_1_reg_1101_reg_n_124,
      PCIN(28) => r_V_1_reg_1101_reg_n_125,
      PCIN(27) => r_V_1_reg_1101_reg_n_126,
      PCIN(26) => r_V_1_reg_1101_reg_n_127,
      PCIN(25) => r_V_1_reg_1101_reg_n_128,
      PCIN(24) => r_V_1_reg_1101_reg_n_129,
      PCIN(23) => r_V_1_reg_1101_reg_n_130,
      PCIN(22) => r_V_1_reg_1101_reg_n_131,
      PCIN(21) => r_V_1_reg_1101_reg_n_132,
      PCIN(20) => r_V_1_reg_1101_reg_n_133,
      PCIN(19) => r_V_1_reg_1101_reg_n_134,
      PCIN(18) => r_V_1_reg_1101_reg_n_135,
      PCIN(17) => r_V_1_reg_1101_reg_n_136,
      PCIN(16) => r_V_1_reg_1101_reg_n_137,
      PCIN(15) => r_V_1_reg_1101_reg_n_138,
      PCIN(14) => r_V_1_reg_1101_reg_n_139,
      PCIN(13) => r_V_1_reg_1101_reg_n_140,
      PCIN(12) => r_V_1_reg_1101_reg_n_141,
      PCIN(11) => r_V_1_reg_1101_reg_n_142,
      PCIN(10) => r_V_1_reg_1101_reg_n_143,
      PCIN(9) => r_V_1_reg_1101_reg_n_144,
      PCIN(8) => r_V_1_reg_1101_reg_n_145,
      PCIN(7) => r_V_1_reg_1101_reg_n_146,
      PCIN(6) => r_V_1_reg_1101_reg_n_147,
      PCIN(5) => r_V_1_reg_1101_reg_n_148,
      PCIN(4) => r_V_1_reg_1101_reg_n_149,
      PCIN(3) => r_V_1_reg_1101_reg_n_150,
      PCIN(2) => r_V_1_reg_1101_reg_n_151,
      PCIN(1) => r_V_1_reg_1101_reg_n_152,
      PCIN(0) => r_V_1_reg_1101_reg_n_153,
      PCOUT(47 downto 0) => NLW_ret_V_4_reg_1111_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_ret_V_4_reg_1111_reg_UNDERFLOW_UNCONNECTED
    );
ret_V_4_reg_1111_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110001111"
    )
        port map (
      I0 => icmp_ln87_reg_883_pp0_iter5_reg,
      I1 => icmp_ln91_reg_892_pp0_iter5_reg,
      I2 => real_spectrum_lo_V_s_full_n,
      I3 => real_spectrum_lo_V_1_full_n,
      I4 => ap_enable_reg_pp0_iter14_reg_n_0,
      I5 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      O => f_M_imag_V_reg_10660
    );
ret_V_4_reg_1111_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(8),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(8),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(8)
    );
ret_V_4_reg_1111_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(7),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(7),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(7)
    );
ret_V_4_reg_1111_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(6),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(6),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(6)
    );
ret_V_4_reg_1111_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(5),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(5),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(5)
    );
ret_V_4_reg_1111_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(4),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(4),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(4)
    );
ret_V_4_reg_1111_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(3),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(3),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(3)
    );
ret_V_4_reg_1111_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(2),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(2),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(2)
    );
ret_V_4_reg_1111_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(1),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(1),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(1)
    );
ret_V_4_reg_1111_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(0),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(0),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(0)
    );
ret_V_4_reg_1111_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_4_reg_1111_reg_i_20_n_0,
      CO(3 downto 2) => NLW_ret_V_4_reg_1111_reg_i_19_CO_UNCONNECTED(3 downto 2),
      CO(1) => ret_V_4_reg_1111_reg_i_19_n_2,
      CO(0) => ret_V_4_reg_1111_reg_i_19_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ret_V_4_reg_1111_reg_i_19_O_UNCONNECTED(3),
      O(2 downto 0) => sub_ln1148_6_fu_563_p2(15 downto 13),
      S(3) => '0',
      S(2) => ret_V_4_reg_1111_reg_i_23_n_0,
      S(1) => ret_V_4_reg_1111_reg_i_24_n_0,
      S(0) => ret_V_4_reg_1111_reg_i_25_n_0
    );
ret_V_4_reg_1111_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter9\,
      I2 => icmp_ln87_reg_883_pp0_iter8_reg,
      I3 => icmp_ln91_reg_892_pp0_iter8_reg,
      O => ret_V_4_reg_11110
    );
ret_V_4_reg_1111_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_4_reg_1111_reg_i_21_n_0,
      CO(3) => ret_V_4_reg_1111_reg_i_20_n_0,
      CO(2) => ret_V_4_reg_1111_reg_i_20_n_1,
      CO(1) => ret_V_4_reg_1111_reg_i_20_n_2,
      CO(0) => ret_V_4_reg_1111_reg_i_20_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_6_fu_563_p2(12 downto 9),
      S(3) => ret_V_4_reg_1111_reg_i_26_n_0,
      S(2) => ret_V_4_reg_1111_reg_i_27_n_0,
      S(1) => ret_V_4_reg_1111_reg_i_28_n_0,
      S(0) => ret_V_4_reg_1111_reg_i_29_n_0
    );
ret_V_4_reg_1111_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_4_reg_1111_reg_i_22_n_0,
      CO(3) => ret_V_4_reg_1111_reg_i_21_n_0,
      CO(2) => ret_V_4_reg_1111_reg_i_21_n_1,
      CO(1) => ret_V_4_reg_1111_reg_i_21_n_2,
      CO(0) => ret_V_4_reg_1111_reg_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_6_fu_563_p2(8 downto 5),
      S(3) => ret_V_4_reg_1111_reg_i_30_n_0,
      S(2) => ret_V_4_reg_1111_reg_i_31_n_0,
      S(1) => ret_V_4_reg_1111_reg_i_32_n_0,
      S(0) => ret_V_4_reg_1111_reg_i_33_n_0
    );
ret_V_4_reg_1111_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_4_reg_1111_reg_i_22_n_0,
      CO(2) => ret_V_4_reg_1111_reg_i_22_n_1,
      CO(1) => ret_V_4_reg_1111_reg_i_22_n_2,
      CO(0) => ret_V_4_reg_1111_reg_i_22_n_3,
      CYINIT => ret_V_4_reg_1111_reg_i_34_n_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_6_fu_563_p2(4 downto 1),
      S(3) => ret_V_4_reg_1111_reg_i_35_n_0,
      S(2) => ret_V_4_reg_1111_reg_i_36_n_0,
      S(1) => ret_V_4_reg_1111_reg_i_37_n_0,
      S(0) => ret_V_4_reg_1111_reg_i_38_n_0
    );
ret_V_4_reg_1111_reg_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(15),
      O => ret_V_4_reg_1111_reg_i_23_n_0
    );
ret_V_4_reg_1111_reg_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(14),
      O => ret_V_4_reg_1111_reg_i_24_n_0
    );
ret_V_4_reg_1111_reg_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(13),
      O => ret_V_4_reg_1111_reg_i_25_n_0
    );
ret_V_4_reg_1111_reg_i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(12),
      O => ret_V_4_reg_1111_reg_i_26_n_0
    );
ret_V_4_reg_1111_reg_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(11),
      O => ret_V_4_reg_1111_reg_i_27_n_0
    );
ret_V_4_reg_1111_reg_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(10),
      O => ret_V_4_reg_1111_reg_i_28_n_0
    );
ret_V_4_reg_1111_reg_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(9),
      O => ret_V_4_reg_1111_reg_i_29_n_0
    );
ret_V_4_reg_1111_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(15),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => ret_V_4_reg_1111_reg_i_3_n_0
    );
ret_V_4_reg_1111_reg_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(8),
      O => ret_V_4_reg_1111_reg_i_30_n_0
    );
ret_V_4_reg_1111_reg_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(7),
      O => ret_V_4_reg_1111_reg_i_31_n_0
    );
ret_V_4_reg_1111_reg_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(6),
      O => ret_V_4_reg_1111_reg_i_32_n_0
    );
ret_V_4_reg_1111_reg_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(5),
      O => ret_V_4_reg_1111_reg_i_33_n_0
    );
ret_V_4_reg_1111_reg_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(0),
      O => ret_V_4_reg_1111_reg_i_34_n_0
    );
ret_V_4_reg_1111_reg_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(4),
      O => ret_V_4_reg_1111_reg_i_35_n_0
    );
ret_V_4_reg_1111_reg_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(3),
      O => ret_V_4_reg_1111_reg_i_36_n_0
    );
ret_V_4_reg_1111_reg_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(2),
      O => ret_V_4_reg_1111_reg_i_37_n_0
    );
ret_V_4_reg_1111_reg_i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_s_reg_1055(1),
      O => ret_V_4_reg_1111_reg_i_38_n_0
    );
ret_V_4_reg_1111_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(14),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(14),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(14)
    );
ret_V_4_reg_1111_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(13),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(13),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(13)
    );
ret_V_4_reg_1111_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(12),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(12),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(12)
    );
ret_V_4_reg_1111_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(11),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(11),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(11)
    );
ret_V_4_reg_1111_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(10),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(10),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(10)
    );
ret_V_4_reg_1111_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln1148_6_fu_563_p2(9),
      I1 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(9),
      I2 => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      O => select_ln1148_4_fu_568_p3(9)
    );
ret_V_5_reg_1116_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => p_Val2_18_reg_970_pp0_iter5_reg(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ret_V_5_reg_1116_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => ret_V_4_reg_1111_reg_i_3_n_0,
      B(16) => ret_V_4_reg_1111_reg_i_3_n_0,
      B(15) => ret_V_4_reg_1111_reg_i_3_n_0,
      B(14 downto 0) => select_ln1148_4_fu_568_p3(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ret_V_5_reg_1116_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ret_V_5_reg_1116_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ret_V_5_reg_1116_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => f_M_imag_V_reg_10660,
      CEA2 => \^grp_fu_849_ce\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => f_M_imag_V_reg_10660,
      CEB2 => \^grp_fu_849_ce\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^grp_fu_849_ce\,
      CEP => ret_V_4_reg_11110,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ret_V_5_reg_1116_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_ret_V_5_reg_1116_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_ret_V_5_reg_1116_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => p_Val2_15_fu_595_p4(15 downto 0),
      P(14) => ret_V_5_reg_1116_reg_n_91,
      P(13) => ret_V_5_reg_1116_reg_n_92,
      P(12) => ret_V_5_reg_1116_reg_n_93,
      P(11) => ret_V_5_reg_1116_reg_n_94,
      P(10) => ret_V_5_reg_1116_reg_n_95,
      P(9) => ret_V_5_reg_1116_reg_n_96,
      P(8) => ret_V_5_reg_1116_reg_n_97,
      P(7) => ret_V_5_reg_1116_reg_n_98,
      P(6) => ret_V_5_reg_1116_reg_n_99,
      P(5) => ret_V_5_reg_1116_reg_n_100,
      P(4) => ret_V_5_reg_1116_reg_n_101,
      P(3) => ret_V_5_reg_1116_reg_n_102,
      P(2) => ret_V_5_reg_1116_reg_n_103,
      P(1) => ret_V_5_reg_1116_reg_n_104,
      P(0) => ret_V_5_reg_1116_reg_n_105,
      PATTERNBDETECT => NLW_ret_V_5_reg_1116_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ret_V_5_reg_1116_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_ln1192_reg_1106_reg_n_106,
      PCIN(46) => mul_ln1192_reg_1106_reg_n_107,
      PCIN(45) => mul_ln1192_reg_1106_reg_n_108,
      PCIN(44) => mul_ln1192_reg_1106_reg_n_109,
      PCIN(43) => mul_ln1192_reg_1106_reg_n_110,
      PCIN(42) => mul_ln1192_reg_1106_reg_n_111,
      PCIN(41) => mul_ln1192_reg_1106_reg_n_112,
      PCIN(40) => mul_ln1192_reg_1106_reg_n_113,
      PCIN(39) => mul_ln1192_reg_1106_reg_n_114,
      PCIN(38) => mul_ln1192_reg_1106_reg_n_115,
      PCIN(37) => mul_ln1192_reg_1106_reg_n_116,
      PCIN(36) => mul_ln1192_reg_1106_reg_n_117,
      PCIN(35) => mul_ln1192_reg_1106_reg_n_118,
      PCIN(34) => mul_ln1192_reg_1106_reg_n_119,
      PCIN(33) => mul_ln1192_reg_1106_reg_n_120,
      PCIN(32) => mul_ln1192_reg_1106_reg_n_121,
      PCIN(31) => mul_ln1192_reg_1106_reg_n_122,
      PCIN(30) => mul_ln1192_reg_1106_reg_n_123,
      PCIN(29) => mul_ln1192_reg_1106_reg_n_124,
      PCIN(28) => mul_ln1192_reg_1106_reg_n_125,
      PCIN(27) => mul_ln1192_reg_1106_reg_n_126,
      PCIN(26) => mul_ln1192_reg_1106_reg_n_127,
      PCIN(25) => mul_ln1192_reg_1106_reg_n_128,
      PCIN(24) => mul_ln1192_reg_1106_reg_n_129,
      PCIN(23) => mul_ln1192_reg_1106_reg_n_130,
      PCIN(22) => mul_ln1192_reg_1106_reg_n_131,
      PCIN(21) => mul_ln1192_reg_1106_reg_n_132,
      PCIN(20) => mul_ln1192_reg_1106_reg_n_133,
      PCIN(19) => mul_ln1192_reg_1106_reg_n_134,
      PCIN(18) => mul_ln1192_reg_1106_reg_n_135,
      PCIN(17) => mul_ln1192_reg_1106_reg_n_136,
      PCIN(16) => mul_ln1192_reg_1106_reg_n_137,
      PCIN(15) => mul_ln1192_reg_1106_reg_n_138,
      PCIN(14) => mul_ln1192_reg_1106_reg_n_139,
      PCIN(13) => mul_ln1192_reg_1106_reg_n_140,
      PCIN(12) => mul_ln1192_reg_1106_reg_n_141,
      PCIN(11) => mul_ln1192_reg_1106_reg_n_142,
      PCIN(10) => mul_ln1192_reg_1106_reg_n_143,
      PCIN(9) => mul_ln1192_reg_1106_reg_n_144,
      PCIN(8) => mul_ln1192_reg_1106_reg_n_145,
      PCIN(7) => mul_ln1192_reg_1106_reg_n_146,
      PCIN(6) => mul_ln1192_reg_1106_reg_n_147,
      PCIN(5) => mul_ln1192_reg_1106_reg_n_148,
      PCIN(4) => mul_ln1192_reg_1106_reg_n_149,
      PCIN(3) => mul_ln1192_reg_1106_reg_n_150,
      PCIN(2) => mul_ln1192_reg_1106_reg_n_151,
      PCIN(1) => mul_ln1192_reg_1106_reg_n_152,
      PCIN(0) => mul_ln1192_reg_1106_reg_n_153,
      PCOUT(47 downto 0) => NLW_ret_V_5_reg_1116_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_ret_V_5_reg_1116_reg_UNDERFLOW_UNCONNECTED
    );
ret_V_fu_357_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_fu_357_p2_carry_n_0,
      CO(2) => ret_V_fu_357_p2_carry_n_1,
      CO(1) => ret_V_fu_357_p2_carry_n_2,
      CO(0) => ret_V_fu_357_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(3 downto 0),
      O(3 downto 0) => ret_V_fu_357_p2(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ret_V_fu_357_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_fu_357_p2_carry_n_0,
      CO(3) => \ret_V_fu_357_p2_carry__0_n_0\,
      CO(2) => \ret_V_fu_357_p2_carry__0_n_1\,
      CO(1) => \ret_V_fu_357_p2_carry__0_n_2\,
      CO(0) => \ret_V_fu_357_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(7 downto 4),
      O(3 downto 0) => ret_V_fu_357_p2(7 downto 4),
      S(3 downto 0) => \ret_V_reg_985_reg[7]_0\(3 downto 0)
    );
\ret_V_fu_357_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_357_p2_carry__0_n_0\,
      CO(3) => \ret_V_fu_357_p2_carry__1_n_0\,
      CO(2) => \ret_V_fu_357_p2_carry__1_n_1\,
      CO(1) => \ret_V_fu_357_p2_carry__1_n_2\,
      CO(0) => \ret_V_fu_357_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(11 downto 8),
      O(3 downto 0) => ret_V_fu_357_p2(11 downto 8),
      S(3 downto 0) => \ret_V_reg_985_reg[11]_0\(3 downto 0)
    );
\ret_V_fu_357_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_357_p2_carry__1_n_0\,
      CO(3) => \ret_V_fu_357_p2_carry__2_n_0\,
      CO(2) => \ret_V_fu_357_p2_carry__2_n_1\,
      CO(1) => \ret_V_fu_357_p2_carry__2_n_2\,
      CO(0) => \ret_V_fu_357_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => DOBDO(14 downto 12),
      O(3 downto 0) => ret_V_fu_357_p2(15 downto 12),
      S(3 downto 0) => \ret_V_reg_985_reg[15]_0\(3 downto 0)
    );
\ret_V_fu_357_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_357_p2_carry__2_n_0\,
      CO(3 downto 0) => \NLW_ret_V_fu_357_p2_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_V_fu_357_p2_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_V_fu_357_p2(16),
      S(3 downto 0) => B"0001"
    );
\ret_V_reg_985_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(0),
      Q => ret_V_reg_985(0),
      R => '0'
    );
\ret_V_reg_985_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(10),
      Q => ret_V_reg_985(10),
      R => '0'
    );
\ret_V_reg_985_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(11),
      Q => ret_V_reg_985(11),
      R => '0'
    );
\ret_V_reg_985_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(12),
      Q => ret_V_reg_985(12),
      R => '0'
    );
\ret_V_reg_985_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(13),
      Q => ret_V_reg_985(13),
      R => '0'
    );
\ret_V_reg_985_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(14),
      Q => ret_V_reg_985(14),
      R => '0'
    );
\ret_V_reg_985_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(15),
      Q => ret_V_reg_985(15),
      R => '0'
    );
\ret_V_reg_985_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(1),
      Q => ret_V_reg_985(1),
      R => '0'
    );
\ret_V_reg_985_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(2),
      Q => ret_V_reg_985(2),
      R => '0'
    );
\ret_V_reg_985_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(3),
      Q => ret_V_reg_985(3),
      R => '0'
    );
\ret_V_reg_985_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(4),
      Q => ret_V_reg_985(4),
      R => '0'
    );
\ret_V_reg_985_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(5),
      Q => ret_V_reg_985(5),
      R => '0'
    );
\ret_V_reg_985_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(6),
      Q => ret_V_reg_985(6),
      R => '0'
    );
\ret_V_reg_985_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(7),
      Q => ret_V_reg_985(7),
      R => '0'
    );
\ret_V_reg_985_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(8),
      Q => ret_V_reg_985(8),
      R => '0'
    );
\ret_V_reg_985_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(9),
      Q => ret_V_reg_985(9),
      R => '0'
    );
\select_ln1148_5_reg_1236[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(0),
      I1 => tmp_8_reg_1206,
      I2 => trunc_ln1148_15_reg_1216(0),
      O => select_ln1148_5_fu_837_p3(0)
    );
\select_ln1148_5_reg_1236[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_14_fu_832_p2(10),
      I1 => tmp_8_reg_1206,
      I2 => trunc_ln1148_15_reg_1216(10),
      O => select_ln1148_5_fu_837_p3(10)
    );
\select_ln1148_5_reg_1236[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_14_fu_832_p2(11),
      I1 => tmp_8_reg_1206,
      I2 => trunc_ln1148_15_reg_1216(11),
      O => select_ln1148_5_fu_837_p3(11)
    );
\select_ln1148_5_reg_1236[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_14_fu_832_p2(12),
      I1 => tmp_8_reg_1206,
      I2 => trunc_ln1148_15_reg_1216(12),
      O => select_ln1148_5_fu_837_p3(12)
    );
\select_ln1148_5_reg_1236[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(12),
      O => \select_ln1148_5_reg_1236[12]_i_3_n_0\
    );
\select_ln1148_5_reg_1236[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(11),
      O => \select_ln1148_5_reg_1236[12]_i_4_n_0\
    );
\select_ln1148_5_reg_1236[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(10),
      O => \select_ln1148_5_reg_1236[12]_i_5_n_0\
    );
\select_ln1148_5_reg_1236[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(9),
      O => \select_ln1148_5_reg_1236[12]_i_6_n_0\
    );
\select_ln1148_5_reg_1236[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_14_fu_832_p2(13),
      I1 => tmp_8_reg_1206,
      I2 => trunc_ln1148_15_reg_1216(13),
      O => select_ln1148_5_fu_837_p3(13)
    );
\select_ln1148_5_reg_1236[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_8_reg_1206,
      I1 => sub_ln1148_14_fu_832_p2(14),
      O => select_ln1148_5_fu_837_p3(14)
    );
\select_ln1148_5_reg_1236[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_8_reg_1206,
      I1 => sub_ln1148_14_fu_832_p2(15),
      O => select_ln1148_5_fu_837_p3(15)
    );
\select_ln1148_5_reg_1236[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(15),
      O => \select_ln1148_5_reg_1236[15]_i_3_n_0\
    );
\select_ln1148_5_reg_1236[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(14),
      O => \select_ln1148_5_reg_1236[15]_i_4_n_0\
    );
\select_ln1148_5_reg_1236[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(13),
      O => \select_ln1148_5_reg_1236[15]_i_5_n_0\
    );
\select_ln1148_5_reg_1236[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_14_fu_832_p2(1),
      I1 => tmp_8_reg_1206,
      I2 => trunc_ln1148_15_reg_1216(1),
      O => select_ln1148_5_fu_837_p3(1)
    );
\select_ln1148_5_reg_1236[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_14_fu_832_p2(2),
      I1 => tmp_8_reg_1206,
      I2 => trunc_ln1148_15_reg_1216(2),
      O => select_ln1148_5_fu_837_p3(2)
    );
\select_ln1148_5_reg_1236[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_14_fu_832_p2(3),
      I1 => tmp_8_reg_1206,
      I2 => trunc_ln1148_15_reg_1216(3),
      O => select_ln1148_5_fu_837_p3(3)
    );
\select_ln1148_5_reg_1236[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_14_fu_832_p2(4),
      I1 => tmp_8_reg_1206,
      I2 => trunc_ln1148_15_reg_1216(4),
      O => select_ln1148_5_fu_837_p3(4)
    );
\select_ln1148_5_reg_1236[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(0),
      O => \select_ln1148_5_reg_1236[4]_i_3_n_0\
    );
\select_ln1148_5_reg_1236[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(4),
      O => \select_ln1148_5_reg_1236[4]_i_4_n_0\
    );
\select_ln1148_5_reg_1236[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(3),
      O => \select_ln1148_5_reg_1236[4]_i_5_n_0\
    );
\select_ln1148_5_reg_1236[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(2),
      O => \select_ln1148_5_reg_1236[4]_i_6_n_0\
    );
\select_ln1148_5_reg_1236[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(1),
      O => \select_ln1148_5_reg_1236[4]_i_7_n_0\
    );
\select_ln1148_5_reg_1236[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_14_fu_832_p2(5),
      I1 => tmp_8_reg_1206,
      I2 => trunc_ln1148_15_reg_1216(5),
      O => select_ln1148_5_fu_837_p3(5)
    );
\select_ln1148_5_reg_1236[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_14_fu_832_p2(6),
      I1 => tmp_8_reg_1206,
      I2 => trunc_ln1148_15_reg_1216(6),
      O => select_ln1148_5_fu_837_p3(6)
    );
\select_ln1148_5_reg_1236[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_14_fu_832_p2(7),
      I1 => tmp_8_reg_1206,
      I2 => trunc_ln1148_15_reg_1216(7),
      O => select_ln1148_5_fu_837_p3(7)
    );
\select_ln1148_5_reg_1236[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_14_fu_832_p2(8),
      I1 => tmp_8_reg_1206,
      I2 => trunc_ln1148_15_reg_1216(8),
      O => select_ln1148_5_fu_837_p3(8)
    );
\select_ln1148_5_reg_1236[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(8),
      O => \select_ln1148_5_reg_1236[8]_i_3_n_0\
    );
\select_ln1148_5_reg_1236[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(7),
      O => \select_ln1148_5_reg_1236[8]_i_4_n_0\
    );
\select_ln1148_5_reg_1236[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(6),
      O => \select_ln1148_5_reg_1236[8]_i_5_n_0\
    );
\select_ln1148_5_reg_1236[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_14_reg_1211(5),
      O => \select_ln1148_5_reg_1236[8]_i_6_n_0\
    );
\select_ln1148_5_reg_1236[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_14_fu_832_p2(9),
      I1 => tmp_8_reg_1206,
      I2 => trunc_ln1148_15_reg_1216(9),
      O => select_ln1148_5_fu_837_p3(9)
    );
\select_ln1148_5_reg_1236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(0),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(0),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(10),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(10),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(11),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(11),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(12),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(12),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1148_5_reg_1236_reg[8]_i_2_n_0\,
      CO(3) => \select_ln1148_5_reg_1236_reg[12]_i_2_n_0\,
      CO(2) => \select_ln1148_5_reg_1236_reg[12]_i_2_n_1\,
      CO(1) => \select_ln1148_5_reg_1236_reg[12]_i_2_n_2\,
      CO(0) => \select_ln1148_5_reg_1236_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_14_fu_832_p2(12 downto 9),
      S(3) => \select_ln1148_5_reg_1236[12]_i_3_n_0\,
      S(2) => \select_ln1148_5_reg_1236[12]_i_4_n_0\,
      S(1) => \select_ln1148_5_reg_1236[12]_i_5_n_0\,
      S(0) => \select_ln1148_5_reg_1236[12]_i_6_n_0\
    );
\select_ln1148_5_reg_1236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(13),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(13),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(14),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(14),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(15),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(15),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1148_5_reg_1236_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_select_ln1148_5_reg_1236_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \select_ln1148_5_reg_1236_reg[15]_i_2_n_2\,
      CO(0) => \select_ln1148_5_reg_1236_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_select_ln1148_5_reg_1236_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_ln1148_14_fu_832_p2(15 downto 13),
      S(3) => '0',
      S(2) => \select_ln1148_5_reg_1236[15]_i_3_n_0\,
      S(1) => \select_ln1148_5_reg_1236[15]_i_4_n_0\,
      S(0) => \select_ln1148_5_reg_1236[15]_i_5_n_0\
    );
\select_ln1148_5_reg_1236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(1),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(1),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(2),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(2),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(3),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(3),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(4),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(4),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln1148_5_reg_1236_reg[4]_i_2_n_0\,
      CO(2) => \select_ln1148_5_reg_1236_reg[4]_i_2_n_1\,
      CO(1) => \select_ln1148_5_reg_1236_reg[4]_i_2_n_2\,
      CO(0) => \select_ln1148_5_reg_1236_reg[4]_i_2_n_3\,
      CYINIT => \select_ln1148_5_reg_1236[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_14_fu_832_p2(4 downto 1),
      S(3) => \select_ln1148_5_reg_1236[4]_i_4_n_0\,
      S(2) => \select_ln1148_5_reg_1236[4]_i_5_n_0\,
      S(1) => \select_ln1148_5_reg_1236[4]_i_6_n_0\,
      S(0) => \select_ln1148_5_reg_1236[4]_i_7_n_0\
    );
\select_ln1148_5_reg_1236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(5),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(5),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(6),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(6),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(7),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(7),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(8),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(8),
      R => '0'
    );
\select_ln1148_5_reg_1236_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1148_5_reg_1236_reg[4]_i_2_n_0\,
      CO(3) => \select_ln1148_5_reg_1236_reg[8]_i_2_n_0\,
      CO(2) => \select_ln1148_5_reg_1236_reg[8]_i_2_n_1\,
      CO(1) => \select_ln1148_5_reg_1236_reg[8]_i_2_n_2\,
      CO(0) => \select_ln1148_5_reg_1236_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_14_fu_832_p2(8 downto 5),
      S(3) => \select_ln1148_5_reg_1236[8]_i_3_n_0\,
      S(2) => \select_ln1148_5_reg_1236[8]_i_4_n_0\,
      S(1) => \select_ln1148_5_reg_1236[8]_i_5_n_0\,
      S(0) => \select_ln1148_5_reg_1236[8]_i_6_n_0\
    );
\select_ln1148_5_reg_1236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_5_fu_837_p3(9),
      Q => \select_ln1148_5_reg_1236_reg[15]_0\(9),
      R => '0'
    );
\select_ln1148_reg_1231[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(0),
      I1 => tmp_7_reg_1191,
      I2 => trunc_ln1148_13_reg_1201(0),
      O => select_ln1148_fu_822_p3(0)
    );
\select_ln1148_reg_1231[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_12_fu_817_p2(10),
      I1 => tmp_7_reg_1191,
      I2 => trunc_ln1148_13_reg_1201(10),
      O => select_ln1148_fu_822_p3(10)
    );
\select_ln1148_reg_1231[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_12_fu_817_p2(11),
      I1 => tmp_7_reg_1191,
      I2 => trunc_ln1148_13_reg_1201(11),
      O => select_ln1148_fu_822_p3(11)
    );
\select_ln1148_reg_1231[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_12_fu_817_p2(12),
      I1 => tmp_7_reg_1191,
      I2 => trunc_ln1148_13_reg_1201(12),
      O => select_ln1148_fu_822_p3(12)
    );
\select_ln1148_reg_1231[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(12),
      O => \select_ln1148_reg_1231[12]_i_3_n_0\
    );
\select_ln1148_reg_1231[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(11),
      O => \select_ln1148_reg_1231[12]_i_4_n_0\
    );
\select_ln1148_reg_1231[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(10),
      O => \select_ln1148_reg_1231[12]_i_5_n_0\
    );
\select_ln1148_reg_1231[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(9),
      O => \select_ln1148_reg_1231[12]_i_6_n_0\
    );
\select_ln1148_reg_1231[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_12_fu_817_p2(13),
      I1 => tmp_7_reg_1191,
      I2 => trunc_ln1148_13_reg_1201(13),
      O => select_ln1148_fu_822_p3(13)
    );
\select_ln1148_reg_1231[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_7_reg_1191,
      I1 => sub_ln1148_12_fu_817_p2(14),
      O => select_ln1148_fu_822_p3(14)
    );
\select_ln1148_reg_1231[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_7_reg_1191,
      I1 => sub_ln1148_12_fu_817_p2(15),
      O => select_ln1148_fu_822_p3(15)
    );
\select_ln1148_reg_1231[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(15),
      O => \select_ln1148_reg_1231[15]_i_3_n_0\
    );
\select_ln1148_reg_1231[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(14),
      O => \select_ln1148_reg_1231[15]_i_4_n_0\
    );
\select_ln1148_reg_1231[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(13),
      O => \select_ln1148_reg_1231[15]_i_5_n_0\
    );
\select_ln1148_reg_1231[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_12_fu_817_p2(1),
      I1 => tmp_7_reg_1191,
      I2 => trunc_ln1148_13_reg_1201(1),
      O => select_ln1148_fu_822_p3(1)
    );
\select_ln1148_reg_1231[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_12_fu_817_p2(2),
      I1 => tmp_7_reg_1191,
      I2 => trunc_ln1148_13_reg_1201(2),
      O => select_ln1148_fu_822_p3(2)
    );
\select_ln1148_reg_1231[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_12_fu_817_p2(3),
      I1 => tmp_7_reg_1191,
      I2 => trunc_ln1148_13_reg_1201(3),
      O => select_ln1148_fu_822_p3(3)
    );
\select_ln1148_reg_1231[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_12_fu_817_p2(4),
      I1 => tmp_7_reg_1191,
      I2 => trunc_ln1148_13_reg_1201(4),
      O => select_ln1148_fu_822_p3(4)
    );
\select_ln1148_reg_1231[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(0),
      O => \select_ln1148_reg_1231[4]_i_3_n_0\
    );
\select_ln1148_reg_1231[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(4),
      O => \select_ln1148_reg_1231[4]_i_4_n_0\
    );
\select_ln1148_reg_1231[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(3),
      O => \select_ln1148_reg_1231[4]_i_5_n_0\
    );
\select_ln1148_reg_1231[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(2),
      O => \select_ln1148_reg_1231[4]_i_6_n_0\
    );
\select_ln1148_reg_1231[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(1),
      O => \select_ln1148_reg_1231[4]_i_7_n_0\
    );
\select_ln1148_reg_1231[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_12_fu_817_p2(5),
      I1 => tmp_7_reg_1191,
      I2 => trunc_ln1148_13_reg_1201(5),
      O => select_ln1148_fu_822_p3(5)
    );
\select_ln1148_reg_1231[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_12_fu_817_p2(6),
      I1 => tmp_7_reg_1191,
      I2 => trunc_ln1148_13_reg_1201(6),
      O => select_ln1148_fu_822_p3(6)
    );
\select_ln1148_reg_1231[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_12_fu_817_p2(7),
      I1 => tmp_7_reg_1191,
      I2 => trunc_ln1148_13_reg_1201(7),
      O => select_ln1148_fu_822_p3(7)
    );
\select_ln1148_reg_1231[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_12_fu_817_p2(8),
      I1 => tmp_7_reg_1191,
      I2 => trunc_ln1148_13_reg_1201(8),
      O => select_ln1148_fu_822_p3(8)
    );
\select_ln1148_reg_1231[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(8),
      O => \select_ln1148_reg_1231[8]_i_3_n_0\
    );
\select_ln1148_reg_1231[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(7),
      O => \select_ln1148_reg_1231[8]_i_4_n_0\
    );
\select_ln1148_reg_1231[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(6),
      O => \select_ln1148_reg_1231[8]_i_5_n_0\
    );
\select_ln1148_reg_1231[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_12_reg_1196(5),
      O => \select_ln1148_reg_1231[8]_i_6_n_0\
    );
\select_ln1148_reg_1231[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_12_fu_817_p2(9),
      I1 => tmp_7_reg_1191,
      I2 => trunc_ln1148_13_reg_1201(9),
      O => select_ln1148_fu_822_p3(9)
    );
\select_ln1148_reg_1231_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(0),
      Q => \select_ln1148_reg_1231_reg[15]_0\(0),
      R => '0'
    );
\select_ln1148_reg_1231_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(10),
      Q => \select_ln1148_reg_1231_reg[15]_0\(10),
      R => '0'
    );
\select_ln1148_reg_1231_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(11),
      Q => \select_ln1148_reg_1231_reg[15]_0\(11),
      R => '0'
    );
\select_ln1148_reg_1231_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(12),
      Q => \select_ln1148_reg_1231_reg[15]_0\(12),
      R => '0'
    );
\select_ln1148_reg_1231_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1148_reg_1231_reg[8]_i_2_n_0\,
      CO(3) => \select_ln1148_reg_1231_reg[12]_i_2_n_0\,
      CO(2) => \select_ln1148_reg_1231_reg[12]_i_2_n_1\,
      CO(1) => \select_ln1148_reg_1231_reg[12]_i_2_n_2\,
      CO(0) => \select_ln1148_reg_1231_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_12_fu_817_p2(12 downto 9),
      S(3) => \select_ln1148_reg_1231[12]_i_3_n_0\,
      S(2) => \select_ln1148_reg_1231[12]_i_4_n_0\,
      S(1) => \select_ln1148_reg_1231[12]_i_5_n_0\,
      S(0) => \select_ln1148_reg_1231[12]_i_6_n_0\
    );
\select_ln1148_reg_1231_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(13),
      Q => \select_ln1148_reg_1231_reg[15]_0\(13),
      R => '0'
    );
\select_ln1148_reg_1231_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(14),
      Q => \select_ln1148_reg_1231_reg[15]_0\(14),
      R => '0'
    );
\select_ln1148_reg_1231_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(15),
      Q => \select_ln1148_reg_1231_reg[15]_0\(15),
      R => '0'
    );
\select_ln1148_reg_1231_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1148_reg_1231_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_select_ln1148_reg_1231_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \select_ln1148_reg_1231_reg[15]_i_2_n_2\,
      CO(0) => \select_ln1148_reg_1231_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_select_ln1148_reg_1231_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_ln1148_12_fu_817_p2(15 downto 13),
      S(3) => '0',
      S(2) => \select_ln1148_reg_1231[15]_i_3_n_0\,
      S(1) => \select_ln1148_reg_1231[15]_i_4_n_0\,
      S(0) => \select_ln1148_reg_1231[15]_i_5_n_0\
    );
\select_ln1148_reg_1231_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(1),
      Q => \select_ln1148_reg_1231_reg[15]_0\(1),
      R => '0'
    );
\select_ln1148_reg_1231_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(2),
      Q => \select_ln1148_reg_1231_reg[15]_0\(2),
      R => '0'
    );
\select_ln1148_reg_1231_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(3),
      Q => \select_ln1148_reg_1231_reg[15]_0\(3),
      R => '0'
    );
\select_ln1148_reg_1231_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(4),
      Q => \select_ln1148_reg_1231_reg[15]_0\(4),
      R => '0'
    );
\select_ln1148_reg_1231_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln1148_reg_1231_reg[4]_i_2_n_0\,
      CO(2) => \select_ln1148_reg_1231_reg[4]_i_2_n_1\,
      CO(1) => \select_ln1148_reg_1231_reg[4]_i_2_n_2\,
      CO(0) => \select_ln1148_reg_1231_reg[4]_i_2_n_3\,
      CYINIT => \select_ln1148_reg_1231[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_12_fu_817_p2(4 downto 1),
      S(3) => \select_ln1148_reg_1231[4]_i_4_n_0\,
      S(2) => \select_ln1148_reg_1231[4]_i_5_n_0\,
      S(1) => \select_ln1148_reg_1231[4]_i_6_n_0\,
      S(0) => \select_ln1148_reg_1231[4]_i_7_n_0\
    );
\select_ln1148_reg_1231_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(5),
      Q => \select_ln1148_reg_1231_reg[15]_0\(5),
      R => '0'
    );
\select_ln1148_reg_1231_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(6),
      Q => \select_ln1148_reg_1231_reg[15]_0\(6),
      R => '0'
    );
\select_ln1148_reg_1231_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(7),
      Q => \select_ln1148_reg_1231_reg[15]_0\(7),
      R => '0'
    );
\select_ln1148_reg_1231_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(8),
      Q => \select_ln1148_reg_1231_reg[15]_0\(8),
      R => '0'
    );
\select_ln1148_reg_1231_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1148_reg_1231_reg[4]_i_2_n_0\,
      CO(3) => \select_ln1148_reg_1231_reg[8]_i_2_n_0\,
      CO(2) => \select_ln1148_reg_1231_reg[8]_i_2_n_1\,
      CO(1) => \select_ln1148_reg_1231_reg[8]_i_2_n_2\,
      CO(0) => \select_ln1148_reg_1231_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_12_fu_817_p2(8 downto 5),
      S(3) => \select_ln1148_reg_1231[8]_i_3_n_0\,
      S(2) => \select_ln1148_reg_1231[8]_i_4_n_0\,
      S(1) => \select_ln1148_reg_1231[8]_i_5_n_0\,
      S(0) => \select_ln1148_reg_1231[8]_i_6_n_0\
    );
\select_ln1148_reg_1231_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => select_ln1148_fu_822_p3(9),
      Q => \select_ln1148_reg_1231_reg[15]_0\(9),
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(1),
      I1 => start_once_reg_reg_0,
      I2 => \^start_once_reg\,
      O => start_once_reg_i_1_n_0
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_0,
      Q => \^start_once_reg\,
      R => SS(0)
    );
\sub_ln111_reg_980[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln111_reg_941(0),
      I1 => trunc_ln111_reg_941(1),
      O => \sub_ln111_reg_980[1]_i_1_n_0\
    );
\sub_ln111_reg_980[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => trunc_ln111_reg_941(1),
      I1 => trunc_ln111_reg_941(0),
      I2 => trunc_ln111_reg_941(2),
      O => \sub_ln111_reg_980[2]_i_1_n_0\
    );
\sub_ln111_reg_980[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => trunc_ln111_reg_941(2),
      I1 => trunc_ln111_reg_941(0),
      I2 => trunc_ln111_reg_941(1),
      I3 => trunc_ln111_reg_941(3),
      O => \sub_ln111_reg_980[3]_i_1_n_0\
    );
\sub_ln111_reg_980[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => trunc_ln111_reg_941(3),
      I1 => trunc_ln111_reg_941(1),
      I2 => trunc_ln111_reg_941(0),
      I3 => trunc_ln111_reg_941(2),
      I4 => trunc_ln111_reg_941(4),
      O => \sub_ln111_reg_980[4]_i_1_n_0\
    );
\sub_ln111_reg_980[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => trunc_ln111_reg_941(4),
      I1 => trunc_ln111_reg_941(2),
      I2 => trunc_ln111_reg_941(0),
      I3 => trunc_ln111_reg_941(1),
      I4 => trunc_ln111_reg_941(3),
      I5 => trunc_ln111_reg_941(5),
      O => \sub_ln111_reg_980[5]_i_1_n_0\
    );
\sub_ln111_reg_980[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln111_reg_980[7]_i_2_n_0\,
      I1 => trunc_ln111_reg_941(6),
      O => \sub_ln111_reg_980[6]_i_1_n_0\
    );
\sub_ln111_reg_980[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => trunc_ln111_reg_941(6),
      I1 => \sub_ln111_reg_980[7]_i_2_n_0\,
      I2 => trunc_ln111_reg_941(7),
      O => \sub_ln111_reg_980[7]_i_1_n_0\
    );
\sub_ln111_reg_980[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln111_reg_941(4),
      I1 => trunc_ln111_reg_941(2),
      I2 => trunc_ln111_reg_941(0),
      I3 => trunc_ln111_reg_941(1),
      I4 => trunc_ln111_reg_941(3),
      I5 => trunc_ln111_reg_941(5),
      O => \sub_ln111_reg_980[7]_i_2_n_0\
    );
\sub_ln111_reg_980_pp0_iter12_reg_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sub_ln111_reg_980(0),
      Q => \sub_ln111_reg_980_pp0_iter12_reg_reg[0]_srl9_n_0\
    );
\sub_ln111_reg_980_pp0_iter12_reg_reg[1]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sub_ln111_reg_980(1),
      Q => \sub_ln111_reg_980_pp0_iter12_reg_reg[1]_srl9_n_0\
    );
\sub_ln111_reg_980_pp0_iter12_reg_reg[2]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sub_ln111_reg_980(2),
      Q => \sub_ln111_reg_980_pp0_iter12_reg_reg[2]_srl9_n_0\
    );
\sub_ln111_reg_980_pp0_iter12_reg_reg[3]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sub_ln111_reg_980(3),
      Q => \sub_ln111_reg_980_pp0_iter12_reg_reg[3]_srl9_n_0\
    );
\sub_ln111_reg_980_pp0_iter12_reg_reg[4]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sub_ln111_reg_980(4),
      Q => \sub_ln111_reg_980_pp0_iter12_reg_reg[4]_srl9_n_0\
    );
\sub_ln111_reg_980_pp0_iter12_reg_reg[5]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sub_ln111_reg_980(5),
      Q => \sub_ln111_reg_980_pp0_iter12_reg_reg[5]_srl9_n_0\
    );
\sub_ln111_reg_980_pp0_iter12_reg_reg[6]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sub_ln111_reg_980(6),
      Q => \sub_ln111_reg_980_pp0_iter12_reg_reg[6]_srl9_n_0\
    );
\sub_ln111_reg_980_pp0_iter12_reg_reg[7]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sub_ln111_reg_980(7),
      Q => \sub_ln111_reg_980_pp0_iter12_reg_reg[7]_srl9_n_0\
    );
\sub_ln111_reg_980_pp0_iter13_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln111_reg_980_pp0_iter12_reg_reg[0]_srl9_n_0\,
      Q => ADDRARDADDR(0),
      R => '0'
    );
\sub_ln111_reg_980_pp0_iter13_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln111_reg_980_pp0_iter12_reg_reg[1]_srl9_n_0\,
      Q => ADDRARDADDR(1),
      R => '0'
    );
\sub_ln111_reg_980_pp0_iter13_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln111_reg_980_pp0_iter12_reg_reg[2]_srl9_n_0\,
      Q => ADDRARDADDR(2),
      R => '0'
    );
\sub_ln111_reg_980_pp0_iter13_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln111_reg_980_pp0_iter12_reg_reg[3]_srl9_n_0\,
      Q => ADDRARDADDR(3),
      R => '0'
    );
\sub_ln111_reg_980_pp0_iter13_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln111_reg_980_pp0_iter12_reg_reg[4]_srl9_n_0\,
      Q => ADDRARDADDR(4),
      R => '0'
    );
\sub_ln111_reg_980_pp0_iter13_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln111_reg_980_pp0_iter12_reg_reg[5]_srl9_n_0\,
      Q => ADDRARDADDR(5),
      R => '0'
    );
\sub_ln111_reg_980_pp0_iter13_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln111_reg_980_pp0_iter12_reg_reg[6]_srl9_n_0\,
      Q => ADDRARDADDR(6),
      R => '0'
    );
\sub_ln111_reg_980_pp0_iter13_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln111_reg_980_pp0_iter12_reg_reg[7]_srl9_n_0\,
      Q => ADDRARDADDR(7),
      R => '0'
    );
\sub_ln111_reg_980_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => trunc_ln111_reg_941(0),
      Q => sub_ln111_reg_980(0),
      R => '0'
    );
\sub_ln111_reg_980_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sub_ln111_reg_980[1]_i_1_n_0\,
      Q => sub_ln111_reg_980(1),
      R => '0'
    );
\sub_ln111_reg_980_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sub_ln111_reg_980[2]_i_1_n_0\,
      Q => sub_ln111_reg_980(2),
      R => '0'
    );
\sub_ln111_reg_980_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sub_ln111_reg_980[3]_i_1_n_0\,
      Q => sub_ln111_reg_980(3),
      R => '0'
    );
\sub_ln111_reg_980_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sub_ln111_reg_980[4]_i_1_n_0\,
      Q => sub_ln111_reg_980(4),
      R => '0'
    );
\sub_ln111_reg_980_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sub_ln111_reg_980[5]_i_1_n_0\,
      Q => sub_ln111_reg_980(5),
      R => '0'
    );
\sub_ln111_reg_980_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sub_ln111_reg_980[6]_i_1_n_0\,
      Q => sub_ln111_reg_980(6),
      R => '0'
    );
\sub_ln111_reg_980_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sub_ln111_reg_980[7]_i_1_n_0\,
      Q => sub_ln111_reg_980(7),
      R => '0'
    );
sub_ln1148_2_fu_473_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln1148_2_fu_473_p2_carry_n_0,
      CO(2) => sub_ln1148_2_fu_473_p2_carry_n_1,
      CO(1) => sub_ln1148_2_fu_473_p2_carry_n_2,
      CO(0) => sub_ln1148_2_fu_473_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => sub_ln1148_2_fu_473_p2(3 downto 1),
      O(0) => NLW_sub_ln1148_2_fu_473_p2_carry_O_UNCONNECTED(0),
      S(3) => sub_ln1148_2_fu_473_p2_carry_i_1_n_0,
      S(2) => sub_ln1148_2_fu_473_p2_carry_i_2_n_0,
      S(1) => sub_ln1148_2_fu_473_p2_carry_i_3_n_0,
      S(0) => ret_V_1_reg_1005(0)
    );
\sub_ln1148_2_fu_473_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln1148_2_fu_473_p2_carry_n_0,
      CO(3) => \sub_ln1148_2_fu_473_p2_carry__0_n_0\,
      CO(2) => \sub_ln1148_2_fu_473_p2_carry__0_n_1\,
      CO(1) => \sub_ln1148_2_fu_473_p2_carry__0_n_2\,
      CO(0) => \sub_ln1148_2_fu_473_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_2_fu_473_p2(7 downto 4),
      S(3) => \sub_ln1148_2_fu_473_p2_carry__0_i_1_n_0\,
      S(2) => \sub_ln1148_2_fu_473_p2_carry__0_i_2_n_0\,
      S(1) => \sub_ln1148_2_fu_473_p2_carry__0_i_3_n_0\,
      S(0) => \sub_ln1148_2_fu_473_p2_carry__0_i_4_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(7),
      O => \sub_ln1148_2_fu_473_p2_carry__0_i_1_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(6),
      O => \sub_ln1148_2_fu_473_p2_carry__0_i_2_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(5),
      O => \sub_ln1148_2_fu_473_p2_carry__0_i_3_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(4),
      O => \sub_ln1148_2_fu_473_p2_carry__0_i_4_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1148_2_fu_473_p2_carry__0_n_0\,
      CO(3) => \sub_ln1148_2_fu_473_p2_carry__1_n_0\,
      CO(2) => \sub_ln1148_2_fu_473_p2_carry__1_n_1\,
      CO(1) => \sub_ln1148_2_fu_473_p2_carry__1_n_2\,
      CO(0) => \sub_ln1148_2_fu_473_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_2_fu_473_p2(11 downto 8),
      S(3) => \sub_ln1148_2_fu_473_p2_carry__1_i_1_n_0\,
      S(2) => \sub_ln1148_2_fu_473_p2_carry__1_i_2_n_0\,
      S(1) => \sub_ln1148_2_fu_473_p2_carry__1_i_3_n_0\,
      S(0) => \sub_ln1148_2_fu_473_p2_carry__1_i_4_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(11),
      O => \sub_ln1148_2_fu_473_p2_carry__1_i_1_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(10),
      O => \sub_ln1148_2_fu_473_p2_carry__1_i_2_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(9),
      O => \sub_ln1148_2_fu_473_p2_carry__1_i_3_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(8),
      O => \sub_ln1148_2_fu_473_p2_carry__1_i_4_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1148_2_fu_473_p2_carry__1_n_0\,
      CO(3) => \sub_ln1148_2_fu_473_p2_carry__2_n_0\,
      CO(2) => \sub_ln1148_2_fu_473_p2_carry__2_n_1\,
      CO(1) => \sub_ln1148_2_fu_473_p2_carry__2_n_2\,
      CO(0) => \sub_ln1148_2_fu_473_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_2_fu_473_p2(15 downto 12),
      S(3) => \sub_ln1148_2_fu_473_p2_carry__2_i_1_n_0\,
      S(2) => \sub_ln1148_2_fu_473_p2_carry__2_i_2_n_0\,
      S(1) => \sub_ln1148_2_fu_473_p2_carry__2_i_3_n_0\,
      S(0) => \sub_ln1148_2_fu_473_p2_carry__2_i_4_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(15),
      O => \sub_ln1148_2_fu_473_p2_carry__2_i_1_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(14),
      O => \sub_ln1148_2_fu_473_p2_carry__2_i_2_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(13),
      O => \sub_ln1148_2_fu_473_p2_carry__2_i_3_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(12),
      O => \sub_ln1148_2_fu_473_p2_carry__2_i_4_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1148_2_fu_473_p2_carry__2_n_0\,
      CO(3 downto 0) => \NLW_sub_ln1148_2_fu_473_p2_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_ln1148_2_fu_473_p2_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_ln1148_2_fu_473_p2(16),
      S(3 downto 1) => B"000",
      S(0) => \sub_ln1148_2_fu_473_p2_carry__3_i_1_n_0\
    );
\sub_ln1148_2_fu_473_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_5_reg_1020(15),
      O => \sub_ln1148_2_fu_473_p2_carry__3_i_1_n_0\
    );
sub_ln1148_2_fu_473_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(3),
      O => sub_ln1148_2_fu_473_p2_carry_i_1_n_0
    );
sub_ln1148_2_fu_473_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(2),
      O => sub_ln1148_2_fu_473_p2_carry_i_2_n_0
    );
sub_ln1148_2_fu_473_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_1_reg_1005(1),
      O => sub_ln1148_2_fu_473_p2_carry_i_3_n_0
    );
sub_ln1148_5_fu_525_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln1148_5_fu_525_p2_carry_n_0,
      CO(2) => sub_ln1148_5_fu_525_p2_carry_n_1,
      CO(1) => sub_ln1148_5_fu_525_p2_carry_n_2,
      CO(0) => sub_ln1148_5_fu_525_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => sub_ln1148_5_fu_525_p2(3 downto 1),
      O(0) => NLW_sub_ln1148_5_fu_525_p2_carry_O_UNCONNECTED(0),
      S(3) => sub_ln1148_5_fu_525_p2_carry_i_1_n_0,
      S(2) => sub_ln1148_5_fu_525_p2_carry_i_2_n_0,
      S(1) => sub_ln1148_5_fu_525_p2_carry_i_3_n_0,
      S(0) => ret_V_3_reg_990(0)
    );
\sub_ln1148_5_fu_525_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln1148_5_fu_525_p2_carry_n_0,
      CO(3) => \sub_ln1148_5_fu_525_p2_carry__0_n_0\,
      CO(2) => \sub_ln1148_5_fu_525_p2_carry__0_n_1\,
      CO(1) => \sub_ln1148_5_fu_525_p2_carry__0_n_2\,
      CO(0) => \sub_ln1148_5_fu_525_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_5_fu_525_p2(7 downto 4),
      S(3) => \sub_ln1148_5_fu_525_p2_carry__0_i_1_n_0\,
      S(2) => \sub_ln1148_5_fu_525_p2_carry__0_i_2_n_0\,
      S(1) => \sub_ln1148_5_fu_525_p2_carry__0_i_3_n_0\,
      S(0) => \sub_ln1148_5_fu_525_p2_carry__0_i_4_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(7),
      O => \sub_ln1148_5_fu_525_p2_carry__0_i_1_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(6),
      O => \sub_ln1148_5_fu_525_p2_carry__0_i_2_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(5),
      O => \sub_ln1148_5_fu_525_p2_carry__0_i_3_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(4),
      O => \sub_ln1148_5_fu_525_p2_carry__0_i_4_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1148_5_fu_525_p2_carry__0_n_0\,
      CO(3) => \sub_ln1148_5_fu_525_p2_carry__1_n_0\,
      CO(2) => \sub_ln1148_5_fu_525_p2_carry__1_n_1\,
      CO(1) => \sub_ln1148_5_fu_525_p2_carry__1_n_2\,
      CO(0) => \sub_ln1148_5_fu_525_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_5_fu_525_p2(11 downto 8),
      S(3) => \sub_ln1148_5_fu_525_p2_carry__1_i_1_n_0\,
      S(2) => \sub_ln1148_5_fu_525_p2_carry__1_i_2_n_0\,
      S(1) => \sub_ln1148_5_fu_525_p2_carry__1_i_3_n_0\,
      S(0) => \sub_ln1148_5_fu_525_p2_carry__1_i_4_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(11),
      O => \sub_ln1148_5_fu_525_p2_carry__1_i_1_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(10),
      O => \sub_ln1148_5_fu_525_p2_carry__1_i_2_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(9),
      O => \sub_ln1148_5_fu_525_p2_carry__1_i_3_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(8),
      O => \sub_ln1148_5_fu_525_p2_carry__1_i_4_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1148_5_fu_525_p2_carry__1_n_0\,
      CO(3) => \sub_ln1148_5_fu_525_p2_carry__2_n_0\,
      CO(2) => \sub_ln1148_5_fu_525_p2_carry__2_n_1\,
      CO(1) => \sub_ln1148_5_fu_525_p2_carry__2_n_2\,
      CO(0) => \sub_ln1148_5_fu_525_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_5_fu_525_p2(15 downto 12),
      S(3) => \sub_ln1148_5_fu_525_p2_carry__2_i_1_n_0\,
      S(2) => \sub_ln1148_5_fu_525_p2_carry__2_i_2_n_0\,
      S(1) => \sub_ln1148_5_fu_525_p2_carry__2_i_3_n_0\,
      S(0) => \sub_ln1148_5_fu_525_p2_carry__2_i_4_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(15),
      O => \sub_ln1148_5_fu_525_p2_carry__2_i_1_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(14),
      O => \sub_ln1148_5_fu_525_p2_carry__2_i_2_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(13),
      O => \sub_ln1148_5_fu_525_p2_carry__2_i_3_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(12),
      O => \sub_ln1148_5_fu_525_p2_carry__2_i_4_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1148_5_fu_525_p2_carry__2_n_0\,
      CO(3 downto 0) => \NLW_sub_ln1148_5_fu_525_p2_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_ln1148_5_fu_525_p2_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_ln1148_5_fu_525_p2(16),
      S(3 downto 1) => B"000",
      S(0) => \sub_ln1148_5_fu_525_p2_carry__3_i_1_n_0\
    );
\sub_ln1148_5_fu_525_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_3_reg_1035(15),
      O => \sub_ln1148_5_fu_525_p2_carry__3_i_1_n_0\
    );
sub_ln1148_5_fu_525_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(3),
      O => sub_ln1148_5_fu_525_p2_carry_i_1_n_0
    );
sub_ln1148_5_fu_525_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(2),
      O => sub_ln1148_5_fu_525_p2_carry_i_2_n_0
    );
sub_ln1148_5_fu_525_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_3_reg_990(1),
      O => sub_ln1148_5_fu_525_p2_carry_i_3_n_0
    );
sub_ln1148_fu_454_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln1148_fu_454_p2_carry_n_0,
      CO(2) => sub_ln1148_fu_454_p2_carry_n_1,
      CO(1) => sub_ln1148_fu_454_p2_carry_n_2,
      CO(0) => sub_ln1148_fu_454_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => sub_ln1148_fu_454_p2(3 downto 1),
      O(0) => NLW_sub_ln1148_fu_454_p2_carry_O_UNCONNECTED(0),
      S(3) => sub_ln1148_fu_454_p2_carry_i_1_n_0,
      S(2) => sub_ln1148_fu_454_p2_carry_i_2_n_0,
      S(1) => sub_ln1148_fu_454_p2_carry_i_3_n_0,
      S(0) => ret_V_reg_985(0)
    );
\sub_ln1148_fu_454_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln1148_fu_454_p2_carry_n_0,
      CO(3) => \sub_ln1148_fu_454_p2_carry__0_n_0\,
      CO(2) => \sub_ln1148_fu_454_p2_carry__0_n_1\,
      CO(1) => \sub_ln1148_fu_454_p2_carry__0_n_2\,
      CO(0) => \sub_ln1148_fu_454_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_fu_454_p2(7 downto 4),
      S(3) => \sub_ln1148_fu_454_p2_carry__0_i_1_n_0\,
      S(2) => \sub_ln1148_fu_454_p2_carry__0_i_2_n_0\,
      S(1) => \sub_ln1148_fu_454_p2_carry__0_i_3_n_0\,
      S(0) => \sub_ln1148_fu_454_p2_carry__0_i_4_n_0\
    );
\sub_ln1148_fu_454_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(7),
      O => \sub_ln1148_fu_454_p2_carry__0_i_1_n_0\
    );
\sub_ln1148_fu_454_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(6),
      O => \sub_ln1148_fu_454_p2_carry__0_i_2_n_0\
    );
\sub_ln1148_fu_454_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(5),
      O => \sub_ln1148_fu_454_p2_carry__0_i_3_n_0\
    );
\sub_ln1148_fu_454_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(4),
      O => \sub_ln1148_fu_454_p2_carry__0_i_4_n_0\
    );
\sub_ln1148_fu_454_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1148_fu_454_p2_carry__0_n_0\,
      CO(3) => \sub_ln1148_fu_454_p2_carry__1_n_0\,
      CO(2) => \sub_ln1148_fu_454_p2_carry__1_n_1\,
      CO(1) => \sub_ln1148_fu_454_p2_carry__1_n_2\,
      CO(0) => \sub_ln1148_fu_454_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_fu_454_p2(11 downto 8),
      S(3) => \sub_ln1148_fu_454_p2_carry__1_i_1_n_0\,
      S(2) => \sub_ln1148_fu_454_p2_carry__1_i_2_n_0\,
      S(1) => \sub_ln1148_fu_454_p2_carry__1_i_3_n_0\,
      S(0) => \sub_ln1148_fu_454_p2_carry__1_i_4_n_0\
    );
\sub_ln1148_fu_454_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(11),
      O => \sub_ln1148_fu_454_p2_carry__1_i_1_n_0\
    );
\sub_ln1148_fu_454_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(10),
      O => \sub_ln1148_fu_454_p2_carry__1_i_2_n_0\
    );
\sub_ln1148_fu_454_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(9),
      O => \sub_ln1148_fu_454_p2_carry__1_i_3_n_0\
    );
\sub_ln1148_fu_454_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(8),
      O => \sub_ln1148_fu_454_p2_carry__1_i_4_n_0\
    );
\sub_ln1148_fu_454_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1148_fu_454_p2_carry__1_n_0\,
      CO(3) => \sub_ln1148_fu_454_p2_carry__2_n_0\,
      CO(2) => \sub_ln1148_fu_454_p2_carry__2_n_1\,
      CO(1) => \sub_ln1148_fu_454_p2_carry__2_n_2\,
      CO(0) => \sub_ln1148_fu_454_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_fu_454_p2(15 downto 12),
      S(3) => \sub_ln1148_fu_454_p2_carry__2_i_1_n_0\,
      S(2) => \sub_ln1148_fu_454_p2_carry__2_i_2_n_0\,
      S(1) => \sub_ln1148_fu_454_p2_carry__2_i_3_n_0\,
      S(0) => \sub_ln1148_fu_454_p2_carry__2_i_4_n_0\
    );
\sub_ln1148_fu_454_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(15),
      O => \sub_ln1148_fu_454_p2_carry__2_i_1_n_0\
    );
\sub_ln1148_fu_454_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(14),
      O => \sub_ln1148_fu_454_p2_carry__2_i_2_n_0\
    );
\sub_ln1148_fu_454_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(13),
      O => \sub_ln1148_fu_454_p2_carry__2_i_3_n_0\
    );
\sub_ln1148_fu_454_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(12),
      O => \sub_ln1148_fu_454_p2_carry__2_i_4_n_0\
    );
\sub_ln1148_fu_454_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1148_fu_454_p2_carry__2_n_0\,
      CO(3 downto 0) => \NLW_sub_ln1148_fu_454_p2_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_ln1148_fu_454_p2_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_ln1148_fu_454_p2(16),
      S(3 downto 1) => B"000",
      S(0) => \sub_ln1148_fu_454_p2_carry__3_i_1_n_0\
    );
\sub_ln1148_fu_454_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_2_reg_1000(15),
      O => \sub_ln1148_fu_454_p2_carry__3_i_1_n_0\
    );
sub_ln1148_fu_454_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(3),
      O => sub_ln1148_fu_454_p2_carry_i_1_n_0
    );
sub_ln1148_fu_454_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(2),
      O => sub_ln1148_fu_454_p2_carry_i_2_n_0
    );
sub_ln1148_fu_454_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_V_reg_985(1),
      O => sub_ln1148_fu_454_p2_carry_i_3_n_0
    );
\sub_ln96_reg_896[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \i2_0_i_reg_246_reg_n_0_[0]\,
      I1 => icmp_ln87_reg_883,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => i_reg_887_reg(0),
      O => trunc_ln96_fu_312_p1(0)
    );
\sub_ln96_reg_896[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \i2_0_i_reg_246_reg_n_0_[0]\,
      I1 => i_reg_887_reg(0),
      I2 => \i2_0_i_reg_246_reg_n_0_[1]\,
      I3 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I4 => i_reg_887_reg(1),
      O => \sub_ln96_reg_896[1]_i_1_n_0\
    );
\sub_ln96_reg_896[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AF303050AFCFCF"
    )
        port map (
      I0 => i_reg_887_reg(1),
      I1 => \i2_0_i_reg_246_reg_n_0_[1]\,
      I2 => i_fu_300_p2(0),
      I3 => i_reg_887_reg(2),
      I4 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I5 => \i2_0_i_reg_246_reg_n_0_[2]\,
      O => \sub_ln96_reg_896[2]_i_1_n_0\
    );
\sub_ln96_reg_896[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303050AFCFCF50AF"
    )
        port map (
      I0 => \i2_0_i_reg_246_reg_n_0_[2]\,
      I1 => i_reg_887_reg(2),
      I2 => \sub_ln96_reg_896[3]_i_2_n_0\,
      I3 => \i2_0_i_reg_246_reg_n_0_[3]\,
      I4 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I5 => i_reg_887_reg(3),
      O => \sub_ln96_reg_896[3]_i_1_n_0\
    );
\sub_ln96_reg_896[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \i2_0_i_reg_246_reg_n_0_[0]\,
      I1 => i_reg_887_reg(0),
      I2 => \i2_0_i_reg_246_reg_n_0_[1]\,
      I3 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I4 => i_reg_887_reg(1),
      O => \sub_ln96_reg_896[3]_i_2_n_0\
    );
\sub_ln96_reg_896[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505030CFAFAF30CF"
    )
        port map (
      I0 => i_reg_887_reg(3),
      I1 => \i2_0_i_reg_246_reg_n_0_[3]\,
      I2 => \sub_ln96_reg_896[4]_i_2_n_0\,
      I3 => \i2_0_i_reg_246_reg_n_0_[4]\,
      I4 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I5 => i_reg_887_reg(4),
      O => \sub_ln96_reg_896[4]_i_1_n_0\
    );
\sub_ln96_reg_896[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050000000503030"
    )
        port map (
      I0 => i_reg_887_reg(1),
      I1 => \i2_0_i_reg_246_reg_n_0_[1]\,
      I2 => i_fu_300_p2(0),
      I3 => i_reg_887_reg(2),
      I4 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I5 => \i2_0_i_reg_246_reg_n_0_[2]\,
      O => \sub_ln96_reg_896[4]_i_2_n_0\
    );
\sub_ln96_reg_896[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505030CFAFAF30CF"
    )
        port map (
      I0 => i_reg_887_reg(4),
      I1 => \i2_0_i_reg_246_reg_n_0_[4]\,
      I2 => \sub_ln96_reg_896[5]_i_2_n_0\,
      I3 => \i2_0_i_reg_246_reg_n_0_[5]\,
      I4 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I5 => i_reg_887_reg(5),
      O => \sub_ln96_reg_896[5]_i_1_n_0\
    );
\sub_ln96_reg_896[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044404"
    )
        port map (
      I0 => \sub_ln96_reg_896[6]_i_5_n_0\,
      I1 => i_fu_300_p2(0),
      I2 => \i2_0_i_reg_246_reg_n_0_[1]\,
      I3 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I4 => i_reg_887_reg(1),
      I5 => \sub_ln96_reg_896[6]_i_3_n_0\,
      O => \sub_ln96_reg_896[5]_i_2_n_0\
    );
\sub_ln96_reg_896[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505030CFAFAF30CF"
    )
        port map (
      I0 => i_reg_887_reg(5),
      I1 => \i2_0_i_reg_246_reg_n_0_[5]\,
      I2 => \sub_ln96_reg_896[6]_i_2_n_0\,
      I3 => \i2_0_i_reg_246_reg_n_0_[6]\,
      I4 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I5 => i_reg_887_reg(6),
      O => \sub_ln96_reg_896[6]_i_1_n_0\
    );
\sub_ln96_reg_896[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \sub_ln96_reg_896[6]_i_3_n_0\,
      I1 => \sub_ln96_reg_896[6]_i_4_n_0\,
      I2 => i_fu_300_p2(0),
      I3 => \sub_ln96_reg_896[6]_i_5_n_0\,
      I4 => \sub_ln96_reg_896[6]_i_6_n_0\,
      O => \sub_ln96_reg_896[6]_i_2_n_0\
    );
\sub_ln96_reg_896[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => i_reg_887_reg(3),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln87_reg_883,
      I4 => \i2_0_i_reg_246_reg_n_0_[3]\,
      O => \sub_ln96_reg_896[6]_i_3_n_0\
    );
\sub_ln96_reg_896[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => i_reg_887_reg(1),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln87_reg_883,
      I4 => \i2_0_i_reg_246_reg_n_0_[1]\,
      O => \sub_ln96_reg_896[6]_i_4_n_0\
    );
\sub_ln96_reg_896[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \i2_0_i_reg_246_reg_n_0_[2]\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln87_reg_883,
      I4 => i_reg_887_reg(2),
      O => \sub_ln96_reg_896[6]_i_5_n_0\
    );
\sub_ln96_reg_896[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => i_reg_887_reg(4),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln87_reg_883,
      I4 => \i2_0_i_reg_246_reg_n_0_[4]\,
      O => \sub_ln96_reg_896[6]_i_6_n_0\
    );
\sub_ln96_reg_896[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AAAA"
    )
        port map (
      I0 => \^grp_fu_849_ce\,
      I1 => i_reg_887_reg(7),
      I2 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I3 => \i2_0_i_reg_246_reg_n_0_[7]\,
      I4 => \sub_ln96_reg_896[7]_i_4_n_0\,
      O => sub_ln96_reg_8960
    );
\sub_ln96_reg_896[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => \sub_ln96_reg_896[7]_i_4_n_0\,
      I1 => \i2_0_i_reg_246_reg_n_0_[7]\,
      I2 => icmp_ln87_reg_883,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I5 => i_reg_887_reg(7),
      O => \sub_ln96_reg_896[7]_i_2_n_0\
    );
\sub_ln96_reg_896[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln87_reg_883,
      O => \sub_ln96_reg_896[7]_i_3_n_0\
    );
\sub_ln96_reg_896[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => i_reg_887_reg(5),
      I1 => \i2_0_i_reg_246_reg_n_0_[5]\,
      I2 => \sub_ln96_reg_896[6]_i_2_n_0\,
      I3 => \i2_0_i_reg_246_reg_n_0_[6]\,
      I4 => \sub_ln96_reg_896[7]_i_3_n_0\,
      I5 => i_reg_887_reg(6),
      O => \sub_ln96_reg_896[7]_i_4_n_0\
    );
\sub_ln96_reg_896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln96_reg_8960,
      D => trunc_ln96_fu_312_p1(0),
      Q => \^sub_ln96_reg_896_reg[7]_1\(0),
      R => '0'
    );
\sub_ln96_reg_896_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln96_reg_8960,
      D => \sub_ln96_reg_896[1]_i_1_n_0\,
      Q => \^sub_ln96_reg_896_reg[7]_1\(1),
      R => '0'
    );
\sub_ln96_reg_896_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln96_reg_8960,
      D => \sub_ln96_reg_896[2]_i_1_n_0\,
      Q => \^sub_ln96_reg_896_reg[7]_1\(2),
      R => '0'
    );
\sub_ln96_reg_896_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln96_reg_8960,
      D => \sub_ln96_reg_896[3]_i_1_n_0\,
      Q => \^sub_ln96_reg_896_reg[7]_1\(3),
      R => '0'
    );
\sub_ln96_reg_896_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln96_reg_8960,
      D => \sub_ln96_reg_896[4]_i_1_n_0\,
      Q => \^sub_ln96_reg_896_reg[7]_1\(4),
      R => '0'
    );
\sub_ln96_reg_896_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln96_reg_8960,
      D => \sub_ln96_reg_896[5]_i_1_n_0\,
      Q => \^sub_ln96_reg_896_reg[7]_1\(5),
      R => '0'
    );
\sub_ln96_reg_896_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln96_reg_8960,
      D => \sub_ln96_reg_896[6]_i_1_n_0\,
      Q => \^sub_ln96_reg_896_reg[7]_1\(6),
      R => '0'
    );
\sub_ln96_reg_896_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln96_reg_8960,
      D => \sub_ln96_reg_896[7]_i_2_n_0\,
      Q => \^sub_ln96_reg_896_reg[7]_1\(7),
      R => '0'
    );
\tmp_5_reg_1161_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(15),
      Q => tmp_5_reg_1161,
      R => '0'
    );
\tmp_6_reg_1176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(15),
      Q => tmp_6_reg_1176,
      R => '0'
    );
\tmp_7_reg_1191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(15),
      Q => tmp_7_reg_1191,
      R => '0'
    );
\tmp_8_reg_1206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(15),
      Q => tmp_8_reg_1206,
      R => '0'
    );
\tmp_M_imag_V_reg_1226[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(0),
      I1 => tmp_6_reg_1176,
      I2 => trunc_ln1148_11_reg_1186(0),
      O => tmp_M_imag_V_fu_807_p3(0)
    );
\tmp_M_imag_V_reg_1226[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_10_fu_802_p2(10),
      I1 => tmp_6_reg_1176,
      I2 => trunc_ln1148_11_reg_1186(10),
      O => tmp_M_imag_V_fu_807_p3(10)
    );
\tmp_M_imag_V_reg_1226[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_10_fu_802_p2(11),
      I1 => tmp_6_reg_1176,
      I2 => trunc_ln1148_11_reg_1186(11),
      O => tmp_M_imag_V_fu_807_p3(11)
    );
\tmp_M_imag_V_reg_1226[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_10_fu_802_p2(12),
      I1 => tmp_6_reg_1176,
      I2 => trunc_ln1148_11_reg_1186(12),
      O => tmp_M_imag_V_fu_807_p3(12)
    );
\tmp_M_imag_V_reg_1226[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(12),
      O => \tmp_M_imag_V_reg_1226[12]_i_3_n_0\
    );
\tmp_M_imag_V_reg_1226[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(11),
      O => \tmp_M_imag_V_reg_1226[12]_i_4_n_0\
    );
\tmp_M_imag_V_reg_1226[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(10),
      O => \tmp_M_imag_V_reg_1226[12]_i_5_n_0\
    );
\tmp_M_imag_V_reg_1226[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(9),
      O => \tmp_M_imag_V_reg_1226[12]_i_6_n_0\
    );
\tmp_M_imag_V_reg_1226[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_10_fu_802_p2(13),
      I1 => tmp_6_reg_1176,
      I2 => trunc_ln1148_11_reg_1186(13),
      O => tmp_M_imag_V_fu_807_p3(13)
    );
\tmp_M_imag_V_reg_1226[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_6_reg_1176,
      I1 => sub_ln1148_10_fu_802_p2(14),
      O => tmp_M_imag_V_fu_807_p3(14)
    );
\tmp_M_imag_V_reg_1226[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_6_reg_1176,
      I1 => sub_ln1148_10_fu_802_p2(15),
      O => tmp_M_imag_V_fu_807_p3(15)
    );
\tmp_M_imag_V_reg_1226[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(15),
      O => \tmp_M_imag_V_reg_1226[15]_i_3_n_0\
    );
\tmp_M_imag_V_reg_1226[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(14),
      O => \tmp_M_imag_V_reg_1226[15]_i_4_n_0\
    );
\tmp_M_imag_V_reg_1226[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(13),
      O => \tmp_M_imag_V_reg_1226[15]_i_5_n_0\
    );
\tmp_M_imag_V_reg_1226[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_10_fu_802_p2(1),
      I1 => tmp_6_reg_1176,
      I2 => trunc_ln1148_11_reg_1186(1),
      O => tmp_M_imag_V_fu_807_p3(1)
    );
\tmp_M_imag_V_reg_1226[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_10_fu_802_p2(2),
      I1 => tmp_6_reg_1176,
      I2 => trunc_ln1148_11_reg_1186(2),
      O => tmp_M_imag_V_fu_807_p3(2)
    );
\tmp_M_imag_V_reg_1226[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_10_fu_802_p2(3),
      I1 => tmp_6_reg_1176,
      I2 => trunc_ln1148_11_reg_1186(3),
      O => tmp_M_imag_V_fu_807_p3(3)
    );
\tmp_M_imag_V_reg_1226[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_10_fu_802_p2(4),
      I1 => tmp_6_reg_1176,
      I2 => trunc_ln1148_11_reg_1186(4),
      O => tmp_M_imag_V_fu_807_p3(4)
    );
\tmp_M_imag_V_reg_1226[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(0),
      O => \tmp_M_imag_V_reg_1226[4]_i_3_n_0\
    );
\tmp_M_imag_V_reg_1226[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(4),
      O => \tmp_M_imag_V_reg_1226[4]_i_4_n_0\
    );
\tmp_M_imag_V_reg_1226[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(3),
      O => \tmp_M_imag_V_reg_1226[4]_i_5_n_0\
    );
\tmp_M_imag_V_reg_1226[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(2),
      O => \tmp_M_imag_V_reg_1226[4]_i_6_n_0\
    );
\tmp_M_imag_V_reg_1226[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(1),
      O => \tmp_M_imag_V_reg_1226[4]_i_7_n_0\
    );
\tmp_M_imag_V_reg_1226[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_10_fu_802_p2(5),
      I1 => tmp_6_reg_1176,
      I2 => trunc_ln1148_11_reg_1186(5),
      O => tmp_M_imag_V_fu_807_p3(5)
    );
\tmp_M_imag_V_reg_1226[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_10_fu_802_p2(6),
      I1 => tmp_6_reg_1176,
      I2 => trunc_ln1148_11_reg_1186(6),
      O => tmp_M_imag_V_fu_807_p3(6)
    );
\tmp_M_imag_V_reg_1226[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_10_fu_802_p2(7),
      I1 => tmp_6_reg_1176,
      I2 => trunc_ln1148_11_reg_1186(7),
      O => tmp_M_imag_V_fu_807_p3(7)
    );
\tmp_M_imag_V_reg_1226[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_10_fu_802_p2(8),
      I1 => tmp_6_reg_1176,
      I2 => trunc_ln1148_11_reg_1186(8),
      O => tmp_M_imag_V_fu_807_p3(8)
    );
\tmp_M_imag_V_reg_1226[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(8),
      O => \tmp_M_imag_V_reg_1226[8]_i_3_n_0\
    );
\tmp_M_imag_V_reg_1226[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(7),
      O => \tmp_M_imag_V_reg_1226[8]_i_4_n_0\
    );
\tmp_M_imag_V_reg_1226[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(6),
      O => \tmp_M_imag_V_reg_1226[8]_i_5_n_0\
    );
\tmp_M_imag_V_reg_1226[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_10_reg_1181(5),
      O => \tmp_M_imag_V_reg_1226[8]_i_6_n_0\
    );
\tmp_M_imag_V_reg_1226[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_10_fu_802_p2(9),
      I1 => tmp_6_reg_1176,
      I2 => trunc_ln1148_11_reg_1186(9),
      O => tmp_M_imag_V_fu_807_p3(9)
    );
\tmp_M_imag_V_reg_1226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(0),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(0),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(10),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(10),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(11),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(11),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(12),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(12),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_M_imag_V_reg_1226_reg[8]_i_2_n_0\,
      CO(3) => \tmp_M_imag_V_reg_1226_reg[12]_i_2_n_0\,
      CO(2) => \tmp_M_imag_V_reg_1226_reg[12]_i_2_n_1\,
      CO(1) => \tmp_M_imag_V_reg_1226_reg[12]_i_2_n_2\,
      CO(0) => \tmp_M_imag_V_reg_1226_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_10_fu_802_p2(12 downto 9),
      S(3) => \tmp_M_imag_V_reg_1226[12]_i_3_n_0\,
      S(2) => \tmp_M_imag_V_reg_1226[12]_i_4_n_0\,
      S(1) => \tmp_M_imag_V_reg_1226[12]_i_5_n_0\,
      S(0) => \tmp_M_imag_V_reg_1226[12]_i_6_n_0\
    );
\tmp_M_imag_V_reg_1226_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(13),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(13),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(14),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(14),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(15),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(15),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_M_imag_V_reg_1226_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_tmp_M_imag_V_reg_1226_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_M_imag_V_reg_1226_reg[15]_i_2_n_2\,
      CO(0) => \tmp_M_imag_V_reg_1226_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_M_imag_V_reg_1226_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_ln1148_10_fu_802_p2(15 downto 13),
      S(3) => '0',
      S(2) => \tmp_M_imag_V_reg_1226[15]_i_3_n_0\,
      S(1) => \tmp_M_imag_V_reg_1226[15]_i_4_n_0\,
      S(0) => \tmp_M_imag_V_reg_1226[15]_i_5_n_0\
    );
\tmp_M_imag_V_reg_1226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(1),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(1),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(2),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(2),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(3),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(3),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(4),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(4),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_M_imag_V_reg_1226_reg[4]_i_2_n_0\,
      CO(2) => \tmp_M_imag_V_reg_1226_reg[4]_i_2_n_1\,
      CO(1) => \tmp_M_imag_V_reg_1226_reg[4]_i_2_n_2\,
      CO(0) => \tmp_M_imag_V_reg_1226_reg[4]_i_2_n_3\,
      CYINIT => \tmp_M_imag_V_reg_1226[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_10_fu_802_p2(4 downto 1),
      S(3) => \tmp_M_imag_V_reg_1226[4]_i_4_n_0\,
      S(2) => \tmp_M_imag_V_reg_1226[4]_i_5_n_0\,
      S(1) => \tmp_M_imag_V_reg_1226[4]_i_6_n_0\,
      S(0) => \tmp_M_imag_V_reg_1226[4]_i_7_n_0\
    );
\tmp_M_imag_V_reg_1226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(5),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(5),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(6),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(6),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(7),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(7),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(8),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(8),
      R => '0'
    );
\tmp_M_imag_V_reg_1226_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_M_imag_V_reg_1226_reg[4]_i_2_n_0\,
      CO(3) => \tmp_M_imag_V_reg_1226_reg[8]_i_2_n_0\,
      CO(2) => \tmp_M_imag_V_reg_1226_reg[8]_i_2_n_1\,
      CO(1) => \tmp_M_imag_V_reg_1226_reg[8]_i_2_n_2\,
      CO(0) => \tmp_M_imag_V_reg_1226_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_10_fu_802_p2(8 downto 5),
      S(3) => \tmp_M_imag_V_reg_1226[8]_i_3_n_0\,
      S(2) => \tmp_M_imag_V_reg_1226[8]_i_4_n_0\,
      S(1) => \tmp_M_imag_V_reg_1226[8]_i_5_n_0\,
      S(0) => \tmp_M_imag_V_reg_1226[8]_i_6_n_0\
    );
\tmp_M_imag_V_reg_1226_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_imag_V_fu_807_p3(9),
      Q => \tmp_M_imag_V_reg_1226_reg[15]_0\(9),
      R => '0'
    );
\tmp_M_real_V_reg_1221[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(0),
      I1 => tmp_5_reg_1161,
      I2 => trunc_ln1148_9_reg_1171(0),
      O => tmp_M_real_V_fu_792_p3(0)
    );
\tmp_M_real_V_reg_1221[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_8_fu_787_p2(10),
      I1 => tmp_5_reg_1161,
      I2 => trunc_ln1148_9_reg_1171(10),
      O => tmp_M_real_V_fu_792_p3(10)
    );
\tmp_M_real_V_reg_1221[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_8_fu_787_p2(11),
      I1 => tmp_5_reg_1161,
      I2 => trunc_ln1148_9_reg_1171(11),
      O => tmp_M_real_V_fu_792_p3(11)
    );
\tmp_M_real_V_reg_1221[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_8_fu_787_p2(12),
      I1 => tmp_5_reg_1161,
      I2 => trunc_ln1148_9_reg_1171(12),
      O => tmp_M_real_V_fu_792_p3(12)
    );
\tmp_M_real_V_reg_1221[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(12),
      O => \tmp_M_real_V_reg_1221[12]_i_3_n_0\
    );
\tmp_M_real_V_reg_1221[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(11),
      O => \tmp_M_real_V_reg_1221[12]_i_4_n_0\
    );
\tmp_M_real_V_reg_1221[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(10),
      O => \tmp_M_real_V_reg_1221[12]_i_5_n_0\
    );
\tmp_M_real_V_reg_1221[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(9),
      O => \tmp_M_real_V_reg_1221[12]_i_6_n_0\
    );
\tmp_M_real_V_reg_1221[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_8_fu_787_p2(13),
      I1 => tmp_5_reg_1161,
      I2 => trunc_ln1148_9_reg_1171(13),
      O => tmp_M_real_V_fu_792_p3(13)
    );
\tmp_M_real_V_reg_1221[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_5_reg_1161,
      I1 => sub_ln1148_8_fu_787_p2(14),
      O => tmp_M_real_V_fu_792_p3(14)
    );
\tmp_M_real_V_reg_1221[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554055"
    )
        port map (
      I0 => icmp_ln87_reg_883_pp0_iter12_reg,
      I1 => real_spectrum_lo_V_s_full_n,
      I2 => real_spectrum_lo_V_1_full_n,
      I3 => ap_enable_reg_pp0_iter14_reg_n_0,
      I4 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      O => select_ln1148_5_reg_12360
    );
\tmp_M_real_V_reg_1221[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_5_reg_1161,
      I1 => sub_ln1148_8_fu_787_p2(15),
      O => tmp_M_real_V_fu_792_p3(15)
    );
\tmp_M_real_V_reg_1221[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(15),
      O => \tmp_M_real_V_reg_1221[15]_i_4_n_0\
    );
\tmp_M_real_V_reg_1221[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(14),
      O => \tmp_M_real_V_reg_1221[15]_i_5_n_0\
    );
\tmp_M_real_V_reg_1221[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(13),
      O => \tmp_M_real_V_reg_1221[15]_i_6_n_0\
    );
\tmp_M_real_V_reg_1221[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_8_fu_787_p2(1),
      I1 => tmp_5_reg_1161,
      I2 => trunc_ln1148_9_reg_1171(1),
      O => tmp_M_real_V_fu_792_p3(1)
    );
\tmp_M_real_V_reg_1221[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_8_fu_787_p2(2),
      I1 => tmp_5_reg_1161,
      I2 => trunc_ln1148_9_reg_1171(2),
      O => tmp_M_real_V_fu_792_p3(2)
    );
\tmp_M_real_V_reg_1221[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_8_fu_787_p2(3),
      I1 => tmp_5_reg_1161,
      I2 => trunc_ln1148_9_reg_1171(3),
      O => tmp_M_real_V_fu_792_p3(3)
    );
\tmp_M_real_V_reg_1221[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_8_fu_787_p2(4),
      I1 => tmp_5_reg_1161,
      I2 => trunc_ln1148_9_reg_1171(4),
      O => tmp_M_real_V_fu_792_p3(4)
    );
\tmp_M_real_V_reg_1221[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(0),
      O => \tmp_M_real_V_reg_1221[4]_i_3_n_0\
    );
\tmp_M_real_V_reg_1221[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(4),
      O => \tmp_M_real_V_reg_1221[4]_i_4_n_0\
    );
\tmp_M_real_V_reg_1221[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(3),
      O => \tmp_M_real_V_reg_1221[4]_i_5_n_0\
    );
\tmp_M_real_V_reg_1221[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(2),
      O => \tmp_M_real_V_reg_1221[4]_i_6_n_0\
    );
\tmp_M_real_V_reg_1221[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(1),
      O => \tmp_M_real_V_reg_1221[4]_i_7_n_0\
    );
\tmp_M_real_V_reg_1221[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_8_fu_787_p2(5),
      I1 => tmp_5_reg_1161,
      I2 => trunc_ln1148_9_reg_1171(5),
      O => tmp_M_real_V_fu_792_p3(5)
    );
\tmp_M_real_V_reg_1221[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_8_fu_787_p2(6),
      I1 => tmp_5_reg_1161,
      I2 => trunc_ln1148_9_reg_1171(6),
      O => tmp_M_real_V_fu_792_p3(6)
    );
\tmp_M_real_V_reg_1221[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_8_fu_787_p2(7),
      I1 => tmp_5_reg_1161,
      I2 => trunc_ln1148_9_reg_1171(7),
      O => tmp_M_real_V_fu_792_p3(7)
    );
\tmp_M_real_V_reg_1221[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_8_fu_787_p2(8),
      I1 => tmp_5_reg_1161,
      I2 => trunc_ln1148_9_reg_1171(8),
      O => tmp_M_real_V_fu_792_p3(8)
    );
\tmp_M_real_V_reg_1221[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(8),
      O => \tmp_M_real_V_reg_1221[8]_i_3_n_0\
    );
\tmp_M_real_V_reg_1221[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(7),
      O => \tmp_M_real_V_reg_1221[8]_i_4_n_0\
    );
\tmp_M_real_V_reg_1221[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(6),
      O => \tmp_M_real_V_reg_1221[8]_i_5_n_0\
    );
\tmp_M_real_V_reg_1221[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1148_6_reg_1166(5),
      O => \tmp_M_real_V_reg_1221[8]_i_6_n_0\
    );
\tmp_M_real_V_reg_1221[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln1148_8_fu_787_p2(9),
      I1 => tmp_5_reg_1161,
      I2 => trunc_ln1148_9_reg_1171(9),
      O => tmp_M_real_V_fu_792_p3(9)
    );
\tmp_M_real_V_reg_1221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(0),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(0),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(10),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(10),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(11),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(11),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(12),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(12),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_M_real_V_reg_1221_reg[8]_i_2_n_0\,
      CO(3) => \tmp_M_real_V_reg_1221_reg[12]_i_2_n_0\,
      CO(2) => \tmp_M_real_V_reg_1221_reg[12]_i_2_n_1\,
      CO(1) => \tmp_M_real_V_reg_1221_reg[12]_i_2_n_2\,
      CO(0) => \tmp_M_real_V_reg_1221_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_8_fu_787_p2(12 downto 9),
      S(3) => \tmp_M_real_V_reg_1221[12]_i_3_n_0\,
      S(2) => \tmp_M_real_V_reg_1221[12]_i_4_n_0\,
      S(1) => \tmp_M_real_V_reg_1221[12]_i_5_n_0\,
      S(0) => \tmp_M_real_V_reg_1221[12]_i_6_n_0\
    );
\tmp_M_real_V_reg_1221_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(13),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(13),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(14),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(14),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(15),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(15),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_M_real_V_reg_1221_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_tmp_M_real_V_reg_1221_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_M_real_V_reg_1221_reg[15]_i_3_n_2\,
      CO(0) => \tmp_M_real_V_reg_1221_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_M_real_V_reg_1221_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_ln1148_8_fu_787_p2(15 downto 13),
      S(3) => '0',
      S(2) => \tmp_M_real_V_reg_1221[15]_i_4_n_0\,
      S(1) => \tmp_M_real_V_reg_1221[15]_i_5_n_0\,
      S(0) => \tmp_M_real_V_reg_1221[15]_i_6_n_0\
    );
\tmp_M_real_V_reg_1221_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(1),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(1),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(2),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(2),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(3),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(3),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(4),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(4),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_M_real_V_reg_1221_reg[4]_i_2_n_0\,
      CO(2) => \tmp_M_real_V_reg_1221_reg[4]_i_2_n_1\,
      CO(1) => \tmp_M_real_V_reg_1221_reg[4]_i_2_n_2\,
      CO(0) => \tmp_M_real_V_reg_1221_reg[4]_i_2_n_3\,
      CYINIT => \tmp_M_real_V_reg_1221[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_8_fu_787_p2(4 downto 1),
      S(3) => \tmp_M_real_V_reg_1221[4]_i_4_n_0\,
      S(2) => \tmp_M_real_V_reg_1221[4]_i_5_n_0\,
      S(1) => \tmp_M_real_V_reg_1221[4]_i_6_n_0\,
      S(0) => \tmp_M_real_V_reg_1221[4]_i_7_n_0\
    );
\tmp_M_real_V_reg_1221_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(5),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(5),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(6),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(6),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(7),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(7),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(8),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(8),
      R => '0'
    );
\tmp_M_real_V_reg_1221_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_M_real_V_reg_1221_reg[4]_i_2_n_0\,
      CO(3) => \tmp_M_real_V_reg_1221_reg[8]_i_2_n_0\,
      CO(2) => \tmp_M_real_V_reg_1221_reg[8]_i_2_n_1\,
      CO(1) => \tmp_M_real_V_reg_1221_reg[8]_i_2_n_2\,
      CO(0) => \tmp_M_real_V_reg_1221_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_8_fu_787_p2(8 downto 5),
      S(3) => \tmp_M_real_V_reg_1221[8]_i_3_n_0\,
      S(2) => \tmp_M_real_V_reg_1221[8]_i_4_n_0\,
      S(1) => \tmp_M_real_V_reg_1221[8]_i_5_n_0\,
      S(0) => \tmp_M_real_V_reg_1221[8]_i_6_n_0\
    );
\tmp_M_real_V_reg_1221_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1148_5_reg_12360,
      D => tmp_M_real_V_fu_792_p3(9),
      Q => \tmp_M_real_V_reg_1221_reg[15]_0\(9),
      R => '0'
    );
\trunc_ln111_reg_941[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554055"
    )
        port map (
      I0 => icmp_ln87_reg_883_pp0_iter1_reg,
      I1 => real_spectrum_lo_V_s_full_n,
      I2 => real_spectrum_lo_V_1_full_n,
      I3 => ap_enable_reg_pp0_iter14_reg_n_0,
      I4 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      O => trunc_ln111_reg_9410
    );
\trunc_ln111_reg_941_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln111_reg_9410,
      D => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(0),
      Q => trunc_ln111_reg_941(0),
      R => '0'
    );
\trunc_ln111_reg_941_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln111_reg_9410,
      D => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(1),
      Q => trunc_ln111_reg_941(1),
      R => '0'
    );
\trunc_ln111_reg_941_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln111_reg_9410,
      D => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(2),
      Q => trunc_ln111_reg_941(2),
      R => '0'
    );
\trunc_ln111_reg_941_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln111_reg_9410,
      D => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(3),
      Q => trunc_ln111_reg_941(3),
      R => '0'
    );
\trunc_ln111_reg_941_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln111_reg_9410,
      D => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(4),
      Q => trunc_ln111_reg_941(4),
      R => '0'
    );
\trunc_ln111_reg_941_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln111_reg_9410,
      D => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(5),
      Q => trunc_ln111_reg_941(5),
      R => '0'
    );
\trunc_ln111_reg_941_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln111_reg_9410,
      D => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(6),
      Q => trunc_ln111_reg_941(6),
      R => '0'
    );
\trunc_ln111_reg_941_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln111_reg_9410,
      D => \^i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(7),
      Q => trunc_ln111_reg_941(7),
      R => '0'
    );
\trunc_ln1148_10_reg_1181[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(11),
      O => \trunc_ln1148_10_reg_1181[10]_i_2_n_0\
    );
\trunc_ln1148_10_reg_1181[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(10),
      O => \trunc_ln1148_10_reg_1181[10]_i_3_n_0\
    );
\trunc_ln1148_10_reg_1181[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(9),
      O => \trunc_ln1148_10_reg_1181[10]_i_4_n_0\
    );
\trunc_ln1148_10_reg_1181[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(8),
      O => \trunc_ln1148_10_reg_1181[10]_i_5_n_0\
    );
\trunc_ln1148_10_reg_1181[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(15),
      O => \trunc_ln1148_10_reg_1181[14]_i_2_n_0\
    );
\trunc_ln1148_10_reg_1181[14]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(14),
      O => \trunc_ln1148_10_reg_1181[14]_i_3_n_0\
    );
\trunc_ln1148_10_reg_1181[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(13),
      O => \trunc_ln1148_10_reg_1181[14]_i_4_n_0\
    );
\trunc_ln1148_10_reg_1181[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(12),
      O => \trunc_ln1148_10_reg_1181[14]_i_5_n_0\
    );
\trunc_ln1148_10_reg_1181[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(3),
      O => \trunc_ln1148_10_reg_1181[2]_i_2_n_0\
    );
\trunc_ln1148_10_reg_1181[2]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(2),
      O => \trunc_ln1148_10_reg_1181[2]_i_3_n_0\
    );
\trunc_ln1148_10_reg_1181[2]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(1),
      O => \trunc_ln1148_10_reg_1181[2]_i_4_n_0\
    );
\trunc_ln1148_10_reg_1181[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(7),
      O => \trunc_ln1148_10_reg_1181[6]_i_2_n_0\
    );
\trunc_ln1148_10_reg_1181[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(6),
      O => \trunc_ln1148_10_reg_1181[6]_i_3_n_0\
    );
\trunc_ln1148_10_reg_1181[6]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(5),
      O => \trunc_ln1148_10_reg_1181[6]_i_4_n_0\
    );
\trunc_ln1148_10_reg_1181[6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_5_reg_276(4),
      O => \trunc_ln1148_10_reg_1181[6]_i_5_n_0\
    );
\trunc_ln1148_10_reg_1181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(1),
      Q => trunc_ln1148_10_reg_1181(0),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(11),
      Q => trunc_ln1148_10_reg_1181(10),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_10_reg_1181_reg[6]_i_1_n_0\,
      CO(3) => \trunc_ln1148_10_reg_1181_reg[10]_i_1_n_0\,
      CO(2) => \trunc_ln1148_10_reg_1181_reg[10]_i_1_n_1\,
      CO(1) => \trunc_ln1148_10_reg_1181_reg[10]_i_1_n_2\,
      CO(0) => \trunc_ln1148_10_reg_1181_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_9_fu_690_p2(11 downto 8),
      S(3) => \trunc_ln1148_10_reg_1181[10]_i_2_n_0\,
      S(2) => \trunc_ln1148_10_reg_1181[10]_i_3_n_0\,
      S(1) => \trunc_ln1148_10_reg_1181[10]_i_4_n_0\,
      S(0) => \trunc_ln1148_10_reg_1181[10]_i_5_n_0\
    );
\trunc_ln1148_10_reg_1181_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(12),
      Q => trunc_ln1148_10_reg_1181(11),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(13),
      Q => trunc_ln1148_10_reg_1181(12),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(14),
      Q => trunc_ln1148_10_reg_1181(13),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(15),
      Q => trunc_ln1148_10_reg_1181(14),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_10_reg_1181_reg[10]_i_1_n_0\,
      CO(3) => \trunc_ln1148_10_reg_1181_reg[14]_i_1_n_0\,
      CO(2) => \trunc_ln1148_10_reg_1181_reg[14]_i_1_n_1\,
      CO(1) => \trunc_ln1148_10_reg_1181_reg[14]_i_1_n_2\,
      CO(0) => \trunc_ln1148_10_reg_1181_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => ap_phi_reg_pp0_iter12_t_V_5_reg_276(15),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => sub_ln1148_9_fu_690_p2(15 downto 12),
      S(3) => \trunc_ln1148_10_reg_1181[14]_i_2_n_0\,
      S(2) => \trunc_ln1148_10_reg_1181[14]_i_3_n_0\,
      S(1) => \trunc_ln1148_10_reg_1181[14]_i_4_n_0\,
      S(0) => \trunc_ln1148_10_reg_1181[14]_i_5_n_0\
    );
\trunc_ln1148_10_reg_1181_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(16),
      Q => trunc_ln1148_10_reg_1181(15),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_10_reg_1181_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_trunc_ln1148_10_reg_1181_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_trunc_ln1148_10_reg_1181_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_ln1148_9_fu_690_p2(16),
      S(3 downto 0) => B"0001"
    );
\trunc_ln1148_10_reg_1181_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(2),
      Q => trunc_ln1148_10_reg_1181(1),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(3),
      Q => trunc_ln1148_10_reg_1181(2),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln1148_10_reg_1181_reg[2]_i_1_n_0\,
      CO(2) => \trunc_ln1148_10_reg_1181_reg[2]_i_1_n_1\,
      CO(1) => \trunc_ln1148_10_reg_1181_reg[2]_i_1_n_2\,
      CO(0) => \trunc_ln1148_10_reg_1181_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => sub_ln1148_9_fu_690_p2(3 downto 1),
      O(0) => \NLW_trunc_ln1148_10_reg_1181_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \trunc_ln1148_10_reg_1181[2]_i_2_n_0\,
      S(2) => \trunc_ln1148_10_reg_1181[2]_i_3_n_0\,
      S(1) => \trunc_ln1148_10_reg_1181[2]_i_4_n_0\,
      S(0) => ap_phi_reg_pp0_iter12_t_V_5_reg_276(0)
    );
\trunc_ln1148_10_reg_1181_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(4),
      Q => trunc_ln1148_10_reg_1181(3),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(5),
      Q => trunc_ln1148_10_reg_1181(4),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(6),
      Q => trunc_ln1148_10_reg_1181(5),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(7),
      Q => trunc_ln1148_10_reg_1181(6),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_10_reg_1181_reg[2]_i_1_n_0\,
      CO(3) => \trunc_ln1148_10_reg_1181_reg[6]_i_1_n_0\,
      CO(2) => \trunc_ln1148_10_reg_1181_reg[6]_i_1_n_1\,
      CO(1) => \trunc_ln1148_10_reg_1181_reg[6]_i_1_n_2\,
      CO(0) => \trunc_ln1148_10_reg_1181_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_9_fu_690_p2(7 downto 4),
      S(3) => \trunc_ln1148_10_reg_1181[6]_i_2_n_0\,
      S(2) => \trunc_ln1148_10_reg_1181[6]_i_3_n_0\,
      S(1) => \trunc_ln1148_10_reg_1181[6]_i_4_n_0\,
      S(0) => \trunc_ln1148_10_reg_1181[6]_i_5_n_0\
    );
\trunc_ln1148_10_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(8),
      Q => trunc_ln1148_10_reg_1181(7),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(9),
      Q => trunc_ln1148_10_reg_1181(8),
      R => '0'
    );
\trunc_ln1148_10_reg_1181_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_9_fu_690_p2(10),
      Q => trunc_ln1148_10_reg_1181(9),
      R => '0'
    );
\trunc_ln1148_11_reg_1186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(1),
      Q => trunc_ln1148_11_reg_1186(0),
      R => '0'
    );
\trunc_ln1148_11_reg_1186_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(11),
      Q => trunc_ln1148_11_reg_1186(10),
      R => '0'
    );
\trunc_ln1148_11_reg_1186_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(12),
      Q => trunc_ln1148_11_reg_1186(11),
      R => '0'
    );
\trunc_ln1148_11_reg_1186_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(13),
      Q => trunc_ln1148_11_reg_1186(12),
      R => '0'
    );
\trunc_ln1148_11_reg_1186_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(14),
      Q => trunc_ln1148_11_reg_1186(13),
      R => '0'
    );
\trunc_ln1148_11_reg_1186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(2),
      Q => trunc_ln1148_11_reg_1186(1),
      R => '0'
    );
\trunc_ln1148_11_reg_1186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(3),
      Q => trunc_ln1148_11_reg_1186(2),
      R => '0'
    );
\trunc_ln1148_11_reg_1186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(4),
      Q => trunc_ln1148_11_reg_1186(3),
      R => '0'
    );
\trunc_ln1148_11_reg_1186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(5),
      Q => trunc_ln1148_11_reg_1186(4),
      R => '0'
    );
\trunc_ln1148_11_reg_1186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(6),
      Q => trunc_ln1148_11_reg_1186(5),
      R => '0'
    );
\trunc_ln1148_11_reg_1186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(7),
      Q => trunc_ln1148_11_reg_1186(6),
      R => '0'
    );
\trunc_ln1148_11_reg_1186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(8),
      Q => trunc_ln1148_11_reg_1186(7),
      R => '0'
    );
\trunc_ln1148_11_reg_1186_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(9),
      Q => trunc_ln1148_11_reg_1186(8),
      R => '0'
    );
\trunc_ln1148_11_reg_1186_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_5_reg_276(10),
      Q => trunc_ln1148_11_reg_1186(9),
      R => '0'
    );
\trunc_ln1148_12_reg_1196[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(11),
      O => \trunc_ln1148_12_reg_1196[10]_i_2_n_0\
    );
\trunc_ln1148_12_reg_1196[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(10),
      O => \trunc_ln1148_12_reg_1196[10]_i_3_n_0\
    );
\trunc_ln1148_12_reg_1196[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(9),
      O => \trunc_ln1148_12_reg_1196[10]_i_4_n_0\
    );
\trunc_ln1148_12_reg_1196[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(8),
      O => \trunc_ln1148_12_reg_1196[10]_i_5_n_0\
    );
\trunc_ln1148_12_reg_1196[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(15),
      O => \trunc_ln1148_12_reg_1196[14]_i_2_n_0\
    );
\trunc_ln1148_12_reg_1196[14]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(14),
      O => \trunc_ln1148_12_reg_1196[14]_i_3_n_0\
    );
\trunc_ln1148_12_reg_1196[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(13),
      O => \trunc_ln1148_12_reg_1196[14]_i_4_n_0\
    );
\trunc_ln1148_12_reg_1196[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(12),
      O => \trunc_ln1148_12_reg_1196[14]_i_5_n_0\
    );
\trunc_ln1148_12_reg_1196[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(3),
      O => \trunc_ln1148_12_reg_1196[2]_i_2_n_0\
    );
\trunc_ln1148_12_reg_1196[2]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(2),
      O => \trunc_ln1148_12_reg_1196[2]_i_3_n_0\
    );
\trunc_ln1148_12_reg_1196[2]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(1),
      O => \trunc_ln1148_12_reg_1196[2]_i_4_n_0\
    );
\trunc_ln1148_12_reg_1196[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(7),
      O => \trunc_ln1148_12_reg_1196[6]_i_2_n_0\
    );
\trunc_ln1148_12_reg_1196[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(6),
      O => \trunc_ln1148_12_reg_1196[6]_i_3_n_0\
    );
\trunc_ln1148_12_reg_1196[6]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(5),
      O => \trunc_ln1148_12_reg_1196[6]_i_4_n_0\
    );
\trunc_ln1148_12_reg_1196[6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_6_reg_267(4),
      O => \trunc_ln1148_12_reg_1196[6]_i_5_n_0\
    );
\trunc_ln1148_12_reg_1196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(1),
      Q => trunc_ln1148_12_reg_1196(0),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(11),
      Q => trunc_ln1148_12_reg_1196(10),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_12_reg_1196_reg[6]_i_1_n_0\,
      CO(3) => \trunc_ln1148_12_reg_1196_reg[10]_i_1_n_0\,
      CO(2) => \trunc_ln1148_12_reg_1196_reg[10]_i_1_n_1\,
      CO(1) => \trunc_ln1148_12_reg_1196_reg[10]_i_1_n_2\,
      CO(0) => \trunc_ln1148_12_reg_1196_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_11_fu_724_p2(11 downto 8),
      S(3) => \trunc_ln1148_12_reg_1196[10]_i_2_n_0\,
      S(2) => \trunc_ln1148_12_reg_1196[10]_i_3_n_0\,
      S(1) => \trunc_ln1148_12_reg_1196[10]_i_4_n_0\,
      S(0) => \trunc_ln1148_12_reg_1196[10]_i_5_n_0\
    );
\trunc_ln1148_12_reg_1196_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(12),
      Q => trunc_ln1148_12_reg_1196(11),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(13),
      Q => trunc_ln1148_12_reg_1196(12),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(14),
      Q => trunc_ln1148_12_reg_1196(13),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(15),
      Q => trunc_ln1148_12_reg_1196(14),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_12_reg_1196_reg[10]_i_1_n_0\,
      CO(3) => \trunc_ln1148_12_reg_1196_reg[14]_i_1_n_0\,
      CO(2) => \trunc_ln1148_12_reg_1196_reg[14]_i_1_n_1\,
      CO(1) => \trunc_ln1148_12_reg_1196_reg[14]_i_1_n_2\,
      CO(0) => \trunc_ln1148_12_reg_1196_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => ap_phi_reg_pp0_iter12_t_V_6_reg_267(15),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => sub_ln1148_11_fu_724_p2(15 downto 12),
      S(3) => \trunc_ln1148_12_reg_1196[14]_i_2_n_0\,
      S(2) => \trunc_ln1148_12_reg_1196[14]_i_3_n_0\,
      S(1) => \trunc_ln1148_12_reg_1196[14]_i_4_n_0\,
      S(0) => \trunc_ln1148_12_reg_1196[14]_i_5_n_0\
    );
\trunc_ln1148_12_reg_1196_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(16),
      Q => trunc_ln1148_12_reg_1196(15),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_12_reg_1196_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_trunc_ln1148_12_reg_1196_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_trunc_ln1148_12_reg_1196_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_ln1148_11_fu_724_p2(16),
      S(3 downto 0) => B"0001"
    );
\trunc_ln1148_12_reg_1196_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(2),
      Q => trunc_ln1148_12_reg_1196(1),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(3),
      Q => trunc_ln1148_12_reg_1196(2),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln1148_12_reg_1196_reg[2]_i_1_n_0\,
      CO(2) => \trunc_ln1148_12_reg_1196_reg[2]_i_1_n_1\,
      CO(1) => \trunc_ln1148_12_reg_1196_reg[2]_i_1_n_2\,
      CO(0) => \trunc_ln1148_12_reg_1196_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => sub_ln1148_11_fu_724_p2(3 downto 1),
      O(0) => \NLW_trunc_ln1148_12_reg_1196_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \trunc_ln1148_12_reg_1196[2]_i_2_n_0\,
      S(2) => \trunc_ln1148_12_reg_1196[2]_i_3_n_0\,
      S(1) => \trunc_ln1148_12_reg_1196[2]_i_4_n_0\,
      S(0) => ap_phi_reg_pp0_iter12_t_V_6_reg_267(0)
    );
\trunc_ln1148_12_reg_1196_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(4),
      Q => trunc_ln1148_12_reg_1196(3),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(5),
      Q => trunc_ln1148_12_reg_1196(4),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(6),
      Q => trunc_ln1148_12_reg_1196(5),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(7),
      Q => trunc_ln1148_12_reg_1196(6),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_12_reg_1196_reg[2]_i_1_n_0\,
      CO(3) => \trunc_ln1148_12_reg_1196_reg[6]_i_1_n_0\,
      CO(2) => \trunc_ln1148_12_reg_1196_reg[6]_i_1_n_1\,
      CO(1) => \trunc_ln1148_12_reg_1196_reg[6]_i_1_n_2\,
      CO(0) => \trunc_ln1148_12_reg_1196_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_11_fu_724_p2(7 downto 4),
      S(3) => \trunc_ln1148_12_reg_1196[6]_i_2_n_0\,
      S(2) => \trunc_ln1148_12_reg_1196[6]_i_3_n_0\,
      S(1) => \trunc_ln1148_12_reg_1196[6]_i_4_n_0\,
      S(0) => \trunc_ln1148_12_reg_1196[6]_i_5_n_0\
    );
\trunc_ln1148_12_reg_1196_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(8),
      Q => trunc_ln1148_12_reg_1196(7),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(9),
      Q => trunc_ln1148_12_reg_1196(8),
      R => '0'
    );
\trunc_ln1148_12_reg_1196_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_11_fu_724_p2(10),
      Q => trunc_ln1148_12_reg_1196(9),
      R => '0'
    );
\trunc_ln1148_13_reg_1201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(1),
      Q => trunc_ln1148_13_reg_1201(0),
      R => '0'
    );
\trunc_ln1148_13_reg_1201_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(11),
      Q => trunc_ln1148_13_reg_1201(10),
      R => '0'
    );
\trunc_ln1148_13_reg_1201_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(12),
      Q => trunc_ln1148_13_reg_1201(11),
      R => '0'
    );
\trunc_ln1148_13_reg_1201_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(13),
      Q => trunc_ln1148_13_reg_1201(12),
      R => '0'
    );
\trunc_ln1148_13_reg_1201_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(14),
      Q => trunc_ln1148_13_reg_1201(13),
      R => '0'
    );
\trunc_ln1148_13_reg_1201_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(2),
      Q => trunc_ln1148_13_reg_1201(1),
      R => '0'
    );
\trunc_ln1148_13_reg_1201_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(3),
      Q => trunc_ln1148_13_reg_1201(2),
      R => '0'
    );
\trunc_ln1148_13_reg_1201_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(4),
      Q => trunc_ln1148_13_reg_1201(3),
      R => '0'
    );
\trunc_ln1148_13_reg_1201_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(5),
      Q => trunc_ln1148_13_reg_1201(4),
      R => '0'
    );
\trunc_ln1148_13_reg_1201_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(6),
      Q => trunc_ln1148_13_reg_1201(5),
      R => '0'
    );
\trunc_ln1148_13_reg_1201_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(7),
      Q => trunc_ln1148_13_reg_1201(6),
      R => '0'
    );
\trunc_ln1148_13_reg_1201_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(8),
      Q => trunc_ln1148_13_reg_1201(7),
      R => '0'
    );
\trunc_ln1148_13_reg_1201_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(9),
      Q => trunc_ln1148_13_reg_1201(8),
      R => '0'
    );
\trunc_ln1148_13_reg_1201_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_6_reg_267(10),
      Q => trunc_ln1148_13_reg_1201(9),
      R => '0'
    );
\trunc_ln1148_14_reg_1211[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(11),
      O => \trunc_ln1148_14_reg_1211[10]_i_2_n_0\
    );
\trunc_ln1148_14_reg_1211[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(10),
      O => \trunc_ln1148_14_reg_1211[10]_i_3_n_0\
    );
\trunc_ln1148_14_reg_1211[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(9),
      O => \trunc_ln1148_14_reg_1211[10]_i_4_n_0\
    );
\trunc_ln1148_14_reg_1211[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(8),
      O => \trunc_ln1148_14_reg_1211[10]_i_5_n_0\
    );
\trunc_ln1148_14_reg_1211[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(15),
      O => \trunc_ln1148_14_reg_1211[14]_i_2_n_0\
    );
\trunc_ln1148_14_reg_1211[14]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(14),
      O => \trunc_ln1148_14_reg_1211[14]_i_3_n_0\
    );
\trunc_ln1148_14_reg_1211[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(13),
      O => \trunc_ln1148_14_reg_1211[14]_i_4_n_0\
    );
\trunc_ln1148_14_reg_1211[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(12),
      O => \trunc_ln1148_14_reg_1211[14]_i_5_n_0\
    );
\trunc_ln1148_14_reg_1211[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(3),
      O => \trunc_ln1148_14_reg_1211[2]_i_2_n_0\
    );
\trunc_ln1148_14_reg_1211[2]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(2),
      O => \trunc_ln1148_14_reg_1211[2]_i_3_n_0\
    );
\trunc_ln1148_14_reg_1211[2]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(1),
      O => \trunc_ln1148_14_reg_1211[2]_i_4_n_0\
    );
\trunc_ln1148_14_reg_1211[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(7),
      O => \trunc_ln1148_14_reg_1211[6]_i_2_n_0\
    );
\trunc_ln1148_14_reg_1211[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(6),
      O => \trunc_ln1148_14_reg_1211[6]_i_3_n_0\
    );
\trunc_ln1148_14_reg_1211[6]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(5),
      O => \trunc_ln1148_14_reg_1211[6]_i_4_n_0\
    );
\trunc_ln1148_14_reg_1211[6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_7_reg_258(4),
      O => \trunc_ln1148_14_reg_1211[6]_i_5_n_0\
    );
\trunc_ln1148_14_reg_1211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(1),
      Q => trunc_ln1148_14_reg_1211(0),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(11),
      Q => trunc_ln1148_14_reg_1211(10),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_14_reg_1211_reg[6]_i_1_n_0\,
      CO(3) => \trunc_ln1148_14_reg_1211_reg[10]_i_1_n_0\,
      CO(2) => \trunc_ln1148_14_reg_1211_reg[10]_i_1_n_1\,
      CO(1) => \trunc_ln1148_14_reg_1211_reg[10]_i_1_n_2\,
      CO(0) => \trunc_ln1148_14_reg_1211_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_13_fu_758_p2(11 downto 8),
      S(3) => \trunc_ln1148_14_reg_1211[10]_i_2_n_0\,
      S(2) => \trunc_ln1148_14_reg_1211[10]_i_3_n_0\,
      S(1) => \trunc_ln1148_14_reg_1211[10]_i_4_n_0\,
      S(0) => \trunc_ln1148_14_reg_1211[10]_i_5_n_0\
    );
\trunc_ln1148_14_reg_1211_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(12),
      Q => trunc_ln1148_14_reg_1211(11),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(13),
      Q => trunc_ln1148_14_reg_1211(12),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(14),
      Q => trunc_ln1148_14_reg_1211(13),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(15),
      Q => trunc_ln1148_14_reg_1211(14),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_14_reg_1211_reg[10]_i_1_n_0\,
      CO(3) => \trunc_ln1148_14_reg_1211_reg[14]_i_1_n_0\,
      CO(2) => \trunc_ln1148_14_reg_1211_reg[14]_i_1_n_1\,
      CO(1) => \trunc_ln1148_14_reg_1211_reg[14]_i_1_n_2\,
      CO(0) => \trunc_ln1148_14_reg_1211_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => ap_phi_reg_pp0_iter12_t_V_7_reg_258(15),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => sub_ln1148_13_fu_758_p2(15 downto 12),
      S(3) => \trunc_ln1148_14_reg_1211[14]_i_2_n_0\,
      S(2) => \trunc_ln1148_14_reg_1211[14]_i_3_n_0\,
      S(1) => \trunc_ln1148_14_reg_1211[14]_i_4_n_0\,
      S(0) => \trunc_ln1148_14_reg_1211[14]_i_5_n_0\
    );
\trunc_ln1148_14_reg_1211_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(16),
      Q => trunc_ln1148_14_reg_1211(15),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_14_reg_1211_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_trunc_ln1148_14_reg_1211_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_trunc_ln1148_14_reg_1211_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_ln1148_13_fu_758_p2(16),
      S(3 downto 0) => B"0001"
    );
\trunc_ln1148_14_reg_1211_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(2),
      Q => trunc_ln1148_14_reg_1211(1),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(3),
      Q => trunc_ln1148_14_reg_1211(2),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln1148_14_reg_1211_reg[2]_i_1_n_0\,
      CO(2) => \trunc_ln1148_14_reg_1211_reg[2]_i_1_n_1\,
      CO(1) => \trunc_ln1148_14_reg_1211_reg[2]_i_1_n_2\,
      CO(0) => \trunc_ln1148_14_reg_1211_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => sub_ln1148_13_fu_758_p2(3 downto 1),
      O(0) => \NLW_trunc_ln1148_14_reg_1211_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \trunc_ln1148_14_reg_1211[2]_i_2_n_0\,
      S(2) => \trunc_ln1148_14_reg_1211[2]_i_3_n_0\,
      S(1) => \trunc_ln1148_14_reg_1211[2]_i_4_n_0\,
      S(0) => ap_phi_reg_pp0_iter12_t_V_7_reg_258(0)
    );
\trunc_ln1148_14_reg_1211_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(4),
      Q => trunc_ln1148_14_reg_1211(3),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(5),
      Q => trunc_ln1148_14_reg_1211(4),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(6),
      Q => trunc_ln1148_14_reg_1211(5),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(7),
      Q => trunc_ln1148_14_reg_1211(6),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_14_reg_1211_reg[2]_i_1_n_0\,
      CO(3) => \trunc_ln1148_14_reg_1211_reg[6]_i_1_n_0\,
      CO(2) => \trunc_ln1148_14_reg_1211_reg[6]_i_1_n_1\,
      CO(1) => \trunc_ln1148_14_reg_1211_reg[6]_i_1_n_2\,
      CO(0) => \trunc_ln1148_14_reg_1211_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_13_fu_758_p2(7 downto 4),
      S(3) => \trunc_ln1148_14_reg_1211[6]_i_2_n_0\,
      S(2) => \trunc_ln1148_14_reg_1211[6]_i_3_n_0\,
      S(1) => \trunc_ln1148_14_reg_1211[6]_i_4_n_0\,
      S(0) => \trunc_ln1148_14_reg_1211[6]_i_5_n_0\
    );
\trunc_ln1148_14_reg_1211_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(8),
      Q => trunc_ln1148_14_reg_1211(7),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(9),
      Q => trunc_ln1148_14_reg_1211(8),
      R => '0'
    );
\trunc_ln1148_14_reg_1211_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_13_fu_758_p2(10),
      Q => trunc_ln1148_14_reg_1211(9),
      R => '0'
    );
\trunc_ln1148_15_reg_1216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(1),
      Q => trunc_ln1148_15_reg_1216(0),
      R => '0'
    );
\trunc_ln1148_15_reg_1216_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(11),
      Q => trunc_ln1148_15_reg_1216(10),
      R => '0'
    );
\trunc_ln1148_15_reg_1216_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(12),
      Q => trunc_ln1148_15_reg_1216(11),
      R => '0'
    );
\trunc_ln1148_15_reg_1216_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(13),
      Q => trunc_ln1148_15_reg_1216(12),
      R => '0'
    );
\trunc_ln1148_15_reg_1216_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(14),
      Q => trunc_ln1148_15_reg_1216(13),
      R => '0'
    );
\trunc_ln1148_15_reg_1216_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(2),
      Q => trunc_ln1148_15_reg_1216(1),
      R => '0'
    );
\trunc_ln1148_15_reg_1216_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(3),
      Q => trunc_ln1148_15_reg_1216(2),
      R => '0'
    );
\trunc_ln1148_15_reg_1216_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(4),
      Q => trunc_ln1148_15_reg_1216(3),
      R => '0'
    );
\trunc_ln1148_15_reg_1216_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(5),
      Q => trunc_ln1148_15_reg_1216(4),
      R => '0'
    );
\trunc_ln1148_15_reg_1216_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(6),
      Q => trunc_ln1148_15_reg_1216(5),
      R => '0'
    );
\trunc_ln1148_15_reg_1216_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(7),
      Q => trunc_ln1148_15_reg_1216(6),
      R => '0'
    );
\trunc_ln1148_15_reg_1216_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(8),
      Q => trunc_ln1148_15_reg_1216(7),
      R => '0'
    );
\trunc_ln1148_15_reg_1216_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(9),
      Q => trunc_ln1148_15_reg_1216(8),
      R => '0'
    );
\trunc_ln1148_15_reg_1216_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_7_reg_258(10),
      Q => trunc_ln1148_15_reg_1216(9),
      R => '0'
    );
\trunc_ln1148_1_reg_1040[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \icmp_ln87_reg_883_pp0_iter4_reg_reg_n_0_[0]\,
      I1 => \icmp_ln91_reg_892_pp0_iter4_reg_reg_n_0_[0]\,
      I2 => \^icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\,
      I3 => trunc_ln1148_2_reg_1000(15),
      O => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\
    );
\trunc_ln1148_1_reg_1040_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(1),
      Q => trunc_ln1148_1_reg_1040(0),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(11),
      Q => trunc_ln1148_1_reg_1040(10),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(12),
      Q => trunc_ln1148_1_reg_1040(11),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(13),
      Q => trunc_ln1148_1_reg_1040(12),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(14),
      Q => trunc_ln1148_1_reg_1040(13),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(15),
      Q => trunc_ln1148_1_reg_1040(14),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(16),
      Q => trunc_ln1148_1_reg_1040(15),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(2),
      Q => trunc_ln1148_1_reg_1040(1),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(3),
      Q => trunc_ln1148_1_reg_1040(2),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(4),
      Q => trunc_ln1148_1_reg_1040(3),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(5),
      Q => trunc_ln1148_1_reg_1040(4),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(6),
      Q => trunc_ln1148_1_reg_1040(5),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(7),
      Q => trunc_ln1148_1_reg_1040(6),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(8),
      Q => trunc_ln1148_1_reg_1040(7),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(9),
      Q => trunc_ln1148_1_reg_1040(8),
      R => '0'
    );
\trunc_ln1148_1_reg_1040_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_1_reg_1040[15]_i_1_n_0\,
      D => sub_ln1148_fu_454_p2(10),
      Q => trunc_ln1148_1_reg_1040(9),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(1),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(0),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(11),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(10),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(12),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(11),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(13),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(12),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(14),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(13),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(15),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(14),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln1148_2_reg_1000(15),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(15),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(2),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(1),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(3),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(2),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(4),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(3),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(5),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(4),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(6),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(5),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(7),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(6),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(8),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(7),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(9),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(8),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_pp0_iter5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_reg_985(10),
      Q => trunc_ln1148_2_reg_1000_pp0_iter5_reg(9),
      R => '0'
    );
\trunc_ln1148_2_reg_1000_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_fu_357_p2(16),
      Q => trunc_ln1148_2_reg_1000(15),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(1),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(0),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(11),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(10),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(12),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(11),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(13),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(12),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(14),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(13),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(15),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(14),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln1148_3_reg_1035(15),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(15),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(2),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(1),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(3),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(2),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(4),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(3),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(5),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(4),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(6),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(5),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(7),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(6),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(8),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(7),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(9),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(8),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_pp0_iter5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_3_reg_990(10),
      Q => trunc_ln1148_3_reg_1035_pp0_iter5_reg(9),
      R => '0'
    );
\trunc_ln1148_3_reg_1035_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_3_fu_363_p2(16),
      Q => trunc_ln1148_3_reg_1035(15),
      R => '0'
    );
\trunc_ln1148_4_reg_1045[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \icmp_ln87_reg_883_pp0_iter4_reg_reg_n_0_[0]\,
      I1 => \icmp_ln91_reg_892_pp0_iter4_reg_reg_n_0_[0]\,
      I2 => \^icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\,
      I3 => trunc_ln1148_5_reg_1020(15),
      O => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\
    );
\trunc_ln1148_4_reg_1045_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(1),
      Q => trunc_ln1148_4_reg_1045(0),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(11),
      Q => trunc_ln1148_4_reg_1045(10),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(12),
      Q => trunc_ln1148_4_reg_1045(11),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(13),
      Q => trunc_ln1148_4_reg_1045(12),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(14),
      Q => trunc_ln1148_4_reg_1045(13),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(15),
      Q => trunc_ln1148_4_reg_1045(14),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(16),
      Q => trunc_ln1148_4_reg_1045(15),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(2),
      Q => trunc_ln1148_4_reg_1045(1),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(3),
      Q => trunc_ln1148_4_reg_1045(2),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(4),
      Q => trunc_ln1148_4_reg_1045(3),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(5),
      Q => trunc_ln1148_4_reg_1045(4),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(6),
      Q => trunc_ln1148_4_reg_1045(5),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(7),
      Q => trunc_ln1148_4_reg_1045(6),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(8),
      Q => trunc_ln1148_4_reg_1045(7),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(9),
      Q => trunc_ln1148_4_reg_1045(8),
      R => '0'
    );
\trunc_ln1148_4_reg_1045_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_4_reg_1045[15]_i_1_n_0\,
      D => sub_ln1148_2_fu_473_p2(10),
      Q => trunc_ln1148_4_reg_1045(9),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(1),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(0),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(11),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(10),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(12),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(11),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(13),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(12),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(14),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(13),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(15),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(14),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln1148_5_reg_1020(15),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(15),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(2),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(1),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(3),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(2),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(4),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(3),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(5),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(4),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(6),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(5),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(7),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(6),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(8),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(7),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(9),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(8),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_pp0_iter5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_V_1_reg_1005(10),
      Q => trunc_ln1148_5_reg_1020_pp0_iter5_reg(9),
      R => '0'
    );
\trunc_ln1148_5_reg_1020_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_1_reg_10050,
      D => ret_V_1_fu_390_p2(16),
      Q => trunc_ln1148_5_reg_1020(15),
      R => '0'
    );
\trunc_ln1148_6_reg_1166[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(11),
      O => \trunc_ln1148_6_reg_1166[10]_i_2_n_0\
    );
\trunc_ln1148_6_reg_1166[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(10),
      O => \trunc_ln1148_6_reg_1166[10]_i_3_n_0\
    );
\trunc_ln1148_6_reg_1166[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(9),
      O => \trunc_ln1148_6_reg_1166[10]_i_4_n_0\
    );
\trunc_ln1148_6_reg_1166[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(8),
      O => \trunc_ln1148_6_reg_1166[10]_i_5_n_0\
    );
\trunc_ln1148_6_reg_1166[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(15),
      O => \trunc_ln1148_6_reg_1166[14]_i_2_n_0\
    );
\trunc_ln1148_6_reg_1166[14]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(14),
      O => \trunc_ln1148_6_reg_1166[14]_i_3_n_0\
    );
\trunc_ln1148_6_reg_1166[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(13),
      O => \trunc_ln1148_6_reg_1166[14]_i_4_n_0\
    );
\trunc_ln1148_6_reg_1166[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(12),
      O => \trunc_ln1148_6_reg_1166[14]_i_5_n_0\
    );
\trunc_ln1148_6_reg_1166[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(3),
      O => \trunc_ln1148_6_reg_1166[2]_i_2_n_0\
    );
\trunc_ln1148_6_reg_1166[2]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(2),
      O => \trunc_ln1148_6_reg_1166[2]_i_3_n_0\
    );
\trunc_ln1148_6_reg_1166[2]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(1),
      O => \trunc_ln1148_6_reg_1166[2]_i_4_n_0\
    );
\trunc_ln1148_6_reg_1166[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(7),
      O => \trunc_ln1148_6_reg_1166[6]_i_2_n_0\
    );
\trunc_ln1148_6_reg_1166[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(6),
      O => \trunc_ln1148_6_reg_1166[6]_i_3_n_0\
    );
\trunc_ln1148_6_reg_1166[6]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(5),
      O => \trunc_ln1148_6_reg_1166[6]_i_4_n_0\
    );
\trunc_ln1148_6_reg_1166[6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter12_t_V_4_reg_285(4),
      O => \trunc_ln1148_6_reg_1166[6]_i_5_n_0\
    );
\trunc_ln1148_6_reg_1166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(1),
      Q => trunc_ln1148_6_reg_1166(0),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(11),
      Q => trunc_ln1148_6_reg_1166(10),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_6_reg_1166_reg[6]_i_1_n_0\,
      CO(3) => \trunc_ln1148_6_reg_1166_reg[10]_i_1_n_0\,
      CO(2) => \trunc_ln1148_6_reg_1166_reg[10]_i_1_n_1\,
      CO(1) => \trunc_ln1148_6_reg_1166_reg[10]_i_1_n_2\,
      CO(0) => \trunc_ln1148_6_reg_1166_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_7_fu_656_p2(11 downto 8),
      S(3) => \trunc_ln1148_6_reg_1166[10]_i_2_n_0\,
      S(2) => \trunc_ln1148_6_reg_1166[10]_i_3_n_0\,
      S(1) => \trunc_ln1148_6_reg_1166[10]_i_4_n_0\,
      S(0) => \trunc_ln1148_6_reg_1166[10]_i_5_n_0\
    );
\trunc_ln1148_6_reg_1166_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(12),
      Q => trunc_ln1148_6_reg_1166(11),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(13),
      Q => trunc_ln1148_6_reg_1166(12),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(14),
      Q => trunc_ln1148_6_reg_1166(13),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(15),
      Q => trunc_ln1148_6_reg_1166(14),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_6_reg_1166_reg[10]_i_1_n_0\,
      CO(3) => \trunc_ln1148_6_reg_1166_reg[14]_i_1_n_0\,
      CO(2) => \trunc_ln1148_6_reg_1166_reg[14]_i_1_n_1\,
      CO(1) => \trunc_ln1148_6_reg_1166_reg[14]_i_1_n_2\,
      CO(0) => \trunc_ln1148_6_reg_1166_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => ap_phi_reg_pp0_iter12_t_V_4_reg_285(15),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => sub_ln1148_7_fu_656_p2(15 downto 12),
      S(3) => \trunc_ln1148_6_reg_1166[14]_i_2_n_0\,
      S(2) => \trunc_ln1148_6_reg_1166[14]_i_3_n_0\,
      S(1) => \trunc_ln1148_6_reg_1166[14]_i_4_n_0\,
      S(0) => \trunc_ln1148_6_reg_1166[14]_i_5_n_0\
    );
\trunc_ln1148_6_reg_1166_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(16),
      Q => trunc_ln1148_6_reg_1166(15),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_6_reg_1166_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_trunc_ln1148_6_reg_1166_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_trunc_ln1148_6_reg_1166_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_ln1148_7_fu_656_p2(16),
      S(3 downto 0) => B"0001"
    );
\trunc_ln1148_6_reg_1166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(2),
      Q => trunc_ln1148_6_reg_1166(1),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(3),
      Q => trunc_ln1148_6_reg_1166(2),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln1148_6_reg_1166_reg[2]_i_1_n_0\,
      CO(2) => \trunc_ln1148_6_reg_1166_reg[2]_i_1_n_1\,
      CO(1) => \trunc_ln1148_6_reg_1166_reg[2]_i_1_n_2\,
      CO(0) => \trunc_ln1148_6_reg_1166_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => sub_ln1148_7_fu_656_p2(3 downto 1),
      O(0) => \NLW_trunc_ln1148_6_reg_1166_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \trunc_ln1148_6_reg_1166[2]_i_2_n_0\,
      S(2) => \trunc_ln1148_6_reg_1166[2]_i_3_n_0\,
      S(1) => \trunc_ln1148_6_reg_1166[2]_i_4_n_0\,
      S(0) => ap_phi_reg_pp0_iter12_t_V_4_reg_285(0)
    );
\trunc_ln1148_6_reg_1166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(4),
      Q => trunc_ln1148_6_reg_1166(3),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(5),
      Q => trunc_ln1148_6_reg_1166(4),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(6),
      Q => trunc_ln1148_6_reg_1166(5),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(7),
      Q => trunc_ln1148_6_reg_1166(6),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1148_6_reg_1166_reg[2]_i_1_n_0\,
      CO(3) => \trunc_ln1148_6_reg_1166_reg[6]_i_1_n_0\,
      CO(2) => \trunc_ln1148_6_reg_1166_reg[6]_i_1_n_1\,
      CO(1) => \trunc_ln1148_6_reg_1166_reg[6]_i_1_n_2\,
      CO(0) => \trunc_ln1148_6_reg_1166_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1148_7_fu_656_p2(7 downto 4),
      S(3) => \trunc_ln1148_6_reg_1166[6]_i_2_n_0\,
      S(2) => \trunc_ln1148_6_reg_1166[6]_i_3_n_0\,
      S(1) => \trunc_ln1148_6_reg_1166[6]_i_4_n_0\,
      S(0) => \trunc_ln1148_6_reg_1166[6]_i_5_n_0\
    );
\trunc_ln1148_6_reg_1166_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(8),
      Q => trunc_ln1148_6_reg_1166(7),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(9),
      Q => trunc_ln1148_6_reg_1166(8),
      R => '0'
    );
\trunc_ln1148_6_reg_1166_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => sub_ln1148_7_fu_656_p2(10),
      Q => trunc_ln1148_6_reg_1166(9),
      R => '0'
    );
\trunc_ln1148_9_reg_1171[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554055"
    )
        port map (
      I0 => icmp_ln87_reg_883_pp0_iter11_reg,
      I1 => real_spectrum_lo_V_s_full_n,
      I2 => real_spectrum_lo_V_1_full_n,
      I3 => ap_enable_reg_pp0_iter14_reg_n_0,
      I4 => \icmp_ln87_reg_883_pp0_iter13_reg_reg_n_0_[0]\,
      O => tmp_5_reg_11610
    );
\trunc_ln1148_9_reg_1171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(1),
      Q => trunc_ln1148_9_reg_1171(0),
      R => '0'
    );
\trunc_ln1148_9_reg_1171_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(11),
      Q => trunc_ln1148_9_reg_1171(10),
      R => '0'
    );
\trunc_ln1148_9_reg_1171_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(12),
      Q => trunc_ln1148_9_reg_1171(11),
      R => '0'
    );
\trunc_ln1148_9_reg_1171_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(13),
      Q => trunc_ln1148_9_reg_1171(12),
      R => '0'
    );
\trunc_ln1148_9_reg_1171_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(14),
      Q => trunc_ln1148_9_reg_1171(13),
      R => '0'
    );
\trunc_ln1148_9_reg_1171_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(2),
      Q => trunc_ln1148_9_reg_1171(1),
      R => '0'
    );
\trunc_ln1148_9_reg_1171_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(3),
      Q => trunc_ln1148_9_reg_1171(2),
      R => '0'
    );
\trunc_ln1148_9_reg_1171_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(4),
      Q => trunc_ln1148_9_reg_1171(3),
      R => '0'
    );
\trunc_ln1148_9_reg_1171_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(5),
      Q => trunc_ln1148_9_reg_1171(4),
      R => '0'
    );
\trunc_ln1148_9_reg_1171_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(6),
      Q => trunc_ln1148_9_reg_1171(5),
      R => '0'
    );
\trunc_ln1148_9_reg_1171_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(7),
      Q => trunc_ln1148_9_reg_1171(6),
      R => '0'
    );
\trunc_ln1148_9_reg_1171_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(8),
      Q => trunc_ln1148_9_reg_1171(7),
      R => '0'
    );
\trunc_ln1148_9_reg_1171_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(9),
      Q => trunc_ln1148_9_reg_1171(8),
      R => '0'
    );
\trunc_ln1148_9_reg_1171_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_5_reg_11610,
      D => ap_phi_reg_pp0_iter12_t_V_4_reg_285(10),
      Q => trunc_ln1148_9_reg_1171(9),
      R => '0'
    );
\trunc_ln1148_s_reg_1055[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \icmp_ln87_reg_883_pp0_iter4_reg_reg_n_0_[0]\,
      I1 => \icmp_ln91_reg_892_pp0_iter4_reg_reg_n_0_[0]\,
      I2 => \^icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\,
      I3 => trunc_ln1148_3_reg_1035(15),
      O => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\
    );
\trunc_ln1148_s_reg_1055_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(1),
      Q => trunc_ln1148_s_reg_1055(0),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(11),
      Q => trunc_ln1148_s_reg_1055(10),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(12),
      Q => trunc_ln1148_s_reg_1055(11),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(13),
      Q => trunc_ln1148_s_reg_1055(12),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(14),
      Q => trunc_ln1148_s_reg_1055(13),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(15),
      Q => trunc_ln1148_s_reg_1055(14),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(16),
      Q => trunc_ln1148_s_reg_1055(15),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(2),
      Q => trunc_ln1148_s_reg_1055(1),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(3),
      Q => trunc_ln1148_s_reg_1055(2),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(4),
      Q => trunc_ln1148_s_reg_1055(3),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(5),
      Q => trunc_ln1148_s_reg_1055(4),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(6),
      Q => trunc_ln1148_s_reg_1055(5),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(7),
      Q => trunc_ln1148_s_reg_1055(6),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(8),
      Q => trunc_ln1148_s_reg_1055(7),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(9),
      Q => trunc_ln1148_s_reg_1055(8),
      R => '0'
    );
\trunc_ln1148_s_reg_1055_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln1148_s_reg_1055[15]_i_1_n_0\,
      D => sub_ln1148_5_fu_525_p2(10),
      Q => trunc_ln1148_s_reg_1055(9),
      R => '0'
    );
\zext_ln96_reg_901[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => icmp_ln87_reg_883,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln91_reg_892,
      I3 => \^icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\,
      O => zext_ln96_reg_901_reg0
    );
\zext_ln96_reg_901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln96_reg_901_reg0,
      D => \^sub_ln96_reg_896_reg[7]_1\(0),
      Q => \^zext_ln96_reg_901_reg[7]_1\(0),
      R => '0'
    );
\zext_ln96_reg_901_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln96_reg_901_reg0,
      D => \^sub_ln96_reg_896_reg[7]_1\(1),
      Q => \^zext_ln96_reg_901_reg[7]_1\(1),
      R => '0'
    );
\zext_ln96_reg_901_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln96_reg_901_reg0,
      D => \^sub_ln96_reg_896_reg[7]_1\(2),
      Q => \^zext_ln96_reg_901_reg[7]_1\(2),
      R => '0'
    );
\zext_ln96_reg_901_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln96_reg_901_reg0,
      D => \^sub_ln96_reg_896_reg[7]_1\(3),
      Q => \^zext_ln96_reg_901_reg[7]_1\(3),
      R => '0'
    );
\zext_ln96_reg_901_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln96_reg_901_reg0,
      D => \^sub_ln96_reg_896_reg[7]_1\(4),
      Q => \^zext_ln96_reg_901_reg[7]_1\(4),
      R => '0'
    );
\zext_ln96_reg_901_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln96_reg_901_reg0,
      D => \^sub_ln96_reg_896_reg[7]_1\(5),
      Q => \^zext_ln96_reg_901_reg[7]_1\(5),
      R => '0'
    );
\zext_ln96_reg_901_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln96_reg_901_reg0,
      D => \^sub_ln96_reg_896_reg[7]_1\(6),
      Q => \^zext_ln96_reg_901_reg[7]_1\(6),
      R => '0'
    );
\zext_ln96_reg_901_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln96_reg_901_reg0,
      D => \^sub_ln96_reg_896_reg[7]_1\(7),
      Q => \^zext_ln96_reg_901_reg[7]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_rev_s is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : out STD_LOGIC;
    tmp_M_imag_V_reg_1610 : out STD_LOGIC;
    Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 : out STD_LOGIC;
    \i3_0_i_reg_108_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    real_spectrum_hi_buf_1_t_empty_n : in STD_LOGIC;
    real_spectrum_hi_buf_t_empty_n : in STD_LOGIC;
    real_spectrum_hi_V_1_full_n : in STD_LOGIC;
    real_spectrum_hi_V_s_full_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_rev_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_rev_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal i3_0_i_reg_1080 : STD_LOGIC;
  signal \i3_0_i_reg_108[8]_i_4_n_0\ : STD_LOGIC;
  signal i3_0_i_reg_108_reg : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^i3_0_i_reg_108_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_fu_125_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal icmp_ln115_fu_119_p2 : STD_LOGIC;
  signal icmp_ln115_reg_137 : STD_LOGIC;
  signal icmp_ln115_reg_1370 : STD_LOGIC;
  signal \icmp_ln115_reg_137[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln115_reg_137_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln115_reg_137_pp0_iter1_reg_reg_n_0_[0]\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i3_0_i_reg_108[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \i3_0_i_reg_108[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \i3_0_i_reg_108[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \i3_0_i_reg_108[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \i3_0_i_reg_108[7]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \i3_0_i_reg_108[8]_i_3\ : label is "soft_lutpair30";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \i3_0_i_reg_108_reg[7]_0\(7 downto 0) <= \^i3_0_i_reg_108_reg[7]_0\(7 downto 0);
\SRL_SIG_reg[7][0]_srl8_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \icmp_ln115_reg_137_pp0_iter1_reg_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => real_spectrum_hi_V_1_full_n,
      I3 => real_spectrum_hi_V_s_full_n,
      O => shiftReg_ce
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => real_spectrum_hi_buf_1_t_empty_n,
      I4 => real_spectrum_hi_buf_t_empty_n,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F800F8F0F8F0"
    )
        port map (
      I0 => real_spectrum_hi_buf_1_t_empty_n,
      I1 => real_spectrum_hi_buf_t_empty_n,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^q\(0),
      I4 => \ap_CS_fsm[1]_i_2__0_n_0\,
      I5 => \ap_CS_fsm[1]_i_3_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \icmp_ln115_reg_137_pp0_iter1_reg_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => real_spectrum_hi_V_1_full_n,
      I3 => real_spectrum_hi_V_s_full_n,
      O => \ap_CS_fsm[1]_i_2__0_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln115_fu_119_p2,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F80000"
    )
        port map (
      I0 => icmp_ln115_fu_119_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => icmp_ln115_reg_1370,
      O => \ap_CS_fsm[2]_i_1__0_n_0\
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^i3_0_i_reg_108_reg[7]_0\(2),
      I1 => \^i3_0_i_reg_108_reg[7]_0\(6),
      I2 => \^i3_0_i_reg_108_reg[7]_0\(3),
      I3 => \ap_CS_fsm[2]_i_4_n_0\,
      O => icmp_ln115_fu_119_p2
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA80AA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => real_spectrum_hi_V_s_full_n,
      I2 => real_spectrum_hi_V_1_full_n,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => \icmp_ln115_reg_137_pp0_iter1_reg_reg_n_0_[0]\,
      O => icmp_ln115_reg_1370
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^i3_0_i_reg_108_reg[7]_0\(0),
      I1 => \^i3_0_i_reg_108_reg[7]_0\(1),
      I2 => \^i3_0_i_reg_108_reg[7]_0\(5),
      I3 => i3_0_i_reg_108_reg(8),
      I4 => \^i3_0_i_reg_108_reg[7]_0\(7),
      I5 => \^i3_0_i_reg_108_reg[7]_0\(4),
      O => \ap_CS_fsm[2]_i_4_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__0_n_0\,
      Q => \^q\(1),
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => icmp_ln115_reg_1370,
      I4 => icmp_ln115_fu_119_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000A0C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => \ap_CS_fsm[1]_i_2__0_n_0\,
      I4 => icmp_ln115_fu_119_p2,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => \ap_CS_fsm[1]_i_2__0_n_0\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
\i3_0_i_reg_108[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i3_0_i_reg_108_reg[7]_0\(0),
      O => i_fu_125_p2(0)
    );
\i3_0_i_reg_108[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i3_0_i_reg_108_reg[7]_0\(1),
      I1 => \^i3_0_i_reg_108_reg[7]_0\(0),
      O => i_fu_125_p2(1)
    );
\i3_0_i_reg_108[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^i3_0_i_reg_108_reg[7]_0\(2),
      I1 => \^i3_0_i_reg_108_reg[7]_0\(0),
      I2 => \^i3_0_i_reg_108_reg[7]_0\(1),
      O => i_fu_125_p2(2)
    );
\i3_0_i_reg_108[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^i3_0_i_reg_108_reg[7]_0\(3),
      I1 => \^i3_0_i_reg_108_reg[7]_0\(1),
      I2 => \^i3_0_i_reg_108_reg[7]_0\(0),
      I3 => \^i3_0_i_reg_108_reg[7]_0\(2),
      O => i_fu_125_p2(3)
    );
\i3_0_i_reg_108[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^i3_0_i_reg_108_reg[7]_0\(4),
      I1 => \^i3_0_i_reg_108_reg[7]_0\(3),
      I2 => \^i3_0_i_reg_108_reg[7]_0\(2),
      I3 => \^i3_0_i_reg_108_reg[7]_0\(0),
      I4 => \^i3_0_i_reg_108_reg[7]_0\(1),
      O => i_fu_125_p2(4)
    );
\i3_0_i_reg_108[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^i3_0_i_reg_108_reg[7]_0\(5),
      I1 => \^i3_0_i_reg_108_reg[7]_0\(1),
      I2 => \^i3_0_i_reg_108_reg[7]_0\(0),
      I3 => \^i3_0_i_reg_108_reg[7]_0\(2),
      I4 => \^i3_0_i_reg_108_reg[7]_0\(3),
      I5 => \^i3_0_i_reg_108_reg[7]_0\(4),
      O => i_fu_125_p2(5)
    );
\i3_0_i_reg_108[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i3_0_i_reg_108_reg[7]_0\(6),
      I1 => \i3_0_i_reg_108[8]_i_4_n_0\,
      O => i_fu_125_p2(6)
    );
\i3_0_i_reg_108[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^i3_0_i_reg_108_reg[7]_0\(7),
      I1 => \i3_0_i_reg_108[8]_i_4_n_0\,
      I2 => \^i3_0_i_reg_108_reg[7]_0\(6),
      O => i_fu_125_p2(7)
    );
\i3_0_i_reg_108[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => real_spectrum_hi_buf_1_t_empty_n,
      I2 => real_spectrum_hi_buf_t_empty_n,
      O => ap_NS_fsm1
    );
\i3_0_i_reg_108[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln115_reg_1370,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => icmp_ln115_fu_119_p2,
      O => i3_0_i_reg_1080
    );
\i3_0_i_reg_108[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i3_0_i_reg_108_reg(8),
      I1 => \^i3_0_i_reg_108_reg[7]_0\(6),
      I2 => \i3_0_i_reg_108[8]_i_4_n_0\,
      I3 => \^i3_0_i_reg_108_reg[7]_0\(7),
      O => i_fu_125_p2(8)
    );
\i3_0_i_reg_108[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^i3_0_i_reg_108_reg[7]_0\(5),
      I1 => \^i3_0_i_reg_108_reg[7]_0\(1),
      I2 => \^i3_0_i_reg_108_reg[7]_0\(0),
      I3 => \^i3_0_i_reg_108_reg[7]_0\(2),
      I4 => \^i3_0_i_reg_108_reg[7]_0\(3),
      I5 => \^i3_0_i_reg_108_reg[7]_0\(4),
      O => \i3_0_i_reg_108[8]_i_4_n_0\
    );
\i3_0_i_reg_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_0_i_reg_1080,
      D => i_fu_125_p2(0),
      Q => \^i3_0_i_reg_108_reg[7]_0\(0),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_0_i_reg_1080,
      D => i_fu_125_p2(1),
      Q => \^i3_0_i_reg_108_reg[7]_0\(1),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_0_i_reg_1080,
      D => i_fu_125_p2(2),
      Q => \^i3_0_i_reg_108_reg[7]_0\(2),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_0_i_reg_1080,
      D => i_fu_125_p2(3),
      Q => \^i3_0_i_reg_108_reg[7]_0\(3),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_0_i_reg_1080,
      D => i_fu_125_p2(4),
      Q => \^i3_0_i_reg_108_reg[7]_0\(4),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_0_i_reg_1080,
      D => i_fu_125_p2(5),
      Q => \^i3_0_i_reg_108_reg[7]_0\(5),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_0_i_reg_1080,
      D => i_fu_125_p2(6),
      Q => \^i3_0_i_reg_108_reg[7]_0\(6),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_0_i_reg_1080,
      D => i_fu_125_p2(7),
      Q => \^i3_0_i_reg_108_reg[7]_0\(7),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_108_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_0_i_reg_1080,
      D => i_fu_125_p2(8),
      Q => i3_0_i_reg_108_reg(8),
      R => ap_NS_fsm1
    );
\icmp_ln115_reg_137[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln115_fu_119_p2,
      I1 => icmp_ln115_reg_1370,
      I2 => icmp_ln115_reg_137,
      O => \icmp_ln115_reg_137[0]_i_1_n_0\
    );
\icmp_ln115_reg_137_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB80008888"
    )
        port map (
      I0 => icmp_ln115_reg_137,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => real_spectrum_hi_V_s_full_n,
      I3 => real_spectrum_hi_V_1_full_n,
      I4 => ap_enable_reg_pp0_iter2_reg_n_0,
      I5 => \icmp_ln115_reg_137_pp0_iter1_reg_reg_n_0_[0]\,
      O => \icmp_ln115_reg_137_pp0_iter1_reg[0]_i_1_n_0\
    );
\icmp_ln115_reg_137_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln115_reg_137_pp0_iter1_reg[0]_i_1_n_0\,
      Q => \icmp_ln115_reg_137_pp0_iter1_reg_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln115_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln115_reg_137[0]_i_1_n_0\,
      Q => icmp_ln115_reg_137,
      R => '0'
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A8A8A00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \icmp_ln115_reg_137_pp0_iter1_reg_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => real_spectrum_hi_V_1_full_n,
      I4 => real_spectrum_hi_V_s_full_n,
      I5 => ap_CS_fsm_pp0_stage0,
      O => Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBBB0000"
    )
        port map (
      I0 => \icmp_ln115_reg_137_pp0_iter1_reg_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => real_spectrum_hi_V_1_full_n,
      I3 => real_spectrum_hi_V_s_full_n,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => icmp_ln115_reg_137,
      O => tmp_M_imag_V_reg_1610
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg is
  port (
    \mOutPtr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg is
  signal \^moutptr_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][0]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][10]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][10]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][10]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][11]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][11]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][11]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][12]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][12]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][12]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][13]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][13]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][13]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][14]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][14]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][14]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][15]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][15]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][15]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][1]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][2]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][3]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][4]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][5]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][6]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][7]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][8]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][8]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][8]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][9]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][9]_srl8\ : label is "inst/\real_spectrum_lo_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][9]_srl8 ";
begin
  \mOutPtr_reg[2]\(0) <= \^moutptr_reg[2]\(0);
\SRL_SIG_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[7][0]_srl8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \^moutptr_reg[2]\(0)
    );
\SRL_SIG_reg[7][10]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[7][11]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[7][12]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[7][13]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[7][14]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[7][15]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[7][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[7][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[7][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[7][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[7][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[7][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[7][8]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[7][9]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_reg_239 : in STD_LOGIC;
    \ireg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_10 : entity is "fifo_w16_d8_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_10 is
  signal \^moutptr_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][0]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][10]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][10]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][10]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][11]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][11]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][11]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][12]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][12]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][12]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][13]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][13]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][13]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][14]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][14]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][14]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][15]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][15]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][15]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][1]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][2]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][3]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][4]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][5]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][6]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][7]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][8]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][8]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][8]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][9]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][9]_srl8\ : label is "inst/\real_spectrum_hi_V_s_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][9]_srl8 ";
begin
  \mOutPtr_reg[2]\(0) <= \^moutptr_reg[2]\(0);
  \out\(15 downto 0) <= \^out\(15 downto 0);
\SRL_SIG_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[7][0]_srl8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \^moutptr_reg[2]\(0)
    );
\SRL_SIG_reg[7][10]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[7][11]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[7][12]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[7][13]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[7][14]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[7][15]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[7][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[7][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[7][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[7][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[7][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[7][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[7][8]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[7][9]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\ireg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(0),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(0),
      O => D(0)
    );
\ireg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(10),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(10),
      O => D(10)
    );
\ireg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(11),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(11),
      O => D(11)
    );
\ireg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(12),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(12),
      O => D(12)
    );
\ireg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(13),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(13),
      O => D(13)
    );
\ireg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(14),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(14),
      O => D(14)
    );
\ireg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(15),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(15),
      O => D(15)
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(1),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(1),
      O => D(1)
    );
\ireg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(2),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(2),
      O => D(2)
    );
\ireg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(3),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(3),
      O => D(3)
    );
\ireg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(4),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(4),
      O => D(4)
    );
\ireg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(5),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(5),
      O => D(5)
    );
\ireg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(6),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(6),
      O => D(6)
    );
\ireg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(7),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(7),
      O => D(7)
    );
\ireg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(8),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(8),
      O => D(8)
    );
\ireg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(9),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[15]\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_reg_239 : in STD_LOGIC;
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_11 : entity is "fifo_w16_d8_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_11 is
  signal \^moutptr_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][0]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][10]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][10]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][10]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][11]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][11]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][11]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][12]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][12]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][12]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][13]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][13]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][13]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][14]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][14]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][14]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][15]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][15]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][15]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][1]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][2]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][3]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][4]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][5]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][6]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][7]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][8]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][8]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][8]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][9]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][9]_srl8\ : label is "inst/\real_spectrum_hi_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][9]_srl8 ";
begin
  \mOutPtr_reg[2]\(0) <= \^moutptr_reg[2]\(0);
  \out\(15 downto 0) <= \^out\(15 downto 0);
\SRL_SIG_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[7][0]_srl8_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \^moutptr_reg[2]\(0)
    );
\SRL_SIG_reg[7][10]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[7][11]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[7][12]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[7][13]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[7][14]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[7][15]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[7][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[7][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[7][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[7][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[7][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[7][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[7][8]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[7][9]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\ireg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(0),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(0),
      O => D(0)
    );
\ireg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(1),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(1),
      O => D(1)
    );
\ireg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(2),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(2),
      O => D(2)
    );
\ireg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(3),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(3),
      O => D(3)
    );
\ireg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(4),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(4),
      O => D(4)
    );
\ireg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(5),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(5),
      O => D(5)
    );
\ireg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(6),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(6),
      O => D(6)
    );
\ireg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(7),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(7),
      O => D(7)
    );
\ireg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(8),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(8),
      O => D(8)
    );
\ireg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(9),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(9),
      O => D(9)
    );
\ireg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(10),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(10),
      O => D(10)
    );
\ireg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(11),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(11),
      O => D(11)
    );
\ireg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(12),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(12),
      O => D(12)
    );
\ireg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(13),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(13),
      O => D(13)
    );
\ireg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(14),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(14),
      O => D(14)
    );
\ireg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(15),
      I1 => tmp_reg_239,
      I2 => \ireg_reg[31]\(15),
      O => D(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_7 is
  port (
    \mOutPtr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_7 : entity is "fifo_w16_d8_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_7 is
  signal \^moutptr_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][0]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][10]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][10]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][10]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][11]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][11]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][11]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][12]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][12]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][12]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][13]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][13]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][13]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][14]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][14]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][14]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][15]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][15]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][15]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][1]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][2]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][3]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][4]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][5]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][6]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][7]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][8]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][8]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][8]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][9]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][9]_srl8\ : label is "inst/\real_spectrum_lo_V_1_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[7][9]_srl8 ";
begin
  \mOutPtr_reg[2]\(0) <= \^moutptr_reg[2]\(0);
\SRL_SIG_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[7][0]_srl8_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \^moutptr_reg[2]\(0)
    );
\SRL_SIG_reg[7][10]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[7][11]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[7][12]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[7][13]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[7][14]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[7][15]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[7][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[7][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[7][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[7][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[7][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[7][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[7][8]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[7][9]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 : in STD_LOGIC;
    tmp_M_imag_V_reg_1610 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "real_spectrum_hi_buf_U/hls_xfft2real_deshbi_memcore_U/hls_xfft2real_deshbi_memcore_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 512;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => ram_reg_0(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => \in\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => shiftReg_ce,
      ENBWREN => Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0,
      REGCEAREGCE => '0',
      REGCEB => tmp_M_imag_V_reg_1610,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_19 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ret_V_reg_985_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_19 : entity is "hls_xfft2real_deshbi_memcore_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_19 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "descramble_buf_0_M_U/hls_xfft2real_deshbi_memcore_U/hls_xfft2real_deshbi_memcore_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 512;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
  DOBDO(15 downto 0) <= \^dobdo\(15 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => ram_reg_4(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => \^dobdo\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_3,
      ENBWREN => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => E(0),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_5(0),
      WEA(0) => ram_reg_5(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ret_V_fu_357_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \ret_V_reg_985_reg[15]\(7),
      O => ram_reg_1(3)
    );
\ret_V_fu_357_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \ret_V_reg_985_reg[15]\(6),
      O => ram_reg_1(2)
    );
\ret_V_fu_357_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \ret_V_reg_985_reg[15]\(5),
      O => ram_reg_1(1)
    );
\ret_V_fu_357_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \ret_V_reg_985_reg[15]\(4),
      O => ram_reg_1(0)
    );
\ret_V_fu_357_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(11),
      I1 => \ret_V_reg_985_reg[15]\(11),
      O => ram_reg_2(3)
    );
\ret_V_fu_357_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => \ret_V_reg_985_reg[15]\(10),
      O => ram_reg_2(2)
    );
\ret_V_fu_357_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(9),
      I1 => \ret_V_reg_985_reg[15]\(9),
      O => ram_reg_2(1)
    );
\ret_V_fu_357_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => \ret_V_reg_985_reg[15]\(8),
      O => ram_reg_2(0)
    );
\ret_V_fu_357_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(15),
      O => DI(0)
    );
\ret_V_fu_357_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(15),
      I1 => \ret_V_reg_985_reg[15]\(15),
      O => ram_reg_0(3)
    );
\ret_V_fu_357_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => \ret_V_reg_985_reg[15]\(14),
      O => ram_reg_0(2)
    );
\ret_V_fu_357_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(13),
      I1 => \ret_V_reg_985_reg[15]\(13),
      O => ram_reg_0(1)
    );
\ret_V_fu_357_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(12),
      I1 => \ret_V_reg_985_reg[15]\(12),
      O => ram_reg_0(0)
    );
ret_V_fu_357_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \ret_V_reg_985_reg[15]\(3),
      O => S(3)
    );
ret_V_fu_357_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \ret_V_reg_985_reg[15]\(2),
      O => S(2)
    );
ret_V_fu_357_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \ret_V_reg_985_reg[15]\(1),
      O => S(1)
    );
ret_V_fu_357_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \ret_V_reg_985_reg[15]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_21 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ret_V_1_reg_1005_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_21 : entity is "hls_xfft2real_deshbi_memcore_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_21 is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "descramble_buf_0_M_1_U/hls_xfft2real_deshbi_memcore_U/hls_xfft2real_deshbi_memcore_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 512;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
  ram_reg_0(15 downto 0) <= \^ram_reg_0\(15 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => ram_reg_7(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => \^ram_reg_0\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_6,
      ENBWREN => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => E(0),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_8(0),
      WEA(0) => ram_reg_8(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ret_V_1_fu_390_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \ret_V_1_reg_1005_reg[15]\(7),
      O => ram_reg_4(3)
    );
\ret_V_1_fu_390_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \ret_V_1_reg_1005_reg[15]\(6),
      O => ram_reg_4(2)
    );
\ret_V_1_fu_390_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \ret_V_1_reg_1005_reg[15]\(5),
      O => ram_reg_4(1)
    );
\ret_V_1_fu_390_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \ret_V_1_reg_1005_reg[15]\(4),
      O => ram_reg_4(0)
    );
\ret_V_1_fu_390_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(11),
      I1 => \ret_V_1_reg_1005_reg[15]\(11),
      O => ram_reg_5(3)
    );
\ret_V_1_fu_390_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(10),
      I1 => \ret_V_1_reg_1005_reg[15]\(10),
      O => ram_reg_5(2)
    );
\ret_V_1_fu_390_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(9),
      I1 => \ret_V_1_reg_1005_reg[15]\(9),
      O => ram_reg_5(1)
    );
\ret_V_1_fu_390_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(8),
      I1 => \ret_V_1_reg_1005_reg[15]\(8),
      O => ram_reg_5(0)
    );
\ret_V_1_fu_390_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ram_reg_0\(15),
      O => ram_reg_1(0)
    );
\ret_V_1_fu_390_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(15),
      I1 => \ret_V_1_reg_1005_reg[15]\(15),
      O => ram_reg_2(3)
    );
\ret_V_1_fu_390_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(14),
      I1 => \ret_V_1_reg_1005_reg[15]\(14),
      O => ram_reg_2(2)
    );
\ret_V_1_fu_390_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(13),
      I1 => \ret_V_1_reg_1005_reg[15]\(13),
      O => ram_reg_2(1)
    );
\ret_V_1_fu_390_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(12),
      I1 => \ret_V_1_reg_1005_reg[15]\(12),
      O => ram_reg_2(0)
    );
ret_V_1_fu_390_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \ret_V_1_reg_1005_reg[15]\(3),
      O => ram_reg_3(3)
    );
ret_V_1_fu_390_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \ret_V_1_reg_1005_reg[15]\(2),
      O => ram_reg_3(2)
    );
ret_V_1_fu_390_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \ret_V_1_reg_1005_reg[15]\(1),
      O => ram_reg_3(1)
    );
ret_V_1_fu_390_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \ret_V_1_reg_1005_reg[15]\(0),
      O => ram_reg_3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_9 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 : in STD_LOGIC;
    tmp_M_imag_V_reg_1610 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_9 : entity is "hls_xfft2real_deshbi_memcore_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_9 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "real_spectrum_hi_buf_1_U/hls_xfft2real_deshbi_memcore_U/hls_xfft2real_deshbi_memcore_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 512;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => ram_reg_0(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => \in\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => shiftReg_ce,
      ENBWREN => Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0,
      REGCEAREGCE => '0',
      REGCEB => tmp_M_imag_V_reg_1610,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tptr : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram is
  signal \buf_ce0[1]_5\ : STD_LOGIC;
  signal \buf_ce1[1]_7\ : STD_LOGIC;
  signal \buf_d0[1]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "descramble_buf_1_M_U/gen_buffer[1].hls_xfft2real_desibs_memcore_U/hls_xfft2real_desibs_memcore_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11000000001111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \buf_d0[1]_8\(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[1]_5\,
      ENBWREN => \buf_ce1[1]_7\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(15),
      O => \buf_d0[1]_8\(15)
    );
ram_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(14),
      O => \buf_d0[1]_8\(14)
    );
ram_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(13),
      O => \buf_d0[1]_8\(13)
    );
ram_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(12),
      O => \buf_d0[1]_8\(12)
    );
ram_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(11),
      O => \buf_d0[1]_8\(11)
    );
ram_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(10),
      O => \buf_d0[1]_8\(10)
    );
ram_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(9),
      O => \buf_d0[1]_8\(9)
    );
ram_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(8),
      O => \buf_d0[1]_8\(8)
    );
ram_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(7),
      O => \buf_d0[1]_8\(7)
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF8080"
    )
        port map (
      I0 => tptr,
      I1 => ram_reg_0,
      I2 => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      O => \buf_ce0[1]_5\
    );
ram_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(6),
      O => \buf_d0[1]_8\(6)
    );
ram_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(5),
      O => \buf_d0[1]_8\(5)
    );
ram_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(4),
      O => \buf_d0[1]_8\(4)
    );
ram_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(3),
      O => \buf_d0[1]_8\(3)
    );
ram_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(2),
      O => \buf_d0[1]_8\(2)
    );
ram_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(1),
      O => \buf_d0[1]_8\(1)
    );
ram_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_4(0),
      O => \buf_d0[1]_8\(0)
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => ram_reg_0,
      I3 => tptr,
      I4 => ram_reg_2,
      O => \buf_ce1[1]_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_13 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_13 : entity is "hls_xfft2real_desibs_memcore_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_13 is
  signal \buf_ce0[0]_4\ : STD_LOGIC;
  signal \buf_ce1[0]_6\ : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "descramble_buf_1_M_U/gen_buffer[0].hls_xfft2real_desibs_memcore_U/hls_xfft2real_desibs_memcore_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ram_reg_0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11000000001111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[0]_4\,
      ENBWREN => \buf_ce1[0]_6\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_1(0),
      WEA(0) => ram_reg_1(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C550055"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_3,
      I2 => tptr,
      I3 => ram_reg_4,
      I4 => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      O => \buf_ce0[0]_4\
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => ram_reg_4,
      I3 => tptr,
      I4 => ram_reg_3,
      O => \buf_ce1[0]_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_16 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tptr : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    grp_fu_849_ce : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_16 : entity is "hls_xfft2real_desibs_memcore_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_16 is
  signal \buf_ce0[1]_5\ : STD_LOGIC;
  signal \buf_ce1[1]_7\ : STD_LOGIC;
  signal \buf_d0[1]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "descramble_buf_1_M_1_U/gen_buffer[1].hls_xfft2real_desibs_memcore_U/hls_xfft2real_desibs_memcore_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ram_reg_0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11000000001111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \buf_d0[1]_8\(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[1]_5\,
      ENBWREN => \buf_ce1[1]_7\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_1(0),
      WEA(0) => ram_reg_1(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(15),
      O => \buf_d0[1]_8\(15)
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(14),
      O => \buf_d0[1]_8\(14)
    );
\ram_reg_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(13),
      O => \buf_d0[1]_8\(13)
    );
\ram_reg_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(12),
      O => \buf_d0[1]_8\(12)
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(11),
      O => \buf_d0[1]_8\(11)
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(10),
      O => \buf_d0[1]_8\(10)
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(9),
      O => \buf_d0[1]_8\(9)
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(8),
      O => \buf_d0[1]_8\(8)
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(7),
      O => \buf_d0[1]_8\(7)
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => tptr,
      I1 => ram_reg_2,
      I2 => ram_reg_3,
      I3 => grp_fu_849_ce,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \buf_ce0[1]_5\
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(6),
      O => \buf_d0[1]_8\(6)
    );
\ram_reg_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(5),
      O => \buf_d0[1]_8\(5)
    );
\ram_reg_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(4),
      O => \buf_d0[1]_8\(4)
    );
\ram_reg_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(3),
      O => \buf_d0[1]_8\(3)
    );
\ram_reg_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(2),
      O => \buf_d0[1]_8\(2)
    );
\ram_reg_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(1),
      O => \buf_d0[1]_8\(1)
    );
\ram_reg_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_7(0),
      O => \buf_d0[1]_8\(0)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => ram_reg_2,
      I3 => tptr,
      I4 => ram_reg_5,
      O => \buf_ce1[1]_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_17 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    grp_fu_849_ce : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_17 : entity is "hls_xfft2real_desibs_memcore_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_17 is
  signal \buf_ce0[0]_4\ : STD_LOGIC;
  signal \buf_ce1[0]_6\ : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "descramble_buf_1_M_1_U/gen_buffer[0].hls_xfft2real_desibs_memcore_U/hls_xfft2real_desibs_memcore_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ram_reg_0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11000000001111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => ram_reg_1(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[0]_4\,
      ENBWREN => \buf_ce1[0]_6\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_2(0),
      WEA(0) => ram_reg_2(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C55005500550055"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_4,
      I2 => tptr,
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => grp_fu_849_ce,
      O => \buf_ce0[0]_4\
    );
ram_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => ram_reg_5,
      I3 => tptr,
      I4 => ram_reg_4,
      O => \buf_ce1[0]_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf is
  port (
    internal_empty_n_reg : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n4_out : out STD_LOGIC;
    \tmp_reg_239_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    \tmp_reg_239_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    internal_empty_n4_out_0 : out STD_LOGIC;
    internal_empty_n_reg_2 : out STD_LOGIC;
    internal_empty_n_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    count : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \dout_val_last_V_reg_248_reg[0]\ : out STD_LOGIC;
    \i_reg_243_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    Loop_realfft_be_stre_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    ap_done_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    real_spectrum_lo_V_1_empty_n : in STD_LOGIC;
    internal_empty_n_reg_5 : in STD_LOGIC;
    real_spectrum_lo_V_s_empty_n : in STD_LOGIC;
    \mOutPtr_reg[3]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_1 : in STD_LOGIC;
    real_spectrum_hi_V_1_empty_n : in STD_LOGIC;
    real_spectrum_hi_V_s_empty_n : in STD_LOGIC;
    \dout_val_last_V_reg_248_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[2]\ : in STD_LOGIC;
    \dout_val_last_V_reg_248_reg[0]_1\ : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \i_reg_243_reg[8]_0\ : in STD_LOGIC;
    dout_val_last_V_reg_248 : in STD_LOGIC;
    \count_reg[1]\ : in STD_LOGIC;
    dout_TREADY : in STD_LOGIC;
    \count_reg[1]_0\ : in STD_LOGIC;
    dout_val_last_V_reg_248_pp0_iter1_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ireg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_239_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_239_reg[0]_2\ : in STD_LOGIC;
    \tmp_reg_239_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_val_last_V_reg_248_reg[0]_2\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \ireg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf is
  signal ap_block_pp0_stage0_110012_in : STD_LOGIC;
  signal ap_done_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal dout_TVALID_int : STD_LOGIC;
  signal dout_val_last_V_reg_2480 : STD_LOGIC;
  signal \i_reg_243[8]_i_3_n_0\ : STD_LOGIC;
  signal \^internal_empty_n4_out\ : STD_LOGIC;
  signal \^internal_empty_n_reg_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^tmp_reg_239_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair32";
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
  internal_empty_n4_out <= \^internal_empty_n4_out\;
  internal_empty_n_reg_3(0) <= \^internal_empty_n_reg_3\(0);
  \ireg_reg[32]_0\(0) <= \^ireg_reg[32]_0\(0);
  \tmp_reg_239_reg[0]\ <= \^tmp_reg_239_reg[0]\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3302"
    )
        port map (
      I0 => ap_done_INST_0_i_2_n_0,
      I1 => Loop_realfft_be_stre_U0_ap_start,
      I2 => \ap_CS_fsm_reg[1]_0\,
      I3 => Q(0),
      O => \ap_CS_fsm_reg[0]\(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F5"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[1]_0\,
      I2 => Loop_realfft_be_stre_U0_ap_start,
      I3 => ap_done_INST_0_i_2_n_0,
      O => \ap_CS_fsm_reg[0]\(1)
    );
ap_done_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_block_pp0_stage0_110012_in,
      I1 => dout_val_last_V_reg_248_pp0_iter1_reg,
      I2 => ap_done_0,
      O => ap_done
    );
ap_done_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020AAAA"
    )
        port map (
      I0 => ap_done_INST_0_i_2_n_0,
      I1 => \^ireg_reg[32]_0\(0),
      I2 => ap_rst_n,
      I3 => \i_reg_243_reg[8]_0\,
      I4 => \ap_CS_fsm_reg[1]_0\,
      O => ap_block_pp0_stage0_110012_in
    );
ap_done_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5D555D555D555D"
    )
        port map (
      I0 => ap_done_0,
      I1 => ap_rst_n,
      I2 => \^ireg_reg[32]_0\(0),
      I3 => \count_reg[1]\,
      I4 => \count_reg[1]_0\,
      I5 => dout_TREADY,
      O => ap_done_INST_0_i_2_n_0
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C777C000"
    )
        port map (
      I0 => Q(0),
      I1 => Loop_realfft_be_stre_U0_ap_start,
      I2 => ap_block_pp0_stage0_110012_in,
      I3 => Q(1),
      I4 => \ap_CS_fsm_reg[1]_0\,
      O => \ap_CS_fsm_reg[0]_0\
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F077F00000000000"
    )
        port map (
      I0 => Loop_realfft_be_stre_U0_ap_start,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[1]_0\,
      I3 => ap_block_pp0_stage0_110012_in,
      I4 => ap_done_0,
      I5 => ap_rst_n,
      O => internal_empty_n_reg
    );
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \count_reg[1]\,
      I2 => \count_reg[1]_0\,
      I3 => dout_TREADY,
      I4 => \^ap_rst_n_0\,
      O => ap_rst_n_2
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \count_reg[1]\,
      I1 => dout_TREADY,
      I2 => \^ap_rst_n_0\,
      I3 => \count_reg[1]_0\,
      O => count(0)
    );
\dout_val_last_V_reg_248[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => \dout_val_last_V_reg_248_reg[0]_0\,
      I1 => \dout_val_last_V_reg_248_reg[0]_2\,
      I2 => \dout_val_last_V_reg_248_reg[0]_1\,
      I3 => ap_block_pp0_stage0_110012_in,
      I4 => Q(1),
      I5 => dout_val_last_V_reg_248,
      O => \ap_CS_fsm_reg[1]\
    );
\dout_val_last_V_reg_248_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => dout_val_last_V_reg_248,
      I1 => ap_block_pp0_stage0_110012_in,
      I2 => Q(1),
      I3 => dout_val_last_V_reg_248_pp0_iter1_reg,
      O => \dout_val_last_V_reg_248_reg[0]\
    );
\i4_0_i1_reg_156[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => Loop_realfft_be_stre_U0_ap_start,
      I1 => Q(0),
      I2 => \^ap_rst_n_0\,
      I3 => dout_val_last_V_reg_248,
      O => internal_empty_n_reg_4(0)
    );
\i4_0_i1_reg_156[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_block_pp0_stage0_110012_in,
      I1 => \ap_CS_fsm_reg[1]_0\,
      I2 => Q(1),
      I3 => dout_val_last_V_reg_248,
      O => ap_enable_reg_pp0_iter1_reg(0)
    );
\i_reg_243[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800000000"
    )
        port map (
      I0 => Loop_realfft_be_stre_U0_ap_start,
      I1 => ap_done_INST_0_i_2_n_0,
      I2 => \i_reg_243[8]_i_3_n_0\,
      I3 => \i_reg_243_reg[8]_0\,
      I4 => \ap_CS_fsm_reg[1]_0\,
      I5 => Q(1),
      O => \^internal_empty_n_reg_3\(0)
    );
\i_reg_243[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ireg_reg[32]_0\(0),
      O => \i_reg_243[8]_i_3_n_0\
    );
internal_empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000E0E0"
    )
        port map (
      I0 => \^internal_empty_n4_out\,
      I1 => real_spectrum_lo_V_1_empty_n,
      I2 => ap_rst_n,
      I3 => internal_empty_n_reg_5,
      I4 => \^tmp_reg_239_reg[0]\,
      O => internal_empty_n_reg_0
    );
internal_empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5755555577777777"
    )
        port map (
      I0 => ap_rst_n,
      I1 => real_spectrum_hi_V_s_empty_n,
      I2 => \^ap_rst_n_0\,
      I3 => real_spectrum_hi_V_1_empty_n,
      I4 => \mOutPtr_reg[3]\,
      I5 => shiftReg_ce_1,
      O => ap_rst_n_1
    );
internal_full_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => \^ap_rst_n_0\,
      I2 => \mOutPtr_reg[3]\,
      I3 => real_spectrum_lo_V_s_empty_n,
      O => \^internal_empty_n4_out\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF00"
    )
        port map (
      I0 => \^ap_rst_n_0\,
      I1 => real_spectrum_hi_V_1_empty_n,
      I2 => \mOutPtr_reg[3]\,
      I3 => shiftReg_ce_1,
      O => internal_empty_n4_out_0
    );
\ireg[32]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ireg_reg[32]_0\(0),
      I1 => \ireg_reg[0]_0\(0),
      I2 => dout_TREADY,
      O => ireg01_out
    );
\ireg[32]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_rst_n_0\,
      O => dout_TVALID_int
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(0),
      Q => \ireg_reg_n_0_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(10),
      Q => \ireg_reg_n_0_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(11),
      Q => \ireg_reg_n_0_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(12),
      Q => \ireg_reg_n_0_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(13),
      Q => \ireg_reg_n_0_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(14),
      Q => \ireg_reg_n_0_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(15),
      Q => \ireg_reg_n_0_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(16),
      Q => \ireg_reg_n_0_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(17),
      Q => \ireg_reg_n_0_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(18),
      Q => \ireg_reg_n_0_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(19),
      Q => \ireg_reg_n_0_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(1),
      Q => \ireg_reg_n_0_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(20),
      Q => \ireg_reg_n_0_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(21),
      Q => \ireg_reg_n_0_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(22),
      Q => \ireg_reg_n_0_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(23),
      Q => \ireg_reg_n_0_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(24),
      Q => \ireg_reg_n_0_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(25),
      Q => \ireg_reg_n_0_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(26),
      Q => \ireg_reg_n_0_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(27),
      Q => \ireg_reg_n_0_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(28),
      Q => \ireg_reg_n_0_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(29),
      Q => \ireg_reg_n_0_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(2),
      Q => \ireg_reg_n_0_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(30),
      Q => \ireg_reg_n_0_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(31),
      Q => \ireg_reg_n_0_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => dout_TVALID_int,
      Q => \^ireg_reg[32]_0\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(3),
      Q => \ireg_reg_n_0_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(4),
      Q => \ireg_reg_n_0_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(5),
      Q => \ireg_reg_n_0_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(6),
      Q => \ireg_reg_n_0_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(7),
      Q => \ireg_reg_n_0_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(8),
      Q => \ireg_reg_n_0_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[31]_0\(9),
      Q => \ireg_reg_n_0_[9]\,
      R => SR(0)
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^internal_empty_n_reg_3\(0),
      I1 => \dout_val_last_V_reg_248_reg[0]_0\,
      I2 => \mOutPtr_reg[2]\,
      I3 => \dout_val_last_V_reg_248_reg[0]_1\,
      I4 => \mOutPtr_reg[2]_0\,
      O => internal_empty_n_reg_2
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => real_spectrum_lo_V_s_empty_n,
      I1 => \mOutPtr_reg[3]\,
      I2 => \^ap_rst_n_0\,
      I3 => shiftReg_ce,
      O => E(0)
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => shiftReg_ce_1,
      I1 => \mOutPtr_reg[3]\,
      I2 => real_spectrum_hi_V_1_empty_n,
      I3 => \^ap_rst_n_0\,
      O => \tmp_reg_239_reg[0]_0\(0)
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => \^ap_rst_n_0\,
      I2 => \mOutPtr_reg[3]\,
      I3 => real_spectrum_lo_V_s_empty_n,
      O => \^tmp_reg_239_reg[0]\
    );
\mOutPtr[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^ap_rst_n_0\,
      I1 => real_spectrum_hi_V_1_empty_n,
      I2 => \mOutPtr_reg[3]\,
      I3 => shiftReg_ce_1,
      O => internal_empty_n_reg_1
    );
\odata[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(0),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(0),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[0]\,
      O => D(0)
    );
\odata[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(10),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(10),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[10]\,
      O => D(10)
    );
\odata[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(11),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(11),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[11]\,
      O => D(11)
    );
\odata[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(12),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(12),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[12]\,
      O => D(12)
    );
\odata[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(13),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(13),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[13]\,
      O => D(13)
    );
\odata[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(14),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(14),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[14]\,
      O => D(14)
    );
\odata[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(15),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(15),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[15]\,
      O => D(15)
    );
\odata[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(0),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(0),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[16]\,
      O => D(16)
    );
\odata[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(1),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(1),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[17]\,
      O => D(17)
    );
\odata[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(2),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(2),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[18]\,
      O => D(18)
    );
\odata[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(3),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(3),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[19]\,
      O => D(19)
    );
\odata[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(1),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(1),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[1]\,
      O => D(1)
    );
\odata[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(4),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(4),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[20]\,
      O => D(20)
    );
\odata[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(5),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(5),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[21]\,
      O => D(21)
    );
\odata[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(6),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(6),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[22]\,
      O => D(22)
    );
\odata[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(7),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(7),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[23]\,
      O => D(23)
    );
\odata[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(8),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(8),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[24]\,
      O => D(24)
    );
\odata[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(9),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(9),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[25]\,
      O => D(25)
    );
\odata[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(10),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(10),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[26]\,
      O => D(26)
    );
\odata[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(11),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(11),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[27]\,
      O => D(27)
    );
\odata[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(12),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(12),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[28]\,
      O => D(28)
    );
\odata[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(13),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(13),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[29]\,
      O => D(29)
    );
\odata[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(2),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(2),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[2]\,
      O => D(2)
    );
\odata[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(14),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(14),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[30]\,
      O => D(30)
    );
\odata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \out\(15),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[31]\(15),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[31]\,
      O => D(31)
    );
\odata[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ireg_reg[32]_0\(0),
      I1 => \^ap_rst_n_0\,
      O => D(32)
    );
\odata[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_reg_243_reg[8]_0\,
      I1 => ap_rst_n,
      I2 => \^ireg_reg[32]_0\(0),
      I3 => ap_done_INST_0_i_2_n_0,
      I4 => Q(1),
      I5 => \ap_CS_fsm_reg[1]_0\,
      O => \^ap_rst_n_0\
    );
\odata[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(3),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(3),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[3]\,
      O => D(3)
    );
\odata[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(4),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(4),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[4]\,
      O => D(4)
    );
\odata[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(5),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(5),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[5]\,
      O => D(5)
    );
\odata[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(6),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(6),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[6]\,
      O => D(6)
    );
\odata[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(7),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(7),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[7]\,
      O => D(7)
    );
\odata[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(8),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(8),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[8]\,
      O => D(8)
    );
\odata[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[15]\(9),
      I1 => \mOutPtr_reg[3]\,
      I2 => \odata_reg[15]_0\(9),
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_0_[9]\,
      O => D(9)
    );
\tmp_reg_239[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B08FFFF3B080000"
    )
        port map (
      I0 => \tmp_reg_239_reg[0]_1\(0),
      I1 => \tmp_reg_239_reg[0]_2\,
      I2 => dout_val_last_V_reg_248,
      I3 => \tmp_reg_239_reg[0]_3\(0),
      I4 => dout_val_last_V_reg_2480,
      I5 => \mOutPtr_reg[3]\,
      O => \i_reg_243_reg[8]\
    );
\tmp_reg_239[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_block_pp0_stage0_110012_in,
      I1 => Q(1),
      O => dout_val_last_V_reg_2480
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_23 is
  port (
    din_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_23 : entity is "ibuf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_23 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ireg01_out : STD_LOGIC;
  signal \ireg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of din_TREADY_INST_0 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \odata[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \odata[10]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \odata[11]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \odata[12]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \odata[13]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \odata[14]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \odata[15]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \odata[16]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \odata[17]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \odata[18]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \odata[19]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \odata[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \odata[20]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \odata[21]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \odata[22]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \odata[23]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \odata[24]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \odata[25]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \odata[26]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \odata[27]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \odata[28]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \odata[29]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \odata[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \odata[30]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \odata[31]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \odata[32]_i_2__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \odata[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \odata[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \odata[5]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \odata[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \odata[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \odata[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \odata[9]_i_1\ : label is "soft_lutpair11";
begin
  Q(0) <= \^q\(0);
din_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      I2 => ap_rst_n,
      O => din_TREADY
    );
\ireg[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44044444"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[0]_0\(0),
      I2 => \ireg_reg[0]_1\(0),
      I3 => ap_done_reg,
      I4 => ap_start,
      O => ireg01_out
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(0),
      Q => \ireg_reg_n_0_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(10),
      Q => \ireg_reg_n_0_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(11),
      Q => \ireg_reg_n_0_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(12),
      Q => \ireg_reg_n_0_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(13),
      Q => \ireg_reg_n_0_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(14),
      Q => \ireg_reg_n_0_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(15),
      Q => \ireg_reg_n_0_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(16),
      Q => \ireg_reg_n_0_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(17),
      Q => \ireg_reg_n_0_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(18),
      Q => \ireg_reg_n_0_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(19),
      Q => \ireg_reg_n_0_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(1),
      Q => \ireg_reg_n_0_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(20),
      Q => \ireg_reg_n_0_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(21),
      Q => \ireg_reg_n_0_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(22),
      Q => \ireg_reg_n_0_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(23),
      Q => \ireg_reg_n_0_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(24),
      Q => \ireg_reg_n_0_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(25),
      Q => \ireg_reg_n_0_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(26),
      Q => \ireg_reg_n_0_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(27),
      Q => \ireg_reg_n_0_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(28),
      Q => \ireg_reg_n_0_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(29),
      Q => \ireg_reg_n_0_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(2),
      Q => \ireg_reg_n_0_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(30),
      Q => \ireg_reg_n_0_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(31),
      Q => \ireg_reg_n_0_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(3),
      Q => \ireg_reg_n_0_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(4),
      Q => \ireg_reg_n_0_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(5),
      Q => \ireg_reg_n_0_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(6),
      Q => \ireg_reg_n_0_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(7),
      Q => \ireg_reg_n_0_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(8),
      Q => \ireg_reg_n_0_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => D(9),
      Q => \ireg_reg_n_0_[9]\,
      R => SR(0)
    );
\odata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(0),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[0]\,
      O => \ireg_reg[32]_0\(0)
    );
\odata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(10),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[10]\,
      O => \ireg_reg[32]_0\(10)
    );
\odata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(11),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[11]\,
      O => \ireg_reg[32]_0\(11)
    );
\odata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(12),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[12]\,
      O => \ireg_reg[32]_0\(12)
    );
\odata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(13),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[13]\,
      O => \ireg_reg[32]_0\(13)
    );
\odata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(14),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[14]\,
      O => \ireg_reg[32]_0\(14)
    );
\odata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(15),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[15]\,
      O => \ireg_reg[32]_0\(15)
    );
\odata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(16),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[16]\,
      O => \ireg_reg[32]_0\(16)
    );
\odata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(17),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[17]\,
      O => \ireg_reg[32]_0\(17)
    );
\odata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(18),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[18]\,
      O => \ireg_reg[32]_0\(18)
    );
\odata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(19),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[19]\,
      O => \ireg_reg[32]_0\(19)
    );
\odata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(1),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[1]\,
      O => \ireg_reg[32]_0\(1)
    );
\odata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(20),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[20]\,
      O => \ireg_reg[32]_0\(20)
    );
\odata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(21),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[21]\,
      O => \ireg_reg[32]_0\(21)
    );
\odata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(22),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[22]\,
      O => \ireg_reg[32]_0\(22)
    );
\odata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(23),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[23]\,
      O => \ireg_reg[32]_0\(23)
    );
\odata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(24),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[24]\,
      O => \ireg_reg[32]_0\(24)
    );
\odata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(25),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[25]\,
      O => \ireg_reg[32]_0\(25)
    );
\odata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(26),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[26]\,
      O => \ireg_reg[32]_0\(26)
    );
\odata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(27),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[27]\,
      O => \ireg_reg[32]_0\(27)
    );
\odata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(28),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[28]\,
      O => \ireg_reg[32]_0\(28)
    );
\odata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(29),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[29]\,
      O => \ireg_reg[32]_0\(29)
    );
\odata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(2),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[2]\,
      O => \ireg_reg[32]_0\(2)
    );
\odata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(30),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[30]\,
      O => \ireg_reg[32]_0\(30)
    );
\odata[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(31),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[31]\,
      O => \ireg_reg[32]_0\(31)
    );
\odata[32]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(32),
      O => \ireg_reg[32]_0\(32)
    );
\odata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(3),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[3]\,
      O => \ireg_reg[32]_0\(3)
    );
\odata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(4),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[4]\,
      O => \ireg_reg[32]_0\(4)
    );
\odata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(5),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[5]\,
      O => \ireg_reg[32]_0\(5)
    );
\odata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(6),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[6]\,
      O => \ireg_reg[32]_0\(6)
    );
\odata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(7),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[7]\,
      O => \ireg_reg[32]_0\(7)
    );
\odata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(8),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[8]\,
      O => \ireg_reg[32]_0\(8)
    );
\odata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(9),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_0_[9]\,
      O => \ireg_reg[32]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    dout_TREADY : in STD_LOGIC;
    \ireg_reg[1]_1\ : in STD_LOGIC;
    dout_val_last_V_reg_248 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0\ : entity is "ibuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0\ is
  signal \ireg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ireg[1]_i_1_n_0\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0C000A000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => dout_val_last_V_reg_248,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => dout_TREADY,
      I5 => \ireg_reg[1]_1\,
      O => \ireg[0]_i_1_n_0\
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C40000"
    )
        port map (
      I0 => \ireg_reg[1]_0\,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => dout_TREADY,
      I4 => \ireg_reg[1]_1\,
      O => \ireg[1]_i_1_n_0\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1_n_0\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1_n_0\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \odata_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    dout_TREADY : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata[31]_i_2_n_0\ : STD_LOGIC;
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  SR(0) <= \^sr\(0);
\ireg[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \^q\(32),
      I1 => dout_TREADY,
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => \odata_reg[32]_0\(0)
    );
\odata[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\odata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout_TREADY,
      I1 => \^q\(32),
      O => \odata[31]_i_2_n_0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(10),
      Q => \^q\(10),
      R => \^sr\(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(11),
      Q => \^q\(11),
      R => \^sr\(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(12),
      Q => \^q\(12),
      R => \^sr\(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(13),
      Q => \^q\(13),
      R => \^sr\(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(14),
      Q => \^q\(14),
      R => \^sr\(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(15),
      Q => \^q\(15),
      R => \^sr\(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(16),
      Q => \^q\(16),
      R => \^sr\(0)
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(17),
      Q => \^q\(17),
      R => \^sr\(0)
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(18),
      Q => \^q\(18),
      R => \^sr\(0)
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(19),
      Q => \^q\(19),
      R => \^sr\(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(20),
      Q => \^q\(20),
      R => \^sr\(0)
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(21),
      Q => \^q\(21),
      R => \^sr\(0)
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(22),
      Q => \^q\(22),
      R => \^sr\(0)
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(23),
      Q => \^q\(23),
      R => \^sr\(0)
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(24),
      Q => \^q\(24),
      R => \^sr\(0)
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(25),
      Q => \^q\(25),
      R => \^sr\(0)
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(26),
      Q => \^q\(26),
      R => \^sr\(0)
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(27),
      Q => \^q\(27),
      R => \^sr\(0)
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(28),
      Q => \^q\(28),
      R => \^sr\(0)
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(29),
      Q => \^q\(29),
      R => \^sr\(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(30),
      Q => \^q\(30),
      R => \^sr\(0)
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(31),
      Q => \^q\(31),
      R => \^sr\(0)
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(32),
      Q => \^q\(32),
      R => \^sr\(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(4),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(5),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(6),
      Q => \^q\(6),
      R => \^sr\(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(7),
      Q => \^q\(7),
      R => \^sr\(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(8),
      Q => \^q\(8),
      R => \^sr\(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[31]_i_2_n_0\,
      D => D(9),
      Q => \^q\(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_24 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \iptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    push_buf : out STD_LOGIC;
    ap_start_0 : out STD_LOGIC;
    push_buf_0 : out STD_LOGIC;
    ap_start_1 : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \iptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \val_assign41_reg_141_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_descramble_buf_1_M_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M_reg : out STD_LOGIC;
    \odata_reg[32]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \odata_reg[32]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    iptr : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \val_assign41_reg_141_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iptr_1 : in STD_LOGIC;
    \count_reg[1]\ : in STD_LOGIC;
    descramble_buf_1_M_1_i_full_n : in STD_LOGIC;
    \val_assign41_reg_141_reg[0]_1\ : in STD_LOGIC;
    descramble_buf_0_M_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M_1 : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_1_M : in STD_LOGIC;
    descramble_buf_1_M_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M : in STD_LOGIC;
    descramble_buf_0_M_i_full_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_24 : entity is "obuf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_24 is
  signal \^ap_start_0\ : STD_LOGIC;
  signal \odata[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \^odata_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
begin
  ap_start_0 <= \^ap_start_0\;
  \odata_reg[32]_0\(32 downto 0) <= \^odata_reg[32]_0\(32 downto 0);
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF00800000"
    )
        port map (
      I0 => \val_assign41_reg_141_reg[0]_1\,
      I1 => \^odata_reg[32]_0\(32),
      I2 => \val_assign41_reg_141_reg[0]_0\(1),
      I3 => ap_done_reg,
      I4 => ap_start,
      I5 => \val_assign41_reg_141_reg[0]_0\(0),
      O => \odata_reg[32]_2\(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0000FF7FFFFF"
    )
        port map (
      I0 => \val_assign41_reg_141_reg[0]_1\,
      I1 => \^odata_reg[32]_0\(32),
      I2 => \val_assign41_reg_141_reg[0]_0\(1),
      I3 => ap_done_reg,
      I4 => ap_start,
      I5 => \val_assign41_reg_141_reg[0]_0\(0),
      O => \odata_reg[32]_2\(1)
    );
ap_ready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \val_assign41_reg_141_reg[0]_1\,
      I1 => \^odata_reg[32]_0\(32),
      I2 => \val_assign41_reg_141_reg[0]_0\(1),
      I3 => ap_done_reg,
      I4 => ap_start,
      O => ap_ready
    );
\count[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13333333"
    )
        port map (
      I0 => ap_start,
      I1 => ap_done_reg,
      I2 => \val_assign41_reg_141_reg[0]_0\(1),
      I3 => \^odata_reg[32]_0\(32),
      I4 => \val_assign41_reg_141_reg[0]_1\,
      O => ap_start_1
    );
\count[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444040"
    )
        port map (
      I0 => \count_reg[1]\,
      I1 => descramble_buf_1_M_1_i_full_n,
      I2 => ap_done_reg,
      I3 => \^ap_start_0\,
      I4 => \val_assign41_reg_141_reg[0]_1\,
      O => push_buf
    );
\count[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_start_0\,
      I2 => \val_assign41_reg_141_reg[0]_1\,
      I3 => descramble_buf_0_M_1_i_full_n,
      I4 => ap_sync_reg_channel_write_descramble_buf_0_M_1,
      O => push_buf_0
    );
\count[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_descramble_buf_1_M,
      I1 => descramble_buf_1_M_i_full_n,
      I2 => ap_done_reg,
      I3 => \^ap_start_0\,
      I4 => \val_assign41_reg_141_reg[0]_1\,
      O => ap_sync_reg_channel_write_descramble_buf_1_M_reg
    );
\count[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_descramble_buf_0_M,
      I1 => descramble_buf_0_M_i_full_n,
      I2 => ap_done_reg,
      I3 => \^ap_start_0\,
      I4 => \val_assign41_reg_141_reg[0]_1\,
      O => ap_sync_reg_channel_write_descramble_buf_0_M_reg
    );
\ireg[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D550000FFFFFFFF"
    )
        port map (
      I0 => \^odata_reg[32]_0\(32),
      I1 => \val_assign41_reg_141_reg[0]_0\(1),
      I2 => ap_done_reg,
      I3 => ap_start,
      I4 => \ireg_reg[0]\(0),
      I5 => ap_rst_n,
      O => SR(0)
    );
\odata[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => ap_start,
      I1 => ap_done_reg,
      I2 => \val_assign41_reg_141_reg[0]_0\(1),
      I3 => \^odata_reg[32]_0\(32),
      O => \odata[32]_i_1__0_n_0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(0),
      Q => \^odata_reg[32]_0\(0),
      R => SS(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(10),
      Q => \^odata_reg[32]_0\(10),
      R => SS(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(11),
      Q => \^odata_reg[32]_0\(11),
      R => SS(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(12),
      Q => \^odata_reg[32]_0\(12),
      R => SS(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(13),
      Q => \^odata_reg[32]_0\(13),
      R => SS(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(14),
      Q => \^odata_reg[32]_0\(14),
      R => SS(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(15),
      Q => \^odata_reg[32]_0\(15),
      R => SS(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(16),
      Q => \^odata_reg[32]_0\(16),
      R => SS(0)
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(17),
      Q => \^odata_reg[32]_0\(17),
      R => SS(0)
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(18),
      Q => \^odata_reg[32]_0\(18),
      R => SS(0)
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(19),
      Q => \^odata_reg[32]_0\(19),
      R => SS(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(1),
      Q => \^odata_reg[32]_0\(1),
      R => SS(0)
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(20),
      Q => \^odata_reg[32]_0\(20),
      R => SS(0)
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(21),
      Q => \^odata_reg[32]_0\(21),
      R => SS(0)
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(22),
      Q => \^odata_reg[32]_0\(22),
      R => SS(0)
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(23),
      Q => \^odata_reg[32]_0\(23),
      R => SS(0)
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(24),
      Q => \^odata_reg[32]_0\(24),
      R => SS(0)
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(25),
      Q => \^odata_reg[32]_0\(25),
      R => SS(0)
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(26),
      Q => \^odata_reg[32]_0\(26),
      R => SS(0)
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(27),
      Q => \^odata_reg[32]_0\(27),
      R => SS(0)
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(28),
      Q => \^odata_reg[32]_0\(28),
      R => SS(0)
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(29),
      Q => \^odata_reg[32]_0\(29),
      R => SS(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(2),
      Q => \^odata_reg[32]_0\(2),
      R => SS(0)
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(30),
      Q => \^odata_reg[32]_0\(30),
      R => SS(0)
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(31),
      Q => \^odata_reg[32]_0\(31),
      R => SS(0)
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(32),
      Q => \^odata_reg[32]_0\(32),
      R => SS(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(3),
      Q => \^odata_reg[32]_0\(3),
      R => SS(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(4),
      Q => \^odata_reg[32]_0\(4),
      R => SS(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(5),
      Q => \^odata_reg[32]_0\(5),
      R => SS(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(6),
      Q => \^odata_reg[32]_0\(6),
      R => SS(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(7),
      Q => \^odata_reg[32]_0\(7),
      R => SS(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(8),
      Q => \^odata_reg[32]_0\(8),
      R => SS(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_0\,
      D => D(9),
      Q => \^odata_reg[32]_0\(9),
      R => SS(0)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(15),
      I1 => iptr,
      O => DIADI(15)
    );
\ram_reg_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(31),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(15)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(14),
      I1 => iptr,
      O => DIADI(14)
    );
\ram_reg_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(30),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(14)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(13),
      I1 => iptr,
      O => DIADI(13)
    );
\ram_reg_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(29),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(13)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(12),
      I1 => iptr,
      O => DIADI(12)
    );
\ram_reg_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(28),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(12)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(11),
      I1 => iptr,
      O => DIADI(11)
    );
\ram_reg_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(27),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(11)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(10),
      I1 => iptr,
      O => DIADI(10)
    );
\ram_reg_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(26),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(10)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(9),
      I1 => iptr,
      O => DIADI(9)
    );
\ram_reg_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(25),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(9)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(8),
      I1 => iptr,
      O => DIADI(8)
    );
\ram_reg_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(24),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(8)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(7),
      I1 => iptr,
      O => DIADI(7)
    );
\ram_reg_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(23),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(7)
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Q(0),
      I1 => \^odata_reg[32]_0\(32),
      I2 => \val_assign41_reg_141_reg[0]_0\(1),
      I3 => ap_done_reg,
      I4 => ap_start,
      O => \val_assign41_reg_141_reg[0]\
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(6),
      I1 => iptr,
      O => DIADI(6)
    );
\ram_reg_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(22),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(6)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(5),
      I1 => iptr,
      O => DIADI(5)
    );
\ram_reg_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(21),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(5)
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(4),
      I1 => iptr,
      O => DIADI(4)
    );
\ram_reg_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(20),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(4)
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(3),
      I1 => iptr,
      O => DIADI(3)
    );
\ram_reg_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(19),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(3)
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(2),
      I1 => iptr,
      O => DIADI(2)
    );
\ram_reg_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(18),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(2)
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(1),
      I1 => iptr,
      O => DIADI(1)
    );
\ram_reg_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(17),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(1)
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(0),
      I1 => iptr,
      O => DIADI(0)
    );
\ram_reg_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^odata_reg[32]_0\(16),
      I1 => iptr_1,
      O => \odata_reg[31]_0\(0)
    );
ram_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => iptr,
      I1 => Q(0),
      I2 => ap_start,
      I3 => ap_done_reg,
      I4 => \val_assign41_reg_141_reg[0]_0\(1),
      I5 => \^odata_reg[32]_0\(32),
      O => WEA(0)
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => iptr_1,
      I1 => Q(0),
      I2 => ap_start,
      I3 => ap_done_reg,
      I4 => \val_assign41_reg_141_reg[0]_0\(1),
      I5 => \^odata_reg[32]_0\(32),
      O => \iptr_reg[0]\(0)
    );
\ram_reg_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => iptr_1,
      I1 => Q(0),
      I2 => ap_start,
      I3 => ap_done_reg,
      I4 => \val_assign41_reg_141_reg[0]_0\(1),
      I5 => \^odata_reg[32]_0\(32),
      O => \iptr_reg[0]_0\(0)
    );
\ram_reg_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => iptr,
      I1 => Q(0),
      I2 => ap_start,
      I3 => ap_done_reg,
      I4 => \val_assign41_reg_141_reg[0]_0\(1),
      I5 => \^odata_reg[32]_0\(32),
      O => \iptr_reg[0]_1\(0)
    );
ram_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => ap_start,
      I1 => ap_done_reg,
      I2 => \val_assign41_reg_141_reg[0]_0\(1),
      I3 => \^odata_reg[32]_0\(32),
      O => \^ap_start_0\
    );
ram_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^odata_reg[32]_0\(32),
      I1 => \val_assign41_reg_141_reg[0]_0\(1),
      I2 => ap_done_reg,
      I3 => ap_start,
      O => \odata_reg[32]_1\(0)
    );
\val_assign41_reg_141[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF000000800000"
    )
        port map (
      I0 => \val_assign41_reg_141_reg[0]_1\,
      I1 => \^odata_reg[32]_0\(32),
      I2 => \val_assign41_reg_141_reg[0]_0\(1),
      I3 => ap_done_reg,
      I4 => ap_start,
      I5 => \val_assign41_reg_141_reg[0]_0\(0),
      O => \odata_reg[32]_3\(0)
    );
\val_assign41_reg_141[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^odata_reg[32]_0\(32),
      I1 => \val_assign41_reg_141_reg[0]_0\(1),
      I2 => ap_done_reg,
      I3 => ap_start,
      I4 => \val_assign41_reg_141_reg[0]_1\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    dout_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    dout_TREADY : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \odata_reg[1]_1\ : in STD_LOGIC;
    dout_val_last_V_reg_248 : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0\ : entity is "obuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0\ is
  signal \^dout_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata[0]_i_1_n_0\ : STD_LOGIC;
  signal \odata[0]_i_2_n_0\ : STD_LOGIC;
  signal \odata[1]_i_1_n_0\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \odata[1]_i_1\ : label is "soft_lutpair34";
begin
  dout_TLAST(0) <= \^dout_tlast\(0);
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => dout_val_last_V_reg_248,
      I1 => p_0_in,
      I2 => \odata_reg[0]_0\,
      I3 => \odata[0]_i_2_n_0\,
      I4 => \^dout_tlast\(0),
      O => \odata[0]_i_1_n_0\
    );
\odata[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => dout_TREADY,
      I2 => \^odata_reg[1]_0\,
      O => \odata[0]_i_2_n_0\
    );
\odata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => p_0_in,
      I1 => \odata_reg[1]_1\,
      I2 => dout_TREADY,
      I3 => \^odata_reg[1]_0\,
      O => \odata[1]_i_1_n_0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1_n_0\,
      Q => \^dout_tlast\(0),
      R => SR(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1_n_0\,
      Q => \^odata_reg[1]_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Loop_rencg is
  port (
    start_for_Loop_realfft_be_stre_U0_full_n : out STD_LOGIC;
    Loop_realfft_be_stre_U0_ap_start : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \mOutPtr_reg[2]_1\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    descramble_buf_0_M_1_t_empty_n : in STD_LOGIC;
    descramble_buf_1_M_1_t_empty_n : in STD_LOGIC;
    descramble_buf_0_M_t_empty_n : in STD_LOGIC;
    descramble_buf_1_M_t_empty_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Loop_rencg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Loop_rencg is
  signal \^loop_realfft_be_stre_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__3_n_0\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^start_for_loop_realfft_be_stre_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair47";
begin
  Loop_realfft_be_stre_U0_ap_start <= \^loop_realfft_be_stre_u0_ap_start\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  start_for_Loop_realfft_be_stre_U0_full_n <= \^start_for_loop_realfft_be_stre_u0_full_n\;
\i2_0_i_reg_246[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => \^start_for_loop_realfft_be_stre_u0_full_n\,
      I1 => start_once_reg,
      I2 => descramble_buf_0_M_1_t_empty_n,
      I3 => descramble_buf_1_M_1_t_empty_n,
      I4 => descramble_buf_0_M_t_empty_n,
      I5 => descramble_buf_1_M_t_empty_n,
      O => \^internal_full_n_reg_0\
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880CC888888CC88"
    )
        port map (
      I0 => \^loop_realfft_be_stre_u0_ap_start\,
      I1 => ap_rst_n,
      I2 => mOutPtr(0),
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg[2]_1\,
      I5 => \internal_full_n_i_2__3_n_0\,
      O => \internal_empty_n_i_1__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => \^loop_realfft_be_stre_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFF5DDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_loop_realfft_be_stre_u0_full_n\,
      I2 => mOutPtr(0),
      I3 => \internal_full_n_i_2__3_n_0\,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg[2]_1\,
      O => \internal_full_n_i_1__1_n_0\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      O => \internal_full_n_i_2__3_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => \^start_for_loop_realfft_be_stre_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => \mOutPtr_reg[2]_1\,
      I1 => \^internal_full_n_reg_0\,
      I2 => \^start_for_loop_realfft_be_stre_u0_full_n\,
      I3 => start_once_reg,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg,
      I2 => \^start_for_loop_realfft_be_stre_u0_full_n\,
      I3 => \^internal_full_n_reg_0\,
      I4 => \mOutPtr_reg[2]_1\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => \mOutPtr_reg[2]_1\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A is
  port (
    real_spectrum_hi_V_1_full_n : out STD_LOGIC;
    real_spectrum_hi_V_1_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    tmp_reg_239 : in STD_LOGIC;
    sel : in STD_LOGIC;
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A is
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^real_spectrum_hi_v_1_empty_n\ : STD_LOGIC;
  signal \^real_spectrum_hi_v_1_full_n\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair41";
begin
  real_spectrum_hi_V_1_empty_n <= \^real_spectrum_hi_v_1_empty_n\;
  real_spectrum_hi_V_1_full_n <= \^real_spectrum_hi_v_1_full_n\;
U_fifo_w16_d8_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_11
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \ireg_reg[31]\(15 downto 0) => \ireg_reg[31]\(15 downto 0),
      \mOutPtr_reg[2]\(0) => shiftReg_addr(2),
      \out\(15 downto 0) => \out\(15 downto 0),
      sel => sel,
      tmp_reg_239 => tmp_reg_239
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA800AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_empty_n_i_2__2_n_0\,
      I2 => internal_empty_n_reg_0,
      I3 => \^real_spectrum_hi_v_1_empty_n\,
      I4 => tmp_reg_239,
      I5 => sel,
      O => \internal_empty_n_i_1__2_n_0\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      O => \internal_empty_n_i_2__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^real_spectrum_hi_v_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF700FFFF"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => shiftReg_addr(2),
      I2 => \internal_full_n_i_2__2_n_0\,
      I3 => \^real_spectrum_hi_v_1_full_n\,
      I4 => ap_rst_n,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__3_n_0\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      O => \internal_full_n_i_2__2_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^real_spectrum_hi_v_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4D2"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__1_n_0\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => internal_full_n_reg_0,
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      O => \mOutPtr[3]_i_1__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__1_n_0\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__1_n_0\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_2 is
  port (
    real_spectrum_hi_V_s_full_n : out STD_LOGIC;
    real_spectrum_hi_V_s_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    tmp_reg_239 : in STD_LOGIC;
    \ireg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_2 : entity is "fifo_w16_d8_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_2 is
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_3__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^real_spectrum_hi_v_s_full_n\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair42";
begin
  real_spectrum_hi_V_s_full_n <= \^real_spectrum_hi_v_s_full_n\;
U_fifo_w16_d8_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_10
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \ireg_reg[15]\(15 downto 0) => \ireg_reg[15]\(15 downto 0),
      \mOutPtr_reg[2]\(0) => shiftReg_addr(2),
      \out\(15 downto 0) => \out\(15 downto 0),
      sel => sel,
      tmp_reg_239 => tmp_reg_239
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFFFF"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(0),
      I4 => internal_full_n_reg_0,
      I5 => internal_empty_n_reg_0,
      O => \internal_empty_n_i_1__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => real_spectrum_hi_V_s_empty_n,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF700FFFF"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => shiftReg_addr(2),
      I2 => \internal_full_n_i_3__0_n_0\,
      I3 => \^real_spectrum_hi_v_s_full_n\,
      I4 => ap_rst_n,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__2_n_0\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      O => \internal_full_n_i_3__0_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => \^real_spectrum_hi_v_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4D2"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__2_n_0\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => internal_full_n_reg_0,
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      O => \mOutPtr[3]_i_2__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__2_n_0\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_2__0_n_0\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_5 is
  port (
    real_spectrum_lo_V_1_full_n : out STD_LOGIC;
    real_spectrum_lo_V_1_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    real_spectrum_lo_V_s_empty_n : in STD_LOGIC;
    real_spectrum_hi_V_1_empty_n : in STD_LOGIC;
    tmp_reg_239 : in STD_LOGIC;
    real_spectrum_hi_V_s_empty_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_5 : entity is "fifo_w16_d8_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_5 is
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^real_spectrum_lo_v_1_empty_n\ : STD_LOGIC;
  signal \^real_spectrum_lo_v_1_full_n\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair45";
begin
  real_spectrum_lo_V_1_empty_n <= \^real_spectrum_lo_v_1_empty_n\;
  real_spectrum_lo_V_1_full_n <= \^real_spectrum_lo_v_1_full_n\;
U_fifo_w16_d8_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_7
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \mOutPtr_reg[2]\(0) => shiftReg_addr(2),
      \out\(15 downto 0) => \out\(15 downto 0),
      shiftReg_ce => shiftReg_ce
    );
ap_done_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F77FF77"
    )
        port map (
      I0 => \^real_spectrum_lo_v_1_empty_n\,
      I1 => real_spectrum_lo_V_s_empty_n,
      I2 => real_spectrum_hi_V_1_empty_n,
      I3 => tmp_reg_239,
      I4 => real_spectrum_hi_V_s_empty_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      O => \mOutPtr_reg[1]_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_reg_1,
      Q => \^real_spectrum_lo_v_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF700FFFF"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => shiftReg_addr(2),
      I2 => \internal_full_n_i_2__1_n_0\,
      I3 => \^real_spectrum_lo_v_1_full_n\,
      I4 => ap_rst_n,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__0_n_0\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      O => \internal_full_n_i_2__1_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^real_spectrum_lo_v_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4D2"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => internal_full_n_reg_0,
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      O => \mOutPtr[3]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1_n_0\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_6 is
  port (
    real_spectrum_lo_V_s_full_n : out STD_LOGIC;
    real_spectrum_lo_V_s_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    tmp_reg_239 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_6 : entity is "fifo_w16_d8_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_6 is
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal internal_full_n_i_1_n_0 : STD_LOGIC;
  signal internal_full_n_i_3_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^real_spectrum_lo_v_s_empty_n\ : STD_LOGIC;
  signal \^real_spectrum_lo_v_s_full_n\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of internal_full_n_i_3 : label is "soft_lutpair46";
begin
  real_spectrum_lo_V_s_empty_n <= \^real_spectrum_lo_v_s_empty_n\;
  real_spectrum_lo_V_s_full_n <= \^real_spectrum_lo_v_s_full_n\;
U_fifo_w16_d8_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \mOutPtr_reg[2]\(0) => shiftReg_addr(2),
      \out\(15 downto 0) => \out\(15 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A0A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_empty_n_i_2__0_n_0\,
      I2 => shiftReg_ce,
      I3 => internal_empty_n_reg_0,
      I4 => tmp_reg_239,
      I5 => \^real_spectrum_lo_v_s_empty_n\,
      O => \internal_empty_n_i_1__0_n_0\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      O => \internal_empty_n_i_2__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => \^real_spectrum_lo_v_s_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF700FFFF"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => shiftReg_addr(2),
      I2 => internal_full_n_i_3_n_0,
      I3 => \^real_spectrum_lo_v_s_full_n\,
      I4 => ap_rst_n,
      I5 => internal_full_n_reg_0,
      O => internal_full_n_i_1_n_0
    );
internal_full_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      O => internal_full_n_i_3_n_0
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_0,
      Q => \^real_spectrum_lo_v_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4D2"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => internal_full_n_reg_0,
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      O => \mOutPtr[3]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_2_n_0\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 : in STD_LOGIC;
    tmp_M_imag_V_reg_1610 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore is
begin
hls_xfft2real_deshbi_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 => Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      ram_reg_0(15 downto 0) => ram_reg(15 downto 0),
      shiftReg_ce => shiftReg_ce,
      tmp_M_imag_V_reg_1610 => tmp_M_imag_V_reg_1610
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_18 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ret_V_reg_985_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_18 : entity is "hls_xfft2real_deshbi_memcore";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_18 is
begin
hls_xfft2real_deshbi_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_19
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      DI(0) => DI(0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      E(0) => E(0),
      Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      ram_reg_0(3 downto 0) => ram_reg(3 downto 0),
      ram_reg_1(3 downto 0) => ram_reg_0(3 downto 0),
      ram_reg_2(3 downto 0) => ram_reg_1(3 downto 0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4(15 downto 0) => ram_reg_3(15 downto 0),
      ram_reg_5(0) => ram_reg_4(0),
      \ret_V_reg_985_reg[15]\(15 downto 0) => \ret_V_reg_985_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_20 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ret_V_1_reg_1005_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_20 : entity is "hls_xfft2real_deshbi_memcore";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_20 is
begin
hls_xfft2real_deshbi_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_21
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      E(0) => E(0),
      Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      ap_clk => ap_clk,
      ram_reg_0(15 downto 0) => ram_reg(15 downto 0),
      ram_reg_1(0) => ram_reg_0(0),
      ram_reg_2(3 downto 0) => ram_reg_1(3 downto 0),
      ram_reg_3(3 downto 0) => ram_reg_2(3 downto 0),
      ram_reg_4(3 downto 0) => ram_reg_3(3 downto 0),
      ram_reg_5(3 downto 0) => ram_reg_4(3 downto 0),
      ram_reg_6 => ram_reg_5,
      ram_reg_7(15 downto 0) => ram_reg_6(15 downto 0),
      ram_reg_8(0) => ram_reg_7(0),
      \ret_V_1_reg_1005_reg[15]\(15 downto 0) => \ret_V_1_reg_1005_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_8 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 : in STD_LOGIC;
    tmp_M_imag_V_reg_1610 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_8 : entity is "hls_xfft2real_deshbi_memcore";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_8 is
begin
hls_xfft2real_deshbi_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_9
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 => Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      ram_reg_0(15 downto 0) => ram_reg(15 downto 0),
      shiftReg_ce => shiftReg_ce,
      tmp_M_imag_V_reg_1610 => tmp_M_imag_V_reg_1610
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore is
begin
hls_xfft2real_desibs_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_13
     port map (
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(0) => ram_reg_0(0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_12 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tptr : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_12 : entity is "hls_xfft2real_desibs_memcore";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_12 is
begin
hls_xfft2real_desibs_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4(15 downto 0) => ram_reg_3(15 downto 0),
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_14 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    grp_fu_849_ce : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_14 : entity is "hls_xfft2real_desibs_memcore";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_14 is
begin
hls_xfft2real_desibs_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_17
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      grp_fu_849_ce => grp_fu_849_ce,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(15 downto 0) => ram_reg_0(15 downto 0),
      ram_reg_2(0) => ram_reg_1(0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_15 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tptr : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    grp_fu_849_ce : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_15 : entity is "hls_xfft2real_desibs_memcore";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_15 is
begin
hls_xfft2real_desibs_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_16
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      grp_fu_849_ce => grp_fu_849_ce,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(0) => ram_reg_0(0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7(15 downto 0) => ram_reg_6(15 downto 0),
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n4_out : out STD_LOGIC;
    \tmp_reg_239_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    \tmp_reg_239_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    internal_empty_n4_out_0 : out STD_LOGIC;
    internal_empty_n_reg_2 : out STD_LOGIC;
    internal_empty_n_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \odata_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \dout_val_last_V_reg_248_reg[0]\ : out STD_LOGIC;
    \i_reg_243_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Loop_realfft_be_stre_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    ap_done_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    real_spectrum_lo_V_1_empty_n : in STD_LOGIC;
    internal_empty_n_reg_5 : in STD_LOGIC;
    real_spectrum_lo_V_s_empty_n : in STD_LOGIC;
    \mOutPtr_reg[3]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_1 : in STD_LOGIC;
    real_spectrum_hi_V_1_empty_n : in STD_LOGIC;
    real_spectrum_hi_V_s_empty_n : in STD_LOGIC;
    \dout_val_last_V_reg_248_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[2]\ : in STD_LOGIC;
    \dout_val_last_V_reg_248_reg[0]_1\ : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \i_reg_243_reg[8]_0\ : in STD_LOGIC;
    dout_val_last_V_reg_248 : in STD_LOGIC;
    dout_TREADY : in STD_LOGIC;
    dout_val_last_V_reg_248_pp0_iter1_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_reg_239_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_239_reg[0]_2\ : in STD_LOGIC;
    \tmp_reg_239_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_val_last_V_reg_248_reg[0]_2\ : in STD_LOGIC;
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal ibuf_inst_n_12 : STD_LOGIC;
  signal ibuf_inst_n_13 : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_16 : STD_LOGIC;
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_18 : STD_LOGIC;
  signal ibuf_inst_n_19 : STD_LOGIC;
  signal ibuf_inst_n_20 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_28 : STD_LOGIC;
  signal ibuf_inst_n_29 : STD_LOGIC;
  signal ibuf_inst_n_30 : STD_LOGIC;
  signal ibuf_inst_n_31 : STD_LOGIC;
  signal ibuf_inst_n_32 : STD_LOGIC;
  signal ibuf_inst_n_33 : STD_LOGIC;
  signal ibuf_inst_n_34 : STD_LOGIC;
  signal ibuf_inst_n_35 : STD_LOGIC;
  signal ibuf_inst_n_36 : STD_LOGIC;
  signal ibuf_inst_n_37 : STD_LOGIC;
  signal ibuf_inst_n_38 : STD_LOGIC;
  signal ibuf_inst_n_39 : STD_LOGIC;
  signal ibuf_inst_n_40 : STD_LOGIC;
  signal ibuf_inst_n_41 : STD_LOGIC;
  signal ibuf_inst_n_42 : STD_LOGIC;
  signal ibuf_inst_n_43 : STD_LOGIC;
  signal ibuf_inst_n_44 : STD_LOGIC;
  signal ibuf_inst_n_48 : STD_LOGIC;
  signal obuf_inst_n_34 : STD_LOGIC;
  signal \^odata_reg[32]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal p_0_in : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  \odata_reg[32]\(32 downto 0) <= \^odata_reg[32]\(32 downto 0);
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ibuf_inst_n_48,
      Q => \count_reg_n_0_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => \^sr\(0)
    );
ibuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf
     port map (
      D(32) => ibuf_inst_n_12,
      D(31) => ibuf_inst_n_13,
      D(30) => ibuf_inst_n_14,
      D(29) => ibuf_inst_n_15,
      D(28) => ibuf_inst_n_16,
      D(27) => ibuf_inst_n_17,
      D(26) => ibuf_inst_n_18,
      D(25) => ibuf_inst_n_19,
      D(24) => ibuf_inst_n_20,
      D(23) => ibuf_inst_n_21,
      D(22) => ibuf_inst_n_22,
      D(21) => ibuf_inst_n_23,
      D(20) => ibuf_inst_n_24,
      D(19) => ibuf_inst_n_25,
      D(18) => ibuf_inst_n_26,
      D(17) => ibuf_inst_n_27,
      D(16) => ibuf_inst_n_28,
      D(15) => ibuf_inst_n_29,
      D(14) => ibuf_inst_n_30,
      D(13) => ibuf_inst_n_31,
      D(12) => ibuf_inst_n_32,
      D(11) => ibuf_inst_n_33,
      D(10) => ibuf_inst_n_34,
      D(9) => ibuf_inst_n_35,
      D(8) => ibuf_inst_n_36,
      D(7) => ibuf_inst_n_37,
      D(6) => ibuf_inst_n_38,
      D(5) => ibuf_inst_n_39,
      D(4) => ibuf_inst_n_40,
      D(3) => ibuf_inst_n_41,
      D(2) => ibuf_inst_n_42,
      D(1) => ibuf_inst_n_43,
      D(0) => ibuf_inst_n_44,
      E(0) => E(0),
      Loop_realfft_be_stre_U0_ap_start => Loop_realfft_be_stre_U0_ap_start,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => obuf_inst_n_34,
      \ap_CS_fsm_reg[0]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_done_0 => ap_done_0,
      ap_enable_reg_pp0_iter1_reg(0) => ap_enable_reg_pp0_iter1_reg(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_1 => ap_rst_n_1,
      ap_rst_n_2 => ibuf_inst_n_48,
      count(0) => count(1),
      \count_reg[1]\ => \count_reg_n_0_[0]\,
      \count_reg[1]_0\ => \count_reg_n_0_[1]\,
      dout_TREADY => dout_TREADY,
      dout_val_last_V_reg_248 => dout_val_last_V_reg_248,
      dout_val_last_V_reg_248_pp0_iter1_reg => dout_val_last_V_reg_248_pp0_iter1_reg,
      \dout_val_last_V_reg_248_reg[0]\ => \dout_val_last_V_reg_248_reg[0]\,
      \dout_val_last_V_reg_248_reg[0]_0\ => \dout_val_last_V_reg_248_reg[0]_0\,
      \dout_val_last_V_reg_248_reg[0]_1\ => \dout_val_last_V_reg_248_reg[0]_1\,
      \dout_val_last_V_reg_248_reg[0]_2\ => \dout_val_last_V_reg_248_reg[0]_2\,
      \i_reg_243_reg[8]\ => \i_reg_243_reg[8]\,
      \i_reg_243_reg[8]_0\ => \i_reg_243_reg[8]_0\,
      internal_empty_n4_out => internal_empty_n4_out,
      internal_empty_n4_out_0 => internal_empty_n4_out_0,
      internal_empty_n_reg => internal_empty_n_reg,
      internal_empty_n_reg_0 => internal_empty_n_reg_0,
      internal_empty_n_reg_1 => internal_empty_n_reg_1,
      internal_empty_n_reg_2 => internal_empty_n_reg_2,
      internal_empty_n_reg_3(0) => internal_empty_n_reg_3(0),
      internal_empty_n_reg_4(0) => internal_empty_n_reg_4(0),
      internal_empty_n_reg_5 => internal_empty_n_reg_5,
      \ireg_reg[0]_0\(0) => \^odata_reg[32]\(32),
      \ireg_reg[31]_0\(31 downto 0) => \ireg_reg[31]\(31 downto 0),
      \ireg_reg[32]_0\(0) => p_0_in,
      \mOutPtr_reg[2]\ => \mOutPtr_reg[2]\,
      \mOutPtr_reg[2]_0\ => \mOutPtr_reg[2]_0\,
      \mOutPtr_reg[3]\ => \mOutPtr_reg[3]\,
      \odata_reg[15]\(15 downto 0) => \odata_reg[15]\(15 downto 0),
      \odata_reg[15]_0\(15 downto 0) => \odata_reg[15]_0\(15 downto 0),
      \odata_reg[31]\(15 downto 0) => \odata_reg[31]\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      real_spectrum_hi_V_1_empty_n => real_spectrum_hi_V_1_empty_n,
      real_spectrum_hi_V_s_empty_n => real_spectrum_hi_V_s_empty_n,
      real_spectrum_lo_V_1_empty_n => real_spectrum_lo_V_1_empty_n,
      real_spectrum_lo_V_s_empty_n => real_spectrum_lo_V_s_empty_n,
      shiftReg_ce => shiftReg_ce,
      shiftReg_ce_1 => shiftReg_ce_1,
      \tmp_reg_239_reg[0]\ => \tmp_reg_239_reg[0]\,
      \tmp_reg_239_reg[0]_0\(0) => \tmp_reg_239_reg[0]_0\(0),
      \tmp_reg_239_reg[0]_1\(0) => \tmp_reg_239_reg[0]_1\(0),
      \tmp_reg_239_reg[0]_2\ => \tmp_reg_239_reg[0]_2\,
      \tmp_reg_239_reg[0]_3\(0) => \tmp_reg_239_reg[0]_3\(0)
    );
obuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf
     port map (
      D(32) => ibuf_inst_n_12,
      D(31) => ibuf_inst_n_13,
      D(30) => ibuf_inst_n_14,
      D(29) => ibuf_inst_n_15,
      D(28) => ibuf_inst_n_16,
      D(27) => ibuf_inst_n_17,
      D(26) => ibuf_inst_n_18,
      D(25) => ibuf_inst_n_19,
      D(24) => ibuf_inst_n_20,
      D(23) => ibuf_inst_n_21,
      D(22) => ibuf_inst_n_22,
      D(21) => ibuf_inst_n_23,
      D(20) => ibuf_inst_n_24,
      D(19) => ibuf_inst_n_25,
      D(18) => ibuf_inst_n_26,
      D(17) => ibuf_inst_n_27,
      D(16) => ibuf_inst_n_28,
      D(15) => ibuf_inst_n_29,
      D(14) => ibuf_inst_n_30,
      D(13) => ibuf_inst_n_31,
      D(12) => ibuf_inst_n_32,
      D(11) => ibuf_inst_n_33,
      D(10) => ibuf_inst_n_34,
      D(9) => ibuf_inst_n_35,
      D(8) => ibuf_inst_n_36,
      D(7) => ibuf_inst_n_37,
      D(6) => ibuf_inst_n_38,
      D(5) => ibuf_inst_n_39,
      D(4) => ibuf_inst_n_40,
      D(3) => ibuf_inst_n_41,
      D(2) => ibuf_inst_n_42,
      D(1) => ibuf_inst_n_43,
      D(0) => ibuf_inst_n_44,
      Q(32 downto 0) => \^odata_reg[32]\(32 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout_TREADY => dout_TREADY,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\(0) => obuf_inst_n_34
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_22 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    push_buf : out STD_LOGIC;
    ap_start_0 : out STD_LOGIC;
    push_buf_0 : out STD_LOGIC;
    ap_start_1 : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    din_TREADY : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \odata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \iptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \val_assign41_reg_141_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_descramble_buf_1_M_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M_reg : out STD_LOGIC;
    \odata_reg[32]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    iptr : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \val_assign41_reg_141_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iptr_1 : in STD_LOGIC;
    \count_reg[1]\ : in STD_LOGIC;
    descramble_buf_1_M_1_i_full_n : in STD_LOGIC;
    \val_assign41_reg_141_reg[0]_1\ : in STD_LOGIC;
    descramble_buf_0_M_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_1_M : in STD_LOGIC;
    descramble_buf_1_M_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M : in STD_LOGIC;
    descramble_buf_0_M_i_full_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_22 : entity is "regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_22 is
  signal ibuf_inst_n_10 : STD_LOGIC;
  signal ibuf_inst_n_11 : STD_LOGIC;
  signal ibuf_inst_n_12 : STD_LOGIC;
  signal ibuf_inst_n_13 : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_16 : STD_LOGIC;
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_18 : STD_LOGIC;
  signal ibuf_inst_n_19 : STD_LOGIC;
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal ibuf_inst_n_20 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_28 : STD_LOGIC;
  signal ibuf_inst_n_29 : STD_LOGIC;
  signal ibuf_inst_n_3 : STD_LOGIC;
  signal ibuf_inst_n_30 : STD_LOGIC;
  signal ibuf_inst_n_31 : STD_LOGIC;
  signal ibuf_inst_n_32 : STD_LOGIC;
  signal ibuf_inst_n_33 : STD_LOGIC;
  signal ibuf_inst_n_34 : STD_LOGIC;
  signal ibuf_inst_n_4 : STD_LOGIC;
  signal ibuf_inst_n_5 : STD_LOGIC;
  signal ibuf_inst_n_6 : STD_LOGIC;
  signal ibuf_inst_n_7 : STD_LOGIC;
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal ibuf_inst_n_9 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal obuf_inst_n_77 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_23
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_77,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      din_TREADY => din_TREADY,
      \ireg_reg[0]_0\(0) => obuf_inst_n_1,
      \ireg_reg[0]_1\(0) => \val_assign41_reg_141_reg[0]_0\(1),
      \ireg_reg[32]_0\(32) => ibuf_inst_n_2,
      \ireg_reg[32]_0\(31) => ibuf_inst_n_3,
      \ireg_reg[32]_0\(30) => ibuf_inst_n_4,
      \ireg_reg[32]_0\(29) => ibuf_inst_n_5,
      \ireg_reg[32]_0\(28) => ibuf_inst_n_6,
      \ireg_reg[32]_0\(27) => ibuf_inst_n_7,
      \ireg_reg[32]_0\(26) => ibuf_inst_n_8,
      \ireg_reg[32]_0\(25) => ibuf_inst_n_9,
      \ireg_reg[32]_0\(24) => ibuf_inst_n_10,
      \ireg_reg[32]_0\(23) => ibuf_inst_n_11,
      \ireg_reg[32]_0\(22) => ibuf_inst_n_12,
      \ireg_reg[32]_0\(21) => ibuf_inst_n_13,
      \ireg_reg[32]_0\(20) => ibuf_inst_n_14,
      \ireg_reg[32]_0\(19) => ibuf_inst_n_15,
      \ireg_reg[32]_0\(18) => ibuf_inst_n_16,
      \ireg_reg[32]_0\(17) => ibuf_inst_n_17,
      \ireg_reg[32]_0\(16) => ibuf_inst_n_18,
      \ireg_reg[32]_0\(15) => ibuf_inst_n_19,
      \ireg_reg[32]_0\(14) => ibuf_inst_n_20,
      \ireg_reg[32]_0\(13) => ibuf_inst_n_21,
      \ireg_reg[32]_0\(12) => ibuf_inst_n_22,
      \ireg_reg[32]_0\(11) => ibuf_inst_n_23,
      \ireg_reg[32]_0\(10) => ibuf_inst_n_24,
      \ireg_reg[32]_0\(9) => ibuf_inst_n_25,
      \ireg_reg[32]_0\(8) => ibuf_inst_n_26,
      \ireg_reg[32]_0\(7) => ibuf_inst_n_27,
      \ireg_reg[32]_0\(6) => ibuf_inst_n_28,
      \ireg_reg[32]_0\(5) => ibuf_inst_n_29,
      \ireg_reg[32]_0\(4) => ibuf_inst_n_30,
      \ireg_reg[32]_0\(3) => ibuf_inst_n_31,
      \ireg_reg[32]_0\(2) => ibuf_inst_n_32,
      \ireg_reg[32]_0\(1) => ibuf_inst_n_33,
      \ireg_reg[32]_0\(0) => ibuf_inst_n_34
    );
obuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_24
     port map (
      D(32) => ibuf_inst_n_2,
      D(31) => ibuf_inst_n_3,
      D(30) => ibuf_inst_n_4,
      D(29) => ibuf_inst_n_5,
      D(28) => ibuf_inst_n_6,
      D(27) => ibuf_inst_n_7,
      D(26) => ibuf_inst_n_8,
      D(25) => ibuf_inst_n_9,
      D(24) => ibuf_inst_n_10,
      D(23) => ibuf_inst_n_11,
      D(22) => ibuf_inst_n_12,
      D(21) => ibuf_inst_n_13,
      D(20) => ibuf_inst_n_14,
      D(19) => ibuf_inst_n_15,
      D(18) => ibuf_inst_n_16,
      D(17) => ibuf_inst_n_17,
      D(16) => ibuf_inst_n_18,
      D(15) => ibuf_inst_n_19,
      D(14) => ibuf_inst_n_20,
      D(13) => ibuf_inst_n_21,
      D(12) => ibuf_inst_n_22,
      D(11) => ibuf_inst_n_23,
      D(10) => ibuf_inst_n_24,
      D(9) => ibuf_inst_n_25,
      D(8) => ibuf_inst_n_26,
      D(7) => ibuf_inst_n_27,
      D(6) => ibuf_inst_n_28,
      D(5) => ibuf_inst_n_29,
      D(4) => ibuf_inst_n_30,
      D(3) => ibuf_inst_n_31,
      D(2) => ibuf_inst_n_32,
      D(1) => ibuf_inst_n_33,
      D(0) => ibuf_inst_n_34,
      DIADI(15 downto 0) => DIADI(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => obuf_inst_n_77,
      SS(0) => SS(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_start_0 => ap_start_0,
      ap_start_1 => ap_start_1,
      ap_sync_reg_channel_write_descramble_buf_0_M => ap_sync_reg_channel_write_descramble_buf_0_M,
      ap_sync_reg_channel_write_descramble_buf_0_M_1 => ap_sync_reg_channel_write_descramble_buf_0_M_1,
      ap_sync_reg_channel_write_descramble_buf_0_M_reg => ap_sync_reg_channel_write_descramble_buf_0_M_reg,
      ap_sync_reg_channel_write_descramble_buf_1_M => ap_sync_reg_channel_write_descramble_buf_1_M,
      ap_sync_reg_channel_write_descramble_buf_1_M_reg => ap_sync_reg_channel_write_descramble_buf_1_M_reg,
      \count_reg[1]\ => \count_reg[1]\,
      descramble_buf_0_M_1_i_full_n => descramble_buf_0_M_1_i_full_n,
      descramble_buf_0_M_i_full_n => descramble_buf_0_M_i_full_n,
      descramble_buf_1_M_1_i_full_n => descramble_buf_1_M_1_i_full_n,
      descramble_buf_1_M_i_full_n => descramble_buf_1_M_i_full_n,
      iptr => iptr,
      iptr_1 => iptr_1,
      \iptr_reg[0]\(0) => \iptr_reg[0]\(0),
      \iptr_reg[0]_0\(0) => \iptr_reg[0]_0\(0),
      \iptr_reg[0]_1\(0) => \iptr_reg[0]_1\(0),
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[31]_0\(15 downto 0) => \odata_reg[31]_0\(15 downto 0),
      \odata_reg[32]_0\(32) => obuf_inst_n_1,
      \odata_reg[32]_0\(31 downto 0) => \odata_reg[31]\(31 downto 0),
      \odata_reg[32]_1\(0) => \odata_reg[32]\(0),
      \odata_reg[32]_2\(1 downto 0) => \odata_reg[32]_0\(1 downto 0),
      \odata_reg[32]_3\(0) => SR(0),
      push_buf => push_buf,
      push_buf_0 => push_buf_0,
      \val_assign41_reg_141_reg[0]\ => \val_assign41_reg_141_reg[0]\,
      \val_assign41_reg_141_reg[0]_0\(1 downto 0) => \val_assign41_reg_141_reg[0]_0\(1 downto 0),
      \val_assign41_reg_141_reg[0]_1\ => \val_assign41_reg_141_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0\ is
  port (
    dout_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    dout_TREADY : in STD_LOGIC;
    \odata_reg[1]\ : in STD_LOGIC;
    dout_val_last_V_reg_248 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0\ is
  signal ibuf_inst_n_1 : STD_LOGIC;
  signal obuf_inst_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout_TREADY => dout_TREADY,
      dout_val_last_V_reg_248 => dout_val_last_V_reg_248,
      \ireg_reg[0]_0\ => ibuf_inst_n_1,
      \ireg_reg[1]_0\ => \odata_reg[1]\,
      \ireg_reg[1]_1\ => obuf_inst_n_0,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout_TLAST(0) => dout_TLAST(0),
      dout_TREADY => dout_TREADY,
      dout_val_last_V_reg_248 => dout_val_last_V_reg_248,
      \odata_reg[0]_0\ => ibuf_inst_n_1,
      \odata_reg[1]_0\ => obuf_inst_n_0,
      \odata_reg[1]_1\ => \odata_reg[1]\,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_buff is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    push_buf : out STD_LOGIC;
    ap_start_0 : out STD_LOGIC;
    push_buf_0 : out STD_LOGIC;
    ap_start_1 : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    din_TREADY : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \val_assign41_reg_141_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \odata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \iptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \val_assign41_reg_141_reg[0]_0\ : out STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_1_M_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    iptr : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    iptr_1 : in STD_LOGIC;
    \count_reg[1]\ : in STD_LOGIC;
    descramble_buf_1_M_1_i_full_n : in STD_LOGIC;
    descramble_buf_0_M_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_descramble_buf_1_M : in STD_LOGIC;
    descramble_buf_1_M_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M : in STD_LOGIC;
    descramble_buf_0_M_i_full_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_buff;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_buff is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_ready_INST_0_i_1_n_0 : STD_LOGIC;
  signal ap_ready_INST_0_i_2_n_0 : STD_LOGIC;
  signal i_fu_191_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal regslice_both_din_V_data_U_n_76 : STD_LOGIC;
  signal regslice_both_din_V_data_U_n_79 : STD_LOGIC;
  signal regslice_both_din_V_data_U_n_80 : STD_LOGIC;
  signal val_assign41_reg_141 : STD_LOGIC;
  signal \val_assign41_reg_141[4]_i_1_n_0\ : STD_LOGIC;
  signal val_assign41_reg_141_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \val_assign41_reg_141[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \val_assign41_reg_141[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \val_assign41_reg_141[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \val_assign41_reg_141[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \val_assign41_reg_141[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \val_assign41_reg_141[7]_i_1\ : label is "soft_lutpair17";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_din_V_data_U_n_80,
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_din_V_data_U_n_79,
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
ap_ready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_ready_INST_0_i_2_n_0,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(7),
      I5 => \^q\(6),
      O => ap_ready_INST_0_i_1_n_0
    );
ap_ready_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => val_assign41_reg_141_reg(0),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => ap_ready_INST_0_i_2_n_0
    );
ram_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => iptr,
      I2 => ram_reg(0),
      O => ADDRARDADDR(0)
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => iptr_1,
      I2 => ram_reg_0(0),
      O => \val_assign41_reg_141_reg[1]_0\(0)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => iptr,
      I2 => ram_reg(7),
      O => ADDRARDADDR(7)
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => iptr_1,
      I2 => ram_reg_0(7),
      O => \val_assign41_reg_141_reg[1]_0\(7)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => iptr,
      I2 => ram_reg(6),
      O => ADDRARDADDR(6)
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => iptr_1,
      I2 => ram_reg_0(6),
      O => \val_assign41_reg_141_reg[1]_0\(6)
    );
ram_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => iptr,
      I2 => ram_reg(5),
      O => ADDRARDADDR(5)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => iptr_1,
      I2 => ram_reg_0(5),
      O => \val_assign41_reg_141_reg[1]_0\(5)
    );
ram_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => iptr,
      I2 => ram_reg(4),
      O => ADDRARDADDR(4)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => iptr_1,
      I2 => ram_reg_0(4),
      O => \val_assign41_reg_141_reg[1]_0\(4)
    );
ram_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => iptr,
      I2 => ram_reg(3),
      O => ADDRARDADDR(3)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => iptr_1,
      I2 => ram_reg_0(3),
      O => \val_assign41_reg_141_reg[1]_0\(3)
    );
ram_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => iptr,
      I2 => ram_reg(2),
      O => ADDRARDADDR(2)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => iptr_1,
      I2 => ram_reg_0(2),
      O => \val_assign41_reg_141_reg[1]_0\(2)
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => iptr,
      I2 => ram_reg(1),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => iptr_1,
      I2 => ram_reg_0(1),
      O => \val_assign41_reg_141_reg[1]_0\(1)
    );
regslice_both_din_V_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_22
     port map (
      D(32 downto 0) => D(32 downto 0),
      DIADI(15 downto 0) => DIADI(15 downto 0),
      E(0) => regslice_both_din_V_data_U_n_76,
      Q(0) => val_assign41_reg_141_reg(0),
      SR(0) => val_assign41_reg_141,
      SS(0) => SS(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_start_0 => ap_start_0,
      ap_start_1 => ap_start_1,
      ap_sync_reg_channel_write_descramble_buf_0_M => ap_sync_reg_channel_write_descramble_buf_0_M,
      ap_sync_reg_channel_write_descramble_buf_0_M_1 => ap_sync_reg_channel_write_descramble_buf_0_M_1,
      ap_sync_reg_channel_write_descramble_buf_0_M_reg => ap_sync_reg_channel_write_descramble_buf_0_M_reg,
      ap_sync_reg_channel_write_descramble_buf_1_M => ap_sync_reg_channel_write_descramble_buf_1_M,
      ap_sync_reg_channel_write_descramble_buf_1_M_reg => ap_sync_reg_channel_write_descramble_buf_1_M_reg,
      \count_reg[1]\ => \count_reg[1]\,
      descramble_buf_0_M_1_i_full_n => descramble_buf_0_M_1_i_full_n,
      descramble_buf_0_M_i_full_n => descramble_buf_0_M_i_full_n,
      descramble_buf_1_M_1_i_full_n => descramble_buf_1_M_1_i_full_n,
      descramble_buf_1_M_i_full_n => descramble_buf_1_M_i_full_n,
      din_TREADY => din_TREADY,
      iptr => iptr,
      iptr_1 => iptr_1,
      \iptr_reg[0]\(0) => \iptr_reg[0]\(0),
      \iptr_reg[0]_0\(0) => \iptr_reg[0]_0\(0),
      \iptr_reg[0]_1\(0) => \iptr_reg[0]_1\(0),
      \odata_reg[31]\(31 downto 0) => \odata_reg[31]\(31 downto 0),
      \odata_reg[31]_0\(15 downto 0) => \odata_reg[31]_0\(15 downto 0),
      \odata_reg[32]\(0) => \odata_reg[32]\(0),
      \odata_reg[32]_0\(1) => regslice_both_din_V_data_U_n_79,
      \odata_reg[32]_0\(0) => regslice_both_din_V_data_U_n_80,
      push_buf => push_buf,
      push_buf_0 => push_buf_0,
      \val_assign41_reg_141_reg[0]\ => \val_assign41_reg_141_reg[0]_0\,
      \val_assign41_reg_141_reg[0]_0\(1) => ap_CS_fsm_state2,
      \val_assign41_reg_141_reg[0]_0\(0) => \^ap_cs_fsm_reg[0]_0\(0),
      \val_assign41_reg_141_reg[0]_1\ => ap_ready_INST_0_i_1_n_0
    );
\val_assign41_reg_141[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => val_assign41_reg_141_reg(0),
      O => i_fu_191_p2(0)
    );
\val_assign41_reg_141[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_assign41_reg_141_reg(0),
      I1 => \^q\(0),
      O => i_fu_191_p2(1)
    );
\val_assign41_reg_141[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(1),
      I1 => val_assign41_reg_141_reg(0),
      I2 => \^q\(0),
      O => i_fu_191_p2(2)
    );
\val_assign41_reg_141[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => val_assign41_reg_141_reg(0),
      I3 => \^q\(1),
      O => i_fu_191_p2(3)
    );
\val_assign41_reg_141[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => val_assign41_reg_141_reg(0),
      I4 => \^q\(1),
      O => \val_assign41_reg_141[4]_i_1_n_0\
    );
\val_assign41_reg_141[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => val_assign41_reg_141_reg(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => i_fu_191_p2(5)
    );
\val_assign41_reg_141[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => ap_ready_INST_0_i_2_n_0,
      I3 => \^q\(4),
      O => i_fu_191_p2(6)
    );
\val_assign41_reg_141[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \^q\(4),
      I1 => ap_ready_INST_0_i_2_n_0,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(6),
      O => i_fu_191_p2(7)
    );
\val_assign41_reg_141[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(4),
      I2 => ap_ready_INST_0_i_2_n_0,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => i_fu_191_p2(8)
    );
\val_assign41_reg_141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_din_V_data_U_n_76,
      D => i_fu_191_p2(0),
      Q => val_assign41_reg_141_reg(0),
      R => val_assign41_reg_141
    );
\val_assign41_reg_141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_din_V_data_U_n_76,
      D => i_fu_191_p2(1),
      Q => \^q\(0),
      R => val_assign41_reg_141
    );
\val_assign41_reg_141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_din_V_data_U_n_76,
      D => i_fu_191_p2(2),
      Q => \^q\(1),
      R => val_assign41_reg_141
    );
\val_assign41_reg_141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_din_V_data_U_n_76,
      D => i_fu_191_p2(3),
      Q => \^q\(2),
      R => val_assign41_reg_141
    );
\val_assign41_reg_141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_din_V_data_U_n_76,
      D => \val_assign41_reg_141[4]_i_1_n_0\,
      Q => \^q\(3),
      R => val_assign41_reg_141
    );
\val_assign41_reg_141_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_din_V_data_U_n_76,
      D => i_fu_191_p2(5),
      Q => \^q\(4),
      R => val_assign41_reg_141
    );
\val_assign41_reg_141_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_din_V_data_U_n_76,
      D => i_fu_191_p2(6),
      Q => \^q\(5),
      R => val_assign41_reg_141
    );
\val_assign41_reg_141_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_din_V_data_U_n_76,
      D => i_fu_191_p2(7),
      Q => \^q\(6),
      R => val_assign41_reg_141
    );
\val_assign41_reg_141_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_din_V_data_U_n_76,
      D => i_fu_191_p2(8),
      Q => \^q\(7),
      R => val_assign41_reg_141
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_stre is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_reg_239 : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    internal_empty_n4_out : out STD_LOGIC;
    \tmp_reg_239_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    \tmp_reg_239_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    internal_empty_n4_out_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \odata_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    dout_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Loop_realfft_be_stre_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    real_spectrum_lo_V_1_empty_n : in STD_LOGIC;
    internal_empty_n_reg_2 : in STD_LOGIC;
    real_spectrum_lo_V_s_empty_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_1 : in STD_LOGIC;
    real_spectrum_hi_V_1_empty_n : in STD_LOGIC;
    real_spectrum_hi_V_s_empty_n : in STD_LOGIC;
    dout_TREADY : in STD_LOGIC;
    \i_reg_243_reg[8]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    descramble_buf_1_M_1_t_empty_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_stre;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_stre is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal dout_val_last_V_reg_248 : STD_LOGIC;
  signal \dout_val_last_V_reg_248[0]_i_2_n_0\ : STD_LOGIC;
  signal dout_val_last_V_reg_248_pp0_iter1_reg : STD_LOGIC;
  signal i4_0_i1_reg_156 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i4_0_i1_reg_1560 : STD_LOGIC;
  signal i4_0_i1_reg_156_0 : STD_LOGIC;
  signal i_fu_196_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_reg_243 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_reg_243[2]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_243[3]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_243[5]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_243[5]_i_3_n_0\ : STD_LOGIC;
  signal \i_reg_243[5]_i_4_n_0\ : STD_LOGIC;
  signal \i_reg_243[5]_i_5_n_0\ : STD_LOGIC;
  signal \i_reg_243[5]_i_6_n_0\ : STD_LOGIC;
  signal \i_reg_243[7]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_243[8]_i_4_n_0\ : STD_LOGIC;
  signal \i_reg_243[8]_i_5_n_0\ : STD_LOGIC;
  signal \i_reg_243[8]_i_6_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_4_n_0\ : STD_LOGIC;
  signal regslice_both_dout_V_data_U_n_1 : STD_LOGIC;
  signal regslice_both_dout_V_data_U_n_16 : STD_LOGIC;
  signal regslice_both_dout_V_data_U_n_17 : STD_LOGIC;
  signal regslice_both_dout_V_data_U_n_51 : STD_LOGIC;
  signal regslice_both_dout_V_data_U_n_52 : STD_LOGIC;
  signal regslice_both_dout_V_data_U_n_53 : STD_LOGIC;
  signal regslice_both_dout_V_data_U_n_54 : STD_LOGIC;
  signal \^tmp_reg_239\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_reg_243[5]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \i_reg_243[8]_i_4\ : label is "soft_lutpair35";
begin
  SS(0) <= \^ss\(0);
  ap_rst_n_0 <= \^ap_rst_n_0\;
  tmp_reg_239 <= \^tmp_reg_239\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dout_V_data_U_n_17,
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \^ss\(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dout_V_data_U_n_16,
      Q => ap_CS_fsm_pp0_stage0,
      R => \^ss\(0)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dout_V_data_U_n_51,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => \^ss\(0)
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dout_V_data_U_n_1,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
ap_idle_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => Loop_realfft_be_stre_U0_ap_start,
      I2 => Q(0),
      I3 => descramble_buf_1_M_1_t_empty_n,
      O => \ap_CS_fsm_reg[0]_0\
    );
\dout_val_last_V_reg_248[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555F555"
    )
        port map (
      I0 => i4_0_i1_reg_156(8),
      I1 => dout_val_last_V_reg_248,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => i_reg_243(8),
      O => \dout_val_last_V_reg_248[0]_i_2_n_0\
    );
\dout_val_last_V_reg_248_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dout_V_data_U_n_52,
      Q => dout_val_last_V_reg_248_pp0_iter1_reg,
      R => '0'
    );
\dout_val_last_V_reg_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dout_V_data_U_n_54,
      Q => dout_val_last_V_reg_248,
      R => '0'
    );
\i4_0_i1_reg_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_0_i1_reg_1560,
      D => i_reg_243(0),
      Q => i4_0_i1_reg_156(0),
      R => i4_0_i1_reg_156_0
    );
\i4_0_i1_reg_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_0_i1_reg_1560,
      D => i_reg_243(1),
      Q => i4_0_i1_reg_156(1),
      R => i4_0_i1_reg_156_0
    );
\i4_0_i1_reg_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_0_i1_reg_1560,
      D => i_reg_243(2),
      Q => i4_0_i1_reg_156(2),
      R => i4_0_i1_reg_156_0
    );
\i4_0_i1_reg_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_0_i1_reg_1560,
      D => i_reg_243(3),
      Q => i4_0_i1_reg_156(3),
      R => i4_0_i1_reg_156_0
    );
\i4_0_i1_reg_156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_0_i1_reg_1560,
      D => i_reg_243(4),
      Q => i4_0_i1_reg_156(4),
      R => i4_0_i1_reg_156_0
    );
\i4_0_i1_reg_156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_0_i1_reg_1560,
      D => i_reg_243(5),
      Q => i4_0_i1_reg_156(5),
      R => i4_0_i1_reg_156_0
    );
\i4_0_i1_reg_156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_0_i1_reg_1560,
      D => i_reg_243(6),
      Q => i4_0_i1_reg_156(6),
      R => i4_0_i1_reg_156_0
    );
\i4_0_i1_reg_156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_0_i1_reg_1560,
      D => i_reg_243(7),
      Q => i4_0_i1_reg_156(7),
      R => i4_0_i1_reg_156_0
    );
\i4_0_i1_reg_156_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_0_i1_reg_1560,
      D => i_reg_243(8),
      Q => i4_0_i1_reg_156(8),
      R => i4_0_i1_reg_156_0
    );
\i_reg_243[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555F555"
    )
        port map (
      I0 => i4_0_i1_reg_156(0),
      I1 => dout_val_last_V_reg_248,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => i_reg_243(0),
      O => i_fu_196_p2(0)
    );
\i_reg_243[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00335A3300CC5ACC"
    )
        port map (
      I0 => i_reg_243(0),
      I1 => i4_0_i1_reg_156(0),
      I2 => i_reg_243(1),
      I3 => \i_reg_243[8]_i_4_n_0\,
      I4 => dout_val_last_V_reg_248,
      I5 => i4_0_i1_reg_156(1),
      O => i_fu_196_p2(1)
    );
\i_reg_243[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B08C4F7"
    )
        port map (
      I0 => i_reg_243(2),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => dout_val_last_V_reg_248,
      I3 => i4_0_i1_reg_156(2),
      I4 => \i_reg_243[2]_i_2_n_0\,
      O => i_fu_196_p2(2)
    );
\i_reg_243[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF335F33FFFF5FFF"
    )
        port map (
      I0 => i_reg_243(0),
      I1 => i4_0_i1_reg_156(0),
      I2 => i_reg_243(1),
      I3 => \i_reg_243[8]_i_4_n_0\,
      I4 => dout_val_last_V_reg_248,
      I5 => i4_0_i1_reg_156(1),
      O => \i_reg_243[2]_i_2_n_0\
    );
\i_reg_243[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B08C4F7"
    )
        port map (
      I0 => i_reg_243(3),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => dout_val_last_V_reg_248,
      I3 => i4_0_i1_reg_156(3),
      I4 => \i_reg_243[3]_i_2_n_0\,
      O => i_fu_196_p2(3)
    );
\i_reg_243[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFC4F7"
    )
        port map (
      I0 => i_reg_243(2),
      I1 => \i_reg_243[8]_i_4_n_0\,
      I2 => dout_val_last_V_reg_248,
      I3 => i4_0_i1_reg_156(2),
      I4 => \i_reg_243[5]_i_5_n_0\,
      I5 => i_fu_196_p2(0),
      O => \i_reg_243[3]_i_2_n_0\
    );
\i_reg_243[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A9A5595"
    )
        port map (
      I0 => \i_reg_243[5]_i_3_n_0\,
      I1 => i_reg_243(4),
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => dout_val_last_V_reg_248,
      I4 => i4_0_i1_reg_156(4),
      O => i_fu_196_p2(4)
    );
\i_reg_243[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B083B083B08C4F7"
    )
        port map (
      I0 => i_reg_243(5),
      I1 => \i_reg_243[8]_i_4_n_0\,
      I2 => dout_val_last_V_reg_248,
      I3 => i4_0_i1_reg_156(5),
      I4 => \i_reg_243[5]_i_2_n_0\,
      I5 => \i_reg_243[5]_i_3_n_0\,
      O => i_fu_196_p2(5)
    );
\i_reg_243[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555F555"
    )
        port map (
      I0 => i4_0_i1_reg_156(4),
      I1 => dout_val_last_V_reg_248,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => i_reg_243(4),
      O => \i_reg_243[5]_i_2_n_0\
    );
\i_reg_243[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i_reg_243[5]_i_4_n_0\,
      I1 => i_fu_196_p2(0),
      I2 => \i_reg_243[5]_i_5_n_0\,
      I3 => \i_reg_243[5]_i_6_n_0\,
      O => \i_reg_243[5]_i_3_n_0\
    );
\i_reg_243[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555F555"
    )
        port map (
      I0 => i4_0_i1_reg_156(3),
      I1 => dout_val_last_V_reg_248,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => i_reg_243(3),
      O => \i_reg_243[5]_i_4_n_0\
    );
\i_reg_243[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555F555"
    )
        port map (
      I0 => i4_0_i1_reg_156(1),
      I1 => dout_val_last_V_reg_248,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => i_reg_243(1),
      O => \i_reg_243[5]_i_5_n_0\
    );
\i_reg_243[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555F555"
    )
        port map (
      I0 => i4_0_i1_reg_156(2),
      I1 => dout_val_last_V_reg_248,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => i_reg_243(2),
      O => \i_reg_243[5]_i_6_n_0\
    );
\i_reg_243[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B08C4F7"
    )
        port map (
      I0 => i_reg_243(6),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => dout_val_last_V_reg_248,
      I3 => i4_0_i1_reg_156(6),
      I4 => \i_reg_243[8]_i_5_n_0\,
      O => i_fu_196_p2(6)
    );
\i_reg_243[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B083B083B08C4F7"
    )
        port map (
      I0 => i_reg_243(7),
      I1 => \i_reg_243[8]_i_4_n_0\,
      I2 => dout_val_last_V_reg_248,
      I3 => i4_0_i1_reg_156(7),
      I4 => \i_reg_243[8]_i_5_n_0\,
      I5 => \i_reg_243[7]_i_2_n_0\,
      O => i_fu_196_p2(7)
    );
\i_reg_243[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555F555"
    )
        port map (
      I0 => i4_0_i1_reg_156(6),
      I1 => dout_val_last_V_reg_248,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => i_reg_243(6),
      O => \i_reg_243[7]_i_2_n_0\
    );
\i_reg_243[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B083B083B08C4F7"
    )
        port map (
      I0 => i_reg_243(8),
      I1 => \i_reg_243[8]_i_4_n_0\,
      I2 => dout_val_last_V_reg_248,
      I3 => i4_0_i1_reg_156(8),
      I4 => \i_reg_243[8]_i_5_n_0\,
      I5 => \i_reg_243[8]_i_6_n_0\,
      O => i_fu_196_p2(8)
    );
\i_reg_243[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \i_reg_243[8]_i_4_n_0\
    );
\i_reg_243[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFABBFFBB"
    )
        port map (
      I0 => \i_reg_243[5]_i_3_n_0\,
      I1 => i4_0_i1_reg_156(5),
      I2 => dout_val_last_V_reg_248,
      I3 => \i_reg_243[8]_i_4_n_0\,
      I4 => i_reg_243(5),
      I5 => \i_reg_243[5]_i_2_n_0\,
      O => \i_reg_243[8]_i_5_n_0\
    );
\i_reg_243[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF335F33FFFF5FFF"
    )
        port map (
      I0 => i_reg_243(6),
      I1 => i4_0_i1_reg_156(6),
      I2 => i_reg_243(7),
      I3 => \i_reg_243[8]_i_4_n_0\,
      I4 => dout_val_last_V_reg_248,
      I5 => i4_0_i1_reg_156(7),
      O => \i_reg_243[8]_i_6_n_0\
    );
\i_reg_243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_196_p2(0),
      Q => i_reg_243(0),
      R => '0'
    );
\i_reg_243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_196_p2(1),
      Q => i_reg_243(1),
      R => '0'
    );
\i_reg_243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_196_p2(2),
      Q => i_reg_243(2),
      R => '0'
    );
\i_reg_243_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_196_p2(3),
      Q => i_reg_243(3),
      R => '0'
    );
\i_reg_243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_196_p2(4),
      Q => i_reg_243(4),
      R => '0'
    );
\i_reg_243_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_196_p2(5),
      Q => i_reg_243(5),
      R => '0'
    );
\i_reg_243_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_196_p2(6),
      Q => i_reg_243(6),
      R => '0'
    );
\i_reg_243_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_196_p2(7),
      Q => i_reg_243(7),
      R => '0'
    );
\i_reg_243_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_196_p2(8),
      Q => i_reg_243(8),
      R => '0'
    );
\mOutPtr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF335F33FFFF5FFF"
    )
        port map (
      I0 => i_reg_243(4),
      I1 => i4_0_i1_reg_156(4),
      I2 => i_reg_243(5),
      I3 => \i_reg_243[8]_i_4_n_0\,
      I4 => dout_val_last_V_reg_248,
      I5 => i4_0_i1_reg_156(5),
      O => \mOutPtr[2]_i_4_n_0\
    );
regslice_both_dout_V_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
     port map (
      D(1) => regslice_both_dout_V_data_U_n_16,
      D(0) => regslice_both_dout_V_data_U_n_17,
      E(0) => E(0),
      Loop_realfft_be_stre_U0_ap_start => Loop_realfft_be_stre_U0_ap_start,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => \^ss\(0),
      \ap_CS_fsm_reg[0]\ => regslice_both_dout_V_data_U_n_51,
      \ap_CS_fsm_reg[1]\ => regslice_both_dout_V_data_U_n_54,
      \ap_CS_fsm_reg[1]_0\ => ap_enable_reg_pp0_iter1_reg_n_0,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_done_0 => ap_enable_reg_pp0_iter2_reg_n_0,
      ap_enable_reg_pp0_iter1_reg(0) => i4_0_i1_reg_1560,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_0\,
      ap_rst_n_1 => ap_rst_n_1,
      dout_TREADY => dout_TREADY,
      dout_val_last_V_reg_248 => dout_val_last_V_reg_248,
      dout_val_last_V_reg_248_pp0_iter1_reg => dout_val_last_V_reg_248_pp0_iter1_reg,
      \dout_val_last_V_reg_248_reg[0]\ => regslice_both_dout_V_data_U_n_52,
      \dout_val_last_V_reg_248_reg[0]_0\ => \dout_val_last_V_reg_248[0]_i_2_n_0\,
      \dout_val_last_V_reg_248_reg[0]_1\ => \i_reg_243[8]_i_6_n_0\,
      \dout_val_last_V_reg_248_reg[0]_2\ => \i_reg_243[8]_i_5_n_0\,
      \i_reg_243_reg[8]\ => regslice_both_dout_V_data_U_n_53,
      \i_reg_243_reg[8]_0\ => \i_reg_243_reg[8]_0\,
      internal_empty_n4_out => internal_empty_n4_out,
      internal_empty_n4_out_0 => internal_empty_n4_out_0,
      internal_empty_n_reg => regslice_both_dout_V_data_U_n_1,
      internal_empty_n_reg_0 => internal_empty_n_reg,
      internal_empty_n_reg_1 => internal_empty_n_reg_0,
      internal_empty_n_reg_2 => internal_empty_n_reg_1,
      internal_empty_n_reg_3(0) => ap_enable_reg_pp0_iter1,
      internal_empty_n_reg_4(0) => i4_0_i1_reg_156_0,
      internal_empty_n_reg_5 => internal_empty_n_reg_2,
      \ireg_reg[31]\(31 downto 0) => D(31 downto 0),
      \mOutPtr_reg[2]\ => \mOutPtr[2]_i_4_n_0\,
      \mOutPtr_reg[2]_0\ => \i_reg_243[5]_i_3_n_0\,
      \mOutPtr_reg[3]\ => \^tmp_reg_239\,
      \odata_reg[15]\(15 downto 0) => \odata_reg[15]\(15 downto 0),
      \odata_reg[15]_0\(15 downto 0) => \odata_reg[15]_0\(15 downto 0),
      \odata_reg[31]\(15 downto 0) => \odata_reg[31]\(15 downto 0),
      \odata_reg[32]\(32 downto 0) => \odata_reg[32]\(32 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      real_spectrum_hi_V_1_empty_n => real_spectrum_hi_V_1_empty_n,
      real_spectrum_hi_V_s_empty_n => real_spectrum_hi_V_s_empty_n,
      real_spectrum_lo_V_1_empty_n => real_spectrum_lo_V_1_empty_n,
      real_spectrum_lo_V_s_empty_n => real_spectrum_lo_V_s_empty_n,
      shiftReg_ce => shiftReg_ce,
      shiftReg_ce_1 => shiftReg_ce_1,
      \tmp_reg_239_reg[0]\ => \tmp_reg_239_reg[0]_0\,
      \tmp_reg_239_reg[0]_0\(0) => \tmp_reg_239_reg[0]_1\(0),
      \tmp_reg_239_reg[0]_1\(0) => i_reg_243(8),
      \tmp_reg_239_reg[0]_2\ => \i_reg_243[8]_i_4_n_0\,
      \tmp_reg_239_reg[0]_3\(0) => i4_0_i1_reg_156(8)
    );
regslice_both_dout_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0\
     port map (
      SR(0) => \^ss\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout_TLAST(0) => dout_TLAST(0),
      dout_TREADY => dout_TREADY,
      dout_val_last_V_reg_248 => dout_val_last_V_reg_248,
      \odata_reg[1]\ => \^ap_rst_n_0\
    );
\tmp_reg_239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dout_V_data_U_n_53,
      Q => \^tmp_reg_239\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    descramble_buf_0_M_1_t_empty_n : out STD_LOGIC;
    descramble_buf_0_M_1_i_full_n : out STD_LOGIC;
    ap_sync_channel_write_descramble_buf_0_M_1 : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M_1 : in STD_LOGIC;
    \count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_buf : in STD_LOGIC;
    \ret_V_1_reg_1005_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \^descramble_buf_0_m_1_i_full_n\ : STD_LOGIC;
  signal \^descramble_buf_0_m_1_t_empty_n\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \iptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tptr[0]_i_1__1_n_0\ : STD_LOGIC;
begin
  descramble_buf_0_M_1_i_full_n <= \^descramble_buf_0_m_1_i_full_n\;
  descramble_buf_0_M_1_t_empty_n <= \^descramble_buf_0_m_1_t_empty_n\;
ap_sync_reg_channel_write_descramble_buf_0_M_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^descramble_buf_0_m_1_i_full_n\,
      I1 => \count_reg[0]_0\,
      I2 => ap_sync_reg_channel_write_descramble_buf_0_M_1,
      O => ap_sync_channel_write_descramble_buf_0_M_1
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => \count_reg[1]_0\(0),
      I1 => \^descramble_buf_0_m_1_t_empty_n\,
      I2 => \count_reg[0]_0\,
      I3 => \^descramble_buf_0_m_1_i_full_n\,
      I4 => ap_sync_reg_channel_write_descramble_buf_0_M_1,
      I5 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^descramble_buf_0_m_1_t_empty_n\,
      I3 => \count_reg[1]_0\(0),
      I4 => count(1),
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0F0"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => \^descramble_buf_0_m_1_t_empty_n\,
      I3 => \count_reg[1]_0\(0),
      I4 => push_buf,
      O => \empty_n_i_1__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_0\,
      Q => \^descramble_buf_0_m_1_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => push_buf,
      I3 => \^descramble_buf_0_m_1_t_empty_n\,
      I4 => \count_reg[1]_0\(0),
      I5 => \^descramble_buf_0_m_1_i_full_n\,
      O => \full_n_i_1__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => \^descramble_buf_0_m_1_i_full_n\,
      S => SS(0)
    );
hls_xfft2real_deshbi_memcore_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_20
     port map (
      ADDRARDADDR(8) => Q(0),
      ADDRARDADDR(7) => Q(1),
      ADDRARDADDR(6) => Q(2),
      ADDRARDADDR(5) => Q(3),
      ADDRARDADDR(4) => Q(4),
      ADDRARDADDR(3) => Q(5),
      ADDRARDADDR(2) => Q(6),
      ADDRARDADDR(1) => Q(7),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(8 downto 1) => ram_reg_6(7 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      E(0) => E(0),
      Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      ap_clk => ap_clk,
      ram_reg(15 downto 0) => ram_reg(15 downto 0),
      ram_reg_0(0) => ram_reg_0(0),
      ram_reg_1(3 downto 0) => ram_reg_1(3 downto 0),
      ram_reg_2(3 downto 0) => ram_reg_2(3 downto 0),
      ram_reg_3(3 downto 0) => ram_reg_3(3 downto 0),
      ram_reg_4(3 downto 0) => ram_reg_4(3 downto 0),
      ram_reg_5 => ram_reg_5,
      ram_reg_6(15 downto 0) => ram_reg_7(15 downto 0),
      ram_reg_7(0) => ram_reg_8(0),
      \ret_V_1_reg_1005_reg[15]\(15 downto 0) => \ret_V_1_reg_1005_reg[15]\(15 downto 0)
    );
\iptr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB04"
    )
        port map (
      I0 => ap_sync_reg_channel_write_descramble_buf_0_M_1,
      I1 => \^descramble_buf_0_m_1_i_full_n\,
      I2 => \count_reg[0]_0\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__0_n_0\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__0_n_0\,
      Q => memcore_iaddr(0),
      R => SS(0)
    );
\tptr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^descramble_buf_0_m_1_t_empty_n\,
      I1 => \count_reg[1]_0\(0),
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__1_n_0\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__1_n_0\,
      Q => memcore_taddr(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_0 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    descramble_buf_0_M_t_empty_n : out STD_LOGIC;
    descramble_buf_0_M_i_full_n : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_descramble_buf_0_M_reg : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[1]_1\ : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M : in STD_LOGIC;
    \ret_V_reg_985_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_0 : entity is "hls_xfft2real_deshbi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_0 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \^descramble_buf_0_m_i_full_n\ : STD_LOGIC;
  signal \^descramble_buf_0_m_t_empty_n\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \iptr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tptr[0]_i_1_n_0\ : STD_LOGIC;
begin
  descramble_buf_0_M_i_full_n <= \^descramble_buf_0_m_i_full_n\;
  descramble_buf_0_M_t_empty_n <= \^descramble_buf_0_m_t_empty_n\;
ap_sync_reg_channel_write_descramble_buf_0_M_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => ap_sync_reg_channel_write_descramble_buf_0_M,
      I1 => \^descramble_buf_0_m_i_full_n\,
      I2 => \count_reg[0]_0\,
      O => ap_sync_reg_channel_write_descramble_buf_0_M_reg
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => \count_reg[1]_0\(0),
      I1 => \^descramble_buf_0_m_t_empty_n\,
      I2 => ap_sync_reg_channel_write_descramble_buf_0_M,
      I3 => \^descramble_buf_0_m_i_full_n\,
      I4 => \count_reg[0]_0\,
      I5 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => \count_reg[1]_1\,
      I2 => \^descramble_buf_0_m_t_empty_n\,
      I3 => \count_reg[1]_0\(0),
      I4 => count(1),
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => SS(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0F0"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => \^descramble_buf_0_m_t_empty_n\,
      I3 => \count_reg[1]_0\(0),
      I4 => \count_reg[1]_1\,
      O => empty_n_i_1_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => \^descramble_buf_0_m_t_empty_n\,
      R => SS(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => \count_reg[1]_1\,
      I3 => \^descramble_buf_0_m_t_empty_n\,
      I4 => \count_reg[1]_0\(0),
      I5 => \^descramble_buf_0_m_i_full_n\,
      O => full_n_i_1_n_0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^descramble_buf_0_m_i_full_n\,
      S => SS(0)
    );
hls_xfft2real_deshbi_memcore_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_18
     port map (
      ADDRARDADDR(8) => Q(0),
      ADDRARDADDR(7) => Q(1),
      ADDRARDADDR(6) => Q(2),
      ADDRARDADDR(5) => Q(3),
      ADDRARDADDR(4) => Q(4),
      ADDRARDADDR(3) => Q(5),
      ADDRARDADDR(2) => Q(6),
      ADDRARDADDR(1) => Q(7),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(8 downto 1) => ram_reg_3(7 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DI(0) => DI(0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      E(0) => E(0),
      Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      ram_reg(3 downto 0) => ram_reg(3 downto 0),
      ram_reg_0(3 downto 0) => ram_reg_0(3 downto 0),
      ram_reg_1(3 downto 0) => ram_reg_1(3 downto 0),
      ram_reg_2 => ram_reg_2,
      ram_reg_3(15 downto 0) => ram_reg_4(15 downto 0),
      ram_reg_4(0) => ram_reg_5(0),
      \ret_V_reg_985_reg[15]\(15 downto 0) => \ret_V_reg_985_reg[15]\(15 downto 0)
    );
\iptr[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB04"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \^descramble_buf_0_m_i_full_n\,
      I2 => ap_sync_reg_channel_write_descramble_buf_0_M,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__2_n_0\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__2_n_0\,
      Q => memcore_iaddr(0),
      R => SS(0)
    );
\tptr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^descramble_buf_0_m_t_empty_n\,
      I1 => \count_reg[1]_0\(0),
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1_n_0\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1_n_0\,
      Q => memcore_taddr(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_3 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    real_spectrum_hi_buf_1_t_empty_n : out STD_LOGIC;
    real_spectrum_hi_buf_1_i_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 : in STD_LOGIC;
    tmp_M_imag_V_reg_1610 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    descramble_buf_0_M_1_t_empty_n : in STD_LOGIC;
    real_spectrum_hi_buf_t_empty_n : in STD_LOGIC;
    descramble_buf_0_M_t_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_buf : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \iptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_3 : entity is "hls_xfft2real_deshbi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_3 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \iptr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^real_spectrum_hi_buf_1_i_full_n\ : STD_LOGIC;
  signal \^real_spectrum_hi_buf_1_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \empty_n_i_1__4\ : label is "soft_lutpair43";
begin
  real_spectrum_hi_buf_1_i_full_n <= \^real_spectrum_hi_buf_1_i_full_n\;
  real_spectrum_hi_buf_1_t_empty_n <= \^real_spectrum_hi_buf_1_t_empty_n\;
ap_idle_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^real_spectrum_hi_buf_1_t_empty_n\,
      I1 => descramble_buf_0_M_1_t_empty_n,
      I2 => real_spectrum_hi_buf_t_empty_n,
      I3 => descramble_buf_0_M_t_empty_n,
      O => empty_n_reg_0
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^real_spectrum_hi_buf_1_t_empty_n\,
      I2 => \count_reg[0]_1\,
      I3 => \^real_spectrum_hi_buf_1_i_full_n\,
      I4 => \count_reg[0]_0\,
      I5 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^real_spectrum_hi_buf_1_t_empty_n\,
      I3 => Q(0),
      I4 => count(1),
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0F0"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => \^real_spectrum_hi_buf_1_t_empty_n\,
      I3 => Q(0),
      I4 => push_buf,
      O => \empty_n_i_1__4_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_0\,
      Q => \^real_spectrum_hi_buf_1_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => push_buf,
      I3 => \^real_spectrum_hi_buf_1_t_empty_n\,
      I4 => Q(0),
      I5 => \^real_spectrum_hi_buf_1_i_full_n\,
      O => \full_n_i_1__4_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_0\,
      Q => \^real_spectrum_hi_buf_1_i_full_n\,
      S => SS(0)
    );
hls_xfft2real_deshbi_memcore_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_8
     port map (
      ADDRARDADDR(8 downto 1) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(8 downto 1) => ram_reg(7 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 => Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      ram_reg(15 downto 0) => ram_reg_0(15 downto 0),
      shiftReg_ce => shiftReg_ce,
      tmp_M_imag_V_reg_1610 => tmp_M_imag_V_reg_1610
    );
\iptr[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF4440"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \^real_spectrum_hi_buf_1_i_full_n\,
      I2 => ap_done_reg,
      I3 => \iptr_reg[0]_0\(0),
      I4 => memcore_iaddr(0),
      O => \iptr[0]_i_1__3_n_0\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__3_n_0\,
      Q => memcore_iaddr(0),
      R => SS(0)
    );
\tptr[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^real_spectrum_hi_buf_1_t_empty_n\,
      I1 => Q(0),
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__4_n_0\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__4_n_0\,
      Q => memcore_taddr(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_4 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    real_spectrum_hi_buf_t_empty_n : out STD_LOGIC;
    real_spectrum_hi_buf_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 : in STD_LOGIC;
    tmp_M_imag_V_reg_1610 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_buf : in STD_LOGIC;
    ap_sync_reg_channel_write_real_spectrum_hi_buf : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \iptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_4 : entity is "hls_xfft2real_deshbi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_4 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \iptr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^real_spectrum_hi_buf_i_full_n\ : STD_LOGIC;
  signal \^real_spectrum_hi_buf_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \empty_n_i_1__3\ : label is "soft_lutpair44";
begin
  real_spectrum_hi_buf_i_full_n <= \^real_spectrum_hi_buf_i_full_n\;
  real_spectrum_hi_buf_t_empty_n <= \^real_spectrum_hi_buf_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^real_spectrum_hi_buf_t_empty_n\,
      I2 => \count_reg[0]_0\,
      I3 => \^real_spectrum_hi_buf_i_full_n\,
      I4 => ap_sync_reg_channel_write_real_spectrum_hi_buf,
      I5 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^real_spectrum_hi_buf_t_empty_n\,
      I3 => Q(0),
      I4 => count(1),
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0F0"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => \^real_spectrum_hi_buf_t_empty_n\,
      I3 => Q(0),
      I4 => push_buf,
      O => \empty_n_i_1__3_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_0\,
      Q => \^real_spectrum_hi_buf_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => push_buf,
      I3 => \^real_spectrum_hi_buf_t_empty_n\,
      I4 => Q(0),
      I5 => \^real_spectrum_hi_buf_i_full_n\,
      O => \full_n_i_1__3_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_0\,
      Q => \^real_spectrum_hi_buf_i_full_n\,
      S => SS(0)
    );
hls_xfft2real_deshbi_memcore_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore
     port map (
      ADDRARDADDR(8 downto 1) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(8 downto 1) => ram_reg(7 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 => Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      ram_reg(15 downto 0) => ram_reg_0(15 downto 0),
      shiftReg_ce => shiftReg_ce,
      tmp_M_imag_V_reg_1610 => tmp_M_imag_V_reg_1610
    );
\iptr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_real_spectrum_hi_buf,
      I1 => \^real_spectrum_hi_buf_i_full_n\,
      I2 => ap_done_reg,
      I3 => \iptr_reg[0]_0\(0),
      I4 => memcore_iaddr(0),
      O => \iptr[0]_i_1__4_n_0\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__4_n_0\,
      Q => memcore_iaddr(0),
      R => SS(0)
    );
\tptr[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^real_spectrum_hi_buf_t_empty_n\,
      I1 => Q(0),
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__3_n_0\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__3_n_0\,
      Q => memcore_taddr(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs is
  port (
    descramble_buf_1_M_1_t_empty_n : out STD_LOGIC;
    descramble_buf_1_M_1_i_full_n : out STD_LOGIC;
    iptr : out STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_1_M_1 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_sync_channel_write_descramble_buf_1_M_1 : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    grp_fu_849_ce : in STD_LOGIC;
    descramble_buf_0_M_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    descramble_buf_1_M_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_1_M : in STD_LOGIC;
    descramble_buf_0_M_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_buf : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs is
  signal ap_sync_reg_channel_write_descramble_buf_1_M_i_3_n_0 : STD_LOGIC;
  signal \buf_q0[0]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_q0[1]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_q1[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_q1[1]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \^descramble_buf_1_m_1_i_full_n\ : STD_LOGIC;
  signal \^descramble_buf_1_m_1_t_empty_n\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \^iptr\ : STD_LOGIC;
  signal \iptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \prev_tptr_reg_n_0_[0]\ : STD_LOGIC;
  signal tptr : STD_LOGIC;
  signal \tptr[0]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_descramble_buf_1_M_1_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_descramble_buf_1_M_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \empty_n_i_1__2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \iptr[0]_i_1\ : label is "soft_lutpair38";
begin
  descramble_buf_1_M_1_i_full_n <= \^descramble_buf_1_m_1_i_full_n\;
  descramble_buf_1_M_1_t_empty_n <= \^descramble_buf_1_m_1_t_empty_n\;
  iptr <= \^iptr\;
ap_done_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0022002A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_reg_channel_write_descramble_buf_1_M_i_3_n_0,
      I2 => descramble_buf_0_M_1_i_full_n,
      I3 => \count_reg[0]_0\,
      I4 => ap_sync_reg_channel_write_descramble_buf_0_M_1,
      O => ap_rst_n_0
    );
ap_sync_reg_channel_write_descramble_buf_1_M_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \count_reg[0]_1\,
      I1 => \^descramble_buf_1_m_1_i_full_n\,
      I2 => \count_reg[0]_0\,
      O => ap_sync_channel_write_descramble_buf_1_M_1
    );
ap_sync_reg_channel_write_descramble_buf_1_M_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFA8FF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_descramble_buf_1_M_i_3_n_0,
      I1 => descramble_buf_0_M_1_i_full_n,
      I2 => ap_sync_reg_channel_write_descramble_buf_0_M_1,
      I3 => ap_rst_n,
      I4 => \count_reg[0]_0\,
      O => ap_sync_reg_channel_write_descramble_buf_1_M_1
    );
ap_sync_reg_channel_write_descramble_buf_1_M_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0EEE00000"
    )
        port map (
      I0 => \count_reg[0]_1\,
      I1 => \^descramble_buf_1_m_1_i_full_n\,
      I2 => descramble_buf_1_M_i_full_n,
      I3 => ap_sync_reg_channel_write_descramble_buf_1_M,
      I4 => descramble_buf_0_M_i_full_n,
      I5 => ap_sync_reg_channel_write_descramble_buf_0_M,
      O => ap_sync_reg_channel_write_descramble_buf_1_M_i_3_n_0
    );
\cdata2_M_imag_V_reg_1156[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(0),
      I1 => \buf_q1[0]_0\(0),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(0)
    );
\cdata2_M_imag_V_reg_1156[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(10),
      I1 => \buf_q1[0]_0\(10),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(10)
    );
\cdata2_M_imag_V_reg_1156[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(11),
      I1 => \buf_q1[0]_0\(11),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(11)
    );
\cdata2_M_imag_V_reg_1156[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(12),
      I1 => \buf_q1[0]_0\(12),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(12)
    );
\cdata2_M_imag_V_reg_1156[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(13),
      I1 => \buf_q1[0]_0\(13),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(13)
    );
\cdata2_M_imag_V_reg_1156[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(14),
      I1 => \buf_q1[0]_0\(14),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(14)
    );
\cdata2_M_imag_V_reg_1156[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(15),
      I1 => \buf_q1[0]_0\(15),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(15)
    );
\cdata2_M_imag_V_reg_1156[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(1),
      I1 => \buf_q1[0]_0\(1),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(1)
    );
\cdata2_M_imag_V_reg_1156[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(2),
      I1 => \buf_q1[0]_0\(2),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(2)
    );
\cdata2_M_imag_V_reg_1156[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(3),
      I1 => \buf_q1[0]_0\(3),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(3)
    );
\cdata2_M_imag_V_reg_1156[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(4),
      I1 => \buf_q1[0]_0\(4),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(4)
    );
\cdata2_M_imag_V_reg_1156[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(5),
      I1 => \buf_q1[0]_0\(5),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(5)
    );
\cdata2_M_imag_V_reg_1156[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(6),
      I1 => \buf_q1[0]_0\(6),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(6)
    );
\cdata2_M_imag_V_reg_1156[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(7),
      I1 => \buf_q1[0]_0\(7),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(7)
    );
\cdata2_M_imag_V_reg_1156[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(8),
      I1 => \buf_q1[0]_0\(8),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(8)
    );
\cdata2_M_imag_V_reg_1156[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(9),
      I1 => \buf_q1[0]_0\(9),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg_0(9)
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => \count_reg[1]_0\(0),
      I1 => \^descramble_buf_1_m_1_t_empty_n\,
      I2 => \count_reg[0]_1\,
      I3 => \^descramble_buf_1_m_1_i_full_n\,
      I4 => \count_reg[0]_0\,
      I5 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^descramble_buf_1_m_1_t_empty_n\,
      I3 => \count_reg[1]_0\(0),
      I4 => count(1),
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0F0"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => \^descramble_buf_1_m_1_t_empty_n\,
      I3 => \count_reg[1]_0\(0),
      I4 => push_buf,
      O => \empty_n_i_1__2_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_0\,
      Q => \^descramble_buf_1_m_1_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => push_buf,
      I3 => \^descramble_buf_1_m_1_t_empty_n\,
      I4 => \count_reg[1]_0\(0),
      I5 => \^descramble_buf_1_m_1_i_full_n\,
      O => \full_n_i_1__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_0\,
      Q => \^descramble_buf_1_m_1_i_full_n\,
      S => SS(0)
    );
\gen_buffer[0].hls_xfft2real_desibs_memcore_U\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_14
     port map (
      DOADO(15 downto 0) => \buf_q0[0]_1\(15 downto 0),
      DOBDO(15 downto 0) => \buf_q1[0]_0\(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      grp_fu_849_ce => grp_fu_849_ce,
      ram_reg(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_0(15 downto 0) => ram_reg_2(15 downto 0),
      ram_reg_1(0) => ram_reg_3(0),
      ram_reg_2 => ram_reg_6,
      ram_reg_3 => \^descramble_buf_1_m_1_t_empty_n\,
      ram_reg_4 => \^iptr\,
      ram_reg_5 => ram_reg_7,
      ram_reg_6 => ram_reg_8,
      tptr => tptr
    );
\gen_buffer[1].hls_xfft2real_desibs_memcore_U\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_15
     port map (
      DOADO(15 downto 0) => \buf_q0[1]_3\(15 downto 0),
      DOBDO(15 downto 0) => \buf_q1[1]_2\(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      grp_fu_849_ce => grp_fu_849_ce,
      ram_reg(7 downto 0) => ram_reg_4(7 downto 0),
      ram_reg_0(0) => ram_reg_5(0),
      ram_reg_1 => \^descramble_buf_1_m_1_t_empty_n\,
      ram_reg_2 => ram_reg_7,
      ram_reg_3 => ram_reg_6,
      ram_reg_4 => \^iptr\,
      ram_reg_5 => ram_reg_8,
      ram_reg_6(15 downto 0) => ram_reg_9(15 downto 0),
      tptr => tptr
    );
\iptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB04"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \^descramble_buf_1_m_1_i_full_n\,
      I2 => \count_reg[0]_1\,
      I3 => \^iptr\,
      O => \iptr[0]_i_1_n_0\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1_n_0\,
      Q => \^iptr\,
      R => SS(0)
    );
\p_Val2_2_reg_926[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(0),
      I1 => \buf_q0[0]_1\(0),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(0)
    );
\p_Val2_2_reg_926[10]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(10),
      I1 => \buf_q0[0]_1\(10),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(10)
    );
\p_Val2_2_reg_926[11]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(11),
      I1 => \buf_q0[0]_1\(11),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(11)
    );
\p_Val2_2_reg_926[12]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(12),
      I1 => \buf_q0[0]_1\(12),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(12)
    );
\p_Val2_2_reg_926[13]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(13),
      I1 => \buf_q0[0]_1\(13),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(13)
    );
\p_Val2_2_reg_926[14]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(14),
      I1 => \buf_q0[0]_1\(14),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(14)
    );
\p_Val2_2_reg_926[15]_inv_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(15),
      I1 => \buf_q0[0]_1\(15),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(15)
    );
\p_Val2_2_reg_926[1]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(1),
      I1 => \buf_q0[0]_1\(1),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(1)
    );
\p_Val2_2_reg_926[2]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(2),
      I1 => \buf_q0[0]_1\(2),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(2)
    );
\p_Val2_2_reg_926[3]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(3),
      I1 => \buf_q0[0]_1\(3),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(3)
    );
\p_Val2_2_reg_926[4]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(4),
      I1 => \buf_q0[0]_1\(4),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(4)
    );
\p_Val2_2_reg_926[5]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(5),
      I1 => \buf_q0[0]_1\(5),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(5)
    );
\p_Val2_2_reg_926[6]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(6),
      I1 => \buf_q0[0]_1\(6),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(6)
    );
\p_Val2_2_reg_926[7]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(7),
      I1 => \buf_q0[0]_1\(7),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(7)
    );
\p_Val2_2_reg_926[8]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(8),
      I1 => \buf_q0[0]_1\(8),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(8)
    );
\p_Val2_2_reg_926[9]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \buf_q0[1]_3\(9),
      I1 => \buf_q0[0]_1\(9),
      I2 => \prev_tptr_reg_n_0_[0]\,
      O => ram_reg(9)
    );
\prev_tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => tptr,
      Q => \prev_tptr_reg_n_0_[0]\,
      R => SS(0)
    );
\tptr[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^descramble_buf_1_m_1_t_empty_n\,
      I1 => \count_reg[1]_0\(0),
      I2 => tptr,
      O => \tptr[0]_i_1__2_n_0\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__2_n_0\,
      Q => tptr,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_1 is
  port (
    descramble_buf_1_M_t_empty_n : out STD_LOGIC;
    descramble_buf_1_M_i_full_n : out STD_LOGIC;
    iptr : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_1_M_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    descramble_buf_0_M_t_empty_n : in STD_LOGIC;
    descramble_buf_1_M_1_t_empty_n : in STD_LOGIC;
    descramble_buf_0_M_1_t_empty_n : in STD_LOGIC;
    start_for_Loop_realfft_be_stre_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_idle_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    ap_idle_1 : in STD_LOGIC;
    ap_idle_2 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \count_reg[1]_1\ : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_1_M : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_1 : entity is "hls_xfft2real_desibs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_1 is
  signal \buf_q0[0]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_q0[1]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_q1[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_q1[1]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \^descramble_buf_1_m_i_full_n\ : STD_LOGIC;
  signal \^descramble_buf_1_m_t_empty_n\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \^iptr\ : STD_LOGIC;
  signal \iptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal prev_tptr : STD_LOGIC;
  signal tptr : STD_LOGIC;
  signal \tptr[0]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_descramble_buf_1_M_i_2 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \empty_n_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__1\ : label is "soft_lutpair40";
begin
  descramble_buf_1_M_i_full_n <= \^descramble_buf_1_m_i_full_n\;
  descramble_buf_1_M_t_empty_n <= \^descramble_buf_1_m_t_empty_n\;
  iptr <= \^iptr\;
ap_idle_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^descramble_buf_1_m_t_empty_n\,
      I1 => \count_reg[1]_0\(0),
      I2 => ap_idle_0(0),
      I3 => ap_start,
      I4 => ap_idle_1,
      I5 => ap_idle_2,
      O => ap_idle
    );
ap_sync_reg_channel_write_descramble_buf_1_M_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => ap_sync_reg_channel_write_descramble_buf_1_M,
      I1 => \^descramble_buf_1_m_i_full_n\,
      I2 => \count_reg[0]_0\,
      O => ap_sync_reg_channel_write_descramble_buf_1_M_reg
    );
\cdata2_M_real_V_reg_1151[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(0),
      I1 => \buf_q1[0]_0\(0),
      I2 => prev_tptr,
      O => ram_reg(0)
    );
\cdata2_M_real_V_reg_1151[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(10),
      I1 => \buf_q1[0]_0\(10),
      I2 => prev_tptr,
      O => ram_reg(10)
    );
\cdata2_M_real_V_reg_1151[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(11),
      I1 => \buf_q1[0]_0\(11),
      I2 => prev_tptr,
      O => ram_reg(11)
    );
\cdata2_M_real_V_reg_1151[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(12),
      I1 => \buf_q1[0]_0\(12),
      I2 => prev_tptr,
      O => ram_reg(12)
    );
\cdata2_M_real_V_reg_1151[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(13),
      I1 => \buf_q1[0]_0\(13),
      I2 => prev_tptr,
      O => ram_reg(13)
    );
\cdata2_M_real_V_reg_1151[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(14),
      I1 => \buf_q1[0]_0\(14),
      I2 => prev_tptr,
      O => ram_reg(14)
    );
\cdata2_M_real_V_reg_1151[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(15),
      I1 => \buf_q1[0]_0\(15),
      I2 => prev_tptr,
      O => ram_reg(15)
    );
\cdata2_M_real_V_reg_1151[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(1),
      I1 => \buf_q1[0]_0\(1),
      I2 => prev_tptr,
      O => ram_reg(1)
    );
\cdata2_M_real_V_reg_1151[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(2),
      I1 => \buf_q1[0]_0\(2),
      I2 => prev_tptr,
      O => ram_reg(2)
    );
\cdata2_M_real_V_reg_1151[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(3),
      I1 => \buf_q1[0]_0\(3),
      I2 => prev_tptr,
      O => ram_reg(3)
    );
\cdata2_M_real_V_reg_1151[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(4),
      I1 => \buf_q1[0]_0\(4),
      I2 => prev_tptr,
      O => ram_reg(4)
    );
\cdata2_M_real_V_reg_1151[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(5),
      I1 => \buf_q1[0]_0\(5),
      I2 => prev_tptr,
      O => ram_reg(5)
    );
\cdata2_M_real_V_reg_1151[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(6),
      I1 => \buf_q1[0]_0\(6),
      I2 => prev_tptr,
      O => ram_reg(6)
    );
\cdata2_M_real_V_reg_1151[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(7),
      I1 => \buf_q1[0]_0\(7),
      I2 => prev_tptr,
      O => ram_reg(7)
    );
\cdata2_M_real_V_reg_1151[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(8),
      I1 => \buf_q1[0]_0\(8),
      I2 => prev_tptr,
      O => ram_reg(8)
    );
\cdata2_M_real_V_reg_1151[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(9),
      I1 => \buf_q1[0]_0\(9),
      I2 => prev_tptr,
      O => ram_reg(9)
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => \count_reg[1]_0\(1),
      I1 => \^descramble_buf_1_m_t_empty_n\,
      I2 => ap_sync_reg_channel_write_descramble_buf_1_M,
      I3 => \^descramble_buf_1_m_i_full_n\,
      I4 => \count_reg[0]_0\,
      I5 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => \count_reg[1]_1\,
      I2 => \^descramble_buf_1_m_t_empty_n\,
      I3 => \count_reg[1]_0\(1),
      I4 => count(1),
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0F0"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => \^descramble_buf_1_m_t_empty_n\,
      I3 => \count_reg[1]_0\(1),
      I4 => \count_reg[1]_1\,
      O => \empty_n_i_1__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => \^descramble_buf_1_m_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => \count_reg[1]_1\,
      I3 => \^descramble_buf_1_m_t_empty_n\,
      I4 => \count_reg[1]_0\(1),
      I5 => \^descramble_buf_1_m_i_full_n\,
      O => \full_n_i_1__0_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^descramble_buf_1_m_i_full_n\,
      S => SS(0)
    );
\gen_buffer[0].hls_xfft2real_desibs_memcore_U\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore
     port map (
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DOADO(15 downto 0) => \buf_q0[0]_1\(15 downto 0),
      DOBDO(15 downto 0) => \buf_q1[0]_0\(15 downto 0),
      Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ram_reg(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_0(0) => ram_reg_1(0),
      ram_reg_1 => ram_reg_2,
      ram_reg_2 => \^descramble_buf_1_m_t_empty_n\,
      ram_reg_3 => \^iptr\,
      ram_reg_4 => ram_reg_3,
      tptr => tptr
    );
\gen_buffer[1].hls_xfft2real_desibs_memcore_U\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_12
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DOADO(15 downto 0) => \buf_q0[1]_3\(15 downto 0),
      DOBDO(15 downto 0) => \buf_q1[1]_2\(15 downto 0),
      Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ram_reg => \^descramble_buf_1_m_t_empty_n\,
      ram_reg_0 => ram_reg_2,
      ram_reg_1 => \^iptr\,
      ram_reg_2 => ram_reg_3,
      ram_reg_3(15 downto 0) => ram_reg_4(15 downto 0),
      tptr => tptr
    );
\iptr[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB04"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \^descramble_buf_1_m_i_full_n\,
      I2 => ap_sync_reg_channel_write_descramble_buf_1_M,
      I3 => \^iptr\,
      O => \iptr[0]_i_1__1_n_0\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__1_n_0\,
      Q => \^iptr\,
      R => SS(0)
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^descramble_buf_1_m_t_empty_n\,
      I1 => descramble_buf_0_M_t_empty_n,
      I2 => descramble_buf_1_M_1_t_empty_n,
      I3 => descramble_buf_0_M_1_t_empty_n,
      I4 => start_for_Loop_realfft_be_stre_U0_full_n,
      I5 => start_once_reg,
      O => empty_n_reg_0
    );
\p_Val2_3_reg_960[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(0),
      I1 => \buf_q0[0]_1\(0),
      I2 => prev_tptr,
      O => D(0)
    );
\p_Val2_3_reg_960[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(10),
      I1 => \buf_q0[0]_1\(10),
      I2 => prev_tptr,
      O => D(10)
    );
\p_Val2_3_reg_960[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(11),
      I1 => \buf_q0[0]_1\(11),
      I2 => prev_tptr,
      O => D(11)
    );
\p_Val2_3_reg_960[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(12),
      I1 => \buf_q0[0]_1\(12),
      I2 => prev_tptr,
      O => D(12)
    );
\p_Val2_3_reg_960[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(13),
      I1 => \buf_q0[0]_1\(13),
      I2 => prev_tptr,
      O => D(13)
    );
\p_Val2_3_reg_960[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(14),
      I1 => \buf_q0[0]_1\(14),
      I2 => prev_tptr,
      O => D(14)
    );
\p_Val2_3_reg_960[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(15),
      I1 => \buf_q0[0]_1\(15),
      I2 => prev_tptr,
      O => D(15)
    );
\p_Val2_3_reg_960[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(1),
      I1 => \buf_q0[0]_1\(1),
      I2 => prev_tptr,
      O => D(1)
    );
\p_Val2_3_reg_960[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(2),
      I1 => \buf_q0[0]_1\(2),
      I2 => prev_tptr,
      O => D(2)
    );
\p_Val2_3_reg_960[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(3),
      I1 => \buf_q0[0]_1\(3),
      I2 => prev_tptr,
      O => D(3)
    );
\p_Val2_3_reg_960[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(4),
      I1 => \buf_q0[0]_1\(4),
      I2 => prev_tptr,
      O => D(4)
    );
\p_Val2_3_reg_960[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(5),
      I1 => \buf_q0[0]_1\(5),
      I2 => prev_tptr,
      O => D(5)
    );
\p_Val2_3_reg_960[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(6),
      I1 => \buf_q0[0]_1\(6),
      I2 => prev_tptr,
      O => D(6)
    );
\p_Val2_3_reg_960[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(7),
      I1 => \buf_q0[0]_1\(7),
      I2 => prev_tptr,
      O => D(7)
    );
\p_Val2_3_reg_960[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(8),
      I1 => \buf_q0[0]_1\(8),
      I2 => prev_tptr,
      O => D(8)
    );
\p_Val2_3_reg_960[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(9),
      I1 => \buf_q0[0]_1\(9),
      I2 => prev_tptr,
      O => D(9)
    );
\prev_tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => tptr,
      Q => prev_tptr,
      R => SS(0)
    );
\tptr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^descramble_buf_1_m_t_empty_n\,
      I1 => \count_reg[1]_0\(1),
      I2 => tptr,
      O => \tptr[0]_i_1__0_n_0\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__0_n_0\,
      Q => tptr,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    din_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    din_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    din_TVALID : in STD_LOGIC;
    din_TREADY : out STD_LOGIC;
    ap_start : in STD_LOGIC;
    dout_TVALID : out STD_LOGIC;
    dout_TREADY : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC
  );
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real is
  signal Loop_realfft_be_buff_U0_descramble_buf_1_M_imag_V_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_ce0 : STD_LOGIC;
  signal Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_buff_U0_n_100 : STD_LOGIC;
  signal Loop_realfft_be_buff_U0_n_101 : STD_LOGIC;
  signal Loop_realfft_be_buff_U0_n_102 : STD_LOGIC;
  signal Loop_realfft_be_buff_U0_n_4 : STD_LOGIC;
  signal Loop_realfft_be_buff_U0_n_6 : STD_LOGIC;
  signal Loop_realfft_be_buff_U0_n_97 : STD_LOGIC;
  signal Loop_realfft_be_buff_U0_n_98 : STD_LOGIC;
  signal Loop_realfft_be_buff_U0_n_99 : STD_LOGIC;
  signal Loop_realfft_be_desc_U0_ap_ready : STD_LOGIC;
  signal Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 : STD_LOGIC;
  signal Loop_realfft_be_desc_U0_n_0 : STD_LOGIC;
  signal Loop_realfft_be_desc_U0_n_46 : STD_LOGIC;
  signal Loop_realfft_be_desc_U0_n_49 : STD_LOGIC;
  signal Loop_realfft_be_desc_U0_n_52 : STD_LOGIC;
  signal Loop_realfft_be_desc_U0_n_87 : STD_LOGIC;
  signal Loop_realfft_be_desc_U0_n_88 : STD_LOGIC;
  signal Loop_realfft_be_desc_U0_real_spectrum_hi_buf_i_0_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_desc_U0_real_spectrum_hi_buf_i_1_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Loop_realfft_be_desc_U0_real_spectrum_hi_buf_i_1_ce0 : STD_LOGIC;
  signal Loop_realfft_be_desc_U0_real_spectrum_hi_buf_i_1_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_desc_U0_real_spectrum_lo_V_M_imag_V_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_desc_U0_real_spectrum_lo_V_M_real_V_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_rev_U0_ap_ready : STD_LOGIC;
  signal Loop_realfft_be_rev_U0_n_1 : STD_LOGIC;
  signal Loop_realfft_be_rev_U0_real_spectrum_hi_V_M_imag_V_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_rev_U0_real_spectrum_hi_V_M_real_V_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 : STD_LOGIC;
  signal Loop_realfft_be_stre_U0_ap_start : STD_LOGIC;
  signal Loop_realfft_be_stre_U0_n_11 : STD_LOGIC;
  signal Loop_realfft_be_stre_U0_n_13 : STD_LOGIC;
  signal Loop_realfft_be_stre_U0_n_2 : STD_LOGIC;
  signal Loop_realfft_be_stre_U0_n_4 : STD_LOGIC;
  signal Loop_realfft_be_stre_U0_n_5 : STD_LOGIC;
  signal Loop_realfft_be_stre_U0_n_6 : STD_LOGIC;
  signal Loop_realfft_be_stre_U0_n_7 : STD_LOGIC;
  signal Loop_realfft_be_stre_U0_n_8 : STD_LOGIC;
  signal Loop_realfft_be_stre_U0_n_9 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_phi_mux_tmp_data_M_imag_V_phi_fu_173_p4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_phi_mux_tmp_data_M_real_V_phi_fu_182_p4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sync_channel_write_descramble_buf_0_M_1 : STD_LOGIC;
  signal ap_sync_channel_write_descramble_buf_1_M_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_descramble_buf_0_M : STD_LOGIC;
  signal ap_sync_reg_channel_write_descramble_buf_0_M_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_descramble_buf_1_M : STD_LOGIC;
  signal ap_sync_reg_channel_write_descramble_buf_1_M_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_descramble_buf_1_M_1_reg_n_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_real_spectrum_hi_buf : STD_LOGIC;
  signal ap_sync_reg_channel_write_real_spectrum_hi_buf_1_reg_n_0 : STD_LOGIC;
  signal \buf_a0[0]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[0]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[1]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_d0[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_d0[0]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_we0[1]_5\ : STD_LOGIC;
  signal \buf_we0[1]_6\ : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_19 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_20 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_21 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_22 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_23 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_24 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_25 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_26 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_27 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_28 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_29 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_30 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_31 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_32 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_33 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_34 : STD_LOGIC;
  signal descramble_buf_0_M_1_U_n_35 : STD_LOGIC;
  signal descramble_buf_0_M_1_i_full_n : STD_LOGIC;
  signal descramble_buf_0_M_1_t_empty_n : STD_LOGIC;
  signal descramble_buf_0_M_U_n_18 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_19 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_20 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_21 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_22 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_23 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_24 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_25 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_26 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_27 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_28 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_29 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_30 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_31 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_32 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_33 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_34 : STD_LOGIC;
  signal descramble_buf_0_M_U_n_35 : STD_LOGIC;
  signal descramble_buf_0_M_i_full_n : STD_LOGIC;
  signal descramble_buf_0_M_t_empty_n : STD_LOGIC;
  signal descramble_buf_1_M_1_U_n_4 : STD_LOGIC;
  signal descramble_buf_1_M_1_i_full_n : STD_LOGIC;
  signal descramble_buf_1_M_1_t_empty_n : STD_LOGIC;
  signal descramble_buf_1_M_U_n_3 : STD_LOGIC;
  signal descramble_buf_1_M_U_n_5 : STD_LOGIC;
  signal descramble_buf_1_M_i_full_n : STD_LOGIC;
  signal descramble_buf_1_M_imag_V_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal descramble_buf_1_M_imag_V_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal descramble_buf_1_M_real_V_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal descramble_buf_1_M_real_V_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal descramble_buf_1_M_t_empty_n : STD_LOGIC;
  signal grp_fu_849_ce : STD_LOGIC;
  signal internal_empty_n4_out : STD_LOGIC;
  signal internal_empty_n4_out_12 : STD_LOGIC;
  signal iptr : STD_LOGIC;
  signal iptr_13 : STD_LOGIC;
  signal p_Val2_1_reg_953 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_Val2_1_reg_9530 : STD_LOGIC;
  signal p_Val2_3_reg_960 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_Val2_4_reg_965 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_Val2_s_reg_946 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal push_buf : STD_LOGIC;
  signal push_buf_10 : STD_LOGIC;
  signal push_buf_4 : STD_LOGIC;
  signal push_buf_9 : STD_LOGIC;
  signal real_spectrum_hi_V_1_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal real_spectrum_hi_V_1_empty_n : STD_LOGIC;
  signal real_spectrum_hi_V_1_full_n : STD_LOGIC;
  signal real_spectrum_hi_V_s_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal real_spectrum_hi_V_s_empty_n : STD_LOGIC;
  signal real_spectrum_hi_V_s_full_n : STD_LOGIC;
  signal real_spectrum_hi_buf_1_U_n_18 : STD_LOGIC;
  signal real_spectrum_hi_buf_1_i_full_n : STD_LOGIC;
  signal real_spectrum_hi_buf_1_t_empty_n : STD_LOGIC;
  signal real_spectrum_hi_buf_i_full_n : STD_LOGIC;
  signal real_spectrum_hi_buf_t_empty_n : STD_LOGIC;
  signal real_spectrum_lo_V_1_U_n_2 : STD_LOGIC;
  signal real_spectrum_lo_V_1_U_n_3 : STD_LOGIC;
  signal real_spectrum_lo_V_1_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal real_spectrum_lo_V_1_empty_n : STD_LOGIC;
  signal real_spectrum_lo_V_1_full_n : STD_LOGIC;
  signal real_spectrum_lo_V_s_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal real_spectrum_lo_V_s_empty_n : STD_LOGIC;
  signal real_spectrum_lo_V_s_full_n : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_11 : STD_LOGIC;
  signal start_for_Loop_realfft_be_stre_U0_full_n : STD_LOGIC;
  signal start_for_Loop_rencg_U_n_2 : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal sub_ln96_reg_896 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_M_imag_V_reg_1610 : STD_LOGIC;
  signal tmp_reg_239 : STD_LOGIC;
  signal zext_ln96_reg_901_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
Loop_realfft_be_buff_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_buff
     port map (
      ADDRARDADDR(7 downto 0) => \buf_a0[1]_3\(7 downto 0),
      D(32) => din_TVALID,
      D(31 downto 0) => din_TDATA(31 downto 0),
      DIADI(15 downto 0) => \buf_d0[0]_2\(15 downto 0),
      Q(7) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(0),
      Q(6) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(1),
      Q(5) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(2),
      Q(4) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(3),
      Q(3) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(4),
      Q(2) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(5),
      Q(1) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(6),
      Q(0) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(7),
      SS(0) => ap_rst_n_inv,
      WEA(0) => \buf_we0[1]_6\,
      \ap_CS_fsm_reg[0]_0\(0) => Loop_realfft_be_buff_U0_n_102,
      ap_clk => ap_clk,
      ap_done_reg_reg_0 => descramble_buf_1_M_1_U_n_4,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_start_0 => Loop_realfft_be_buff_U0_n_4,
      ap_start_1 => Loop_realfft_be_buff_U0_n_6,
      ap_sync_reg_channel_write_descramble_buf_0_M => ap_sync_reg_channel_write_descramble_buf_0_M,
      ap_sync_reg_channel_write_descramble_buf_0_M_1 => ap_sync_reg_channel_write_descramble_buf_0_M_1,
      ap_sync_reg_channel_write_descramble_buf_0_M_reg => Loop_realfft_be_buff_U0_n_101,
      ap_sync_reg_channel_write_descramble_buf_1_M => ap_sync_reg_channel_write_descramble_buf_1_M,
      ap_sync_reg_channel_write_descramble_buf_1_M_reg => Loop_realfft_be_buff_U0_n_100,
      \count_reg[1]\ => ap_sync_reg_channel_write_descramble_buf_1_M_1_reg_n_0,
      descramble_buf_0_M_1_i_full_n => descramble_buf_0_M_1_i_full_n,
      descramble_buf_0_M_i_full_n => descramble_buf_0_M_i_full_n,
      descramble_buf_1_M_1_i_full_n => descramble_buf_1_M_1_i_full_n,
      descramble_buf_1_M_i_full_n => descramble_buf_1_M_i_full_n,
      din_TREADY => din_TREADY,
      iptr => iptr_13,
      iptr_1 => iptr,
      \iptr_reg[0]\(0) => \buf_we0[1]_5\,
      \iptr_reg[0]_0\(0) => Loop_realfft_be_buff_U0_n_97,
      \iptr_reg[0]_1\(0) => Loop_realfft_be_buff_U0_n_98,
      \odata_reg[31]\(31 downto 16) => Loop_realfft_be_buff_U0_descramble_buf_1_M_imag_V_d0(15 downto 0),
      \odata_reg[31]\(15 downto 0) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_d0(15 downto 0),
      \odata_reg[31]_0\(15 downto 0) => \buf_d0[0]_0\(15 downto 0),
      \odata_reg[32]\(0) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_ce0,
      push_buf => push_buf_4,
      push_buf_0 => push_buf,
      ram_reg(7 downto 0) => zext_ln96_reg_901_reg(7 downto 0),
      ram_reg_0(7 downto 0) => sub_ln96_reg_896(7 downto 0),
      \val_assign41_reg_141_reg[0]_0\ => Loop_realfft_be_buff_U0_n_99,
      \val_assign41_reg_141_reg[1]_0\(7 downto 0) => \buf_a0[1]_1\(7 downto 0)
    );
Loop_realfft_be_desc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_desc
     port map (
      ADDRARDADDR(7 downto 0) => Loop_realfft_be_desc_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0),
      D(15 downto 0) => descramble_buf_1_M_real_V_q0(15 downto 0),
      DI(0) => descramble_buf_0_M_U_n_18,
      DOBDO(15 downto 0) => p_Val2_s_reg_946(15 downto 0),
      E(0) => p_Val2_1_reg_9530,
      Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      Q(15 downto 0) => p_Val2_3_reg_960(15 downto 0),
      S(3) => descramble_buf_0_M_U_n_24,
      S(2) => descramble_buf_0_M_U_n_25,
      S(1) => descramble_buf_0_M_U_n_26,
      S(0) => descramble_buf_0_M_U_n_27,
      SS(0) => ap_rst_n_inv,
      WEA(0) => Loop_realfft_be_desc_U0_real_spectrum_hi_buf_i_1_ce0,
      \ap_CS_fsm_reg[2]_0\(1) => Loop_realfft_be_desc_U0_ap_ready,
      \ap_CS_fsm_reg[2]_0\(0) => Loop_realfft_be_desc_U0_n_49,
      \ap_CS_fsm_reg[2]_1\ => Loop_realfft_be_desc_U0_n_52,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_enable_reg_pp0_iter1_reg_0 => Loop_realfft_be_desc_U0_n_0,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => Loop_realfft_be_desc_U0_n_87,
      ap_rst_n_1 => Loop_realfft_be_desc_U0_n_88,
      ap_sync_reg_channel_write_real_spectrum_hi_buf => ap_sync_reg_channel_write_real_spectrum_hi_buf,
      ap_sync_reg_channel_write_real_spectrum_hi_buf_reg => ap_sync_reg_channel_write_real_spectrum_hi_buf_1_reg_n_0,
      \cdata2_M_imag_V_reg_1156_reg[15]_0\(15 downto 0) => descramble_buf_1_M_imag_V_q1(15 downto 0),
      \cdata2_M_real_V_reg_1151_reg[15]_0\(15 downto 0) => descramble_buf_1_M_real_V_q1(15 downto 0),
      grp_fu_849_ce => grp_fu_849_ce,
      \i2_0_i_reg_246_pp0_iter1_reg_reg[7]_0\(7 downto 0) => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_address0(7 downto 0),
      \icmp_ln87_reg_883_pp0_iter13_reg_reg[0]_0\ => Loop_realfft_be_desc_U0_n_46,
      iptr => iptr_13,
      iptr_1 => iptr,
      \p_Val2_2_reg_926_reg[15]_inv_0\(15 downto 0) => descramble_buf_1_M_imag_V_q0(15 downto 0),
      \p_Val2_4_reg_965_reg[15]_0\(15 downto 0) => p_Val2_4_reg_965(15 downto 0),
      push_buf => push_buf_10,
      push_buf_0 => push_buf_9,
      ram_reg(7) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(0),
      ram_reg(6) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(1),
      ram_reg(5) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(2),
      ram_reg(4) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(3),
      ram_reg(3) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(4),
      ram_reg(2) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(5),
      ram_reg(1) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(6),
      ram_reg(0) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(7),
      real_spectrum_hi_buf_1_i_full_n => real_spectrum_hi_buf_1_i_full_n,
      real_spectrum_hi_buf_i_full_n => real_spectrum_hi_buf_i_full_n,
      real_spectrum_lo_V_1_full_n => real_spectrum_lo_V_1_full_n,
      real_spectrum_lo_V_s_full_n => real_spectrum_lo_V_s_full_n,
      \ret_V_1_reg_1005_reg[11]_0\(3) => descramble_buf_0_M_1_U_n_32,
      \ret_V_1_reg_1005_reg[11]_0\(2) => descramble_buf_0_M_1_U_n_33,
      \ret_V_1_reg_1005_reg[11]_0\(1) => descramble_buf_0_M_1_U_n_34,
      \ret_V_1_reg_1005_reg[11]_0\(0) => descramble_buf_0_M_1_U_n_35,
      \ret_V_1_reg_1005_reg[15]_0\(0) => descramble_buf_0_M_1_U_n_19,
      \ret_V_1_reg_1005_reg[15]_1\(3) => descramble_buf_0_M_1_U_n_20,
      \ret_V_1_reg_1005_reg[15]_1\(2) => descramble_buf_0_M_1_U_n_21,
      \ret_V_1_reg_1005_reg[15]_1\(1) => descramble_buf_0_M_1_U_n_22,
      \ret_V_1_reg_1005_reg[15]_1\(0) => descramble_buf_0_M_1_U_n_23,
      \ret_V_1_reg_1005_reg[3]_0\(3) => descramble_buf_0_M_1_U_n_24,
      \ret_V_1_reg_1005_reg[3]_0\(2) => descramble_buf_0_M_1_U_n_25,
      \ret_V_1_reg_1005_reg[3]_0\(1) => descramble_buf_0_M_1_U_n_26,
      \ret_V_1_reg_1005_reg[3]_0\(0) => descramble_buf_0_M_1_U_n_27,
      \ret_V_1_reg_1005_reg[7]_0\(3) => descramble_buf_0_M_1_U_n_28,
      \ret_V_1_reg_1005_reg[7]_0\(2) => descramble_buf_0_M_1_U_n_29,
      \ret_V_1_reg_1005_reg[7]_0\(1) => descramble_buf_0_M_1_U_n_30,
      \ret_V_1_reg_1005_reg[7]_0\(0) => descramble_buf_0_M_1_U_n_31,
      \ret_V_2_reg_1010_reg[15]_0\(15 downto 0) => p_Val2_1_reg_953(15 downto 0),
      \ret_V_reg_985_reg[11]_0\(3) => descramble_buf_0_M_U_n_32,
      \ret_V_reg_985_reg[11]_0\(2) => descramble_buf_0_M_U_n_33,
      \ret_V_reg_985_reg[11]_0\(1) => descramble_buf_0_M_U_n_34,
      \ret_V_reg_985_reg[11]_0\(0) => descramble_buf_0_M_U_n_35,
      \ret_V_reg_985_reg[15]_0\(3) => descramble_buf_0_M_U_n_20,
      \ret_V_reg_985_reg[15]_0\(2) => descramble_buf_0_M_U_n_21,
      \ret_V_reg_985_reg[15]_0\(1) => descramble_buf_0_M_U_n_22,
      \ret_V_reg_985_reg[15]_0\(0) => descramble_buf_0_M_U_n_23,
      \ret_V_reg_985_reg[7]_0\(3) => descramble_buf_0_M_U_n_28,
      \ret_V_reg_985_reg[7]_0\(2) => descramble_buf_0_M_U_n_29,
      \ret_V_reg_985_reg[7]_0\(1) => descramble_buf_0_M_U_n_30,
      \ret_V_reg_985_reg[7]_0\(0) => descramble_buf_0_M_U_n_31,
      \select_ln1148_5_reg_1236_reg[15]_0\(15 downto 0) => Loop_realfft_be_desc_U0_real_spectrum_hi_buf_i_1_d0(15 downto 0),
      \select_ln1148_reg_1231_reg[15]_0\(15 downto 0) => Loop_realfft_be_desc_U0_real_spectrum_hi_buf_i_0_d0(15 downto 0),
      shiftReg_ce => shiftReg_ce,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => start_for_Loop_rencg_U_n_2,
      \sub_ln96_reg_896_reg[7]_0\(7 downto 0) => \buf_a0[0]_7\(7 downto 0),
      \sub_ln96_reg_896_reg[7]_1\(7 downto 0) => sub_ln96_reg_896(7 downto 0),
      \tmp_M_imag_V_reg_1226_reg[15]_0\(15 downto 0) => Loop_realfft_be_desc_U0_real_spectrum_lo_V_M_imag_V_din(15 downto 0),
      \tmp_M_real_V_reg_1221_reg[15]_0\(15 downto 0) => Loop_realfft_be_desc_U0_real_spectrum_lo_V_M_real_V_din(15 downto 0),
      \zext_ln96_reg_901_reg[7]_0\(7 downto 0) => \buf_a0[0]_8\(7 downto 0),
      \zext_ln96_reg_901_reg[7]_1\(7 downto 0) => zext_ln96_reg_901_reg(7 downto 0)
    );
Loop_realfft_be_rev_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_rev_s
     port map (
      Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 => Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0,
      Q(1) => Loop_realfft_be_rev_U0_ap_ready,
      Q(0) => Loop_realfft_be_rev_U0_n_1,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \i3_0_i_reg_108_reg[7]_0\(7 downto 0) => Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0),
      real_spectrum_hi_V_1_full_n => real_spectrum_hi_V_1_full_n,
      real_spectrum_hi_V_s_full_n => real_spectrum_hi_V_s_full_n,
      real_spectrum_hi_buf_1_t_empty_n => real_spectrum_hi_buf_1_t_empty_n,
      real_spectrum_hi_buf_t_empty_n => real_spectrum_hi_buf_t_empty_n,
      shiftReg_ce => shiftReg_ce_11,
      tmp_M_imag_V_reg_1610 => tmp_M_imag_V_reg_1610
    );
Loop_realfft_be_stre_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_stre
     port map (
      D(31 downto 16) => ap_phi_mux_tmp_data_M_imag_V_phi_fu_173_p4(15 downto 0),
      D(15 downto 0) => ap_phi_mux_tmp_data_M_real_V_phi_fu_182_p4(15 downto 0),
      E(0) => Loop_realfft_be_stre_U0_n_5,
      Loop_realfft_be_stre_U0_ap_start => Loop_realfft_be_stre_U0_ap_start,
      Q(0) => Loop_realfft_be_rev_U0_n_1,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]_0\ => Loop_realfft_be_stre_U0_n_13,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => Loop_realfft_be_stre_U0_n_6,
      ap_rst_n_1 => Loop_realfft_be_stre_U0_n_9,
      descramble_buf_1_M_1_t_empty_n => descramble_buf_1_M_1_t_empty_n,
      dout_TLAST(0) => dout_TLAST(0),
      dout_TREADY => dout_TREADY,
      \i_reg_243_reg[8]_0\ => real_spectrum_lo_V_1_U_n_2,
      internal_empty_n4_out => internal_empty_n4_out_12,
      internal_empty_n4_out_0 => internal_empty_n4_out,
      internal_empty_n_reg => Loop_realfft_be_stre_U0_n_2,
      internal_empty_n_reg_0 => Loop_realfft_be_stre_U0_n_8,
      internal_empty_n_reg_1 => Loop_realfft_be_stre_U0_n_11,
      internal_empty_n_reg_2 => real_spectrum_lo_V_1_U_n_3,
      \odata_reg[15]\(15 downto 0) => real_spectrum_hi_V_s_dout(15 downto 0),
      \odata_reg[15]_0\(15 downto 0) => real_spectrum_lo_V_s_dout(15 downto 0),
      \odata_reg[31]\(15 downto 0) => real_spectrum_lo_V_1_dout(15 downto 0),
      \odata_reg[32]\(32) => dout_TVALID,
      \odata_reg[32]\(31 downto 0) => dout_TDATA(31 downto 0),
      \out\(15 downto 0) => real_spectrum_hi_V_1_dout(15 downto 0),
      real_spectrum_hi_V_1_empty_n => real_spectrum_hi_V_1_empty_n,
      real_spectrum_hi_V_s_empty_n => real_spectrum_hi_V_s_empty_n,
      real_spectrum_lo_V_1_empty_n => real_spectrum_lo_V_1_empty_n,
      real_spectrum_lo_V_s_empty_n => real_spectrum_lo_V_s_empty_n,
      shiftReg_ce => shiftReg_ce,
      shiftReg_ce_1 => shiftReg_ce_11,
      tmp_reg_239 => tmp_reg_239,
      \tmp_reg_239_reg[0]_0\ => Loop_realfft_be_stre_U0_n_4,
      \tmp_reg_239_reg[0]_1\(0) => Loop_realfft_be_stre_U0_n_7
    );
ap_sync_reg_channel_write_descramble_buf_0_M_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_descramble_buf_0_M_1,
      Q => ap_sync_reg_channel_write_descramble_buf_0_M_1,
      R => ap_sync_reg_channel_write_descramble_buf_1_M_1
    );
ap_sync_reg_channel_write_descramble_buf_0_M_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => descramble_buf_0_M_U_n_19,
      Q => ap_sync_reg_channel_write_descramble_buf_0_M,
      R => ap_sync_reg_channel_write_descramble_buf_1_M_1
    );
ap_sync_reg_channel_write_descramble_buf_1_M_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_descramble_buf_1_M_1,
      Q => ap_sync_reg_channel_write_descramble_buf_1_M_1_reg_n_0,
      R => ap_sync_reg_channel_write_descramble_buf_1_M_1
    );
ap_sync_reg_channel_write_descramble_buf_1_M_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => descramble_buf_1_M_U_n_5,
      Q => ap_sync_reg_channel_write_descramble_buf_1_M,
      R => ap_sync_reg_channel_write_descramble_buf_1_M_1
    );
ap_sync_reg_channel_write_real_spectrum_hi_buf_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Loop_realfft_be_desc_U0_n_88,
      Q => ap_sync_reg_channel_write_real_spectrum_hi_buf_1_reg_n_0,
      R => '0'
    );
ap_sync_reg_channel_write_real_spectrum_hi_buf_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Loop_realfft_be_desc_U0_n_87,
      Q => ap_sync_reg_channel_write_real_spectrum_hi_buf,
      R => '0'
    );
descramble_buf_0_M_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi
     port map (
      E(0) => p_Val2_1_reg_9530,
      Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      Q(7) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(0),
      Q(6) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(1),
      Q(5) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(2),
      Q(4) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(3),
      Q(3) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(4),
      Q(2) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(5),
      Q(1) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(6),
      Q(0) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(7),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_sync_channel_write_descramble_buf_0_M_1 => ap_sync_channel_write_descramble_buf_0_M_1,
      ap_sync_reg_channel_write_descramble_buf_0_M_1 => ap_sync_reg_channel_write_descramble_buf_0_M_1,
      \count_reg[0]_0\ => Loop_realfft_be_buff_U0_n_6,
      \count_reg[1]_0\(0) => Loop_realfft_be_desc_U0_ap_ready,
      descramble_buf_0_M_1_i_full_n => descramble_buf_0_M_1_i_full_n,
      descramble_buf_0_M_1_t_empty_n => descramble_buf_0_M_1_t_empty_n,
      push_buf => push_buf,
      ram_reg(15 downto 0) => p_Val2_1_reg_953(15 downto 0),
      ram_reg_0(0) => descramble_buf_0_M_1_U_n_19,
      ram_reg_1(3) => descramble_buf_0_M_1_U_n_20,
      ram_reg_1(2) => descramble_buf_0_M_1_U_n_21,
      ram_reg_1(1) => descramble_buf_0_M_1_U_n_22,
      ram_reg_1(0) => descramble_buf_0_M_1_U_n_23,
      ram_reg_2(3) => descramble_buf_0_M_1_U_n_24,
      ram_reg_2(2) => descramble_buf_0_M_1_U_n_25,
      ram_reg_2(1) => descramble_buf_0_M_1_U_n_26,
      ram_reg_2(0) => descramble_buf_0_M_1_U_n_27,
      ram_reg_3(3) => descramble_buf_0_M_1_U_n_28,
      ram_reg_3(2) => descramble_buf_0_M_1_U_n_29,
      ram_reg_3(1) => descramble_buf_0_M_1_U_n_30,
      ram_reg_3(0) => descramble_buf_0_M_1_U_n_31,
      ram_reg_4(3) => descramble_buf_0_M_1_U_n_32,
      ram_reg_4(2) => descramble_buf_0_M_1_U_n_33,
      ram_reg_4(1) => descramble_buf_0_M_1_U_n_34,
      ram_reg_4(0) => descramble_buf_0_M_1_U_n_35,
      ram_reg_5 => Loop_realfft_be_buff_U0_n_99,
      ram_reg_6(7 downto 0) => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_address0(7 downto 0),
      ram_reg_7(15 downto 0) => Loop_realfft_be_buff_U0_descramble_buf_1_M_imag_V_d0(15 downto 0),
      ram_reg_8(0) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_ce0,
      \ret_V_1_reg_1005_reg[15]\(15 downto 0) => p_Val2_4_reg_965(15 downto 0)
    );
descramble_buf_0_M_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_0
     port map (
      DI(0) => descramble_buf_0_M_U_n_18,
      DOBDO(15 downto 0) => p_Val2_s_reg_946(15 downto 0),
      E(0) => p_Val2_1_reg_9530,
      Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      Q(7) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(0),
      Q(6) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(1),
      Q(5) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(2),
      Q(4) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(3),
      Q(3) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(4),
      Q(2) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(5),
      Q(1) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(6),
      Q(0) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_address0(7),
      S(3) => descramble_buf_0_M_U_n_24,
      S(2) => descramble_buf_0_M_U_n_25,
      S(1) => descramble_buf_0_M_U_n_26,
      S(0) => descramble_buf_0_M_U_n_27,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_descramble_buf_0_M => ap_sync_reg_channel_write_descramble_buf_0_M,
      ap_sync_reg_channel_write_descramble_buf_0_M_reg => descramble_buf_0_M_U_n_19,
      \count_reg[0]_0\ => Loop_realfft_be_buff_U0_n_6,
      \count_reg[1]_0\(0) => Loop_realfft_be_desc_U0_ap_ready,
      \count_reg[1]_1\ => Loop_realfft_be_buff_U0_n_101,
      descramble_buf_0_M_i_full_n => descramble_buf_0_M_i_full_n,
      descramble_buf_0_M_t_empty_n => descramble_buf_0_M_t_empty_n,
      ram_reg(3) => descramble_buf_0_M_U_n_20,
      ram_reg(2) => descramble_buf_0_M_U_n_21,
      ram_reg(1) => descramble_buf_0_M_U_n_22,
      ram_reg(0) => descramble_buf_0_M_U_n_23,
      ram_reg_0(3) => descramble_buf_0_M_U_n_28,
      ram_reg_0(2) => descramble_buf_0_M_U_n_29,
      ram_reg_0(1) => descramble_buf_0_M_U_n_30,
      ram_reg_0(0) => descramble_buf_0_M_U_n_31,
      ram_reg_1(3) => descramble_buf_0_M_U_n_32,
      ram_reg_1(2) => descramble_buf_0_M_U_n_33,
      ram_reg_1(1) => descramble_buf_0_M_U_n_34,
      ram_reg_1(0) => descramble_buf_0_M_U_n_35,
      ram_reg_2 => Loop_realfft_be_buff_U0_n_99,
      ram_reg_3(7 downto 0) => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_address0(7 downto 0),
      ram_reg_4(15 downto 0) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_d0(15 downto 0),
      ram_reg_5(0) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_ce0,
      \ret_V_reg_985_reg[15]\(15 downto 0) => p_Val2_3_reg_960(15 downto 0)
    );
descramble_buf_1_M_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs
     port map (
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => descramble_buf_1_M_1_U_n_4,
      ap_sync_channel_write_descramble_buf_1_M_1 => ap_sync_channel_write_descramble_buf_1_M_1,
      ap_sync_reg_channel_write_descramble_buf_0_M => ap_sync_reg_channel_write_descramble_buf_0_M,
      ap_sync_reg_channel_write_descramble_buf_0_M_1 => ap_sync_reg_channel_write_descramble_buf_0_M_1,
      ap_sync_reg_channel_write_descramble_buf_1_M => ap_sync_reg_channel_write_descramble_buf_1_M,
      ap_sync_reg_channel_write_descramble_buf_1_M_1 => ap_sync_reg_channel_write_descramble_buf_1_M_1,
      \count_reg[0]_0\ => Loop_realfft_be_buff_U0_n_6,
      \count_reg[0]_1\ => ap_sync_reg_channel_write_descramble_buf_1_M_1_reg_n_0,
      \count_reg[1]_0\(0) => Loop_realfft_be_desc_U0_ap_ready,
      descramble_buf_0_M_1_i_full_n => descramble_buf_0_M_1_i_full_n,
      descramble_buf_0_M_i_full_n => descramble_buf_0_M_i_full_n,
      descramble_buf_1_M_1_i_full_n => descramble_buf_1_M_1_i_full_n,
      descramble_buf_1_M_1_t_empty_n => descramble_buf_1_M_1_t_empty_n,
      descramble_buf_1_M_i_full_n => descramble_buf_1_M_i_full_n,
      grp_fu_849_ce => grp_fu_849_ce,
      iptr => iptr,
      push_buf => push_buf_4,
      ram_reg(15 downto 0) => descramble_buf_1_M_imag_V_q0(15 downto 0),
      ram_reg_0(15 downto 0) => descramble_buf_1_M_imag_V_q1(15 downto 0),
      ram_reg_1(7 downto 0) => \buf_a0[0]_7\(7 downto 0),
      ram_reg_2(15 downto 0) => \buf_d0[0]_0\(15 downto 0),
      ram_reg_3(0) => Loop_realfft_be_buff_U0_n_97,
      ram_reg_4(7 downto 0) => \buf_a0[1]_1\(7 downto 0),
      ram_reg_5(0) => \buf_we0[1]_5\,
      ram_reg_6 => Loop_realfft_be_buff_U0_n_4,
      ram_reg_7 => Loop_realfft_be_desc_U0_n_0,
      ram_reg_8 => Loop_realfft_be_desc_U0_n_46,
      ram_reg_9(15 downto 0) => Loop_realfft_be_buff_U0_descramble_buf_1_M_imag_V_d0(15 downto 0)
    );
descramble_buf_1_M_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_1
     port map (
      ADDRARDADDR(7 downto 0) => \buf_a0[1]_3\(7 downto 0),
      D(15 downto 0) => descramble_buf_1_M_real_V_q0(15 downto 0),
      DIADI(15 downto 0) => \buf_d0[0]_2\(15 downto 0),
      Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_desc_U0_descramble_buf_0_M_imag_V_ce0,
      SS(0) => ap_rst_n_inv,
      WEA(0) => \buf_we0[1]_6\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_idle => ap_idle,
      ap_idle_0(0) => Loop_realfft_be_buff_U0_n_102,
      ap_idle_1 => Loop_realfft_be_stre_U0_n_13,
      ap_idle_2 => real_spectrum_hi_buf_1_U_n_18,
      ap_start => ap_start,
      ap_sync_reg_channel_write_descramble_buf_1_M => ap_sync_reg_channel_write_descramble_buf_1_M,
      ap_sync_reg_channel_write_descramble_buf_1_M_reg => descramble_buf_1_M_U_n_5,
      \count_reg[0]_0\ => Loop_realfft_be_buff_U0_n_6,
      \count_reg[1]_0\(1) => Loop_realfft_be_desc_U0_ap_ready,
      \count_reg[1]_0\(0) => Loop_realfft_be_desc_U0_n_49,
      \count_reg[1]_1\ => Loop_realfft_be_buff_U0_n_100,
      descramble_buf_0_M_1_t_empty_n => descramble_buf_0_M_1_t_empty_n,
      descramble_buf_0_M_t_empty_n => descramble_buf_0_M_t_empty_n,
      descramble_buf_1_M_1_t_empty_n => descramble_buf_1_M_1_t_empty_n,
      descramble_buf_1_M_i_full_n => descramble_buf_1_M_i_full_n,
      descramble_buf_1_M_t_empty_n => descramble_buf_1_M_t_empty_n,
      empty_n_reg_0 => descramble_buf_1_M_U_n_3,
      iptr => iptr_13,
      ram_reg(15 downto 0) => descramble_buf_1_M_real_V_q1(15 downto 0),
      ram_reg_0(7 downto 0) => \buf_a0[0]_8\(7 downto 0),
      ram_reg_1(0) => Loop_realfft_be_buff_U0_n_98,
      ram_reg_2 => Loop_realfft_be_buff_U0_n_4,
      ram_reg_3 => Loop_realfft_be_desc_U0_n_46,
      ram_reg_4(15 downto 0) => Loop_realfft_be_buff_U0_descramble_buf_1_M_real_V_d0(15 downto 0),
      start_for_Loop_realfft_be_stre_U0_full_n => start_for_Loop_realfft_be_stre_U0_full_n,
      start_once_reg => start_once_reg
    );
real_spectrum_hi_V_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A
     port map (
      D(15 downto 0) => ap_phi_mux_tmp_data_M_imag_V_phi_fu_173_p4(15 downto 0),
      E(0) => Loop_realfft_be_stre_U0_n_7,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(15 downto 0) => Loop_realfft_be_rev_U0_real_spectrum_hi_V_M_imag_V_din(15 downto 0),
      internal_empty_n4_out => internal_empty_n4_out,
      internal_empty_n_reg_0 => Loop_realfft_be_stre_U0_n_6,
      internal_full_n_reg_0 => Loop_realfft_be_stre_U0_n_8,
      \ireg_reg[31]\(15 downto 0) => real_spectrum_lo_V_1_dout(15 downto 0),
      \out\(15 downto 0) => real_spectrum_hi_V_1_dout(15 downto 0),
      real_spectrum_hi_V_1_empty_n => real_spectrum_hi_V_1_empty_n,
      real_spectrum_hi_V_1_full_n => real_spectrum_hi_V_1_full_n,
      sel => shiftReg_ce_11,
      tmp_reg_239 => tmp_reg_239
    );
real_spectrum_hi_V_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_2
     port map (
      D(15 downto 0) => ap_phi_mux_tmp_data_M_real_V_phi_fu_182_p4(15 downto 0),
      E(0) => Loop_realfft_be_stre_U0_n_7,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(15 downto 0) => Loop_realfft_be_rev_U0_real_spectrum_hi_V_M_real_V_din(15 downto 0),
      internal_empty_n4_out => internal_empty_n4_out,
      internal_empty_n_reg_0 => Loop_realfft_be_stre_U0_n_9,
      internal_full_n_reg_0 => Loop_realfft_be_stre_U0_n_8,
      \ireg_reg[15]\(15 downto 0) => real_spectrum_lo_V_s_dout(15 downto 0),
      \out\(15 downto 0) => real_spectrum_hi_V_s_dout(15 downto 0),
      real_spectrum_hi_V_s_empty_n => real_spectrum_hi_V_s_empty_n,
      real_spectrum_hi_V_s_full_n => real_spectrum_hi_V_s_full_n,
      sel => shiftReg_ce_11,
      tmp_reg_239 => tmp_reg_239
    );
real_spectrum_hi_buf_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_3
     port map (
      ADDRARDADDR(7 downto 0) => Loop_realfft_be_desc_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0),
      Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 => Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0,
      Q(0) => Loop_realfft_be_rev_U0_ap_ready,
      SS(0) => ap_rst_n_inv,
      WEA(0) => Loop_realfft_be_desc_U0_real_spectrum_hi_buf_i_1_ce0,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      \count_reg[0]_0\ => ap_sync_reg_channel_write_real_spectrum_hi_buf_1_reg_n_0,
      \count_reg[0]_1\ => Loop_realfft_be_desc_U0_n_52,
      descramble_buf_0_M_1_t_empty_n => descramble_buf_0_M_1_t_empty_n,
      descramble_buf_0_M_t_empty_n => descramble_buf_0_M_t_empty_n,
      empty_n_reg_0 => real_spectrum_hi_buf_1_U_n_18,
      \in\(15 downto 0) => Loop_realfft_be_rev_U0_real_spectrum_hi_V_M_imag_V_din(15 downto 0),
      \iptr_reg[0]_0\(0) => Loop_realfft_be_desc_U0_ap_ready,
      push_buf => push_buf_10,
      ram_reg(7 downto 0) => Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0),
      ram_reg_0(15 downto 0) => Loop_realfft_be_desc_U0_real_spectrum_hi_buf_i_1_d0(15 downto 0),
      real_spectrum_hi_buf_1_i_full_n => real_spectrum_hi_buf_1_i_full_n,
      real_spectrum_hi_buf_1_t_empty_n => real_spectrum_hi_buf_1_t_empty_n,
      real_spectrum_hi_buf_t_empty_n => real_spectrum_hi_buf_t_empty_n,
      shiftReg_ce => shiftReg_ce,
      tmp_M_imag_V_reg_1610 => tmp_M_imag_V_reg_1610
    );
real_spectrum_hi_buf_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_4
     port map (
      ADDRARDADDR(7 downto 0) => Loop_realfft_be_desc_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0),
      Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0 => Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_ce0,
      Q(0) => Loop_realfft_be_rev_U0_ap_ready,
      SS(0) => ap_rst_n_inv,
      WEA(0) => Loop_realfft_be_desc_U0_real_spectrum_hi_buf_i_1_ce0,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_real_spectrum_hi_buf => ap_sync_reg_channel_write_real_spectrum_hi_buf,
      \count_reg[0]_0\ => Loop_realfft_be_desc_U0_n_52,
      \in\(15 downto 0) => Loop_realfft_be_rev_U0_real_spectrum_hi_V_M_real_V_din(15 downto 0),
      \iptr_reg[0]_0\(0) => Loop_realfft_be_desc_U0_ap_ready,
      push_buf => push_buf_9,
      ram_reg(7 downto 0) => Loop_realfft_be_rev_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0),
      ram_reg_0(15 downto 0) => Loop_realfft_be_desc_U0_real_spectrum_hi_buf_i_0_d0(15 downto 0),
      real_spectrum_hi_buf_i_full_n => real_spectrum_hi_buf_i_full_n,
      real_spectrum_hi_buf_t_empty_n => real_spectrum_hi_buf_t_empty_n,
      shiftReg_ce => shiftReg_ce,
      tmp_M_imag_V_reg_1610 => tmp_M_imag_V_reg_1610
    );
real_spectrum_lo_V_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_5
     port map (
      E(0) => Loop_realfft_be_stre_U0_n_5,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(15 downto 0) => Loop_realfft_be_desc_U0_real_spectrum_lo_V_M_imag_V_din(15 downto 0),
      internal_empty_n4_out => internal_empty_n4_out_12,
      internal_empty_n_reg_0 => real_spectrum_lo_V_1_U_n_2,
      internal_empty_n_reg_1 => Loop_realfft_be_stre_U0_n_2,
      internal_full_n_reg_0 => Loop_realfft_be_stre_U0_n_4,
      \mOutPtr_reg[1]_0\ => real_spectrum_lo_V_1_U_n_3,
      \out\(15 downto 0) => real_spectrum_lo_V_1_dout(15 downto 0),
      real_spectrum_hi_V_1_empty_n => real_spectrum_hi_V_1_empty_n,
      real_spectrum_hi_V_s_empty_n => real_spectrum_hi_V_s_empty_n,
      real_spectrum_lo_V_1_empty_n => real_spectrum_lo_V_1_empty_n,
      real_spectrum_lo_V_1_full_n => real_spectrum_lo_V_1_full_n,
      real_spectrum_lo_V_s_empty_n => real_spectrum_lo_V_s_empty_n,
      shiftReg_ce => shiftReg_ce,
      tmp_reg_239 => tmp_reg_239
    );
real_spectrum_lo_V_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_6
     port map (
      E(0) => Loop_realfft_be_stre_U0_n_5,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(15 downto 0) => Loop_realfft_be_desc_U0_real_spectrum_lo_V_M_real_V_din(15 downto 0),
      internal_empty_n4_out => internal_empty_n4_out_12,
      internal_empty_n_reg_0 => Loop_realfft_be_stre_U0_n_6,
      internal_full_n_reg_0 => Loop_realfft_be_stre_U0_n_4,
      \out\(15 downto 0) => real_spectrum_lo_V_s_dout(15 downto 0),
      real_spectrum_lo_V_s_empty_n => real_spectrum_lo_V_s_empty_n,
      real_spectrum_lo_V_s_full_n => real_spectrum_lo_V_s_full_n,
      shiftReg_ce => shiftReg_ce,
      tmp_reg_239 => tmp_reg_239
    );
start_for_Loop_rencg_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Loop_rencg
     port map (
      Loop_realfft_be_stre_U0_ap_start => Loop_realfft_be_stre_U0_ap_start,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      descramble_buf_0_M_1_t_empty_n => descramble_buf_0_M_1_t_empty_n,
      descramble_buf_0_M_t_empty_n => descramble_buf_0_M_t_empty_n,
      descramble_buf_1_M_1_t_empty_n => descramble_buf_1_M_1_t_empty_n,
      descramble_buf_1_M_t_empty_n => descramble_buf_1_M_t_empty_n,
      internal_full_n_reg_0 => start_for_Loop_rencg_U_n_2,
      \mOutPtr_reg[2]_0\ => descramble_buf_1_M_U_n_3,
      \mOutPtr_reg[2]_1\ => Loop_realfft_be_stre_U0_n_11,
      start_for_Loop_realfft_be_stre_U0_full_n => start_for_Loop_realfft_be_stre_U0_full_n,
      start_once_reg => start_once_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    din_TVALID : in STD_LOGIC;
    din_TREADY : out STD_LOGIC;
    din_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    din_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_TVALID : out STD_LOGIC;
    dout_TREADY : in STD_LOGIC;
    dout_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Zynq_RealFFT_hls_xfft2real_0_0,hls_xfft2real,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "hls_xfft2real,Vivado 2020.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF din:dout, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN Zynq_RealFFT_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of din_TREADY : signal is "xilinx.com:interface:axis:1.0 din TREADY";
  attribute X_INTERFACE_INFO of din_TVALID : signal is "xilinx.com:interface:axis:1.0 din TVALID";
  attribute X_INTERFACE_INFO of dout_TREADY : signal is "xilinx.com:interface:axis:1.0 dout TREADY";
  attribute X_INTERFACE_INFO of dout_TVALID : signal is "xilinx.com:interface:axis:1.0 dout TVALID";
  attribute X_INTERFACE_INFO of din_TDATA : signal is "xilinx.com:interface:axis:1.0 din TDATA";
  attribute X_INTERFACE_INFO of din_TLAST : signal is "xilinx.com:interface:axis:1.0 din TLAST";
  attribute X_INTERFACE_PARAMETER of din_TLAST : signal is "XIL_INTERFACENAME din, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16384} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16384} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16368} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 512} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16368} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 512} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN Zynq_RealFFT_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dout_TDATA : signal is "xilinx.com:interface:axis:1.0 dout TDATA";
  attribute X_INTERFACE_INFO of dout_TLAST : signal is "xilinx.com:interface:axis:1.0 dout TLAST";
  attribute X_INTERFACE_PARAMETER of dout_TLAST : signal is "XIL_INTERFACENAME dout, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN Zynq_RealFFT_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real
     port map (
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      din_TDATA(31 downto 0) => din_TDATA(31 downto 0),
      din_TLAST(0) => '0',
      din_TREADY => din_TREADY,
      din_TVALID => din_TVALID,
      dout_TDATA(31 downto 0) => dout_TDATA(31 downto 0),
      dout_TLAST(0) => dout_TLAST(0),
      dout_TREADY => dout_TREADY,
      dout_TVALID => dout_TVALID
    );
end STRUCTURE;
