{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709687356090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709687356090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 19:09:16 2024 " "Processing started: Tue Mar 05 19:09:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709687356090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709687356090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_32bit -c alu_32bit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_32bit -c alu_32bit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709687356090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709687356330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709687356330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "xor_32bit.sv" "" { Text "C:/Users/nicva/32bits/xor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687362222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687362222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_32bit " "Found entity 1: subtractor_32bit" {  } { { "subtractor_32bit.sv" "" { Text "C:/Users/nicva/32bits/subtractor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687362223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687362223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight_32bit " "Found entity 1: shiftRight_32bit" {  } { { "shiftRight_32bit.sv" "" { Text "C:/Users/nicva/32bits/shiftRight_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687362224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687362224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft_32bit " "Found entity 1: shiftLeft_32bit" {  } { { "shiftLeft_32bit.sv" "" { Text "C:/Users/nicva/32bits/shiftLeft_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687362225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687362225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/32bits/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687362227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687362227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.sv" "" { Text "C:/Users/nicva/32bits/or_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687362228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687362228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_32bit " "Found entity 1: multiplier_32bit" {  } { { "multiplier_32bit.sv" "" { Text "C:/Users/nicva/32bits/multiplier_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687362229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687362229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_32bit " "Found entity 1: divider_32bit" {  } { { "divider_32bit.sv" "" { Text "C:/Users/nicva/32bits/divider_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687362230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687362230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.sv" "" { Text "C:/Users/nicva/32bits/and_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687362232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687362232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32bit_tb " "Found entity 1: alu_32bit_tb" {  } { { "alu_32bit_tb.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687362233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687362233 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_32bit.sv(25) " "Verilog HDL information at alu_32bit.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709687362234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32bit " "Found entity 1: alu_32bit" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687362235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687362235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "adder_32bit.sv" "" { Text "C:/Users/nicva/32bits/adder_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687362236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687362236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitextractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitextractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitExtractor " "Found entity 1: DigitExtractor" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/nicva/32bits/DigitExtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687362237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_CFlag alu_32bit.sv(13) " "Verilog HDL Implicit Net warning at alu_32bit.sv(13): created implicit net for \"add_CFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_VFlag alu_32bit.sv(13) " "Verilog HDL Implicit Net warning at alu_32bit.sv(13): created implicit net for \"add_VFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_ZFlag alu_32bit.sv(13) " "Verilog HDL Implicit Net warning at alu_32bit.sv(13): created implicit net for \"add_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_CFlag alu_32bit.sv(14) " "Verilog HDL Implicit Net warning at alu_32bit.sv(14): created implicit net for \"sub_CFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_VFlag alu_32bit.sv(14) " "Verilog HDL Implicit Net warning at alu_32bit.sv(14): created implicit net for \"sub_VFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_ZFlag alu_32bit.sv(14) " "Verilog HDL Implicit Net warning at alu_32bit.sv(14): created implicit net for \"sub_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_NFlag alu_32bit.sv(14) " "Verilog HDL Implicit Net warning at alu_32bit.sv(14): created implicit net for \"sub_NFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mul_VFlag alu_32bit.sv(15) " "Verilog HDL Implicit Net warning at alu_32bit.sv(15): created implicit net for \"mul_VFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mul_ZFlag alu_32bit.sv(15) " "Verilog HDL Implicit Net warning at alu_32bit.sv(15): created implicit net for \"mul_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div_VFlag alu_32bit.sv(16) " "Verilog HDL Implicit Net warning at alu_32bit.sv(16): created implicit net for \"div_VFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div_ZFlag alu_32bit.sv(16) " "Verilog HDL Implicit Net warning at alu_32bit.sv(16): created implicit net for \"div_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and_ZFlag alu_32bit.sv(17) " "Verilog HDL Implicit Net warning at alu_32bit.sv(17): created implicit net for \"and_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_ZFlag alu_32bit.sv(18) " "Verilog HDL Implicit Net warning at alu_32bit.sv(18): created implicit net for \"or_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xor_ZFlag alu_32bit.sv(19) " "Verilog HDL Implicit Net warning at alu_32bit.sv(19): created implicit net for \"xor_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_ZFlag alu_32bit.sv(20) " "Verilog HDL Implicit Net warning at alu_32bit.sv(20): created implicit net for \"left_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_CFlag alu_32bit.sv(20) " "Verilog HDL Implicit Net warning at alu_32bit.sv(20): created implicit net for \"left_CFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_ZFlag alu_32bit.sv(21) " "Verilog HDL Implicit Net warning at alu_32bit.sv(21): created implicit net for \"right_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_CFlag alu_32bit.sv(21) " "Verilog HDL Implicit Net warning at alu_32bit.sv(21): created implicit net for \"right_CFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687362238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_32bit " "Elaborating entity \"alu_32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709687362265 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alu_32bit.sv(26) " "Verilog HDL Case Statement warning at alu_32bit.sv(26): can't check case statement for completeness because the case expression has too many possible states" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 26 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1709687362266 "|alu_32bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit adder_32bit:adder " "Elaborating entity \"adder_32bit\" for hierarchy \"adder_32bit:adder\"" {  } { { "alu_32bit.sv" "adder" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687362267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_32bit subtractor_32bit:subtractor " "Elaborating entity \"subtractor_32bit\" for hierarchy \"subtractor_32bit:subtractor\"" {  } { { "alu_32bit.sv" "subtractor" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687362268 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "diff\[32\] subtractor_32bit.sv(4) " "Output port \"diff\[32\]\" at subtractor_32bit.sv(4) has no driver" {  } { { "subtractor_32bit.sv" "" { Text "C:/Users/nicva/32bits/subtractor_32bit.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709687362269 "|alu_32bit|subtractor_32bit:subtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_32bit multiplier_32bit:multiplier " "Elaborating entity \"multiplier_32bit\" for hierarchy \"multiplier_32bit:multiplier\"" {  } { { "alu_32bit.sv" "multiplier" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687362269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 8 multiplier_32bit.sv(12) " "Verilog HDL assignment warning at multiplier_32bit.sv(12): truncated value with size 63 to match size of target (8)" {  } { { "multiplier_32bit.sv" "" { Text "C:/Users/nicva/32bits/multiplier_32bit.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709687362270 "|alu_32bit|multiplier_32bit:multiplier[0]"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiplier_32bit.sv(17) " "Verilog HDL assignment warning at multiplier_32bit.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "multiplier_32bit.sv" "" { Text "C:/Users/nicva/32bits/multiplier_32bit.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709687362270 "|alu_32bit|multiplier_32bit:multiplier[0]"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out multiplier_32bit.sv(4) " "Output port \"out\" at multiplier_32bit.sv(4) has no driver" {  } { { "multiplier_32bit.sv" "" { Text "C:/Users/nicva/32bits/multiplier_32bit.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709687362270 "|alu_32bit|multiplier_32bit:multiplier[0]"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V multiplier_32bit.sv(5) " "Output port \"V\" at multiplier_32bit.sv(5) has no driver" {  } { { "multiplier_32bit.sv" "" { Text "C:/Users/nicva/32bits/multiplier_32bit.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709687362270 "|alu_32bit|multiplier_32bit:multiplier[0]"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z multiplier_32bit.sv(7) " "Output port \"Z\" at multiplier_32bit.sv(7) has no driver" {  } { { "multiplier_32bit.sv" "" { Text "C:/Users/nicva/32bits/multiplier_32bit.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709687362270 "|alu_32bit|multiplier_32bit:multiplier[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_32bit divider_32bit:divider " "Elaborating entity \"divider_32bit\" for hierarchy \"divider_32bit:divider\"" {  } { { "alu_32bit.sv" "divider" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687362270 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "overflow divider_32bit.sv(5) " "Output port \"overflow\" at divider_32bit.sv(5) has no driver" {  } { { "divider_32bit.sv" "" { Text "C:/Users/nicva/32bits/divider_32bit.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709687362271 "|alu_32bit|divider_32bit:divider"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zero divider_32bit.sv(8) " "Output port \"zero\" at divider_32bit.sv(8) has no driver" {  } { { "divider_32bit.sv" "" { Text "C:/Users/nicva/32bits/divider_32bit.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709687362271 "|alu_32bit|divider_32bit:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit and_32bit:andd " "Elaborating entity \"and_32bit\" for hierarchy \"and_32bit:andd\"" {  } { { "alu_32bit.sv" "andd" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687362271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit or_32bit:orr " "Elaborating entity \"or_32bit\" for hierarchy \"or_32bit:orr\"" {  } { { "alu_32bit.sv" "orr" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687362272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit xor_32bit:xorr " "Elaborating entity \"xor_32bit\" for hierarchy \"xor_32bit:xorr\"" {  } { { "alu_32bit.sv" "xorr" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687362273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft_32bit shiftLeft_32bit:left " "Elaborating entity \"shiftLeft_32bit\" for hierarchy \"shiftLeft_32bit:left\"" {  } { { "alu_32bit.sv" "left" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687362273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight_32bit shiftRight_32bit:right " "Elaborating entity \"shiftRight_32bit\" for hierarchy \"shiftRight_32bit:right\"" {  } { { "alu_32bit.sv" "right" { Text "C:/Users/nicva/32bits/alu_32bit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687362274 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicva/32bits/output_files/alu_32bit.map.smsg " "Generated suppressed messages file C:/Users/nicva/32bits/output_files/alu_32bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1709687362348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709687362357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 19:09:22 2024 " "Processing ended: Tue Mar 05 19:09:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709687362357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709687362357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709687362357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709687362357 ""}
