Analysis & Synthesis report for ball
Sun Nov 25 18:34:17 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ball|control:c0|current_state_all
 11. State Machine - |ball|control:c0|debuffed_lp
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated
 18. Source assignments for mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated
 19. Source assignments for drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated
 20. Source assignments for finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated
 21. Source assignments for txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated
 22. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated
 23. Parameter Settings for User Entity Instance: bgtest:bg1|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: mainchartest:char1|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: drunktest:char2|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: finaltest:char3|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: txtboxtest:txt1|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 30. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 31. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 33. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 34. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod0
 35. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod2
 36. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod3
 37. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod5
 38. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod4
 39. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod7
 40. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod6
 41. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod1
 42. altsyncram Parameter Settings by Entity Instance
 43. altpll Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 45. Port Connectivity Checks: "datapath:d0"
 46. Port Connectivity Checks: "drunktest:char2"
 47. Port Connectivity Checks: "mainchartest:char1"
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 25 18:34:16 2018       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ball                                        ;
; Top-level Entity Name           ; ball                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 501                                         ;
; Total pins                      ; 101                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 921,600                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ball               ; ball               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processors 11-12       ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; roms/drunk/drunktest.v               ; yes             ; User Wizard-Generated File             ; W:/test/roms/drunk/drunktest.v                                               ;         ;
; roms/final/finaltest.v               ; yes             ; User Wizard-Generated File             ; W:/test/roms/final/finaltest.v                                               ;         ;
; roms/mainchar/mainchartest.v         ; yes             ; User Wizard-Generated File             ; W:/test/roms/mainchar/mainchartest.v                                         ;         ;
; roms/txtboxall/txtboxtest.v          ; yes             ; User Wizard-Generated File             ; W:/test/roms/txtboxall/txtboxtest.v                                          ;         ;
; roms/bg/bgtest.v                     ; yes             ; User Wizard-Generated File             ; W:/test/roms/bg/bgtest.v                                                     ;         ;
; ball.v                               ; yes             ; Auto-Found Verilog HDL File            ; W:/test/ball.v                                                               ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; Auto-Found Verilog HDL File            ; W:/test/vga_adapter/vga_adapter.v                                            ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; Auto-Found Verilog HDL File            ; W:/test/vga_adapter/vga_address_translator.v                                 ;         ;
; vga_adapter/vga_controller.v         ; yes             ; Auto-Found Verilog HDL File            ; W:/test/vga_adapter/vga_controller.v                                         ;         ;
; vga_adapter/vga_pll.v                ; yes             ; Auto-Found Verilog HDL File            ; W:/test/vga_adapter/vga_pll.v                                                ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_heg1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/test/db/altsyncram_heg1.tdf                                               ;         ;
; main2bit.mif                         ; yes             ; Auto-Found Memory Initialization File  ; W:/test/main2bit.mif                                                         ;         ;
; db/decode_g2a.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/test/db/decode_g2a.tdf                                                    ;         ;
; db/mux_5hb.tdf                       ; yes             ; Auto-Generated Megafunction            ; W:/test/db/mux_5hb.tdf                                                       ;         ;
; db/altsyncram_ofg1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/test/db/altsyncram_ofg1.tdf                                               ;         ;
; mainchar.mif                         ; yes             ; Auto-Found Memory Initialization File  ; W:/test/mainchar.mif                                                         ;         ;
; db/decode_01a.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/test/db/decode_01a.tdf                                                    ;         ;
; db/mux_lfb.tdf                       ; yes             ; Auto-Generated Megafunction            ; W:/test/db/mux_lfb.tdf                                                       ;         ;
; db/altsyncram_p6g1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/test/db/altsyncram_p6g1.tdf                                               ;         ;
; drunk.mif                            ; yes             ; Auto-Found Memory Initialization File  ; W:/test/drunk.mif                                                            ;         ;
; db/altsyncram_v5g1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/test/db/altsyncram_v5g1.tdf                                               ;         ;
; final.mif                            ; yes             ; Auto-Found Memory Initialization File  ; W:/test/final.mif                                                            ;         ;
; db/altsyncram_gkg1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/test/db/altsyncram_gkg1.tdf                                               ;         ;
; txtboxall.mif                        ; yes             ; Auto-Found Memory Initialization File  ; W:/test/txtboxall.mif                                                        ;         ;
; db/altsyncram_bgm1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/test/db/altsyncram_bgm1.tdf                                               ;         ;
; db/decode_nma.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/test/db/decode_nma.tdf                                                    ;         ;
; altpll.tdf                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/test/db/altpll_80u.tdf                                                    ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_82m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/test/db/lpm_divide_82m.tdf                                                ;         ;
; db/sign_div_unsign_bkh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/test/db/sign_div_unsign_bkh.tdf                                           ;         ;
; db/alt_u_div_sse.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/test/db/alt_u_div_sse.tdf                                                 ;         ;
; db/lpm_divide_22m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/test/db/lpm_divide_22m.tdf                                                ;         ;
; db/sign_div_unsign_5kh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/test/db/sign_div_unsign_5kh.tdf                                           ;         ;
; db/alt_u_div_gse.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/test/db/alt_u_div_gse.tdf                                                 ;         ;
; db/lpm_divide_62m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/test/db/lpm_divide_62m.tdf                                                ;         ;
; db/sign_div_unsign_9kh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/test/db/sign_div_unsign_9kh.tdf                                           ;         ;
; db/alt_u_div_ose.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/test/db/alt_u_div_ose.tdf                                                 ;         ;
; db/lpm_divide_j3m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/test/db/lpm_divide_j3m.tdf                                                ;         ;
; db/sign_div_unsign_mlh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/test/db/sign_div_unsign_mlh.tdf                                           ;         ;
; db/alt_u_div_ive.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/test/db/alt_u_div_ive.tdf                                                 ;         ;
; db/lpm_divide_l3m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/test/db/lpm_divide_l3m.tdf                                                ;         ;
; db/sign_div_unsign_olh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/test/db/sign_div_unsign_olh.tdf                                           ;         ;
; db/alt_u_div_mve.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/test/db/alt_u_div_mve.tdf                                                 ;         ;
; db/lpm_divide_92m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/test/db/lpm_divide_92m.tdf                                                ;         ;
; db/sign_div_unsign_ckh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/test/db/sign_div_unsign_ckh.tdf                                           ;         ;
; db/alt_u_div_use.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/test/db/alt_u_div_use.tdf                                                 ;         ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1499           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2581           ;
;     -- 7 input functions                    ; 31             ;
;     -- 6 input functions                    ; 374            ;
;     -- 5 input functions                    ; 367            ;
;     -- 4 input functions                    ; 321            ;
;     -- <=3 input functions                  ; 1488           ;
;                                             ;                ;
; Dedicated logic registers                   ; 501            ;
;                                             ;                ;
; I/O pins                                    ; 101            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 921600         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 588            ;
; Total fan-out                               ; 13396          ;
; Average fan-out                             ; 3.93           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |ball                                                   ; 2581 (33)           ; 501 (21)                  ; 921600            ; 0          ; 101  ; 0            ; |ball                                                                                                           ; ball                   ; work         ;
;    |bgtest:bg1|                                         ; 10 (0)              ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|bgtest:bg1                                                                                                ; bgtest                 ; work         ;
;       |altsyncram:altsyncram_component|                 ; 10 (0)              ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|bgtest:bg1|altsyncram:altsyncram_component                                                                ; altsyncram             ; work         ;
;          |altsyncram_heg1:auto_generated|               ; 10 (0)              ; 4 (4)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated                                 ; altsyncram_heg1        ; work         ;
;             |decode_g2a:rden_decode|                    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated|decode_g2a:rden_decode          ; decode_g2a             ; work         ;
;    |bosses:b0|                                          ; 881 (503)           ; 42 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0                                                                                                 ; bosses                 ; work         ;
;       |lfsr_counter:r0|                                 ; 3 (3)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lfsr_counter:r0                                                                                 ; lfsr_counter           ; work         ;
;       |lpm_divide:Mod0|                                 ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_82m:auto_generated|                ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m         ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh    ; work         ;
;                |alt_u_div_sse:divider|                  ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse          ; work         ;
;       |lpm_divide:Mod1|                                 ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_92m:auto_generated|                ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1|lpm_divide_92m:auto_generated                                                   ; lpm_divide_92m         ; work         ;
;             |sign_div_unsign_ckh:divider|               ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider                       ; sign_div_unsign_ckh    ; work         ;
;                |alt_u_div_use:divider|                  ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider ; alt_u_div_use          ; work         ;
;       |lpm_divide:Mod2|                                 ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_82m:auto_generated|                ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m         ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh    ; work         ;
;                |alt_u_div_sse:divider|                  ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse          ; work         ;
;       |lpm_divide:Mod3|                                 ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_22m:auto_generated|                ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3|lpm_divide_22m:auto_generated                                                   ; lpm_divide_22m         ; work         ;
;             |sign_div_unsign_5kh:divider|               ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3|lpm_divide_22m:auto_generated|sign_div_unsign_5kh:divider                       ; sign_div_unsign_5kh    ; work         ;
;                |alt_u_div_gse:divider|                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3|lpm_divide_22m:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_gse:divider ; alt_u_div_gse          ; work         ;
;       |lpm_divide:Mod4|                                 ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_82m:auto_generated|                ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m         ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh    ; work         ;
;                |alt_u_div_sse:divider|                  ; 50 (50)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse          ; work         ;
;       |lpm_divide:Mod5|                                 ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_62m:auto_generated|                ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m         ; work         ;
;             |sign_div_unsign_9kh:divider|               ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh    ; work         ;
;                |alt_u_div_ose:divider|                  ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose          ; work         ;
;       |lpm_divide:Mod6|                                 ; 90 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_l3m:auto_generated|                ; 90 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6|lpm_divide_l3m:auto_generated                                                   ; lpm_divide_l3m         ; work         ;
;             |sign_div_unsign_olh:divider|               ; 90 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh    ; work         ;
;                |alt_u_div_mve:divider|                  ; 90 (90)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve          ; work         ;
;       |lpm_divide:Mod7|                                 ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_j3m:auto_generated|                ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7|lpm_divide_j3m:auto_generated                                                   ; lpm_divide_j3m         ; work         ;
;             |sign_div_unsign_mlh:divider|               ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh    ; work         ;
;                |alt_u_div_ive:divider|                  ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive          ; work         ;
;    |control:c0|                                         ; 766 (766)           ; 274 (274)                 ; 0                 ; 0          ; 0    ; 0            ; |ball|control:c0                                                                                                ; control                ; work         ;
;    |datapath:d0|                                        ; 777 (777)           ; 126 (126)                 ; 0                 ; 0          ; 0    ; 0            ; |ball|datapath:d0                                                                                               ; datapath               ; work         ;
;    |hex_decoder:h1|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|hex_decoder:h1                                                                                            ; hex_decoder            ; work         ;
;    |hex_decoder:h2|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|hex_decoder:h2                                                                                            ; hex_decoder            ; work         ;
;    |vga_adapter:VGA|                                    ; 100 (2)             ; 34 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA                                                                                           ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 44 (0)              ; 8 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory                                                                    ; altsyncram             ; work         ;
;          |altsyncram_bgm1:auto_generated|               ; 44 (0)              ; 8 (8)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated                                     ; altsyncram_bgm1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|decode_g2a:rden_decode_b            ; decode_g2a             ; work         ;
;             |decode_nma:decode2|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|decode_nma:decode2                  ; decode_nma             ; work         ;
;             |mux_5hb:mux3|                              ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|mux_5hb:mux3                        ; mux_5hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_address_translator:user_input_translator                                              ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_controller:controller                                                                 ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                    ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_pll:mypll                                                                             ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                     ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                           ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; Name                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF          ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 76800        ; 6            ; --           ; --           ; 460800 ; main2bit.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 76800        ; 6            ; 76800        ; 6            ; 460800 ; main2bit.mif ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+--------------------------+------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File              ;
+--------+--------------+---------+--------------+--------------+--------------------------+------------------------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|bgtest:bg1         ; roms/bg/bgtest.v             ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|mainchartest:char1 ; roms/mainchar/mainchartest.v ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|drunktest:char2    ; roms/drunk/drunktest.v       ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|finaltest:char3    ; roms/final/finaltest.v       ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|txtboxtest:txt1    ; roms/txtboxall/txtboxtest.v  ;
+--------+--------------+---------+--------------+--------------+--------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ball|control:c0|current_state_all                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+-----------------------------------+--------------------------------+---------------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------------------+------------------------------------+-----------------------------------+
; Name                                    ; current_state_all.GAME_CYCLE_CHOOSE ; current_state_all.GAME_USER_WAIT ; current_state_all.GAME_CYCLE_TXTBOX ; current_state_all.GAME_CYCLE_CHAR ; current_state_all.GAME_CYCLE_X ; current_state_all.GAME_CYCLE_SCENARIO ; current_state_all.SPR_CYCLE_X ; current_state_all.SPR_CYCLE_FIRE ; current_state_all.SPR_CYCLE_M ; current_state_all.SPR_CYCLE_C ; current_state_all.SPR_CYCLE_D ; current_state_all.GAME_CYCLE_DRAWBG ; current_state_all.PONG_CYCLE_GAMEOVER ; current_state_all.PONG_CYCLE_PAUSE ; current_state_all.PONG_CYCLE_SCORE ; current_state_all.PONG_CYCLE_DELETE ; current_state_all.PR_CYCLE_C ; current_state_all.PR_CYCLE_M ; current_state_all.PR_CYCLE_X ; current_state_all.PR_CYCLE_D ; current_state_all.PL_CYCLE_C ; current_state_all.PL_CYCLE_M ; current_state_all.PL_CYCLE_X ; current_state_all.PL_CYCLE_D ; current_state_all.PONG_CYCLE_WAIT ; current_state_all.B_CYCLE_C ; current_state_all.B_CYCLE_M ; current_state_all.B_CYCLE_X ; current_state_all.B_CYCLE_D ; current_state_all.PONG_CYCLE_START_WAIT ; current_state_all.PONG_CYCLE_START ; current_state_all.GAME_CYCLE_MAIN ;
+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+-----------------------------------+--------------------------------+---------------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------------------+------------------------------------+-----------------------------------+
; current_state_all.GAME_CYCLE_MAIN       ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 0                                 ;
; current_state_all.PONG_CYCLE_START      ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 1                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_START_WAIT ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 1                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_D             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 1                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_X             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 1                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_M             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 1                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_C             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 1                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_WAIT       ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_D            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_X            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_M            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_C            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_D            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_X            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_M            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_C            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_DELETE     ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 1                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_SCORE      ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 1                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_PAUSE      ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 1                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_GAMEOVER   ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 1                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_DRAWBG     ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_D           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 1                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_C           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 1                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_M           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 1                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_FIRE        ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 1                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_X           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 1                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_SCENARIO   ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 1                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_X          ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 1                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_CHAR       ; 0                                   ; 0                                ; 0                                   ; 1                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_TXTBOX     ; 0                                   ; 0                                ; 1                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_USER_WAIT        ; 0                                   ; 1                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_CHOOSE     ; 1                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+-----------------------------------+--------------------------------+---------------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |ball|control:c0|debuffed_lp                                                     ;
+---------------------------+----------------+---------------------------+-------------------------+
; Name                      ; debuffed_lp.00 ; debuffed_lp.DEBUFF_FREEZE ; debuffed_lp.DEBUFF_SLOW ;
+---------------------------+----------------+---------------------------+-------------------------+
; debuffed_lp.00            ; 0              ; 0                         ; 0                       ;
; debuffed_lp.DEBUFF_SLOW   ; 1              ; 0                         ; 1                       ;
; debuffed_lp.DEBUFF_FREEZE ; 1              ; 1                         ; 0                       ;
+---------------------------+----------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+------------------------------------------------------+-----------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal   ; Free of Timing Hazards ;
+------------------------------------------------------+-----------------------+------------------------+
; control:c0|next_state_all.B_CYCLE_X_9253             ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_X_8506           ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_START_9367      ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.B_CYCLE_D_9288             ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_SCORE_8798      ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.B_CYCLE_M_9218             ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_D_8646           ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_FIRE_8541        ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_X_8435          ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_M_8576           ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_USER_WAIT_8322        ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_D_8973            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_M_9043            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_M_8903            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_MAIN_9403       ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_SCENARIO_8471   ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_CHOOSE_8283     ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.B_CYCLE_C_9183             ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_D_9113            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_C_9008            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_C_8868            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_DRAWBG_8693     ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_C_8611           ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_CHAR_8400       ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_TXTBOX_8362     ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_DELETE_8833     ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_WAIT_9148       ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_START_WAIT_9323 ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_X_9078            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_X_8938            ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_GAMEOVER_8728   ; control:c0|Selector66 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_PAUSE_8763      ; control:c0|Selector66 ; yes                    ;
; Number of user-specified and inferred latches = 32   ;                       ;                        ;
+------------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                       ;
+-------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                   ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------+----------------------------------------+
; colour_id_r[2..4]                                                                               ; Stuck at GND due to stuck port data_in ;
; finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|address_reg_a[1] ; Lost fanout                            ;
; datapath:d0|char_address[0..12,14]                                                              ; Lost fanout                            ;
; finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|address_reg_a[0] ; Lost fanout                            ;
; datapath:d0|char_address[13]                                                                    ; Lost fanout                            ;
; txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|address_reg_a[1] ; Lost fanout                            ;
; datapath:d0|txt_address[0..12,14]                                                               ; Lost fanout                            ;
; txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|address_reg_a[0] ; Lost fanout                            ;
; datapath:d0|txt_address[13]                                                                     ; Lost fanout                            ;
; datapath:d0|current_bg_colour_id[2]                                                             ; Lost fanout                            ;
; datapath:d0|c_o[0..4]                                                                           ; Merged with datapath:d0|c_o[5]         ;
; datapath:d0|x_lp[3]                                                                             ; Merged with datapath:d0|x_rp[0]        ;
; datapath:d0|x_rp[6]                                                                             ; Merged with datapath:d0|x_rp[0]        ;
; datapath:d0|x_lp[2,5,7]                                                                         ; Merged with datapath:d0|x_rp[0]        ;
; datapath:d0|x_rp[7]                                                                             ; Merged with datapath:d0|x_rp[0]        ;
; datapath:d0|x_lp[4,6]                                                                           ; Merged with datapath:d0|x_rp[0]        ;
; datapath:d0|x_rp[1]                                                                             ; Merged with datapath:d0|x_rp[0]        ;
; datapath:d0|x_lp[0,8]                                                                           ; Merged with datapath:d0|x_rp[0]        ;
; datapath:d0|x_rp[3..5,8]                                                                        ; Merged with datapath:d0|x_rp[2]        ;
; datapath:d0|x_lp[1]                                                                             ; Merged with datapath:d0|x_rp[2]        ;
; control:c0|dx_spr[4..8]                                                                         ; Merged with control:c0|dx_spr[3]       ;
; control:c0|dy_r[6,7]                                                                            ; Merged with control:c0|dy_r[5]         ;
; c_o_r[1..5]                                                                                     ; Merged with c_o_r[0]                   ;
; control:c0|x_char[8]                                                                            ; Merged with control:c0|x_char[6]       ;
; control:c0|y_char[4..7]                                                                         ; Merged with control:c0|x_char[6]       ;
; control:c0|y_char[0..3]                                                                         ; Merged with control:c0|x_char[2]       ;
; control:c0|x_char[1,3,5,7]                                                                      ; Merged with control:c0|x_char[0]       ;
; control:c0|textbox_id[4]                                                                        ; Merged with control:c0|textbox_id[3]   ;
; control:c0|x_char[4]                                                                            ; Merged with control:c0|character_id[1] ;
; datapath:d0|wall_spr_r                                                                          ; Stuck at GND due to stuck port data_in ;
; datapath:d0|x_rp[0]                                                                             ; Stuck at GND due to stuck port data_in ;
; control:c0|x_char[6]                                                                            ; Stuck at GND due to stuck port data_in ;
; control:c0|x_char[2]                                                                            ; Stuck at VCC due to stuck port data_in ;
; control:c0|dx_spr[3]                                                                            ; Stuck at VCC due to stuck port data_in ;
; datapath:d0|paddle_spr_r                                                                        ; Stuck at GND due to stuck port data_in ;
; datapath:d0|x_rp[2]                                                                             ; Stuck at VCC due to stuck port data_in ;
; control:c0|textbox_id[3]                                                                        ; Stuck at GND due to stuck port data_in ;
; control:c0|current_state_all~2                                                                  ; Lost fanout                            ;
; control:c0|current_state_all~3                                                                  ; Lost fanout                            ;
; control:c0|current_state_all~4                                                                  ; Lost fanout                            ;
; control:c0|current_state_all~5                                                                  ; Lost fanout                            ;
; control:c0|current_state_all~6                                                                  ; Lost fanout                            ;
; control:c0|debuffed_lp.00                                                                       ; Lost fanout                            ;
; Total Number of Removed Registers = 100                                                         ;                                        ;
+-------------------------------------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                          ;
+-------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------+
; Register name                                                                                   ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------+
; finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|address_reg_a[1] ; Lost Fanouts              ; datapath:d0|char_address[14]           ;
; finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|address_reg_a[0] ; Lost Fanouts              ; datapath:d0|char_address[13]           ;
; txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|address_reg_a[1] ; Lost Fanouts              ; datapath:d0|txt_address[14]            ;
; txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|address_reg_a[0] ; Lost Fanouts              ; datapath:d0|txt_address[13]            ;
; datapath:d0|x_rp[0]                                                                             ; Stuck at GND              ; datapath:d0|paddle_spr_r               ;
;                                                                                                 ; due to stuck port data_in ;                                        ;
+-------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 501   ;
; Number of registers using Synchronous Clear  ; 162   ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 28    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 197   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ball|control:c0|go_count_ball[10]                                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ball|control:c0|go_count_lp[5]                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ball|bosses:b0|hold_y_lp[4]                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ball|vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ball|datapath:d0|y_diff_right[1]                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ball|datapath:d0|paddle_r_floor                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |ball|datapath:d0|current_bg_colour_id[0]                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ball|control:c0|go_count_rp[17]                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ball|control:c0|ability_rp_r[0]                                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ball|control:c0|dx[4]                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ball|control:c0|score_l[1]                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ball|datapath:d0|y_diff_spr_left[1]                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ball|control:c0|go_count_spr_debuff[3]                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ball|control:c0|score_r[1]                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |ball|datapath:d0|y_rp[2]                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ball|datapath:d0|y_lp[3]                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |ball|datapath:d0|y[4]                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |ball|datapath:d0|y[0]                                                                                        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |ball|control:c0|go_count_rp[22]                                                                              ;
; 15:1               ; 2 bits    ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ball|control:c0|x_char[2]                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ball|datapath:d0|y_spr[7]                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ball|datapath:d0|bg_address[4]                                                                               ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |ball|datapath:d0|bg_address[8]                                                                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ball|control:c0|dx_spr[1]                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |ball|datapath:d0|x[3]                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |ball|datapath:d0|x[8]                                                                                        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |ball|datapath:d0|x_spr[3]                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |ball|datapath:d0|x_spr[7]                                                                                    ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ball|control:c0|dy_r[2]                                                                                      ;
; 21:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |ball|control:c0|x_char[0]                                                                                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |ball|bosses:b0|dy_ai[0]                                                                                      ;
; 12:1               ; 7 bits    ; 56 LEs        ; 49 LEs               ; 7 LEs                  ; Yes        ; |ball|control:c0|dy_l[4]                                                                                      ;
; 15:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |ball|control:c0|game_scenario_id[1]                                                                          ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ball|datapath:d0|y_r[2]                                                                                      ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ball|datapath:d0|x_r[6]                                                                                      ;
; 14:1               ; 5 bits    ; 45 LEs        ; 35 LEs               ; 10 LEs                 ; Yes        ; |ball|datapath:d0|x_r[4]                                                                                      ;
; 14:1               ; 4 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |ball|bosses:b0|dy_spr_ai[6]                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ball|bosses:b0|dy_spr_ai[1]                                                                                  ;
; 22:1               ; 7 bits    ; 98 LEs        ; 84 LEs               ; 14 LEs                 ; Yes        ; |ball|control:c0|dy_spr[1]                                                                                    ;
; 24:1               ; 7 bits    ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |ball|control:c0|dy[3]                                                                                        ;
; 33:1               ; 2 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |ball|bosses:b0|up_r                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ball|control:c0|Add28                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ball|control:c0|Mux98                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ball|control:c0|next_state_all                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ball|control:c0|debuffed_lp                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ball|control:c0|Add13                                                                                        ;
; 9:1                ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|mux_5hb:mux3|l4_w0_n0_mux_dataout ;
; 11:1               ; 6 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |ball|Mux0                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgtest:bg1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 6                    ; Signed Integer              ;
; WIDTHAD_A                          ; 17                   ; Signed Integer              ;
; NUMWORDS_A                         ; 76800                ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; main2bit.mif         ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_heg1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainchartest:char1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 6                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 18125                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; mainchar.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_ofg1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drunktest:char2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 6                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 18125                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; drunk.mif            ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_p6g1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finaltest:char3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 6                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 18125                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; final.mif            ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_v5g1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txtboxtest:txt1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 6                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 21700                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; txtboxall.mif        ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_gkg1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+--------------+---------------------+
; Parameter Name          ; Value        ; Type                ;
+-------------------------+--------------+---------------------+
; BITS_PER_COLOUR_CHANNEL ; 2            ; Signed Integer      ;
; MONOCHROME              ; FALSE        ; String              ;
; RESOLUTION              ; 320x240      ; String              ;
; BACKGROUND_IMAGE        ; main2bit.mif ; String              ;
+-------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 6                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 6                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; main2bit.mif         ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_bgm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                          ;
; LPM_WIDTHD             ; 3              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_22m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 2              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod7 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 2              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod6 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 5              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_92m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 6                                                  ;
; Entity Instance                           ; bgtest:bg1|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 76800                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; mainchartest:char1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 18125                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; drunktest:char2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 18125                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; finaltest:char3|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 18125                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; txtboxtest:txt1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 21700                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 76800                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 6                                                  ;
;     -- NUMWORDS_B                         ; 76800                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0"                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; colour_id ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (5 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "drunktest:char2"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainchartest:char1"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 501                         ;
;     CLR SCLR          ; 18                          ;
;     ENA               ; 96                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 62                          ;
;     ENA SLD           ; 29                          ;
;     SCLR              ; 62                          ;
;     SCLR SLD          ; 10                          ;
;     SLD               ; 31                          ;
;     plain             ; 183                         ;
; arriav_lcell_comb     ; 2584                        ;
;     arith             ; 891                         ;
;         0 data inputs ; 67                          ;
;         1 data inputs ; 551                         ;
;         2 data inputs ; 140                         ;
;         3 data inputs ; 77                          ;
;         4 data inputs ; 42                          ;
;         5 data inputs ; 14                          ;
;     extend            ; 31                          ;
;         7 data inputs ; 31                          ;
;     normal            ; 1542                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 289                         ;
;         3 data inputs ; 237                         ;
;         4 data inputs ; 279                         ;
;         5 data inputs ; 353                         ;
;         6 data inputs ; 374                         ;
;     shared            ; 120                         ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 63                          ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 3                           ;
; boundary_port         ; 101                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 120                         ;
;                       ;                             ;
; Max LUT depth         ; 16.60                       ;
; Average LUT depth     ; 6.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 25 18:33:11 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off yes -c ball
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file roms/drunk/drunktest.v
    Info (12023): Found entity 1: drunktest File: W:/test/roms/drunk/drunktest.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/final/finaltest.v
    Info (12023): Found entity 1: finaltest File: W:/test/roms/final/finaltest.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/mainchar/mainchartest.v
    Info (12023): Found entity 1: mainchartest File: W:/test/roms/mainchar/mainchartest.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/txtboxall/txtboxtest.v
    Info (12023): Found entity 1: txtboxtest File: W:/test/roms/txtboxall/txtboxtest.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/bg/bgtest.v
    Info (12023): Found entity 1: bgtest File: W:/test/roms/bg/bgtest.v Line: 39
Warning (10229): Verilog HDL Expression warning at ball.v(1214): truncated literal to match 8 bits File: W:/test/ball.v Line: 1214
Warning (10229): Verilog HDL Expression warning at ball.v(2539): truncated literal to match 8 bits File: W:/test/ball.v Line: 2539
Warning (10229): Verilog HDL Expression warning at ball.v(2546): truncated literal to match 8 bits File: W:/test/ball.v Line: 2546
Warning (10229): Verilog HDL Expression warning at ball.v(2573): truncated literal to match 8 bits File: W:/test/ball.v Line: 2573
Warning (10229): Verilog HDL Expression warning at ball.v(2580): truncated literal to match 8 bits File: W:/test/ball.v Line: 2580
Warning (10229): Verilog HDL Expression warning at ball.v(2606): truncated literal to match 8 bits File: W:/test/ball.v Line: 2606
Warning (10229): Verilog HDL Expression warning at ball.v(2613): truncated literal to match 8 bits File: W:/test/ball.v Line: 2613
Warning (12125): Using design file ball.v, which is not specified as a design file for the current project, but contains definitions for 10 design units and 10 entities in project
    Info (12023): Found entity 1: vga_adapter File: W:/test/vga_adapter/vga_adapter.v Line: 78
    Info (12023): Found entity 2: vga_address_translator File: W:/test/vga_adapter/vga_address_translator.v Line: 4
    Info (12023): Found entity 3: vga_controller File: W:/test/vga_adapter/vga_controller.v Line: 9
    Info (12023): Found entity 4: vga_pll File: W:/test/vga_adapter/vga_pll.v Line: 36
    Info (12023): Found entity 5: ball File: W:/test/ball.v Line: 13
    Info (12023): Found entity 6: control File: W:/test/ball.v Line: 411
    Info (12023): Found entity 7: datapath File: W:/test/ball.v Line: 1619
    Info (12023): Found entity 8: bosses File: W:/test/ball.v Line: 2105
    Info (12023): Found entity 9: lfsr_counter File: W:/test/ball.v Line: 2856
    Info (12023): Found entity 10: hex_decoder File: W:/test/ball.v Line: 2878
Info (12127): Elaborating entity "ball" for the top level hierarchy
Warning (10858): Verilog HDL warning at ball.v(166): object bg_cave_colour used but never assigned File: W:/test/ball.v Line: 166
Warning (10858): Verilog HDL warning at ball.v(169): object bg_1v1_colour used but never assigned File: W:/test/ball.v Line: 169
Warning (10858): Verilog HDL warning at ball.v(170): object bg_tracker_colour used but never assigned File: W:/test/ball.v Line: 170
Warning (10858): Verilog HDL warning at ball.v(171): object bg_drunk_colour used but never assigned File: W:/test/ball.v Line: 171
Warning (10858): Verilog HDL warning at ball.v(172): object bg_finalboss_colour used but never assigned File: W:/test/ball.v Line: 172
Warning (10858): Verilog HDL warning at ball.v(189): object txt_tracker_colour used but never assigned File: W:/test/ball.v Line: 189
Warning (10858): Verilog HDL warning at ball.v(190): object txt_drunk_colour used but never assigned File: W:/test/ball.v Line: 190
Warning (10858): Verilog HDL warning at ball.v(192): object txt_final_colour used but never assigned File: W:/test/ball.v Line: 192
Warning (10858): Verilog HDL warning at ball.v(193): object txt_select_colour used but never assigned File: W:/test/ball.v Line: 193
Warning (10036): Verilog HDL or VHDL warning at ball.v(214): object "bg_id_r" assigned a value but never read File: W:/test/ball.v Line: 214
Warning (10235): Verilog HDL Always Construct warning at ball.v(233): variable "c_o_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 233
Warning (10235): Verilog HDL Always Construct warning at ball.v(234): variable "bg_cave_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 234
Warning (10235): Verilog HDL Always Construct warning at ball.v(236): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 236
Warning (10235): Verilog HDL Always Construct warning at ball.v(237): variable "current_bg_colour_id" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 237
Warning (10235): Verilog HDL Always Construct warning at ball.v(238): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 238
Warning (10235): Verilog HDL Always Construct warning at ball.v(239): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 239
Warning (10235): Verilog HDL Always Construct warning at ball.v(240): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 240
Warning (10235): Verilog HDL Always Construct warning at ball.v(241): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 241
Warning (10235): Verilog HDL Always Construct warning at ball.v(242): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 242
Warning (10270): Verilog HDL Case Statement warning at ball.v(237): incomplete case statement has no default case item File: W:/test/ball.v Line: 237
Warning (10235): Verilog HDL Always Construct warning at ball.v(245): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 245
Warning (10235): Verilog HDL Always Construct warning at ball.v(248): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 248
Warning (10235): Verilog HDL Always Construct warning at ball.v(249): variable "current_bg_colour_id" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 249
Warning (10235): Verilog HDL Always Construct warning at ball.v(250): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 250
Warning (10235): Verilog HDL Always Construct warning at ball.v(251): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 251
Warning (10235): Verilog HDL Always Construct warning at ball.v(252): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 252
Warning (10235): Verilog HDL Always Construct warning at ball.v(253): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 253
Warning (10235): Verilog HDL Always Construct warning at ball.v(254): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 254
Warning (10270): Verilog HDL Case Statement warning at ball.v(249): incomplete case statement has no default case item File: W:/test/ball.v Line: 249
Warning (10235): Verilog HDL Always Construct warning at ball.v(257): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 257
Warning (10235): Verilog HDL Always Construct warning at ball.v(260): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 260
Warning (10235): Verilog HDL Always Construct warning at ball.v(261): variable "current_bg_colour_id" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 261
Warning (10235): Verilog HDL Always Construct warning at ball.v(262): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 262
Warning (10235): Verilog HDL Always Construct warning at ball.v(263): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 263
Warning (10235): Verilog HDL Always Construct warning at ball.v(264): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 264
Warning (10235): Verilog HDL Always Construct warning at ball.v(265): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 265
Warning (10235): Verilog HDL Always Construct warning at ball.v(266): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 266
Warning (10270): Verilog HDL Case Statement warning at ball.v(261): incomplete case statement has no default case item File: W:/test/ball.v Line: 261
Warning (10235): Verilog HDL Always Construct warning at ball.v(269): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 269
Warning (10235): Verilog HDL Always Construct warning at ball.v(271): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 271
Warning (10235): Verilog HDL Always Construct warning at ball.v(272): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 272
Warning (10235): Verilog HDL Always Construct warning at ball.v(273): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 273
Warning (10235): Verilog HDL Always Construct warning at ball.v(274): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 274
Warning (10235): Verilog HDL Always Construct warning at ball.v(275): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 275
Warning (10235): Verilog HDL Always Construct warning at ball.v(276): variable "txt_noob_a_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 276
Warning (10235): Verilog HDL Always Construct warning at ball.v(277): variable "txt_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 277
Warning (10235): Verilog HDL Always Construct warning at ball.v(278): variable "txt_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 278
Warning (10235): Verilog HDL Always Construct warning at ball.v(279): variable "txt_final_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 279
Warning (10235): Verilog HDL Always Construct warning at ball.v(280): variable "txt_final_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 280
Warning (10235): Verilog HDL Always Construct warning at ball.v(281): variable "txt_select_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 281
Warning (10235): Verilog HDL Always Construct warning at ball.v(282): variable "bg_cave_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/test/ball.v Line: 282
Warning (10240): Verilog HDL Always Construct warning at ball.v(230): inferring latch(es) for variable "c_print", which holds its previous value in one or more paths through the always construct File: W:/test/ball.v Line: 230
Warning (10030): Net "bg_cave_colour" at ball.v(166) has no driver or initial value, using a default initial value '0' File: W:/test/ball.v Line: 166
Warning (10030): Net "bg_1v1_colour" at ball.v(169) has no driver or initial value, using a default initial value '0' File: W:/test/ball.v Line: 169
Warning (10030): Net "bg_tracker_colour" at ball.v(170) has no driver or initial value, using a default initial value '0' File: W:/test/ball.v Line: 170
Warning (10030): Net "bg_drunk_colour" at ball.v(171) has no driver or initial value, using a default initial value '0' File: W:/test/ball.v Line: 171
Warning (10030): Net "bg_finalboss_colour" at ball.v(172) has no driver or initial value, using a default initial value '0' File: W:/test/ball.v Line: 172
Warning (10030): Net "txt_tracker_colour" at ball.v(189) has no driver or initial value, using a default initial value '0' File: W:/test/ball.v Line: 189
Warning (10030): Net "txt_drunk_colour" at ball.v(190) has no driver or initial value, using a default initial value '0' File: W:/test/ball.v Line: 190
Warning (10030): Net "txt_final_colour" at ball.v(192) has no driver or initial value, using a default initial value '0' File: W:/test/ball.v Line: 192
Warning (10030): Net "txt_select_colour" at ball.v(193) has no driver or initial value, using a default initial value '0' File: W:/test/ball.v Line: 193
Warning (10034): Output port "LEDR[9..5]" at ball.v(36) has no driver File: W:/test/ball.v Line: 36
Info (10041): Inferred latch for "c_print[0]" at ball.v(230) File: W:/test/ball.v Line: 230
Info (10041): Inferred latch for "c_print[1]" at ball.v(230) File: W:/test/ball.v Line: 230
Info (10041): Inferred latch for "c_print[2]" at ball.v(230) File: W:/test/ball.v Line: 230
Info (10041): Inferred latch for "c_print[3]" at ball.v(230) File: W:/test/ball.v Line: 230
Info (10041): Inferred latch for "c_print[4]" at ball.v(230) File: W:/test/ball.v Line: 230
Info (10041): Inferred latch for "c_print[5]" at ball.v(230) File: W:/test/ball.v Line: 230
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h1" File: W:/test/ball.v Line: 128
Info (12128): Elaborating entity "bgtest" for hierarchy "bgtest:bg1" File: W:/test/ball.v Line: 139
Info (12128): Elaborating entity "altsyncram" for hierarchy "bgtest:bg1|altsyncram:altsyncram_component" File: W:/test/roms/bg/bgtest.v Line: 81
Info (12130): Elaborated megafunction instantiation "bgtest:bg1|altsyncram:altsyncram_component" File: W:/test/roms/bg/bgtest.v Line: 81
Info (12133): Instantiated megafunction "bgtest:bg1|altsyncram:altsyncram_component" with the following parameter: File: W:/test/roms/bg/bgtest.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "main2bit.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_heg1.tdf
    Info (12023): Found entity 1: altsyncram_heg1 File: W:/test/db/altsyncram_heg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_heg1" for hierarchy "bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: W:/test/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated|decode_g2a:rden_decode" File: W:/test/db/altsyncram_heg1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: W:/test/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated|mux_5hb:mux2" File: W:/test/db/altsyncram_heg1.tdf Line: 40
Info (12128): Elaborating entity "mainchartest" for hierarchy "mainchartest:char1" File: W:/test/ball.v Line: 144
Info (12128): Elaborating entity "altsyncram" for hierarchy "mainchartest:char1|altsyncram:altsyncram_component" File: W:/test/roms/mainchar/mainchartest.v Line: 81
Info (12130): Elaborated megafunction instantiation "mainchartest:char1|altsyncram:altsyncram_component" File: W:/test/roms/mainchar/mainchartest.v Line: 81
Info (12133): Instantiated megafunction "mainchartest:char1|altsyncram:altsyncram_component" with the following parameter: File: W:/test/roms/mainchar/mainchartest.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "mainchar.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "18125"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ofg1.tdf
    Info (12023): Found entity 1: altsyncram_ofg1 File: W:/test/db/altsyncram_ofg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_ofg1" for hierarchy "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: W:/test/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|decode_01a:rden_decode" File: W:/test/db/altsyncram_ofg1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: W:/test/db/mux_lfb.tdf Line: 22
Info (12128): Elaborating entity "mux_lfb" for hierarchy "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|mux_lfb:mux2" File: W:/test/db/altsyncram_ofg1.tdf Line: 40
Info (12128): Elaborating entity "drunktest" for hierarchy "drunktest:char2" File: W:/test/ball.v Line: 149
Info (12128): Elaborating entity "altsyncram" for hierarchy "drunktest:char2|altsyncram:altsyncram_component" File: W:/test/roms/drunk/drunktest.v Line: 81
Info (12130): Elaborated megafunction instantiation "drunktest:char2|altsyncram:altsyncram_component" File: W:/test/roms/drunk/drunktest.v Line: 81
Info (12133): Instantiated megafunction "drunktest:char2|altsyncram:altsyncram_component" with the following parameter: File: W:/test/roms/drunk/drunktest.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "drunk.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "18125"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p6g1.tdf
    Info (12023): Found entity 1: altsyncram_p6g1 File: W:/test/db/altsyncram_p6g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_p6g1" for hierarchy "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "finaltest" for hierarchy "finaltest:char3" File: W:/test/ball.v Line: 154
Info (12128): Elaborating entity "altsyncram" for hierarchy "finaltest:char3|altsyncram:altsyncram_component" File: W:/test/roms/final/finaltest.v Line: 81
Info (12130): Elaborated megafunction instantiation "finaltest:char3|altsyncram:altsyncram_component" File: W:/test/roms/final/finaltest.v Line: 81
Info (12133): Instantiated megafunction "finaltest:char3|altsyncram:altsyncram_component" with the following parameter: File: W:/test/roms/final/finaltest.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "final.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "18125"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v5g1.tdf
    Info (12023): Found entity 1: altsyncram_v5g1 File: W:/test/db/altsyncram_v5g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_v5g1" for hierarchy "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "txtboxtest" for hierarchy "txtboxtest:txt1" File: W:/test/ball.v Line: 159
Info (12128): Elaborating entity "altsyncram" for hierarchy "txtboxtest:txt1|altsyncram:altsyncram_component" File: W:/test/roms/txtboxall/txtboxtest.v Line: 81
Info (12130): Elaborated megafunction instantiation "txtboxtest:txt1|altsyncram:altsyncram_component" File: W:/test/roms/txtboxall/txtboxtest.v Line: 81
Info (12133): Instantiated megafunction "txtboxtest:txt1|altsyncram:altsyncram_component" with the following parameter: File: W:/test/roms/txtboxall/txtboxtest.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "txtboxall.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "21700"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gkg1.tdf
    Info (12023): Found entity 1: altsyncram_gkg1 File: W:/test/db/altsyncram_gkg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_gkg1" for hierarchy "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bosses" for hierarchy "bosses:b0" File: W:/test/ball.v Line: 299
Warning (10230): Verilog HDL assignment warning at ball.v(2452): truncated value with size 32 to match size of target (8) File: W:/test/ball.v Line: 2452
Warning (10230): Verilog HDL assignment warning at ball.v(2453): truncated value with size 32 to match size of target (8) File: W:/test/ball.v Line: 2453
Warning (10230): Verilog HDL assignment warning at ball.v(2470): truncated value with size 32 to match size of target (8) File: W:/test/ball.v Line: 2470
Warning (10230): Verilog HDL assignment warning at ball.v(2471): truncated value with size 32 to match size of target (8) File: W:/test/ball.v Line: 2471
Warning (10230): Verilog HDL assignment warning at ball.v(2781): truncated value with size 32 to match size of target (8) File: W:/test/ball.v Line: 2781
Warning (10230): Verilog HDL assignment warning at ball.v(2783): truncated value with size 32 to match size of target (8) File: W:/test/ball.v Line: 2783
Warning (10230): Verilog HDL assignment warning at ball.v(2785): truncated value with size 32 to match size of target (8) File: W:/test/ball.v Line: 2785
Warning (10230): Verilog HDL assignment warning at ball.v(2799): truncated value with size 32 to match size of target (8) File: W:/test/ball.v Line: 2799
Warning (10230): Verilog HDL assignment warning at ball.v(2801): truncated value with size 32 to match size of target (8) File: W:/test/ball.v Line: 2801
Warning (10230): Verilog HDL assignment warning at ball.v(2803): truncated value with size 32 to match size of target (8) File: W:/test/ball.v Line: 2803
Warning (10230): Verilog HDL assignment warning at ball.v(2819): truncated value with size 32 to match size of target (8) File: W:/test/ball.v Line: 2819
Warning (10230): Verilog HDL assignment warning at ball.v(2833): truncated value with size 32 to match size of target (8) File: W:/test/ball.v Line: 2833
Info (12128): Elaborating entity "lfsr_counter" for hierarchy "bosses:b0|lfsr_counter:r0" File: W:/test/ball.v Line: 2121
Warning (10036): Verilog HDL or VHDL warning at ball.v(2862): object "lfsr_done" assigned a value but never read File: W:/test/ball.v Line: 2862
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: W:/test/ball.v Line: 341
Warning (10036): Verilog HDL or VHDL warning at ball.v(570): object "check" assigned a value but never read File: W:/test/ball.v Line: 570
Warning (10036): Verilog HDL or VHDL warning at ball.v(570): object "check_l" assigned a value but never read File: W:/test/ball.v Line: 570
Warning (10036): Verilog HDL or VHDL warning at ball.v(570): object "check_r" assigned a value but never read File: W:/test/ball.v Line: 570
Warning (10036): Verilog HDL or VHDL warning at ball.v(573): object "goTime_lp_r" assigned a value but never read File: W:/test/ball.v Line: 573
Warning (10036): Verilog HDL or VHDL warning at ball.v(584): object "toggle_ability" assigned a value but never read File: W:/test/ball.v Line: 584
Warning (10270): Verilog HDL Case Statement warning at ball.v(637): incomplete case statement has no default case item File: W:/test/ball.v Line: 637
Warning (10270): Verilog HDL Case Statement warning at ball.v(644): incomplete case statement has no default case item File: W:/test/ball.v Line: 644
Warning (10270): Verilog HDL Case Statement warning at ball.v(651): incomplete case statement has no default case item File: W:/test/ball.v Line: 651
Warning (10270): Verilog HDL Case Statement warning at ball.v(660): incomplete case statement has no default case item File: W:/test/ball.v Line: 660
Warning (10270): Verilog HDL Case Statement warning at ball.v(669): incomplete case statement has no default case item File: W:/test/ball.v Line: 669
Warning (10270): Verilog HDL Case Statement warning at ball.v(676): incomplete case statement has no default case item File: W:/test/ball.v Line: 676
Warning (10270): Verilog HDL Case Statement warning at ball.v(680): incomplete case statement has no default case item File: W:/test/ball.v Line: 680
Warning (10270): Verilog HDL Case Statement warning at ball.v(684): incomplete case statement has no default case item File: W:/test/ball.v Line: 684
Warning (10270): Verilog HDL Case Statement warning at ball.v(688): incomplete case statement has no default case item File: W:/test/ball.v Line: 688
Warning (10270): Verilog HDL Case Statement warning at ball.v(692): incomplete case statement has no default case item File: W:/test/ball.v Line: 692
Warning (10270): Verilog HDL Case Statement warning at ball.v(696): incomplete case statement has no default case item File: W:/test/ball.v Line: 696
Warning (10270): Verilog HDL Case Statement warning at ball.v(700): incomplete case statement has no default case item File: W:/test/ball.v Line: 700
Warning (10270): Verilog HDL Case Statement warning at ball.v(636): incomplete case statement has no default case item File: W:/test/ball.v Line: 636
Warning (10240): Verilog HDL Always Construct warning at ball.v(590): inferring latch(es) for variable "next_state_all", which holds its previous value in one or more paths through the always construct File: W:/test/ball.v Line: 590
Warning (10230): Verilog HDL assignment warning at ball.v(735): truncated value with size 32 to match size of target (24) File: W:/test/ball.v Line: 735
Warning (10230): Verilog HDL assignment warning at ball.v(762): truncated value with size 32 to match size of target (24) File: W:/test/ball.v Line: 762
Warning (10230): Verilog HDL assignment warning at ball.v(788): truncated value with size 32 to match size of target (24) File: W:/test/ball.v Line: 788
Warning (10230): Verilog HDL assignment warning at ball.v(817): truncated value with size 32 to match size of target (5) File: W:/test/ball.v Line: 817
Warning (10270): Verilog HDL Case Statement warning at ball.v(859): incomplete case statement has no default case item File: W:/test/ball.v Line: 859
Info (10264): Verilog HDL Case Statement information at ball.v(859): all case item expressions in this case statement are onehot File: W:/test/ball.v Line: 859
Warning (10230): Verilog HDL assignment warning at ball.v(1039): truncated value with size 32 to match size of target (4) File: W:/test/ball.v Line: 1039
Warning (10230): Verilog HDL assignment warning at ball.v(1043): truncated value with size 32 to match size of target (4) File: W:/test/ball.v Line: 1043
Warning (10230): Verilog HDL assignment warning at ball.v(1198): truncated value with size 32 to match size of target (8) File: W:/test/ball.v Line: 1198
Warning (10230): Verilog HDL assignment warning at ball.v(1243): truncated value with size 32 to match size of target (4) File: W:/test/ball.v Line: 1243
Warning (10230): Verilog HDL assignment warning at ball.v(1317): truncated value with size 32 to match size of target (4) File: W:/test/ball.v Line: 1317
Warning (10230): Verilog HDL assignment warning at ball.v(1323): truncated value with size 32 to match size of target (4) File: W:/test/ball.v Line: 1323
Warning (10230): Verilog HDL assignment warning at ball.v(1413): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1413
Warning (10230): Verilog HDL assignment warning at ball.v(1416): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1416
Warning (10230): Verilog HDL assignment warning at ball.v(1419): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1419
Warning (10230): Verilog HDL assignment warning at ball.v(1428): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1428
Warning (10230): Verilog HDL assignment warning at ball.v(1431): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1431
Warning (10230): Verilog HDL assignment warning at ball.v(1434): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1434
Warning (10230): Verilog HDL assignment warning at ball.v(1443): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1443
Warning (10230): Verilog HDL assignment warning at ball.v(1449): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1449
Warning (10230): Verilog HDL assignment warning at ball.v(1454): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1454
Warning (10230): Verilog HDL assignment warning at ball.v(1457): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1457
Warning (10230): Verilog HDL assignment warning at ball.v(1459): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1459
Warning (10230): Verilog HDL assignment warning at ball.v(1462): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1462
Warning (10230): Verilog HDL assignment warning at ball.v(1471): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1471
Warning (10230): Verilog HDL assignment warning at ball.v(1477): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1477
Warning (10230): Verilog HDL assignment warning at ball.v(1482): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1482
Warning (10230): Verilog HDL assignment warning at ball.v(1485): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1485
Warning (10230): Verilog HDL assignment warning at ball.v(1487): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1487
Warning (10230): Verilog HDL assignment warning at ball.v(1490): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1490
Warning (10230): Verilog HDL assignment warning at ball.v(1497): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1497
Warning (10230): Verilog HDL assignment warning at ball.v(1502): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1502
Warning (10230): Verilog HDL assignment warning at ball.v(1507): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1507
Warning (10230): Verilog HDL assignment warning at ball.v(1510): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1510
Warning (10230): Verilog HDL assignment warning at ball.v(1519): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1519
Warning (10230): Verilog HDL assignment warning at ball.v(1528): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1528
Warning (10230): Verilog HDL assignment warning at ball.v(1537): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1537
Warning (10230): Verilog HDL assignment warning at ball.v(1546): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1546
Warning (10230): Verilog HDL assignment warning at ball.v(1555): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1555
Warning (10230): Verilog HDL assignment warning at ball.v(1563): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1563
Warning (10230): Verilog HDL assignment warning at ball.v(1570): truncated value with size 32 to match size of target (3) File: W:/test/ball.v Line: 1570
Warning (10230): Verilog HDL assignment warning at ball.v(1604): truncated value with size 32 to match size of target (4) File: W:/test/ball.v Line: 1604
Warning (10034): Output port "c_spl" at ball.v(436) has no driver File: W:/test/ball.v Line: 436
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_CHOOSE" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.GAME_USER_WAIT" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_TXTBOX" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_CHAR" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_X" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_SCENARIO" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_X" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_FIRE" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_M" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_C" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_D" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_DRAWBG" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_GAMEOVER" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_PAUSE" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_SCORE" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_DELETE" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_C" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_M" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_X" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_D" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_C" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_M" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_X" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_D" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_WAIT" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.B_CYCLE_C" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.B_CYCLE_M" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.B_CYCLE_X" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.B_CYCLE_D" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_START_WAIT" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_START" at ball.v(590) File: W:/test/ball.v Line: 590
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_MAIN" at ball.v(590) File: W:/test/ball.v Line: 590
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: W:/test/ball.v Line: 385
Warning (10230): Verilog HDL assignment warning at ball.v(1701): truncated value with size 5 to match size of target (3) File: W:/test/ball.v Line: 1701
Warning (10230): Verilog HDL assignment warning at ball.v(1702): truncated value with size 5 to match size of target (3) File: W:/test/ball.v Line: 1702
Warning (10230): Verilog HDL assignment warning at ball.v(1703): truncated value with size 5 to match size of target (3) File: W:/test/ball.v Line: 1703
Warning (10230): Verilog HDL assignment warning at ball.v(1704): truncated value with size 5 to match size of target (3) File: W:/test/ball.v Line: 1704
Warning (10230): Verilog HDL assignment warning at ball.v(1705): truncated value with size 5 to match size of target (3) File: W:/test/ball.v Line: 1705
Warning (10230): Verilog HDL assignment warning at ball.v(1756): truncated value with size 3 to match size of target (2) File: W:/test/ball.v Line: 1756
Warning (10230): Verilog HDL assignment warning at ball.v(1772): truncated value with size 5 to match size of target (2) File: W:/test/ball.v Line: 1772
Warning (10230): Verilog HDL assignment warning at ball.v(1773): truncated value with size 5 to match size of target (2) File: W:/test/ball.v Line: 1773
Warning (10230): Verilog HDL assignment warning at ball.v(1774): truncated value with size 5 to match size of target (2) File: W:/test/ball.v Line: 1774
Warning (10230): Verilog HDL assignment warning at ball.v(1792): truncated value with size 5 to match size of target (2) File: W:/test/ball.v Line: 1792
Warning (10230): Verilog HDL assignment warning at ball.v(1793): truncated value with size 5 to match size of target (2) File: W:/test/ball.v Line: 1793
Warning (10230): Verilog HDL assignment warning at ball.v(1794): truncated value with size 5 to match size of target (2) File: W:/test/ball.v Line: 1794
Warning (10230): Verilog HDL assignment warning at ball.v(1795): truncated value with size 5 to match size of target (2) File: W:/test/ball.v Line: 1795
Warning (10230): Verilog HDL assignment warning at ball.v(1796): truncated value with size 5 to match size of target (2) File: W:/test/ball.v Line: 1796
Warning (10230): Verilog HDL assignment warning at ball.v(1797): truncated value with size 5 to match size of target (2) File: W:/test/ball.v Line: 1797
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: W:/test/ball.v Line: 402
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: W:/test/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/test/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/test/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: W:/test/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "main2bit.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bgm1.tdf
    Info (12023): Found entity 1: altsyncram_bgm1 File: W:/test/db/altsyncram_bgm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_bgm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: W:/test/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|decode_nma:decode2" File: W:/test/db/altsyncram_bgm1.tdf Line: 46
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: W:/test/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/test/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/test/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: W:/test/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: W:/test/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: W:/test/vga_adapter/vga_adapter.v Line: 262
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a0" File: W:/test/db/altsyncram_gkg1.tdf Line: 41
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a1" File: W:/test/db/altsyncram_gkg1.tdf Line: 62
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a2" File: W:/test/db/altsyncram_gkg1.tdf Line: 83
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a3" File: W:/test/db/altsyncram_gkg1.tdf Line: 104
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a4" File: W:/test/db/altsyncram_gkg1.tdf Line: 125
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a5" File: W:/test/db/altsyncram_gkg1.tdf Line: 146
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a6" File: W:/test/db/altsyncram_gkg1.tdf Line: 167
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a7" File: W:/test/db/altsyncram_gkg1.tdf Line: 188
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a8" File: W:/test/db/altsyncram_gkg1.tdf Line: 209
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a9" File: W:/test/db/altsyncram_gkg1.tdf Line: 230
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a10" File: W:/test/db/altsyncram_gkg1.tdf Line: 251
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a11" File: W:/test/db/altsyncram_gkg1.tdf Line: 272
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a12" File: W:/test/db/altsyncram_gkg1.tdf Line: 293
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a13" File: W:/test/db/altsyncram_gkg1.tdf Line: 314
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a14" File: W:/test/db/altsyncram_gkg1.tdf Line: 335
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a15" File: W:/test/db/altsyncram_gkg1.tdf Line: 356
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a16" File: W:/test/db/altsyncram_gkg1.tdf Line: 377
        Warning (14320): Synthesized away node "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a17" File: W:/test/db/altsyncram_gkg1.tdf Line: 398
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a0" File: W:/test/db/altsyncram_v5g1.tdf Line: 41
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a1" File: W:/test/db/altsyncram_v5g1.tdf Line: 62
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a2" File: W:/test/db/altsyncram_v5g1.tdf Line: 83
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a3" File: W:/test/db/altsyncram_v5g1.tdf Line: 104
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a4" File: W:/test/db/altsyncram_v5g1.tdf Line: 125
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a5" File: W:/test/db/altsyncram_v5g1.tdf Line: 146
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a6" File: W:/test/db/altsyncram_v5g1.tdf Line: 167
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a7" File: W:/test/db/altsyncram_v5g1.tdf Line: 188
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a8" File: W:/test/db/altsyncram_v5g1.tdf Line: 209
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a9" File: W:/test/db/altsyncram_v5g1.tdf Line: 230
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a10" File: W:/test/db/altsyncram_v5g1.tdf Line: 251
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a11" File: W:/test/db/altsyncram_v5g1.tdf Line: 272
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a12" File: W:/test/db/altsyncram_v5g1.tdf Line: 293
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a13" File: W:/test/db/altsyncram_v5g1.tdf Line: 314
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a14" File: W:/test/db/altsyncram_v5g1.tdf Line: 335
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a15" File: W:/test/db/altsyncram_v5g1.tdf Line: 356
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a16" File: W:/test/db/altsyncram_v5g1.tdf Line: 377
        Warning (14320): Synthesized away node "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a17" File: W:/test/db/altsyncram_v5g1.tdf Line: 398
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a0" File: W:/test/db/altsyncram_p6g1.tdf Line: 41
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a1" File: W:/test/db/altsyncram_p6g1.tdf Line: 62
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a2" File: W:/test/db/altsyncram_p6g1.tdf Line: 83
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a3" File: W:/test/db/altsyncram_p6g1.tdf Line: 104
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a4" File: W:/test/db/altsyncram_p6g1.tdf Line: 125
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a5" File: W:/test/db/altsyncram_p6g1.tdf Line: 146
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a6" File: W:/test/db/altsyncram_p6g1.tdf Line: 167
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a7" File: W:/test/db/altsyncram_p6g1.tdf Line: 188
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a8" File: W:/test/db/altsyncram_p6g1.tdf Line: 209
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a9" File: W:/test/db/altsyncram_p6g1.tdf Line: 230
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a10" File: W:/test/db/altsyncram_p6g1.tdf Line: 251
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a11" File: W:/test/db/altsyncram_p6g1.tdf Line: 272
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a12" File: W:/test/db/altsyncram_p6g1.tdf Line: 293
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a13" File: W:/test/db/altsyncram_p6g1.tdf Line: 314
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a14" File: W:/test/db/altsyncram_p6g1.tdf Line: 335
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a15" File: W:/test/db/altsyncram_p6g1.tdf Line: 356
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a16" File: W:/test/db/altsyncram_p6g1.tdf Line: 377
        Warning (14320): Synthesized away node "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a17" File: W:/test/db/altsyncram_p6g1.tdf Line: 398
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a0" File: W:/test/db/altsyncram_ofg1.tdf Line: 41
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a1" File: W:/test/db/altsyncram_ofg1.tdf Line: 62
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a2" File: W:/test/db/altsyncram_ofg1.tdf Line: 83
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a3" File: W:/test/db/altsyncram_ofg1.tdf Line: 104
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a4" File: W:/test/db/altsyncram_ofg1.tdf Line: 125
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a5" File: W:/test/db/altsyncram_ofg1.tdf Line: 146
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a6" File: W:/test/db/altsyncram_ofg1.tdf Line: 167
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a7" File: W:/test/db/altsyncram_ofg1.tdf Line: 188
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a8" File: W:/test/db/altsyncram_ofg1.tdf Line: 209
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a9" File: W:/test/db/altsyncram_ofg1.tdf Line: 230
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a10" File: W:/test/db/altsyncram_ofg1.tdf Line: 251
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a11" File: W:/test/db/altsyncram_ofg1.tdf Line: 272
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a12" File: W:/test/db/altsyncram_ofg1.tdf Line: 293
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a13" File: W:/test/db/altsyncram_ofg1.tdf Line: 314
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a14" File: W:/test/db/altsyncram_ofg1.tdf Line: 335
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a15" File: W:/test/db/altsyncram_ofg1.tdf Line: 356
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a16" File: W:/test/db/altsyncram_ofg1.tdf Line: 377
        Warning (14320): Synthesized away node "mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a17" File: W:/test/db/altsyncram_ofg1.tdf Line: 398
Warning (14026): LATCH primitive "c_print[4]" is permanently enabled File: W:/test/ball.v Line: 230
Warning (14026): LATCH primitive "c_print[5]" is permanently enabled File: W:/test/ball.v Line: 230
Warning (14026): LATCH primitive "c_print[2]" is permanently enabled File: W:/test/ball.v Line: 230
Warning (14026): LATCH primitive "c_print[3]" is permanently enabled File: W:/test/ball.v Line: 230
Warning (14026): LATCH primitive "c_print[0]" is permanently enabled File: W:/test/ball.v Line: 230
Warning (14026): LATCH primitive "c_print[1]" is permanently enabled File: W:/test/ball.v Line: 230
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod0" File: W:/test/ball.v Line: 2449
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod2" File: W:/test/ball.v Line: 2687
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod3" File: W:/test/ball.v Line: 2770
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod5" File: W:/test/ball.v Line: 2785
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod4" File: W:/test/ball.v Line: 2783
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod7" File: W:/test/ball.v Line: 2803
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod6" File: W:/test/ball.v Line: 2801
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod1" File: W:/test/ball.v Line: 2453
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod0" File: W:/test/ball.v Line: 2449
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod0" with the following parameter: File: W:/test/ball.v Line: 2449
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: W:/test/db/lpm_divide_82m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: W:/test/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: W:/test/db/alt_u_div_sse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod2" File: W:/test/ball.v Line: 2687
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod2" with the following parameter: File: W:/test/ball.v Line: 2687
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod3" File: W:/test/ball.v Line: 2770
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod3" with the following parameter: File: W:/test/ball.v Line: 2770
    Info (12134): Parameter "LPM_WIDTHN" = "3"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_22m.tdf
    Info (12023): Found entity 1: lpm_divide_22m File: W:/test/db/lpm_divide_22m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5kh File: W:/test/db/sign_div_unsign_5kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf
    Info (12023): Found entity 1: alt_u_div_gse File: W:/test/db/alt_u_div_gse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod5" File: W:/test/ball.v Line: 2785
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod5" with the following parameter: File: W:/test/ball.v Line: 2785
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: W:/test/db/lpm_divide_62m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: W:/test/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: W:/test/db/alt_u_div_ose.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod4" File: W:/test/ball.v Line: 2783
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod4" with the following parameter: File: W:/test/ball.v Line: 2783
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod7" File: W:/test/ball.v Line: 2803
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod7" with the following parameter: File: W:/test/ball.v Line: 2803
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m File: W:/test/db/lpm_divide_j3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: W:/test/db/sign_div_unsign_mlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: W:/test/db/alt_u_div_ive.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod6" File: W:/test/ball.v Line: 2801
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod6" with the following parameter: File: W:/test/ball.v Line: 2801
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf
    Info (12023): Found entity 1: lpm_divide_l3m File: W:/test/db/lpm_divide_l3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: W:/test/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: W:/test/db/alt_u_div_mve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod1" File: W:/test/ball.v Line: 2453
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod1" with the following parameter: File: W:/test/ball.v Line: 2453
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf
    Info (12023): Found entity 1: lpm_divide_92m File: W:/test/db/lpm_divide_92m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: W:/test/db/sign_div_unsign_ckh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf
    Info (12023): Found entity 1: alt_u_div_use File: W:/test/db/alt_u_div_use.tdf Line: 22
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch control:c0|next_state_all.PONG_CYCLE_START_9367 has unsafe behavior File: W:/test/ball.v Line: 590
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state_all.GAME_CYCLE_X File: W:/test/ball.v Line: 566
Warning (13012): Latch control:c0|next_state_all.GAME_USER_WAIT_8322 has unsafe behavior File: W:/test/ball.v Line: 590
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/test/ball.v Line: 961
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_MAIN_9403 has unsafe behavior File: W:/test/ball.v Line: 590
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[0] File: W:/test/ball.v Line: 961
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_SCENARIO_8471 has unsafe behavior File: W:/test/ball.v Line: 590
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/test/ball.v Line: 961
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_CHOOSE_8283 has unsafe behavior File: W:/test/ball.v Line: 590
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[0] File: W:/test/ball.v Line: 961
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_DRAWBG_8693 has unsafe behavior File: W:/test/ball.v Line: 590
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state_all.GAME_CYCLE_X File: W:/test/ball.v Line: 566
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_CHAR_8400 has unsafe behavior File: W:/test/ball.v Line: 590
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/test/ball.v Line: 961
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_TXTBOX_8362 has unsafe behavior File: W:/test/ball.v Line: 590
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/test/ball.v Line: 961
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: W:/test/ball.v Line: 37
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: W:/test/ball.v Line: 36
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: W:/test/ball.v Line: 36
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: W:/test/ball.v Line: 36
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: W:/test/ball.v Line: 36
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: W:/test/ball.v Line: 36
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: W:/test/ball.v Line: 44
Info (286030): Timing-Driven Synthesis is running
Info (17049): 41 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/test/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]" File: W:/test/ball.v Line: 35
    Warning (15610): No output dependent on input pin "SW[3]" File: W:/test/ball.v Line: 35
    Warning (15610): No output dependent on input pin "SW[4]" File: W:/test/ball.v Line: 35
    Warning (15610): No output dependent on input pin "SW[5]" File: W:/test/ball.v Line: 35
    Warning (15610): No output dependent on input pin "KEY[4]" File: W:/test/ball.v Line: 34
    Warning (15610): No output dependent on input pin "KEY[5]" File: W:/test/ball.v Line: 34
    Warning (15610): No output dependent on input pin "KEY[6]" File: W:/test/ball.v Line: 34
    Warning (15610): No output dependent on input pin "KEY[7]" File: W:/test/ball.v Line: 34
    Warning (15610): No output dependent on input pin "KEY[8]" File: W:/test/ball.v Line: 34
Info (21057): Implemented 2907 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 2685 logic cells
    Info (21064): Implemented 120 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 303 warnings
    Info: Peak virtual memory: 814 megabytes
    Info: Processing ended: Sun Nov 25 18:34:17 2018
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:02:02


