# Copyright 2019 Google LLC
#
# This source code is licensed under the BSD-style license found in the
# LICENSE file in the root directory of this source tree.

# ARM NEON
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_lut64_p2_div_u4
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_lut64_p2_div_u8
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_lut64_p2_div_u12
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_lut64_p2_div_u16
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_lut64_p2_div_u20
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_lut64_p2_div_u24
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_lut2048_p1_div_u4
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_lut2048_p1_div_u8
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_lut2048_p1_div_u12
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_lut2048_p1_div_u16
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_lut2048_p1_div_u20
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_lut2048_p1_div_u24
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_p5_div_u4
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_p5_div_u8
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_p5_div_u12
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_p5_div_u16
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_p5_div_u20
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__aarch64_neonfma_rr1_p5_div_u24
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_lut64_p2_nr2recps_u4
  init: xnn_init_f32_sigmoid_neon_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_lut64_p2_nr2recps_u8
  init: xnn_init_f32_sigmoid_neon_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_lut64_p2_nr2recps_u12
  init: xnn_init_f32_sigmoid_neon_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_lut64_p2_nr2recps_u16
  init: xnn_init_f32_sigmoid_neon_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_lut64_p2_nr2recps_u20
  init: xnn_init_f32_sigmoid_neon_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_lut64_p2_nr2recps_u24
  init: xnn_init_f32_sigmoid_neon_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_lut2048_p1_nr2recps_u4
  init: xnn_init_f32_sigmoid_neon_rr2_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_lut2048_p1_nr2recps_u8
  init: xnn_init_f32_sigmoid_neon_rr2_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_lut2048_p1_nr2recps_u12
  init: xnn_init_f32_sigmoid_neon_rr2_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_lut2048_p1_nr2recps_u16
  init: xnn_init_f32_sigmoid_neon_rr2_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_lut2048_p1_nr2recps_u20
  init: xnn_init_f32_sigmoid_neon_rr2_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_lut2048_p1_nr2recps_u24
  init: xnn_init_f32_sigmoid_neon_rr2_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_p5_nr2recps_u4
  init: xnn_init_f32_sigmoid_neon_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_p5_nr2recps_u8
  init: xnn_init_f32_sigmoid_neon_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_p5_nr2recps_u12
  init: xnn_init_f32_sigmoid_neon_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_p5_nr2recps_u16
  init: xnn_init_f32_sigmoid_neon_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_p5_nr2recps_u20
  init: xnn_init_f32_sigmoid_neon_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__neon_rr2_p5_nr2recps_u24
  init: xnn_init_f32_sigmoid_neon_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr1recps1fma_u4
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr1recps1fma_u8
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr1recps1fma_u12
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr1recps1fma_u16
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr1recps1fma_u20
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr1recps1fma_u24
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr2fma_u4
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr2fma_u8
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr2fma_u12
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr2fma_u16
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr2fma_u20
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr2fma_u24
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr2recps_u4
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr2recps_u8
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr2recps_u12
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr2recps_u16
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr2recps_u20
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut64_p2_nr2recps_u24
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr1recps1fma_u4
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr1recps1fma_u8
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr1recps1fma_u12
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr1recps1fma_u16
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr1recps1fma_u20
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr1recps1fma_u24
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr2fma_u4
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr2fma_u8
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr2fma_u12
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr2fma_u16
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr2fma_u20
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr2fma_u24
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr2recps_u4
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr2recps_u8
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr2recps_u12
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr2recps_u16
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr2recps_u20
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_lut2048_p1_nr2recps_u24
  init: xnn_init_f32_sigmoid_neonfma_rr1_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr1recps1fma_u4
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr1recps1fma_u8
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr1recps1fma_u12
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr1recps1fma_u16
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr1recps1fma_u20
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr1recps1fma_u24
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr2fma_u4
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr2fma_u8
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr2fma_u12
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr2fma_u16
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr2fma_u20
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr2fma_u24
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr2recps_u4
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr2recps_u8
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr2recps_u12
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr2recps_u16
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr2recps_u20
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__neonfma_rr1_p5_nr2recps_u24
  init: xnn_init_f32_sigmoid_neonfma_rr1_p5_params
# x86 SSE
- name: xnn_f32_vsigmoid_ukernel__sse2_rr2_lut64_p2_div_u4
  init: xnn_init_f32_sigmoid_sse2_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__sse2_rr2_lut64_p2_div_u8
  init: xnn_init_f32_sigmoid_sse2_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__sse2_rr2_lut64_p2_div_u12
  init: xnn_init_f32_sigmoid_sse2_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__sse2_rr2_lut64_p2_div_u16
  init: xnn_init_f32_sigmoid_sse2_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__sse2_rr2_lut64_p2_div_u20
  init: xnn_init_f32_sigmoid_sse2_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__sse2_rr2_lut64_p2_div_u24
  init: xnn_init_f32_sigmoid_sse2_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__sse2_rr2_p5_div_u4
  init: xnn_init_f32_sigmoid_sse2_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__sse2_rr2_p5_div_u8
  init: xnn_init_f32_sigmoid_sse2_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__sse2_rr2_p5_div_u12
  init: xnn_init_f32_sigmoid_sse2_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__sse2_rr2_p5_div_u16
  init: xnn_init_f32_sigmoid_sse2_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__sse2_rr2_p5_div_u20
  init: xnn_init_f32_sigmoid_sse2_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__sse2_rr2_p5_div_u24
  init: xnn_init_f32_sigmoid_sse2_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__sse41_rr2_lut64_p2_div_u4
  init: xnn_init_f32_sigmoid_sse2_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__sse41_rr2_lut64_p2_div_u8
  init: xnn_init_f32_sigmoid_sse2_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__sse41_rr2_lut64_p2_div_u12
  init: xnn_init_f32_sigmoid_sse2_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__sse41_rr2_lut64_p2_div_u16
  init: xnn_init_f32_sigmoid_sse2_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__sse41_rr2_lut64_p2_div_u20
  init: xnn_init_f32_sigmoid_sse2_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__sse41_rr2_lut64_p2_div_u24
  init: xnn_init_f32_sigmoid_sse2_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__sse41_rr2_p5_div_u4
  init: xnn_init_f32_sigmoid_sse2_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__sse41_rr2_p5_div_u8
  init: xnn_init_f32_sigmoid_sse2_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__sse41_rr2_p5_div_u12
  init: xnn_init_f32_sigmoid_sse2_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__sse41_rr2_p5_div_u16
  init: xnn_init_f32_sigmoid_sse2_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__sse41_rr2_p5_div_u20
  init: xnn_init_f32_sigmoid_sse2_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__sse41_rr2_p5_div_u24
  init: xnn_init_f32_sigmoid_sse2_rr2_p5_params
# x86 AVX
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_div_u8
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_div_u16
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_div_u24
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_div_u32
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_div_u40
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_div_u48
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_div_u56
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_div_u64
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_div_u72
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_div_u80
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_nr2_u8
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_nr2_u16
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_nr2_u24
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_nr2_u32
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_nr2_u40
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_nr2_u48
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_nr2_u56
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_nr2_u64
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_nr2_u72
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx_rr2_p5_nr2_u80
  init: xnn_init_f32_sigmoid_avx_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_div_u8
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_div_u16
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_div_u24
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_div_u32
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_div_u40
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_div_u48
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_div_u56
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_div_u64
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_div_u72
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_div_u80
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr1fma_u8
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr1fma_u16
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr1fma_u24
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr1fma_u32
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr1fma_u40
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr1fma_u48
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr1fma_u56
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr1fma_u64
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr1fma_u72
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr1fma_u80
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr2fma_u8
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr2fma_u16
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr2fma_u24
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr2fma_u32
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr2fma_u40
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr2fma_u48
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr2fma_u56
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr2fma_u64
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr2fma_u72
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx2_rr1_p5_nr2fma_u80
  init: xnn_init_f32_sigmoid_avx2_rr1_p5_params
# x86 AVX512
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_div_u16
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_div_u32
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_div_u48
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_div_u64
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_div_u80
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_div_u96
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_div_u112
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_div_u128
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_nr1fma_u16
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_nr1fma_u32
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_nr1fma_u48
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_nr1fma_u64
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_nr1fma_u80
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_nr1fma_u96
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_nr1fma_u112
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_lut16_p3_perm_scalef_nr1fma_u128
  init: xnn_init_f32_sigmoid_avx512_rr1_lut16_p3_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_div_u16
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_div_u32
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_div_u48
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_div_u64
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_div_u80
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_div_u96
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_div_u112
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_div_u128
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_nr1fma_u16
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_nr1fma_u32
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_nr1fma_u48
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_nr1fma_u64
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_nr1fma_u80
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_nr1fma_u96
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_nr1fma_u112
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr1_p5_scalef_nr1fma_u128
  init: xnn_init_f32_sigmoid_avx512_rr1_p5_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_div_u16
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_div_u32
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_div_u48
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_div_u64
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_div_u80
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_div_u96
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_div_u112
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_div_u128
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_nr1fma_u16
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_nr1fma_u32
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_nr1fma_u48
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_nr1fma_u64
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_nr1fma_u80
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_nr1fma_u96
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_nr1fma_u112
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
- name: xnn_f32_vsigmoid_ukernel__avx512f_rr2_lut32_p2_perm2_scalef_nr1fma_u128
  init: xnn_init_f32_sigmoid_avx512_rr2_lut32_p2_params
# WAsm SIMD
- name: xnn_f32_vsigmoid_ukernel__wasmsimd_rr2_lut64_p2_div_u4
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmsimd_rr2_lut64_p2_div_u8
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmsimd_rr2_lut64_p2_div_u12
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmsimd_rr2_lut64_p2_div_u16
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmsimd_rr2_lut64_p2_div_u20
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmsimd_rr2_lut64_p2_div_u24
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmsimd_rr2_p5_div_u4
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmsimd_rr2_p5_div_u8
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmsimd_rr2_p5_div_u12
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmsimd_rr2_p5_div_u16
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmsimd_rr2_p5_div_u20
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmsimd_rr2_p5_div_u24
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
# WAsm Relaxed SIMD
- name: xnn_f32_vsigmoid_ukernel__wasmblendvps_fma_rr2_p5_div_u4
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmblendvps_fma_rr2_p5_div_u8
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmblendvps_fma_rr2_p5_div_u12
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmblendvps_fma_rr2_p5_div_u16
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmblendvps_fma_rr2_p5_div_u20
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmblendvps_fma_rr2_p5_div_u24
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmblendvps_rr2_p5_div_u4
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmblendvps_rr2_p5_div_u8
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmblendvps_rr2_p5_div_u12
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmblendvps_rr2_p5_div_u16
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmblendvps_rr2_p5_div_u20
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmblendvps_rr2_p5_div_u24
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_fma_rr2_lut64_p2_div_u4
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_fma_rr2_lut64_p2_div_u8
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_fma_rr2_lut64_p2_div_u12
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_fma_rr2_lut64_p2_div_u16
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_fma_rr2_lut64_p2_div_u20
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_fma_rr2_lut64_p2_div_u24
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_fma_rr2_p5_div_u4
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_fma_rr2_p5_div_u8
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_fma_rr2_p5_div_u12
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_fma_rr2_p5_div_u16
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_fma_rr2_p5_div_u20
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_fma_rr2_p5_div_u24
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_rr2_lut64_p2_div_u4
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_rr2_lut64_p2_div_u8
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_rr2_lut64_p2_div_u12
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_rr2_lut64_p2_div_u16
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_rr2_lut64_p2_div_u20
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_rr2_lut64_p2_div_u24
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_rr2_p5_div_u4
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_rr2_p5_div_u8
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_rr2_p5_div_u12
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_rr2_p5_div_u16
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_rr2_p5_div_u20
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__wasmrelaxedsimd_rr2_p5_div_u24
  init: xnn_init_f32_sigmoid_wasmsimd_rr2_p5_params
# Scalar
- name: xnn_f32_vsigmoid_ukernel__scalar_rr2_lut64_p2_div_u1
  init: xnn_init_f32_sigmoid_scalar_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__scalar_rr2_lut64_p2_div_u2
  init: xnn_init_f32_sigmoid_scalar_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__scalar_rr2_lut64_p2_div_u4
  init: xnn_init_f32_sigmoid_scalar_rr2_lut64_p2_params
- name: xnn_f32_vsigmoid_ukernel__scalar_rr2_lut2048_p1_div_u1
  init: xnn_init_f32_sigmoid_scalar_rr2_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__scalar_rr2_lut2048_p1_div_u2
  init: xnn_init_f32_sigmoid_scalar_rr2_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__scalar_rr2_lut2048_p1_div_u4
  init: xnn_init_f32_sigmoid_scalar_rr2_lut2048_p1_params
- name: xnn_f32_vsigmoid_ukernel__scalar_rr2_p5_div_u1
  init: xnn_init_f32_sigmoid_scalar_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__scalar_rr2_p5_div_u2
  init: xnn_init_f32_sigmoid_scalar_rr2_p5_params
- name: xnn_f32_vsigmoid_ukernel__scalar_rr2_p5_div_u4
  init: xnn_init_f32_sigmoid_scalar_rr2_p5_params
