<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWrkspcCustomData" version="4">
<CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997 type_name="CyDesigner.Common.Base.CyCustomData" version="2">
<userData>
<dataGuid v="1b906a0f-a7b6-4e4d-a428-82f98b53cb35">
<CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35 type_name="CyDesigner.Common.ProjMgmt.GUI.CyExplorerWindow+CyExplorerWindowState" version="3" SelectedTab="Source">
<TreeKeys>
<v>Source</v>
<v>Components</v>
<v>Output</v>
</TreeKeys>
<TreeStates>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="Master">
<ExpandedNodeIds>
<v>Master</v>
<v>Master\Master</v>
<v>Master\Master\TopDesign</v>
<v>Master\Master\Master.cydwr</v>
<v>Master\Master\Master.cydwr\Pins</v>
<v>Master\Master\Master.cydwr\Analog</v>
<v>Master\Master\Master.cydwr\DMA</v>
<v>Master\Master\Master.cydwr\Clocks</v>
<v>Master\Master\Master.cydwr\Interrupts</v>
<v>Master\Master\Master.cydwr\System</v>
<v>Master\Master\Master.cydwr\Directives</v>
<v>Master\Master\CM0p (Core 0)</v>
<v>Master\Master\CM0p (Core 0)\ARM GCC Generic</v>
<v>Master\Master\CM0p (Core 0)\ARM GCC Generic\cy8c6xx7_cm0plus.ld</v>
<v>Master\Master\CM0p (Core 0)\ARM IAR Generic</v>
<v>Master\Master\CM0p (Core 0)\ARM IAR Generic\cy8c6xx7_cm0plus.icf</v>
<v>Master\Master\CM0p (Core 0)\ARM MDK Generic</v>
<v>Master\Master\CM0p (Core 0)\ARM MDK Generic\cy8c6xx7_cm0plus.scat</v>
<v>Master\Master\CM0p (Core 0)\Header Files</v>
<v>Master\Master\CM0p (Core 0)\Source Files</v>
<v>Master\Master\CM0p (Core 0)\Source Files\ARM GCC Generic</v>
<v>Master\Master\CM0p (Core 0)\Source Files\ARM GCC Generic\startup_psoc6_01_cm0plus.S</v>
<v>Master\Master\CM0p (Core 0)\Source Files\ARM IAR Generic</v>
<v>Master\Master\CM0p (Core 0)\Source Files\ARM IAR Generic\startup_psoc6_01_cm0plus.s</v>
<v>Master\Master\CM0p (Core 0)\Source Files\ARM MDK Generic</v>
<v>Master\Master\CM0p (Core 0)\Source Files\ARM MDK Generic\startup_psoc6_01_cm0plus.s</v>
<v>Master\Master\CM0p (Core 0)\Source Files\main_cm0p.c</v>
<v>Master\Master\CM0p (Core 0)\Source Files\system_psoc6_cm0plus.c</v>
<v>Master\Master\CM4 (Core 1)</v>
<v>Master\Master\CM4 (Core 1)\ARM GCC Generic</v>
<v>Master\Master\CM4 (Core 1)\ARM GCC Generic\cy8c6xx7_cm4_dual.ld</v>
<v>Master\Master\CM4 (Core 1)\ARM IAR Generic</v>
<v>Master\Master\CM4 (Core 1)\ARM IAR Generic\cy8c6xx7_cm4_dual.icf</v>
<v>Master\Master\CM4 (Core 1)\ARM MDK Generic</v>
<v>Master\Master\CM4 (Core 1)\ARM MDK Generic\cy8c6xx7_cm4_dual.scat</v>
<v>Master\Master\CM4 (Core 1)\Header Files</v>
<v>Master\Master\CM4 (Core 1)\Header Files\IMU.h</v>
<v>Master\Master\CM4 (Core 1)\Header Files\PPG.h</v>
<v>Master\Master\CM4 (Core 1)\Header Files\uartio.h</v>
<v>Master\Master\CM4 (Core 1)\Source Files</v>
<v>Master\Master\CM4 (Core 1)\Source Files\ARM GCC Generic</v>
<v>Master\Master\CM4 (Core 1)\Source Files\ARM GCC Generic\startup_psoc6_01_cm4.S</v>
<v>Master\Master\CM4 (Core 1)\Source Files\ARM IAR Generic</v>
<v>Master\Master\CM4 (Core 1)\Source Files\ARM IAR Generic\startup_psoc6_01_cm4.s</v>
<v>Master\Master\CM4 (Core 1)\Source Files\ARM MDK Generic</v>
<v>Master\Master\CM4 (Core 1)\Source Files\ARM MDK Generic\startup_psoc6_01_cm4.s</v>
<v>Master\Master\CM4 (Core 1)\Source Files\IMU.c</v>
<v>Master\Master\CM4 (Core 1)\Source Files\main_cm4.c</v>
<v>Master\Master\CM4 (Core 1)\Source Files\PPG.c</v>
<v>Master\Master\CM4 (Core 1)\Source Files\system_psoc6_cm4.c</v>
<v>Master\Master\CM4 (Core 1)\Source Files\uartio.c</v>
<v>Master\Master\Shared Files</v>
<v>Master\Master\Shared Files\cyapicallbacks.h</v>
<v>Master\Master\Shared Files\system_psoc6.h</v>
<v>Master\Master\Generated_Source</v>
<v>Master\Master\Generated_Source\PSoC6</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Master</v>
<v>Master\Master</v>
<v>Master\Master\TopDesign</v>
<v>Master\Master\Master.cydwr</v>
<v>Master\Master\Master.cydwr\Pins</v>
<v>Master\Master\Master.cydwr\Analog</v>
<v>Master\Master\Master.cydwr\DMA</v>
<v>Master\Master\Master.cydwr\Clocks</v>
<v>Master\Master\Master.cydwr\Interrupts</v>
<v>Master\Master\Master.cydwr\System</v>
<v>Master\Master\Master.cydwr\Directives</v>
<v>Master\Master\CM0p (Core 0)</v>
<v>Master\Master\CM0p (Core 0)\ARM GCC Generic</v>
<v>Master\Master\CM0p (Core 0)\ARM GCC Generic\cy8c6xx7_cm0plus.ld</v>
<v>Master\Master\CM0p (Core 0)\ARM IAR Generic</v>
<v>Master\Master\CM0p (Core 0)\ARM IAR Generic\cy8c6xx7_cm0plus.icf</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Master</v>
<v>Master\Master</v>
<v>Master\Master\TopDesign</v>
<v>Master\Master\TopDesign\TopDesign.cysch</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Master</v>
<v>Master\Master</v>
<v>Master\Master\TopDesign</v>
<v>Master\Master\TopDesign\TopDesign.cysch</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Master</v>
<v>Master\Master</v>
<v>Master\Master\CortexM0p</v>
<v>Master\Master\CortexM0p\ARM_GCC_541</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\BLE.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\BLE_config.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\BLE_custom_config.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_aios.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_ancs.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_ans.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_bas.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_bcs.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_bls.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_bms.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_bts.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_cgms.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_clk.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_cps.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_cscs.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_cts.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_custom.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_dis.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_ess.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_event_handler.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_gap.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_gatt.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_gls.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_hal_int.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_hal_pvt.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_hids.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_hps.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_hrs.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_hts.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_ias.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_ips.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_lls.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_lns.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_ndcs.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_pass.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_plxs.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_rscs.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_rtus.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_scps.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_tps.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_uds.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_wpts.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_wss.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_device.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_efuse.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_flash.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_gpio.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ipc_drv.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ipc_pipe.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ipc_sema.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_lvd.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_profile.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_prot.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_common.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_ezi2c.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_i2c.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_spi.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_uart.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_sysanalog.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_sysclk.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_sysint.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_syslib.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_syslib_gcc.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_syspm.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_systick.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_trigmux.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_wdt.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cyfitter_sysint_cfg.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\imuSPI.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\main_cm0p.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\ppgI2C.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\startup_psoc6_01_cm0plus.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\system_psoc6_cm0plus.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\UART.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Master.elf</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Master.hex</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Master.map</v>
<v>Master\Master\CortexM4</v>
<v>Master\Master\CortexM4\ARM_GCC_541</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\BLE.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\BLE_config.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\BLE_custom_config.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_aios.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_ancs.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_ans.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_bas.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_bcs.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_bls.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_bms.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_bts.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_cgms.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_clk.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_cps.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_cscs.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_cts.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_custom.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_dis.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_ess.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_event_handler.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_gap.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_gatt.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_gls.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_hal_int.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_hal_pvt.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_hids.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_hps.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_hrs.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_hts.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_ias.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_ips.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_lls.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_lns.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_ndcs.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_pass.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_plxs.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_rscs.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_rtus.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_scps.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_tps.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_uds.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_wpts.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_wss.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_device.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_efuse.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_flash.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_gpio.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ipc_drv.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ipc_pipe.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ipc_sema.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_lvd.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_profile.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_prot.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_scb_common.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_scb_ezi2c.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_scb_i2c.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_scb_spi.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_scb_uart.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_sysanalog.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_sysclk.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_sysint.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_syslib.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_syslib_gcc.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_syspm.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_systick.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_trigmux.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_wdt.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cyfitter_sysint_cfg.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\IMU.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\imuSPI.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\main_cm4.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\PPG.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\ppgI2C.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\startup_psoc6_01_cm4.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\system_psoc6_cm4.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\UART.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Listing Files\uartio.lst</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Master.elf</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Master.hex</v>
<v>Master\Master\CortexM4\ARM_GCC_541\Debug\Master.map</v>
<v>Master\Master\Master.gpdsc</v>
<v>Master\Master\Master.rpt</v>
<v>Master\Master\Master_timing.html</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Master</v>
<v>Master\Master</v>
<v>Master\Master\CortexM0p</v>
<v>Master\Master\CortexM0p\ARM_GCC_541</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\BLE.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\BLE_config.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\BLE_custom_config.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_aios.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_ancs.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_ans.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_bas.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_bcs.lst</v>
<v>Master\Master\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_bls.lst</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStates>
<TreeKeysV2>
<v>Datasheet</v>
</TreeKeysV2>
<TreeStatesV2>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Master</v>
<v>Master\Master</v>
<v>Master\Master\PSoC 6 Architecture TRM</v>
<v>Master\Master\PSoC 63 Family Datasheet</v>
<v>Master\Master\Peripheral Driver Library</v>
<v>Master\Master\System Reference Guides</v>
<v>Master\Master\BLE_PDL_v2_20.pdf</v>
<v>Master\Master\SCB_I2C_PDL_v2_0.pdf</v>
<v>Master\Master\SCB_SPI_PDL_v2_0.pdf</v>
<v>Master\Master\SCB_UART_PDL_v2_0.pdf</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Master</v>
<v>Master\Master</v>
<v>Master\Master\PSoC 6 Architecture TRM</v>
<v>Master\Master\PSoC 63 Family Datasheet</v>
<v>Master\Master\Peripheral Driver Library</v>
<v>Master\Master\System Reference Guides</v>
<v>Master\Master\BLE_PDL_v2_20.pdf</v>
<v>Master\Master\SCB_I2C_PDL_v2_0.pdf</v>
<v>Master\Master\SCB_SPI_PDL_v2_0.pdf</v>
<v>Master\Master\SCB_UART_PDL_v2_0.pdf</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStatesV2>
</CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35>
</dataGuid>
</userData>
</CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997>
<Unloaded />
<OpenDocs>
<name v=".\Master.cydsn\main_cm4.c" />
<name v=".\Master.cydsn\TopDesign\TopDesign.cysch" />
<name v=".\Master.cydsn\main_cm0p.c" />
<name v=".\Master.cydsn\IMU.h" />
<name v=".\Master.cydsn\PPG.h" />
<name v=".\Master.cydsn\Master.cydwr" />
<name v=".\Master.cydsn\IMU.c" />
<name v=".\Master.cydsn\PPG.c" />
</OpenDocs>
<OpenDocsLayout><![CDATA[<?xml version="1.0"?><!--

  Actipro Docking/MDI for WinForms
  Copyright (c) 2001-2016 Actipro Software LLC.  All rights reserved.
  http://www.actiprosoftware.com

--><DocumentLayout Version="1.0"><LayoutData><TabbedMdiRootContainer Orientation="Horizontal"><TabbedMdiContainer Size="1036, 343" SelectedTabbedMdiWindow="5a749aee-39c3-42b2-9162-87e2a607eff5"><DocumentWindow Key="C:\Users\Nusair Islam\Desktop\PSOC\Master\Master.cydsn\main_cm4.c" Guid="c385b238-0d88-4f9b-b169-7779fad25ea6" /><DocumentWindow Key="C:\Users\Nusair Islam\Desktop\PSOC\Master\Master.cydsn\TopDesign\TopDesign.cysch" Guid="ba9ee788-cd33-4d90-a2db-b1ae0dfcb7ee" /><DocumentWindow Key="C:\Users\Nusair Islam\Desktop\PSOC\Master\Master.cydsn\main_cm0p.c" Guid="15b2be1b-dc8e-4ae5-bdae-847e9053a9ee" /><DocumentWindow Key="C:\Users\Nusair Islam\Desktop\PSOC\Master\Master.cydsn\IMU.h" Guid="39cb7f17-0ea0-47de-81dd-2c6be278d955" /><DocumentWindow Key="C:\Users\Nusair Islam\Desktop\PSOC\Master\Master.cydsn\PPG.h" Guid="57275f1d-355d-4b63-8960-c7399f915e79" /><DocumentWindow Key="C:\Users\Nusair Islam\Desktop\PSOC\Master\Master.cydsn\Master.cydwr" Guid="d9e8a02b-fde1-4cb2-862f-963f9a9bff87" /><DocumentWindow Key="C:\Users\Nusair Islam\Desktop\PSOC\Master\Master.cydsn\IMU.c" Guid="5a749aee-39c3-42b2-9162-87e2a607eff5" /><DocumentWindow Key="C:\Users\Nusair Islam\Desktop\PSOC\Master\Master.cydsn\PPG.c" Guid="206b338b-a136-4bdd-9a57-05d4fd70d747" /><ToolWindow Key="Start Page:bd4649ab-da6b-4d04-a663-c722b8bf99db:Start Page" Guid="abe126cc-7911-4b38-ad88-ea61b991b4b9" /></TabbedMdiContainer></TabbedMdiRootContainer><FloatingContainers /></LayoutData></DocumentLayout>]]></OpenDocsLayout>
<config v="" />
<AutoUpdate v="true" />
</CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21>
</CyXmlSerializer>