<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p835" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_835{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_835{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_835{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_835{left:70px;bottom:768px;}
#t5_835{left:96px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t6_835{left:245px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t7_835{left:96px;bottom:754px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_835{left:96px;bottom:737px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t9_835{left:70px;bottom:711px;}
#ta_835{left:96px;bottom:714px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#tb_835{left:254px;bottom:714px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#tc_835{left:96px;bottom:698px;letter-spacing:-0.1px;word-spacing:-0.51px;}
#td_835{left:70px;bottom:671px;}
#te_835{left:96px;bottom:675px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tf_835{left:245px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#tg_835{left:96px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_835{left:70px;bottom:632px;}
#ti_835{left:96px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tj_835{left:245px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#tk_835{left:449px;bottom:635px;}
#tl_835{left:456px;bottom:635px;letter-spacing:-0.18px;word-spacing:-0.59px;}
#tm_835{left:96px;bottom:618px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_835{left:70px;bottom:592px;}
#to_835{left:96px;bottom:595px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_835{left:362px;bottom:595px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_835{left:628px;bottom:595px;}
#tr_835{left:636px;bottom:595px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_835{left:96px;bottom:578px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tt_835{left:70px;bottom:552px;}
#tu_835{left:96px;bottom:556px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tv_835{left:386px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#tw_835{left:96px;bottom:539px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tx_835{left:70px;bottom:512px;}
#ty_835{left:96px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_835{left:408px;bottom:516px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t10_835{left:96px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_835{left:70px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#t12_835{left:70px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_835{left:70px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t14_835{left:404px;bottom:448px;}
#t15_835{left:419px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t16_835{left:70px;bottom:424px;letter-spacing:-0.23px;word-spacing:-0.34px;}
#t17_835{left:70px;bottom:400px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#t18_835{left:70px;bottom:383px;letter-spacing:-0.15px;word-spacing:-1.37px;}
#t19_835{left:70px;bottom:366px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_835{left:70px;bottom:316px;letter-spacing:-0.09px;}
#t1b_835{left:156px;bottom:316px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1c_835{left:70px;bottom:292px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1d_835{left:70px;bottom:275px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1e_835{left:70px;bottom:249px;}
#t1f_835{left:96px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#t1g_835{left:256px;bottom:252px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#t1h_835{left:96px;bottom:235px;letter-spacing:-0.12px;}
#t1i_835{left:70px;bottom:209px;}
#t1j_835{left:96px;bottom:213px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t1k_835{left:396px;bottom:213px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t1l_835{left:96px;bottom:196px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1m_835{left:70px;bottom:169px;}
#t1n_835{left:96px;bottom:173px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_835{left:377px;bottom:173px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1p_835{left:96px;bottom:156px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1q_835{left:96px;bottom:139px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1r_835{left:96px;bottom:116px;letter-spacing:-0.15px;}
#t1s_835{left:120px;bottom:116px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1t_835{left:79px;bottom:833px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1u_835{left:180px;bottom:833px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1v_835{left:231px;bottom:815px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1w_835{left:262px;bottom:1069px;letter-spacing:0.13px;}
#t1x_835{left:351px;bottom:1069px;letter-spacing:0.13px;}
#t1y_835{left:558px;bottom:1069px;}
#t1z_835{left:660px;bottom:1069px;}
#t20_835{left:648px;bottom:1069px;}
#t21_835{left:634px;bottom:1069px;}
#t22_835{left:622px;bottom:1069px;}
#t23_835{left:609px;bottom:1069px;}
#t24_835{left:545px;bottom:1069px;}
#t25_835{left:338px;bottom:1069px;letter-spacing:0.03px;}
#t26_835{left:275px;bottom:1069px;letter-spacing:0.13px;}
#t27_835{left:262px;bottom:918px;letter-spacing:0.13px;}
#t28_835{left:660px;bottom:917px;letter-spacing:0.03px;}
#t29_835{left:440px;bottom:885px;letter-spacing:-0.18px;}
#t2a_835{left:425px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t2b_835{left:304px;bottom:1044px;letter-spacing:-0.14px;}
#t2c_835{left:303px;bottom:1032px;letter-spacing:-0.12px;}
#t2d_835{left:502px;bottom:963px;letter-spacing:0.14px;}
#t2e_835{left:502px;bottom:979px;letter-spacing:0.15px;}
#t2f_835{left:598px;bottom:1069px;}
#t2g_835{left:502px;bottom:995px;letter-spacing:-0.06px;word-spacing:0.18px;}
#t2h_835{left:570px;bottom:1043px;letter-spacing:-0.14px;}
#t2i_835{left:567px;bottom:1031px;letter-spacing:-0.16px;}
#t2j_835{left:503px;bottom:932px;letter-spacing:0.14px;}
#t2k_835{left:503px;bottom:947px;letter-spacing:0.15px;}
#t2l_835{left:318px;bottom:966px;letter-spacing:0.11px;}

.s1_835{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_835{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_835{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_835{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_835{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_835{font-size:14px;font-family:Symbol_3ef;color:#000;}
.s7_835{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_835{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_835{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_835{font-size:9px;font-family:Arial_3ed;color:#000;}
.sb_835{font-size:11px;font-family:Arial_3ed;color:#000;}
.sc_835{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.sd_835{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts835" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg835Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg835" style="-webkit-user-select: none;"><object width="935" height="1210" data="835/835.svg" type="image/svg+xml" id="pdf835" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_835" class="t s1_835">Vol. 3B </span><span id="t2_835" class="t s1_835">20-121 </span>
<span id="t3_835" class="t s2_835">PERFORMANCE MONITORING </span>
<span id="t4_835" class="t s3_835">• </span><span id="t5_835" class="t s4_835">T1_OS flag, bit 1 — </span><span id="t6_835" class="t s5_835">When set, events are counted when thread 1 (logical processor 1) is executing at CPL of </span>
<span id="t7_835" class="t s5_835">0. This privilege level is generally reserved for protected operating system code. (When both the T1_OS and </span>
<span id="t8_835" class="t s5_835">T1_USR flags are set, thread 1 events are counted at all privilege levels.) </span>
<span id="t9_835" class="t s3_835">• </span><span id="ta_835" class="t s4_835">T0_USR flag, bit 2 — </span><span id="tb_835" class="t s5_835">When set, events are counted when thread 0 (logical processor 0) is executing at a CPL </span>
<span id="tc_835" class="t s5_835">of 1, 2, or 3. </span>
<span id="td_835" class="t s3_835">• </span><span id="te_835" class="t s4_835">T0_OS flag, bit 3 — </span><span id="tf_835" class="t s5_835">When set, events are counted when thread 0 (logical processor 0) is executing at CPL of </span>
<span id="tg_835" class="t s5_835">0. (When both the T0_OS and T0_USR flags are set, thread 0 events are counted at all privilege levels.) </span>
<span id="th_835" class="t s3_835">• </span><span id="ti_835" class="t s4_835">Tag enable, bit 4 — </span><span id="tj_835" class="t s5_835">When set, enables tagging of </span><span id="tk_835" class="t s6_835">μ</span><span id="tl_835" class="t s5_835">ops to assist in at-retirement event counting; when clear, </span>
<span id="tm_835" class="t s5_835">disables tagging. See Section 20.6.3.6, “At-Retirement Counting.” </span>
<span id="tn_835" class="t s3_835">• </span><span id="to_835" class="t s4_835">Tag value field, bits 5 through 8 — </span><span id="tp_835" class="t s5_835">Selects a tag value to associate with a </span><span id="tq_835" class="t s6_835">μ</span><span id="tr_835" class="t s5_835">op to assist in at-retirement </span>
<span id="ts_835" class="t s5_835">event counting. </span>
<span id="tt_835" class="t s3_835">• </span><span id="tu_835" class="t s4_835">Event mask field, bits 9 through 24 — </span><span id="tv_835" class="t s5_835">Selects events to be counted from the event class selected with the </span>
<span id="tw_835" class="t s5_835">event select field. </span>
<span id="tx_835" class="t s3_835">• </span><span id="ty_835" class="t s4_835">Event select field, bits 25 through 30) — </span><span id="tz_835" class="t s5_835">Selects a class of events to be counted. The events within this </span>
<span id="t10_835" class="t s5_835">class that are counted are selected with the event mask field. </span>
<span id="t11_835" class="t s5_835">The T0_OS and T0_USR flags and the T1_OS and T1_USR flags allow event counting and sampling to be specified </span>
<span id="t12_835" class="t s5_835">for a specific logical processor (0 or 1) within an Intel Xeon processor MP (See also: Section 9.4.5, “Identifying </span>
<span id="t13_835" class="t s5_835">Logical Processors in an MP System,” in the Intel </span>
<span id="t14_835" class="t s7_835">® </span>
<span id="t15_835" class="t s5_835">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t16_835" class="t s5_835">Volume 3A). </span>
<span id="t17_835" class="t s5_835">Not all performance monitoring events can be detected within an Intel Xeon processor MP on a per logical processor </span>
<span id="t18_835" class="t s5_835">basis (see Section 20.6.4.4, “Performance Monitoring Events”). Some sub-events (specified by an event mask bits) </span>
<span id="t19_835" class="t s5_835">are counted or sampled without regard to which logical processor is associated with the detected event. </span>
<span id="t1a_835" class="t s8_835">20.6.4.2 </span><span id="t1b_835" class="t s8_835">CCCR MSRs </span>
<span id="t1c_835" class="t s5_835">Figure 20-52 shows the layout of a CCCR MSR in processors supporting Intel Hyper-Threading Technology. The </span>
<span id="t1d_835" class="t s5_835">functions of the flags and fields are as follows: </span>
<span id="t1e_835" class="t s3_835">• </span><span id="t1f_835" class="t s4_835">Enable flag, bit 12 — </span><span id="t1g_835" class="t s5_835">When set, enables counting; when clear, the counter is disabled. This flag is cleared on </span>
<span id="t1h_835" class="t s5_835">reset </span>
<span id="t1i_835" class="t s3_835">• </span><span id="t1j_835" class="t s4_835">ESCR select field, bits 13 through 15 — </span><span id="t1k_835" class="t s5_835">Identifies the ESCR to be used to select events to be counted with </span>
<span id="t1l_835" class="t s5_835">the counter associated with the CCCR. </span>
<span id="t1m_835" class="t s3_835">• </span><span id="t1n_835" class="t s4_835">Active thread field, bits 16 and 17 — </span><span id="t1o_835" class="t s5_835">Enables counting depending on which logical processors are active </span>
<span id="t1p_835" class="t s5_835">(executing a thread). This field enables filtering of events based on the state (active or inactive) of the logical </span>
<span id="t1q_835" class="t s5_835">processors. The encodings of this field are as follows: </span>
<span id="t1r_835" class="t s4_835">00 </span><span id="t1s_835" class="t s5_835">— None. Count only when neither logical processor is active. </span>
<span id="t1t_835" class="t s9_835">Figure 20-51. </span><span id="t1u_835" class="t s9_835">Event Selection Control Register (ESCR) for the Pentium 4 Processor, Intel® Xeon® Processor, and </span>
<span id="t1v_835" class="t s9_835">Intel® Xeon® Processor MP Supporting Hyper-Threading Technology </span>
<span id="t1w_835" class="t sa_835">31 </span><span id="t1x_835" class="t sa_835">24 </span><span id="t1y_835" class="t sa_835">8 </span><span id="t1z_835" class="t sa_835">0 </span><span id="t20_835" class="t sa_835">1 </span><span id="t21_835" class="t sa_835">2 </span><span id="t22_835" class="t sa_835">3 </span><span id="t23_835" class="t sa_835">4 </span><span id="t24_835" class="t sa_835">9 </span><span id="t25_835" class="t sa_835">25 </span><span id="t26_835" class="t sa_835">30 </span>
<span id="t27_835" class="t sa_835">63 </span><span id="t28_835" class="t sa_835">32 </span>
<span id="t29_835" class="t sb_835">Reserved </span>
<span id="t2a_835" class="t sc_835">Event Mask </span>
<span id="t2b_835" class="t sc_835">Event </span>
<span id="t2c_835" class="t sc_835">Select </span>
<span id="t2d_835" class="t sd_835">T0_USR </span>
<span id="t2e_835" class="t sd_835">T0_OS </span>
<span id="t2f_835" class="t sa_835">5 </span>
<span id="t2g_835" class="t sd_835">Tag Enable </span>
<span id="t2h_835" class="t sc_835">Tag </span>
<span id="t2i_835" class="t sc_835">Value </span>
<span id="t2j_835" class="t sd_835">T1_USR </span>
<span id="t2k_835" class="t sd_835">T1_OS </span>
<span id="t2l_835" class="t sd_835">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
