-- vhdl entity raro_ikr_risc_ii_lib.reg_me_wb.interface
--
-- created:
--          by - kntntply.meyer (pc091)
--          at - 16:15:59 07/06/22
--
-- generated by mentor graphics' hdl designer(tm) 2020.2 built on 12 apr 2020 at 11:28:22
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library raro_ikr_risc_ii_lib;
use raro_ikr_risc_ii_lib.internal_types.all;use raro_ikr_risc_ii_lib.isa_types.all;

entity reg_me_wb is
   port( 
      clk               : in     std_logic;
      rme_in            : in     word;
      rtargetreg_out_me : in     reg_addr_type;
      res_n             : in     std_logic;
      rme_out           : out    word;
      rtargetreg_out_wb : out    reg_addr_type
   );

-- declarations

end reg_me_wb ;

