<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="synthesize_source_files" title="Source Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/example_design/rtl/prbs31_128bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/example_design/rtl/test_main_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/rtl/pll/pll_50_400.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/rtl/ipsl_ddrc_apb_reset.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/rtl/ipsl_ddrc_reset_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/rtl/ipsl_ddrphy_dll_update_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/rtl/ipsl_ddrphy_reset_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/rtl/ipsl_ddrphy_training_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/rtl/ipsl_ddrphy_update_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/rtl/ipsl_hmemc_ddrc_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/rtl/ipsl_hmemc_phy_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/rtl/ipsl_phy_io.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/ddr3.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/example_design/rtl/test_rd_ctrl_64bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/example_design/rtl/test_wr_ctrl_64bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/example_design/rtl/ipsl_hmemc_top_test.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc</data>
            <data>fdc</data>
        </row>
    </table>
    <table id="synthesize_runtime" title="Synthesize Runtime &amp; Memory" column_number="3">
        <column_headers>
            <data>Cpu Time (s)</data>
            <data>Real Time (s)</data>
            <data>Peak Memory (B)</data>
        </column_headers>
        <row>
            <data>3.95313</data>
            <data>114</data>
            <data>149,282,816</data>
        </row>
    </table>
    <table id="synthesize_performance" title="Performance Summary" column_number="8">
        <column_headers>
            <data>Starting Clock</data>
            <data>Requested Frequency</data>
            <data>Estimated Frequency</data>
            <data>Requested Period</data>
            <data>Estimated Period</data>
            <data>Slack</data>
            <data>Clock Type</data>
            <data>Clock Group</data>
        </column_headers>
        <row>
            <data>axi_clk1</data>
            <data>100.0 MHz</data>
            <data>190.6 MHz</data>
            <data>10.000</data>
            <data>5.246</data>
            <data>4.754</data>
            <data>generated (from pll_refclk_in)</data>
            <data>default_clkgroup</data>
        </row>
        <row>
            <data>ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_67</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_1</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_8</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_10</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_12</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_13</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_14</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_15</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_16</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_18</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_19</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_20</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_22</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_24</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_25</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_26</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_27</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_28</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_29</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_30</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_31</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_32</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_36</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_37</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_38</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_40</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_41</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_42</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_43</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_44</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_45</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_47</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_49</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_50</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_51</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_52</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_53</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_54</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_55</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_56</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_57</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_58</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_59</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_61</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_63</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_64</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_65</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_66</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_2</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_3</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_4</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_5</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_6</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_7</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_34</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|dqs_90_0_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_11</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|dqs_90_1_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_33</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_21</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_46</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_60</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_9</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_35</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_17</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_39</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_23</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_48</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>NA</data>
            <data>1000.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_62</data>
        </row>
        <row>
            <data>phy_clk</data>
            <data>500.0 MHz</data>
            <data>1008.1 MHz</data>
            <data>2.000</data>
            <data>0.992</data>
            <data>1.008</data>
            <data>generated (from pll_refclk_in)</data>
            <data>default_clkgroup</data>
        </row>
        <row>
            <data>pll_50_400|clkout1_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>120.6 MHz</data>
            <data>1000.000</data>
            <data>8.294</data>
            <data>991.706</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_0</data>
        </row>
        <row>
            <data>pll_refclk_in</data>
            <data>50.0 MHz</data>
            <data>NA</data>
            <data>20.000</data>
            <data>NA</data>
            <data>NA</data>
            <data>declared</data>
            <data>default_clkgroup</data>
        </row>
        <row>
            <data>System</data>
            <data>1.0 MHz</data>
            <data>3723.0 MHz</data>
            <data>1000.000</data>
            <data>0.269</data>
            <data>999.731</data>
            <data>system</data>
            <data>system_clkgroup</data>
        </row>
    </table>
    <table id="synthesize_clock_relationships" title="Clock Relationships" column_number="10">
        <column_headers>
            <data>Clocks(Starting)</data>
            <data>Clocks(Ending)</data>
            <data>rise  to  rise(constraint)</data>
            <data>rise  to  rise(slack)</data>
            <data>fall  to  fall(constraint)</data>
            <data>fall  to  fall(slack)</data>
            <data>rise  to  fall(constraint)</data>
            <data>rise  to  fall(slack)</data>
            <data>fall  to  rise(constraint)</data>
            <data>fall  to  rise(slack)</data>
        </column_headers>
        <row>
            <data>System</data>
            <data>pll_50_400|clkout1_inferred_clock</data>
            <data>1000.000</data>
            <data>999.731</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
        </row>
        <row>
            <data>System</data>
            <data>ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock</data>
            <data>1000.000</data>
            <data>999.731</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
        </row>
        <row>
            <data>phy_clk</data>
            <data>phy_clk</data>
            <data>2.000</data>
            <data>1.008</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
        </row>
        <row>
            <data>axi_clk1</data>
            <data>axi_clk1</data>
            <data>10.000</data>
            <data>4.754</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
        </row>
        <row>
            <data>pll_50_400|clkout1_inferred_clock</data>
            <data>System</data>
            <data>1000.000</data>
            <data>999.133</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
        </row>
        <row>
            <data>pll_50_400|clkout1_inferred_clock</data>
            <data>axi_clk1</data>
            <data>Diff grp</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
        </row>
        <row>
            <data>pll_50_400|clkout1_inferred_clock</data>
            <data>pll_50_400|clkout1_inferred_clock</data>
            <data>1000.000</data>
            <data>991.706</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
        </row>
        <row>
            <data>pll_50_400|clkout1_inferred_clock</data>
            <data>ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock</data>
            <data>Diff grp</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
        </row>
        <row>
            <data>ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock</data>
            <data>pll_50_400|clkout1_inferred_clock</data>
            <data>Diff grp</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
        </row>
        <row>
            <data>ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock</data>
            <data>pll_50_400|clkout1_inferred_clock</data>
            <data>Diff grp</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
            <data>No paths</data>
            <data>-</data>
        </row>
    </table>
    <table id="synthesize_resource_usage" title="GTP Usage" column_number="2">
        <column_headers>
            <data>GTP Name</data>
            <data>Usage</data>
        </column_headers>
        <row>
            <data>GTP_DDC_E1</data>
            <data>5</data>
        </row>
        <row>
            <data>GTP_DDRC</data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_DDRPHY</data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_DFF</data>
            <data>3</data>
        </row>
        <row>
            <data>GTP_DFF_C</data>
            <data>194</data>
        </row>
        <row>
            <data>GTP_DFF_CE</data>
            <data>190</data>
        </row>
        <row>
            <data>GTP_DFF_P</data>
            <data>9</data>
        </row>
        <row>
            <data>GTP_DFF_PE</data>
            <data>27</data>
        </row>
        <row>
            <data>GTP_DLL</data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_GRS</data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_INV</data>
            <data>54</data>
        </row>
        <row>
            <data>GTP_IOCLKBUF</data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_IOCLKDIV</data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_IODELAY</data>
            <data>16</data>
        </row>
        <row>
            <data>GTP_ISERDES</data>
            <data>16</data>
        </row>
        <row>
            <data>GTP_LUT2</data>
            <data>162</data>
        </row>
        <row>
            <data>GTP_LUT3</data>
            <data>84</data>
        </row>
        <row>
            <data>GTP_LUT4</data>
            <data>127</data>
        </row>
        <row>
            <data>GTP_LUT5</data>
            <data>144</data>
        </row>
        <row>
            <data>GTP_LUT5CARRY</data>
            <data>309</data>
        </row>
        <row>
            <data>GTP_OSERDES</data>
            <data>46</data>
        </row>
        <row>
            <data>GTP_PLL_E1</data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_ROM64X1</data>
            <data>30</data>
        </row>
        <row>
            <data>GTP_INBUF</data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_INBUFG</data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_IOBUF</data>
            <data>16</data>
        </row>
        <row>
            <data>GTP_IOBUFCO</data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_OUTBUF</data>
            <data>7</data>
        </row>
        <row>
            <data>GTP_OUTBUFT</data>
            <data>28</data>
        </row>
        <row>
            <data>GTP_OUTBUFTCO</data>
            <data>1</data>
        </row>
    </table>
    <table id="synthesize_clock_summary" title="Clock Summary" column_number="7">
        <column_headers>
            <data>Level</data>
            <data>Start Clock</data>
            <data>Requested Frequency</data>
            <data>Requested Period</data>
            <data>Clock Type</data>
            <data>Clock Group</data>
            <data>Clock Load</data>
        </column_headers>
        <row>
            <data>0 -</data>
            <data>pll_refclk_in</data>
            <data>50.0 MHz</data>
            <data>20.000</data>
            <data>declared</data>
            <data>default_clkgroup</data>
            <data>0</data>
        </row>
        <row>
            <data>1 .</data>
            <data>axi_clk1</data>
            <data>100.0 MHz</data>
            <data>10.000</data>
            <data>generated (from pll_refclk_in)</data>
            <data>default_clkgroup</data>
            <data>440</data>
        </row>
        <row>
            <data>1 .</data>
            <data>phy_clk</data>
            <data>500.0 MHz</data>
            <data>2.000</data>
            <data>generated (from pll_refclk_in)</data>
            <data>default_clkgroup</data>
            <data>21</data>
        </row>
        <row>
            <data>0 -</data>
            <data>pll_50_400|clkout1_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_0</data>
            <data>148</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_46</data>
            <data>12</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_48</data>
            <data>12</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_7</data>
            <data>10</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_34</data>
            <data>10</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_67</data>
            <data>9</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_21</data>
            <data>9</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_9</data>
            <data>9</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_35</data>
            <data>9</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_23</data>
            <data>9</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|dqs_90_0_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_11</data>
            <data>8</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|dqs_90_1_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_33</data>
            <data>8</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_60</data>
            <data>5</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_62</data>
            <data>5</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_1</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_10</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_12</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_13</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_14</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_15</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_18</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_19</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_20</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_32</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_36</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_37</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_40</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_41</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_42</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_43</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_44</data>
            <data>2</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_8</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_16</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_22</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_24</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_25</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_26</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_27</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_28</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_29</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_30</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_31</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_38</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_45</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_47</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_49</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_50</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_51</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_52</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_53</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_54</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_55</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_56</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_57</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_58</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_59</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_61</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_63</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_64</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_65</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_66</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_2</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_3</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_4</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_5</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_6</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_17</data>
            <data>1</data>
        </row>
        <row>
            <data>0 -</data>
            <data>ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock</data>
            <data>1.0 MHz</data>
            <data>1000.000</data>
            <data>inferred</data>
            <data>Inferred_clkgroup_39</data>
            <data>1</data>
        </row>
    </table>
    <table id="synthesize_resource_utilization" title="Resource Utilization By Entity" column_number="10" tree="">
        <column_headers>
            <data>Module name</data>
            <data>LUTS</data>
            <data>REGISTERS</data>
            <data>LATCHES</data>
            <data>ADDSUB</data>
            <data>MUXES</data>
            <data>DEDICATED RAMS</data>
            <data>DISTRIBUTED RAMS</data>
            <data>MULTS</data>
            <data>BUFS</data>
        </column_headers>
        <row>
            <data>ipsl_hmemc_top_test</data>
            <data>517</data>
            <data>423</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>30</data>
            <data>0</data>
            <data>0</data>
            <row>
                <data>ddr3</data>
                <data>219</data>
                <data>118</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>30</data>
                <data>0</data>
                <data>0</data>
                <row>
                    <data>ipsl_hmemc_ddrc_top_Z7</data>
                    <data>171</data>
                    <data>25</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>30</data>
                    <data>0</data>
                    <data>0</data>
                    <row>
                        <data>ipsl_ddrc_reset_ctrl_Z6</data>
                        <data>171</data>
                        <data>25</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>30</data>
                        <data>0</data>
                        <data>0</data>
                        <row>
                            <data>ipsl_ddrc_apb_reset_Z5</data>
                            <data>114</data>
                            <data>10</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>30</data>
                            <data>0</data>
                            <data>0</data>
                        </row>
                    </row>
                </row>
                <row>
                    <data>ipsl_hmemc_phy_top_Z4</data>
                    <data>48</data>
                    <data>93</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <row>
                        <data>ipsl_ddrphy_dll_update_ctrl</data>
                        <data>7</data>
                        <data>9</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                    </row>
                    <row>
                        <data>ipsl_ddrphy_reset_ctrl</data>
                        <data>27</data>
                        <data>32</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                    </row>
                    <row>
                        <data>ipsl_ddrphy_training_ctrl</data>
                        <data>5</data>
                        <data>8</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                    </row>
                    <row>
                        <data>ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1</data>
                        <data>9</data>
                        <data>44</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                    </row>
                    <row>
                        <data>ipsl_phy_io_Z3</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                    </row>
                </row>
                <row>
                    <data>pll_50_400</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
            </row>
            <row>
                <data>test_main_ctrl_27s_16s_27s_0s_1s_2s_3s_4s</data>
                <data>65</data>
                <data>63</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <row>
                    <data>prbs31_128bit_1_Z1</data>
                    <data>55</data>
                    <data>55</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
            </row>
            <row>
                <data>test_rd_ctrl_64bit_27s_16s_10s_27s_1s_4s_0s_1s_2s</data>
                <data>60</data>
                <data>78</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
            <row>
                <data>test_wr_ctrl_64bit_Z2</data>
                <data>155</data>
                <data>163</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
        </row>
    </table>
    <table id="synthesize_messages" title="Synthesize Messages" column_number="1">
        <column_headers/>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">FabFlow 1056: There are 481 warnings found in log file: C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/synplify.log.And detail warnings are(note: only one line for each warning):</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG1337 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_main_ctrl.v&quot;:88:7:88:17|Net prbs_clk_en is not declared.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG1337 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:260:7:260:9|Net err is not declared.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Optimizing register bit axi_awlen[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Optimizing register bit axi_awlen[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Optimizing register bit axi_awlen[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Optimizing register bit axi_awlen[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL279 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Pruning register bits 7 to 4 of axi_awlen[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:61:24:61:31|Removing wire rd_data4, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:62:24:62:31|Removing wire rd_data5, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:63:24:63:31|Removing wire rd_data6, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:64:24:64:31|Removing wire rd_data7, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:70:13:70:22|Removing wire addr_4_mux, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:71:13:71:22|Removing wire addr_5_mux, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:72:13:72:22|Removing wire addr_6_mux, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:73:13:73:22|Removing wire addr_7_mux, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Optimizing register bit axi_araddr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Optimizing register bit axi_araddr[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Optimizing register bit axi_araddr[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Optimizing register bit axi_araddr[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Optimizing register bit axi_araddr[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Optimizing register bit axi_arid[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Optimizing register bit axi_arid[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Optimizing register bit axi_arid[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Optimizing register bit axi_arid[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Optimizing register bit axi_arlen[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Optimizing register bit axi_arlen[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Optimizing register bit axi_arlen[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Optimizing register bit axi_arlen[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL279 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Pruning register bits 7 to 4 of axi_arid[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL279 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Pruning register bits 7 to 4 of axi_arlen[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL279 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Pruning register bits 31 to 28 of axi_araddr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL260 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Pruning register bit 0 of axi_araddr[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:259:14:259:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:265:15:265:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:271:16:271:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:120:9:120:13|Removing wire clkfb, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:123:9:123:13|Removing wire pfden, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:125:9:125:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:126:9:126:20|Removing wire clkout1_gate, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:127:9:127:20|Removing wire clkout2_gate, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:128:9:128:20|Removing wire clkout3_gate, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:129:9:129:20|Removing wire clkout4_gate, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:130:9:130:20|Removing wire clkout5_gate, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:131:15:131:22|Removing wire dyn_idiv, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:132:15:132:23|Removing wire dyn_odiv0, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:133:15:133:23|Removing wire dyn_odiv1, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:134:15:134:23|Removing wire dyn_odiv2, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:135:15:135:23|Removing wire dyn_odiv3, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:136:15:136:23|Removing wire dyn_odiv4, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:137:15:137:22|Removing wire dyn_fdiv, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:138:15:138:23|Removing wire dyn_duty0, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:139:15:139:23|Removing wire dyn_duty1, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:140:15:140:23|Removing wire dyn_duty2, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:141:15:141:23|Removing wire dyn_duty3, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:142:15:142:23|Removing wire dyn_duty4, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:143:16:143:25|Removing wire dyn_phase0, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:144:16:144:25|Removing wire dyn_phase1, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:145:16:145:25|Removing wire dyn_phase2, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:146:16:146:25|Removing wire dyn_phase3, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:147:16:147:25|Removing wire dyn_phase4, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG133 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:44:4:44:19|Object dqsi_dpi_mon_req is declared but not assigned. Either assign a value or remove the declaration.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG133 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:45:4:45:19|Object dly_loop_mon_req is declared but not assigned. Either assign a value or remove the declaration.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CS263 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1147:42:1147:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1199:41:1199:41|Input DQSI on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1200:41:1200:41|Input GATE_IN on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CS263 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1224:42:1224:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1276:41:1276:41|Input DQSI on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1277:41:1277:41|Input GATE_IN on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1313:41:1313:41|Input DQSI on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1314:41:1314:41|Input GATE_IN on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:100:41:100:47|Removing wire PSLVERR, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:174:41:174:51|Removing wire DQS_DRIFT_L, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:175:41:175:51|Removing wire DQS_DRIFT_H, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:330:28:330:37|Removing wire loop_in_di, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:331:28:331:37|Removing wire loop_in_do, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:332:28:332:37|Removing wire loop_in_to, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:333:28:333:38|Removing wire loop_out_di, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:334:28:334:38|Removing wire loop_out_do, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:335:28:335:38|Removing wire loop_out_to, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:371:28:371:39|Removing wire loop_in_di_h, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:372:28:372:39|Removing wire loop_in_do_h, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:373:28:373:39|Removing wire loop_in_to_h, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:374:28:374:40|Removing wire loop_out_di_h, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:375:28:375:40|Removing wire loop_out_do_h, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:376:28:376:40|Removing wire loop_out_to_h, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:384:28:384:36|Removing wire resetn_do, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:385:28:385:36|Removing wire resetn_to, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL318 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:100:41:100:47|*Output PSLVERR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL318 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:174:41:174:51|*Output DQS_DRIFT_L has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL318 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:175:41:175:51|*Output DQS_DRIFT_H has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL168 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1324:18:1324:24|Removing instance gtp_int_dut[54].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL168 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1324:18:1324:24|Removing instance gtp_int_dut[53].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL168 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1324:18:1324:24|Removing instance gtp_int_dut[50].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL168 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1324:18:1324:24|Removing instance gtp_int_dut[39].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL168 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1324:18:1324:24|Removing instance gtp_int_dut[38].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL168 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1324:18:1324:24|Removing instance gtp_int_dut[30].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL168 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1324:18:1324:24|Removing instance gtp_int_dut[26].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL168 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1324:18:1324:24|Removing instance gtp_int_dut[16].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL168 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1324:18:1324:24|Removing instance gtp_int_dut[15].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL168 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1324:18:1324:24|Removing instance gtp_int_dut[14].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL168 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1324:18:1324:24|Removing instance gtp_int_dut[13].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL168 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1324:18:1324:24|Removing instance gtp_int_dut[8].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL168 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1324:18:1324:24|Removing instance gtp_int_dut[1].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL168 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1324:18:1324:24|Removing instance gtp_int_dut[0].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_hmemc_phy_top.v&quot;:294:46:294:46|Input SRB_CORE_CLK on instance u_ipsl_phy_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_hmemc_phy_top.v&quot;:155:15:155:26|Removing wire update_start, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:596:38:596:38|Input aclk_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:597:38:597:38|Input awid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:598:38:598:38|Input awaddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:599:38:599:38|Input awlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:600:38:600:38|Input awsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:601:38:601:38|Input awburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:602:38:602:38|Input awlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:603:38:603:38|Input awvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:605:38:605:38|Input awurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:606:38:606:38|Input awpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:607:38:607:38|Input wdata_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:608:38:608:38|Input wstrb_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:609:38:609:38|Input wlast_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:610:38:610:38|Input wvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:615:38:615:38|Input bready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:616:38:616:38|Input arid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:617:38:617:38|Input araddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:618:38:618:38|Input arlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:619:38:619:38|Input arsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:620:38:620:38|Input arburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:621:38:621:38|Input arlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:622:38:622:38|Input arvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:624:38:624:38|Input arurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:625:38:625:38|Input arpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:631:38:631:38|Input rready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:638:38:638:38|Input csysreq_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:690:38:690:38|Input aclk_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:691:38:691:38|Input awid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:692:38:692:38|Input awaddr_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:693:38:693:38|Input awlen_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:694:38:694:38|Input awsize_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:695:38:695:38|Input awburst_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:696:38:696:38|Input awlock_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:697:38:697:38|Input awvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:699:38:699:38|Input awurgent_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:700:38:700:38|Input awpoison_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:701:38:701:38|Input wdata_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:702:38:702:38|Input wstrb_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:703:38:703:38|Input wlast_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:704:38:704:38|Input wvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:709:38:709:38|Input bready_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:710:38:710:38|Input arid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:711:38:711:38|Input araddr_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:712:38:712:38|Input arlen_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:713:38:713:38|Input arsize_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:714:38:714:38|Input arburst_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:715:38:715:38|Input arlock_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:716:38:716:38|Input arvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:718:38:718:38|Input arurgent_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:719:38:719:38|Input arpoison_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:725:38:725:38|Input rready_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:733:38:733:38|Input csysreq_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:783:38:783:38|Input paddr on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:784:38:784:38|Input pwdata on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:785:38:785:38|Input pwrite on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:786:38:786:38|Input penable on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG781 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v&quot;:788:38:788:38|Input psel on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CS263 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:242:23:242:23|Port-width mismatch for port ddrc_rst. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CS263 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:244:23:244:23|Port-width mismatch for port areset_1. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:52:13:52:49|Removing wire ddrphy_dbg, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:98:22:98:32|Removing wire axi_csysreq, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:99:22:99:32|Removing wire axi_csysack, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:100:22:100:32|Removing wire axi_cactive, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CG360 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:102:22:102:29|Removing wire pll_pclk, as there is no assignment to it.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:116:0:116:5|Optimizing register bit cnt[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:116:0:116:5|Optimizing register bit cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL279 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:116:0:116:5|Pruning register bits 26 to 25 of cnt[26:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v&quot;:86:0:86:5|Optimizing register bit rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v&quot;:86:0:86:5|Optimizing register bit rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v&quot;:86:0:86:5|Optimizing register bit rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v&quot;:113:0:113:5|Optimizing register bit ddrc_rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v&quot;:113:0:113:5|Optimizing register bit ddrc_rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v&quot;:113:0:113:5|Optimizing register bit ddrc_rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL279 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v&quot;:113:0:113:5|Pruning register bits 7 to 5 of ddrc_rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL279 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v&quot;:86:0:86:5|Pruning register bits 7 to 5 of rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL246 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v&quot;:47:23:47:28|Input port bits 31 to 2 of prdata[31:0] are unused. Assign logic for all port bits or change the input port size.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL247 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:12:13:12:23|Input port bit 2 of update_mask[2:0] is unused</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:120:9:120:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:123:9:123:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:125:9:125:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:126:9:126:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:127:9:127:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:128:9:128:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:129:9:129:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:130:9:130:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:131:15:131:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:132:15:132:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:133:15:133:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:134:15:134:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:135:15:135:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:136:15:136:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:137:15:137:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:138:15:138:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:139:15:139:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:140:15:140:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:141:15:141:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:142:15:142:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:143:16:143:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:144:16:144:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:145:16:145:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:146:16:146:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:147:16:147:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:143:16:143:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:144:16:144:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:145:16:145:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:146:16:146:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL156 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v&quot;:147:16:147:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Optimizing register bit cnt_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Optimizing register bit cnt_len[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Optimizing register bit cnt_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL279 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Pruning register bits 7 to 5 of cnt_len[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Optimizing register bit init_addr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Optimizing register bit init_addr[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Optimizing register bit init_addr[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Optimizing register bit init_addr[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Optimizing register bit init_addr[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Optimizing register bit axi_awaddr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Optimizing register bit axi_awaddr[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Optimizing register bit axi_awaddr[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Optimizing register bit axi_awaddr[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Optimizing register bit cnt_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Optimizing register bit cnt_len[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL190 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Optimizing register bit cnt_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL279 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Pruning register bits 7 to 5 of cnt_len[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL279 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Pruning register bits 31 to 29 of axi_awaddr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL260 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Pruning register bit 0 of axi_awaddr[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL279 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Pruning register bits 31 to 29 of init_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: CL279 :&quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Pruning register bits 1 to 0 of init_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v&quot;:141:0:141:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_ioclkdiv_rstn because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_dqs_rstn. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v&quot;:125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset2 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v&quot;:125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset1 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v&quot;:125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset0 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT686 :&quot;c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc&quot;:8:0:8:0|No path from master pin (-source) to source of clock phy_clk </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT548 :&quot;c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc&quot;:9:0:9:0|Source for clock axi_clk0 not found in netlist.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT686 :&quot;c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc&quot;:10:0:10:0|No path from master pin (-source) to source of clock axi_clk1 </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT548 :&quot;c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc&quot;:11:0:11:0|Source for clock axi_clk2 not found in netlist.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT531 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_hmemc_ddrc_top.v&quot;:337:9:337:14|Found signal identified as System clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v&quot;:52:0:52:5|Found inferred clock pll_50_400|clkout1_inferred_clock which controls 148 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.state[10]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:960:6:960:15|Found inferred clock ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1134:5:1134:12|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1171:13:1171:20|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1211:6:1211:13|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1248:13:1248:20|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1285:13:1285:20|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1597:12:1597:25|Found inferred clock ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1332:12:1332:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1597:12:1597:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1363:12:1363:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1586:12:1586:25|Found inferred clock ipsl_phy_io_Z3|dqs_90_0_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1395:12:1395:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1426:12:1426:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr5_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1458:12:1458:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr6_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1489:12:1489:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr7_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1502:12:1502:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1502:12:1502:24|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1534:12:1534:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr10_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1565:12:1565:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr11_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1597:12:1597:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1700:12:1700:25|Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1609:12:1609:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1700:12:1700:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1621:12:1621:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1632:12:1632:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1644:12:1644:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1655:12:1655:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1666:12:1666:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1677:12:1677:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1689:12:1689:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1700:12:1700:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1733:12:1733:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1956:12:1956:25|Found inferred clock ipsl_phy_io_Z3|dqs_90_1_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1978:12:1978:25|Found inferred clock ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1978:12:1978:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1765:12:1765:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr28_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1796:12:1796:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr29_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1809:12:1809:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1809:12:1809:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1841:12:1841:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr32_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1872:12:1872:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr33_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1904:12:1904:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr34_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1935:12:1935:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr35_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1967:12:1967:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1978:12:1978:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2126:12:2126:25|Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:1993:12:1993:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2126:12:2126:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2006:12:2006:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2020:12:2020:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2031:12:2031:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2045:12:2045:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2056:12:2056:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2068:12:2068:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2078:12:2078:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2090:12:2090:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2101:12:2101:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2114:12:2114:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2126:12:2126:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2187:12:2187:25|Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2140:12:2140:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2187:12:2187:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2152:12:2152:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2162:12:2162:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2174:12:2174:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v&quot;:2187:12:2187:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT529 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:54:0:54:5|Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MF511 |Found issues with constraints. Please check constraint checker report &quot;C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify_impl\synplify_cck.rpt&quot; .</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Removing instance u_test_wr_ctrl.axi_awlen_1[3] because it is equivalent to instance u_test_wr_ctrl.axi_awlen_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Removing instance u_test_wr_ctrl.axi_awlen_1[2] because it is equivalent to instance u_test_wr_ctrl.axi_awlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Removing instance u_test_rd_ctrl.axi_arlen_1[3] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Removing instance u_test_rd_ctrl.axi_arlen_1[2] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[7] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[6] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[5] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[4] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[3] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[2] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[1] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_val_l[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_val_h[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:121:0:121:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_d1[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_d1[0] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:121:0:121:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_now[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_now[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_now[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_now[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_last[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_last[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_last[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_last[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_dir_l because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_dir_h. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0_0[0] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_1[0] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[2] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[3] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[4] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[5] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v&quot;:54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[6] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_0[0] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_0[1] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[0] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[1] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[2] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[3] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[4] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[5] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[6] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_0[6] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_3[6] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_2[6] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[0] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[0] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[1] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[1] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[2] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[2] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[3] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[3] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[4] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[4] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[5] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[5] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[7] because it is equivalent to instance u_test_wr_ctrl.cnt[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[8] because it is equivalent to instance u_test_wr_ctrl.cnt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[10] because it is equivalent to instance u_test_wr_ctrl.cnt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[12] because it is equivalent to instance u_test_wr_ctrl.cnt[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[13] because it is equivalent to instance u_test_wr_ctrl.cnt[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[14] because it is equivalent to instance u_test_wr_ctrl.cnt[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v&quot;:116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[19] because it is equivalent to instance u_test_wr_ctrl.cnt[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[0] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[1] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[2] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[3] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[4] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[5] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[6] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[7] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[8] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[9] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[10] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[11] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[12] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[13] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[14] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v&quot;:232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[15] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[0] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[1] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[2] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[3] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[4] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[5] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[6] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[7] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[8] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[9] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[10] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[11] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[12] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[13] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[14] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[15] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_0_0[0] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_2[0] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[0] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_3[0] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_2[1] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[1] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_0[1] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_3[1] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: BN132 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v&quot;:147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[2] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: FX553 :&quot;c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v&quot;:115:15:115:18|Could not implement Block ROM for u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.data_2[43:3].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock pll_50_400|clkout1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.pll_pclk.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrc_core_clk.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[0].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[1].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[2].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[3].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[4].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_clk_r.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[2].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_0.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[3].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_90_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_0.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[4].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[5].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[6].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[7].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[9].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_0.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[10].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[11].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[12].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_01.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[17].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_01.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[18].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[19].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[20].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[21].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[22].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[23].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[24].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[25].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[27].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_90_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_1.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_clk_r.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_1.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[28].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[29].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[31].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_1.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[32].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[33].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[34].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[35].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[36].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[37].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_03.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[40].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_03.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[41].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[42].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[43].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[44].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[45].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[46].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[47].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[48].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[49].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[51].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[52].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_04.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[55].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_04.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[56].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[57].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[58].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[59].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Flow 1001: @W: MT420 |Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n[0].</data>
        </row>
    </table>
    <general_container id="synthesize_settings" align="1">
        <table_container>
            <table id="synthesize_settings" title="Synthesize Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL22G-7BG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>ipsl_hmemc_top_test</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Device</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Fanout Guide</data>
                        <data>10000</data>
                    </row>
                    <row>
                        <data>Disable I/O Insertion</data>
                        <data>OFF</data>
                    </row>
                    <row>
                        <data>Update Compile Point Timing Data</data>
                        <data>OFF</data>
                    </row>
                    <row>
                        <data>Automatic Read/Write Check Insertion for RAM</data>
                        <data>OFF</data>
                    </row>
                    <row>
                        <data>Annotated Properties for Analyst</data>
                        <data>TRUE</data>
                    </row>
                    <row>
                        <data>Resolve Mixed Drivers</data>
                        <data>OFF</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Timing Report</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Total Number of Paths (Number of Critical Paths)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Number of Start/End Points</data>
                        <data>0</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>TRUE</data>
                    </row>
                    <row>
                        <data>Resource Sharing</data>
                        <data>TRUE</data>
                    </row>
                    <row>
                        <data>Pipelining</data>
                        <data>TRUE</data>
                    </row>
                    <row>
                        <data>Retiming</data>
                        <data>OFF</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Constraints</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Frequency (MHz)</data>
                        <data>auto</data>
                    </row>
                    <row>
                        <data>Use Clock Period for Unconstrained IO</data>
                        <data>OFF</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Implementation Results</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Write Mapped Verilog Netlist</data>
                        <data>TRUE</data>
                    </row>
                    <row>
                        <data>Write Vendor Constraint File</data>
                        <data>TRUE</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Verilog 2001</data>
                        <data>TRUE</data>
                    </row>
                    <row>
                        <data>System Verilog</data>
                        <data>OFF</data>
                    </row>
                    <row>
                        <data>Push Tristates</data>
                        <data>TRUE</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>OFF</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>TRUE</data>
                    </row>
                    <row>
                        <data>Beta Features for Verilog</data>
                        <data>OFF</data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22	</data>
                    </row>
                    <row>
                        <data>Library Directories or Files</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Library Extensions</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>VHDL</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Default Enum Encoding</data>
                        <data>default</data>
                    </row>
                    <row>
                        <data>Push Tristates</data>
                        <data>TRUE</data>
                    </row>
                    <row>
                        <data>Synthesize On/Off Implemented as Translate On/Off</data>
                        <data>FALSE</data>
                    </row>
                    <row>
                        <data>VHDL 2008</data>
                        <data>FALSE</data>
                    </row>
                    <row>
                        <data>Implicit Initial Value Support</data>
                        <data>FALSE</data>
                    </row>
                    <row>
                        <data>Beta Features For VHDL</data>
                        <data>FALSE</data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                    <row>
                        <data>Generics</data>
                        <data></data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>GCC</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Clock Conversion</data>
                        <data>TRUE</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>