--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml parking_top.twx parking_top.ncd -o parking_top.twr
parking_top.pcf -ucf parking_top.ucf

Design file:              parking_top.ncd
Physical constraint file: parking_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RFID
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST_COUNTER |   -0.019(R)|      SLOW  |    0.945(R)|      SLOW  |clk_out2          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RTC
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST_DATA    |   -1.295(F)|      FAST  |    2.929(F)|      SLOW  |clk_out1          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock RFID to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A           |        16.198(R)|      SLOW  |         7.406(R)|      FAST  |clk_out2          |   0.000|
B           |        16.546(R)|      SLOW  |         7.708(R)|      FAST  |clk_out2          |   0.000|
C           |        16.676(R)|      SLOW  |         7.623(R)|      FAST  |clk_out2          |   0.000|
D           |        16.896(R)|      SLOW  |         7.603(R)|      FAST  |clk_out2          |   0.000|
E           |        16.477(R)|      SLOW  |         7.522(R)|      FAST  |clk_out2          |   0.000|
F           |        15.276(R)|      SLOW  |         6.992(R)|      FAST  |clk_out2          |   0.000|
G           |        15.791(R)|      SLOW  |         7.352(R)|      FAST  |clk_out2          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RTC to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A           |        16.380(F)|      SLOW  |         7.446(F)|      FAST  |clk_out1          |   0.000|
B           |        16.597(F)|      SLOW  |         7.530(F)|      FAST  |clk_out1          |   0.000|
C           |        16.603(F)|      SLOW  |         7.674(F)|      FAST  |clk_out1          |   0.000|
D           |        16.823(F)|      SLOW  |         7.601(F)|      FAST  |clk_out1          |   0.000|
E           |        16.366(F)|      SLOW  |         7.394(F)|      FAST  |clk_out1          |   0.000|
F           |        15.165(F)|      SLOW  |         6.871(F)|      FAST  |clk_out1          |   0.000|
G           |        15.973(F)|      SLOW  |         7.187(F)|      FAST  |clk_out1          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_in         |    4.637|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RFID
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RFID           |    1.486|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RTC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RFID           |         |         |    1.514|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
IR1_FPGA       |num_car_lsb    |    9.240|
IR1_FPGA       |num_car_msb    |    8.939|
IR2_FPGA       |num_car_lsb    |    9.044|
IR2_FPGA       |num_car_msb    |    8.743|
IR3_FPGA       |num_car_lsb    |    8.762|
IR3_FPGA       |num_car_msb    |    8.461|
SW_FPGA        |A              |   13.605|
SW_FPGA        |B              |   13.822|
SW_FPGA        |C              |   13.882|
SW_FPGA        |D              |   14.102|
SW_FPGA        |E              |   13.566|
SW_FPGA        |F              |   12.441|
SW_FPGA        |G              |   13.198|
---------------+---------------+---------+


Analysis completed Thu May 26 06:02:06 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4548 MB



