# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "G:/Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../sandpiper.gen/sources_1/bd/blockone/ipshared/a9be" --include "../../../../sandpiper.gen/sources_1/bd/blockone/ipshared/ec67/hdl" --include "../../../../sandpiper.gen/sources_1/bd/blockone/ipshared/6cfa/hdl" --include "G:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../sandpiper.gen/sources_1/ip/samplemem/sim/samplemem.v" \
"../../../../sandpiper.gen/sources_1/ip/cmdfifo/sim/cmdfifo.v" \

sv xil_defaultlib  --include "G:/Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../sandpiper.gen/sources_1/bd/blockone/ipshared/a9be" --include "../../../../sandpiper.gen/sources_1/bd/blockone/ipshared/ec67/hdl" --include "../../../../sandpiper.gen/sources_1/bd/blockone/ipshared/6cfa/hdl" --include "G:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../sandpiper.srcs/sources_1/new/audiocore.sv" \
"../../../../sandpiper.srcs/sources_1/new/commandqueue.sv" \

verilog xil_defaultlib  --include "G:/Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../sandpiper.gen/sources_1/bd/blockone/ipshared/a9be" --include "../../../../sandpiper.gen/sources_1/bd/blockone/ipshared/ec67/hdl" --include "../../../../sandpiper.gen/sources_1/bd/blockone/ipshared/6cfa/hdl" --include "G:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../sandpiper.srcs/sources_1/new/audiomodule.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
