Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s2000-5-fg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "uart_send.v" in library work
Compiling verilog file "uart_receive.v" in library work
Module <uart_send> compiled
Compiling verilog file "uart.v" in library work
Module <uart_receive> compiled
Compiling verilog file "div_baud.v" in library work
Module <uart> compiled
Compiling verilog file "div_1_8m.v" in library work
Module <div_baud> compiled
Compiling verilog file "top.v" in library work
Module <div_1_8m> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <div_1_8m> in library <work> with parameters.
	full_time = "00000000000000000000000000100000"
	half_time = "00000000000000000000000000010000"

Analyzing hierarchy for module <div_baud> in library <work>.

Analyzing hierarchy for module <uart> in library <work>.

Analyzing hierarchy for module <uart_send> in library <work> with parameters.
	DELAY = "01000"
	FINISH = "10000"
	IDLE = "00001"
	SEND = "00100"
	WAIT = "00010"

Analyzing hierarchy for module <uart_receive> in library <work> with parameters.
	DELAY1 = "0010000"
	DELAY2 = "0100000"
	FINISH = "1000000"
	IDLE = "0000001"
	READY = "0001000"
	RECEIVE = "0000010"
	WAIT = "0000100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <div_1_8m> in library <work>.
	full_time = 32'sb00000000000000000000000000100000
	half_time = 32'sb00000000000000000000000000010000
Module <div_1_8m> is correct for synthesis.
 
Analyzing module <div_baud> in library <work>.
Module <div_baud> is correct for synthesis.
 
Analyzing module <uart> in library <work>.
Module <uart> is correct for synthesis.
 
Analyzing module <uart_send> in library <work>.
	DELAY = 5'b01000
	FINISH = 5'b10000
	IDLE = 5'b00001
	SEND = 5'b00100
	WAIT = 5'b00010
Module <uart_send> is correct for synthesis.
 
Analyzing module <uart_receive> in library <work>.
	DELAY1 = 7'b0010000
	DELAY2 = 7'b0100000
	FINISH = 7'b1000000
	IDLE = 7'b0000001
	READY = 7'b0001000
	RECEIVE = 7'b0000010
	WAIT = 7'b0000100
Module <uart_receive> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <div_1_8m>.
    Related source file is "div_1_8m.v".
    Found 12-bit up counter for signal <clk_cnt>.
    Found 12-bit comparator less for signal <clk_cnt$cmp_lt0000> created at line 29.
    Found 12-bit comparator less for signal <clk_cnt$cmp_lt0001> created at line 34.
    Found 1-bit register for signal <clk_out>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <div_1_8m> synthesized.


Synthesizing Unit <div_baud>.
    Related source file is "div_baud.v".
    Found 4-bit up counter for signal <clkdiv>.
    Summary:
	inferred   1 Counter(s).
Unit <div_baud> synthesized.


Synthesizing Unit <uart_send>.
    Related source file is "uart_send.v".
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_sample                (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <txd>.
    Found 1-bit register for signal <send_over>.
    Found 8-bit register for signal <data_reg>.
    Found 5-bit register for signal <dlycnt>.
    Found 5-bit adder for signal <dlycnt$addsub0000> created at line 111.
    Found 4-bit up counter for signal <sendbit_cnt>.
    Found 1-bit register for signal <shift_en>.
    Found 1-bit register for signal <shift_over>.
    Found 8-bit register for signal <shift_reg>.
    Found 4-bit comparator greatequal for signal <txd$cmp_ge0000> created at line 150.
    Found 4-bit comparator lessequal for signal <txd$cmp_le0000> created at line 150.
    Found 1-bit register for signal <wrn1>.
    Found 1-bit register for signal <wrn2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <uart_send> synthesized.


Synthesizing Unit <uart_receive>.
    Related source file is "uart_receive.v".
WARNING:Xst:646 - Signal <shift_over> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <shift_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 0010000 is never reached in FSM <STATE>.
    Found finite state machine <FSM_1> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_sample                (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000001                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <data_ready>.
    Found 1-bit register for signal <clk_baud_en>.
    Found 4-bit up counter for signal <clkdiv>.
    Found 8-bit register for signal <data_reg>.
    Found 5-bit register for signal <dlycnt>.
    Found 5-bit adder for signal <dlycnt$addsub0000> created at line 164.
    Found 4-bit up counter for signal <rcvbit_cnt>.
    Found 1-bit register for signal <rxd1>.
    Found 1-bit register for signal <rxd2>.
    Found 8-bit register for signal <shift_reg>.
    Found 4-bit comparator greatequal for signal <shift_reg_7$cmp_ge0000> created at line 211.
    Found 4-bit comparator lessequal for signal <shift_reg_7$cmp_le0000> created at line 211.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <uart_receive> synthesized.


Synthesizing Unit <uart>.
    Related source file is "uart.v".
Unit <uart> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:1780 - Signal <cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 2
# Counters                                             : 5
 12-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 31
 1-bit register                                        : 27
 5-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 6
 12-bit comparator less                                : 2
 4-bit comparator greatequal                           : 2
 4-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <uart1/uart_receiveuu/STATE/FSM> on signal <STATE[1:3]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 0000001 | 000
 0000100 | 001
 0000010 | 011
 0100000 | 010
 1000000 | 110
 0010000 | unreached
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <uart1/uart_senduu/STATE/FSM> on signal <STATE[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 2
# Counters                                             : 5
 12-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 53
 Flip-Flops                                            : 53
# Comparators                                          : 6
 12-bit comparator less                                : 2
 4-bit comparator greatequal                           : 2
 4-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <uart_send> ...

Optimizing unit <uart_receive> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 87
 Flip-Flops                                            : 87

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 164
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 24
#      LUT2_D                      : 4
#      LUT2_L                      : 3
#      LUT3                        : 15
#      LUT3_D                      : 1
#      LUT3_L                      : 3
#      LUT4                        : 64
#      LUT4_D                      : 6
#      LUT4_L                      : 13
#      MUXCY                       : 11
#      MUXF5                       : 3
#      XORCY                       : 12
# FlipFlops/Latches                : 87
#      FDC                         : 63
#      FDCE                        : 18
#      FDE                         : 1
#      FDP                         : 5
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s2000fg676-5 

 Number of Slices:                       74  out of  20480     0%  
 Number of Slice Flip Flops:             87  out of  40960     0%  
 Number of 4 input LUTs:                137  out of  40960     0%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    489     2%  
 Number of GCLKs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                | Load  |
-----------------------------------+--------------------------------------+-------+
clk59m                             | BUFGP                                | 13    |
div_1_8m1/clk_out1                 | BUFG                                 | 40    |
div_baud1/clkdiv_3                 | NONE(uart1/uart_senduu/sendbit_cnt_3)| 14    |
uart1/uart_receiveuu/clkdiv_31     | BUFG                                 | 20    |
-----------------------------------+--------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------+----------------------------------------+-------+
Control Signal                                                                             | Buffer(FF name)                        | Load  |
-------------------------------------------------------------------------------------------+----------------------------------------+-------+
div_1_8m1/rst_inv(uart1/uart_senduu/STATE_FSM_Acst_FSM_inv1_INV_0:O)                       | NONE(div_1_8m1/clk_cnt_0)              | 82    |
uart1/uart_receiveuu/rcvbit_cnt_not0001_inv(uart1/uart_receiveuu/rcvbit_cnt_not0001_inv1:O)| NONE(uart1/uart_receiveuu/rcvbit_cnt_0)| 4     |
-------------------------------------------------------------------------------------------+----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.690ns (Maximum Frequency: 175.762MHz)
   Minimum input arrival time before clock: 3.340ns
   Maximum output required time after clock: 6.280ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk59m'
  Clock period: 5.482ns (frequency: 182.407MHz)
  Total number of paths / destination ports: 507 / 14
-------------------------------------------------------------------------
Delay:               5.482ns (Levels of Logic = 4)
  Source:            div_1_8m1/clk_cnt_5 (FF)
  Destination:       div_1_8m1/clk_cnt_11 (FF)
  Source Clock:      clk59m rising
  Destination Clock: clk59m rising

  Data Path: div_1_8m1/clk_cnt_5 to div_1_8m1/clk_cnt_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.626   0.976  div_1_8m1/clk_cnt_5 (div_1_8m1/clk_cnt_5)
     LUT4_D:I0->O          6   0.479   0.876  div_1_8m1/clk_cnt_and0000_SW0 (N28)
     LUT4_D:I3->O          1   0.479   0.851  div_1_8m1/clk_cnt_and0000 (div_1_8m1/clk_cnt_and0000)
     LUT2:I1->O            0   0.479   0.000  div_1_8m1/Mcount_clk_cnt_lut<11> (div_1_8m1/Mcount_clk_cnt_lut<11>)
     XORCY:LI->O           1   0.541   0.000  div_1_8m1/Mcount_clk_cnt_xor<11> (div_1_8m1/Mcount_clk_cnt11)
     FDC:D                     0.176          div_1_8m1/clk_cnt_11
    ----------------------------------------
    Total                      5.482ns (2.780ns logic, 2.702ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'div_1_8m1/clk_out1'
  Clock period: 4.952ns (frequency: 201.949MHz)
  Total number of paths / destination ports: 270 / 40
-------------------------------------------------------------------------
Delay:               4.952ns (Levels of Logic = 3)
  Source:            uart1/uart_senduu/STATE_FSM_FFd3 (FF)
  Destination:       uart1/uart_senduu/dlycnt_3 (FF)
  Source Clock:      div_1_8m1/clk_out1 rising
  Destination Clock: div_1_8m1/clk_out1 rising

  Data Path: uart1/uart_senduu/STATE_FSM_FFd3 to uart1/uart_senduu/dlycnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.626   1.179  uart1/uart_senduu/STATE_FSM_FFd3 (uart1/uart_senduu/STATE_FSM_FFd3)
     LUT4:I1->O            3   0.479   0.830  uart1/uart_senduu/dlycnt_mux0000<3>11 (uart1/uart_senduu/N9)
     LUT4:I2->O            1   0.479   0.704  uart1/uart_senduu/dlycnt_mux0000<1>44 (uart1/uart_senduu/dlycnt_mux0000<1>44)
     LUT4:I3->O            1   0.479   0.000  uart1/uart_senduu/dlycnt_mux0000<1>48 (uart1/uart_senduu/dlycnt_mux0000<1>)
     FDC:D                     0.176          uart1/uart_senduu/dlycnt_3
    ----------------------------------------
    Total                      4.952ns (2.239ns logic, 2.713ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'div_baud1/clkdiv_3'
  Clock period: 5.690ns (frequency: 175.762MHz)
  Total number of paths / destination ports: 126 / 14
-------------------------------------------------------------------------
Delay:               5.690ns (Levels of Logic = 4)
  Source:            uart1/uart_senduu/sendbit_cnt_1 (FF)
  Destination:       uart1/uart_senduu/shift_reg_0 (FF)
  Source Clock:      div_baud1/clkdiv_3 rising
  Destination Clock: div_baud1/clkdiv_3 rising

  Data Path: uart1/uart_senduu/sendbit_cnt_1 to uart1/uart_senduu/shift_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.626   1.216  uart1/uart_senduu/sendbit_cnt_1 (uart1/uart_senduu/sendbit_cnt_1)
     LUT2_D:I0->O          1   0.479   0.704  uart1/uart_senduu/txd_mux0000110 (uart1/uart_senduu/N02)
     LUT4_D:I3->O          7   0.479   0.929  uart1/uart_senduu/shift_reg_0_mux000031 (uart1/uart_senduu/N10)
     LUT4_L:I3->LO         1   0.479   0.123  uart1/uart_senduu/shift_reg_6_mux0000_SW0 (N14)
     LUT4:I3->O            1   0.479   0.000  uart1/uart_senduu/shift_reg_6_mux0000 (uart1/uart_senduu/shift_reg_6_mux0000)
     FDC:D                     0.176          uart1/uart_senduu/shift_reg_6
    ----------------------------------------
    Total                      5.690ns (2.718ns logic, 2.972ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uart1/uart_receiveuu/clkdiv_31'
  Clock period: 4.037ns (frequency: 247.696MHz)
  Total number of paths / destination ports: 121 / 36
-------------------------------------------------------------------------
Delay:               4.037ns (Levels of Logic = 2)
  Source:            uart1/uart_receiveuu/rcvbit_cnt_1 (FF)
  Destination:       uart1/uart_receiveuu/shift_reg_0 (FF)
  Source Clock:      uart1/uart_receiveuu/clkdiv_31 rising
  Destination Clock: uart1/uart_receiveuu/clkdiv_31 rising

  Data Path: uart1/uart_receiveuu/rcvbit_cnt_1 to uart1/uart_receiveuu/shift_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.626   1.201  uart1/uart_receiveuu/rcvbit_cnt_1 (uart1/uart_receiveuu/rcvbit_cnt_1)
     LUT4_D:I0->O          7   0.479   1.076  uart1/uart_receiveuu/shift_reg_0_mux000011 (uart1/uart_receiveuu/N01)
     LUT2:I1->O            1   0.479   0.000  uart1/uart_receiveuu/shift_reg_6_mux00001 (uart1/uart_receiveuu/shift_reg_6_mux0000)
     FDCE:D                    0.176          uart1/uart_receiveuu/shift_reg_6
    ----------------------------------------
    Total                      4.037ns (1.760ns logic, 2.277ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'div_baud1/clkdiv_3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.340ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       uart1/uart_senduu/shift_over (FF)
  Destination Clock: div_baud1/clkdiv_3 rising

  Data Path: rst to uart1/uart_senduu/shift_over
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.941  rst_IBUF (rst_IBUF)
     LUT4:I1->O            1   0.479   0.681  uart1/uart_senduu/shift_over_and0000 (uart1/uart_senduu/shift_over_and0000)
     FDE:CE                    0.524          uart1/uart_senduu/shift_over
    ----------------------------------------
    Total                      3.340ns (1.718ns logic, 1.622ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'div_1_8m1/clk_out1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 1)
  Source:            rxd (PAD)
  Destination:       uart1/uart_receiveuu/rxd1 (FF)
  Destination Clock: div_1_8m1/clk_out1 rising

  Data Path: rxd to uart1/uart_receiveuu/rxd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  rxd_IBUF (rxd_IBUF)
     FDP:D                     0.176          uart1/uart_receiveuu/rxd1
    ----------------------------------------
    Total                      1.572ns (0.891ns logic, 0.681ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div_baud1/clkdiv_3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 1)
  Source:            uart1/uart_senduu/txd (FF)
  Destination:       txd (PAD)
  Source Clock:      div_baud1/clkdiv_3 rising

  Data Path: uart1/uart_senduu/txd to txd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.626   0.745  uart1/uart_senduu/txd (uart1/uart_senduu/txd)
     OBUF:I->O                 4.909          txd_OBUF (txd)
    ----------------------------------------
    Total                      6.280ns (5.535ns logic, 0.745ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div_1_8m1/clk_out1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 1)
  Source:            uart1/uart_senduu/send_over (FF)
  Destination:       send_over (PAD)
  Source Clock:      div_1_8m1/clk_out1 rising

  Data Path: uart1/uart_senduu/send_over to send_over
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  uart1/uart_senduu/send_over (uart1/uart_senduu/send_over)
     OBUF:I->O                 4.909          send_over_OBUF (send_over)
    ----------------------------------------
    Total                      6.280ns (5.535ns logic, 0.745ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uart1/uart_receiveuu/clkdiv_31'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 1)
  Source:            uart1/uart_receiveuu/data_reg_7 (FF)
  Destination:       dout<7> (PAD)
  Source Clock:      uart1/uart_receiveuu/clkdiv_31 rising

  Data Path: uart1/uart_receiveuu/data_reg_7 to dout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   0.745  uart1/uart_receiveuu/data_reg_7 (uart1/uart_receiveuu/data_reg_7)
     OBUF:I->O                 4.909          dout_7_OBUF (dout<7>)
    ----------------------------------------
    Total                      6.280ns (5.535ns logic, 0.745ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.50 secs
 
--> 

Total memory usage is 259500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

