\hypertarget{struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields}{}\section{\+\_\+hw\+\_\+dma\+\_\+cerr\+:\+:\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields Struct Reference}
\label{struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields}\index{\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields_a68822305bb5a3108e9c42b22ad842c56}{C\+E\+RR}\+: 4
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields_a33f702a96a1b5431dafc4b8fa1eae5f3}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields_ad19d7fdc6d6d5e047266d01d3cd40dba}{C\+A\+EI}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields_a91c0d1fa1d5a364fc439d1d6de68ae03}{N\+OP}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields}!C\+A\+EI@{C\+A\+EI}}
\index{C\+A\+EI@{C\+A\+EI}!\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+A\+EI}{CAEI}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields\+::\+C\+A\+EI}\hypertarget{struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields_ad19d7fdc6d6d5e047266d01d3cd40dba}{}\label{struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields_ad19d7fdc6d6d5e047266d01d3cd40dba}
\mbox{[}6\mbox{]} Clear All Error Indicators \index{\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields}!C\+E\+RR@{C\+E\+RR}}
\index{C\+E\+RR@{C\+E\+RR}!\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+E\+RR}{CERR}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields\+::\+C\+E\+RR}\hypertarget{struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields_a68822305bb5a3108e9c42b22ad842c56}{}\label{struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields_a68822305bb5a3108e9c42b22ad842c56}
\mbox{[}3\+:0\mbox{]} Clear Error Indicator \index{\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields}!N\+OP@{N\+OP}}
\index{N\+OP@{N\+OP}!\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{N\+OP}{NOP}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields\+::\+N\+OP}\hypertarget{struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields_a91c0d1fa1d5a364fc439d1d6de68ae03}{}\label{struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields_a91c0d1fa1d5a364fc439d1d6de68ae03}
\mbox{[}7\mbox{]} No Op enable \index{\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+cerr\+::\+\_\+hw\+\_\+dma\+\_\+cerr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields_a33f702a96a1b5431dafc4b8fa1eae5f3}{}\label{struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields_a33f702a96a1b5431dafc4b8fa1eae5f3}
\mbox{[}5\+:4\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dma.\+h\end{DoxyCompactItemize}
