INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/2_3/project_2_3/project_2_3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/2_3/project_2_3/project_2_3.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
