<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
	<head>
	<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
		<title>Kactus2 generated documentation for component Kvazaar_IP_acc_Camera 1.0_student</title>
	</head>
	<body>
		<h6>This document was generated by Kactus2 on 10.04.2021 17:03:08 by user </h6>
		<p>
		<strong>Table of contents</strong><br>
		<a href="#TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student">1. Component&nbsp;TUNI.fi - product - Kvazaar_IP_acc_Camera - 1.0_student</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.kts_params">1.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.ports">1.2. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.interfaces">1.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.fileSets">1.4. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.views">1.5. Views</a><br>
		<a href="#TUNI.fi:ip.hw:Clock_Reset:1.0">2. Component&nbsp;TUNI.fi - ip.hw - Clock_Reset - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:Clock_Reset:1.0.kts_params">2.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:Clock_Reset:1.0.ports">2.2. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:Clock_Reset:1.0.interfaces">2.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:Clock_Reset:1.0.fileSets">2.4. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:Clock_Reset:1.0.views">2.5. Views</a><br>
		<a href="#TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student">3. Component&nbsp;TUNI.fi - ip.hw - Kvazaar_QSYS - 1.0_student</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.kts_params">3.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.ports">3.2. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.interfaces">3.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.fileSets">3.4. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.views">3.5. Views</a><br>
		<a href="#TUNI.fi:ip.hwp.com:PIO:1.0">4. Component&nbsp;TUNI.fi - ip.hwp.com - PIO - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:PIO:1.0.kts_params">4.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:PIO:1.0.memoryMaps">4.2. Memory maps</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:PIO:1.0.ports">4.3. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:PIO:1.0.interfaces">4.4. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:PIO:1.0.views">4.5. Views</a><br>
		<a href="#TUNI.fi:ip.hwp.mem:axi_to_channel:1.0">5. Component&nbsp;TUNI.fi - ip.hwp.mem - axi_to_channel - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:axi_to_channel:1.0.kts_params">5.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:axi_to_channel:1.0.memoryMaps">5.2. Memory maps</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:axi_to_channel:1.0.interfaces">5.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:axi_to_channel:1.0.views">5.4. Views</a><br>
		<a href="#TUNI.fi:ip.hwp.mem:axi_dma_read:1.0">6. Component&nbsp;TUNI.fi - ip.hwp.mem - axi_dma_read - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:axi_dma_read:1.0.kts_params">6.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:axi_dma_read:1.0.memoryMaps">6.2. Memory maps</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:axi_dma_read:1.0.interfaces">6.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:axi_dma_read:1.0.views">6.4. Views</a><br>
		<a href="#TUNI.fi:ip.hwp.mem:axi_dma_write:1.0">7. Component&nbsp;TUNI.fi - ip.hwp.mem - axi_dma_write - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:axi_dma_write:1.0.kts_params">7.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:axi_dma_write:1.0.memoryMaps">7.2. Memory maps</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:axi_dma_write:1.0.interfaces">7.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:axi_dma_write:1.0.views">7.4. Views</a><br>
		<a href="#TUNI.fi:soc:HPS:1.2_student">8. Component&nbsp;TUNI.fi - soc - HPS - 1.2_student</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:soc:HPS:1.2_student.kts_params">8.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:soc:HPS:1.2_student.interfaces">8.2. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:soc:HPS:1.2_student.fileSets">8.3. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:soc:HPS:1.2_student.views">8.4. Views</a><br>
		<a href="#TUNI.fi:ip.hwp.mem:cache.L2:1.0">9. Component&nbsp;TUNI.fi - ip.hwp.mem - cache.L2 - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:cache.L2:1.0.kts_params">9.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:cache.L2:1.0.interfaces">9.2. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:cache.L2:1.0.views">9.3. Views</a><br>
		<a href="#TUNI.fi:ip.hwp.mem:controller.ddr_sdram.multiport:1.1">10. Component&nbsp;TUNI.fi - ip.hwp.mem - controller.ddr_sdram.multiport - 1.1</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:controller.ddr_sdram.multiport:1.1.kts_params">10.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:controller.ddr_sdram.multiport:1.1.memoryMaps">10.2. Memory maps</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:controller.ddr_sdram.multiport:1.1.interfaces">10.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:controller.ddr_sdram.multiport:1.1.views">10.4. Views</a><br>
		<a href="#TUNI.fi:ip.hwp.mem:cache.L3:1.0">11. Component&nbsp;TUNI.fi - ip.hwp.mem - cache.L3 - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:cache.L3:1.0.kts_params">11.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:cache.L3:1.0.interfaces">11.2. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:cache.L3:1.0.views">11.3. Views</a><br>
		<a href="#TUNI.fi:ip.hwp.cpu:arm.cortex_a9:1.0">12. Component&nbsp;TUNI.fi - ip.hwp.cpu - arm.cortex_a9 - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.cpu:arm.cortex_a9:1.0.kts_params">12.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.cpu:arm.cortex_a9:1.0.interfaces">12.2. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.cpu:arm.cortex_a9:1.0.views">12.3. Views</a><br>
		<a href="#TUNI.fi:ip.hwp.com:peripherals.emac:1.0">13. Component&nbsp;TUNI.fi - ip.hwp.com - peripherals.emac - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:peripherals.emac:1.0.kts_params">13.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:peripherals.emac:1.0.interfaces">13.2. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:peripherals.emac:1.0.views">13.3. Views</a><br>
		<a href="#TUNI.fi:ip.hwp.com:peripherals.generic:1.0">14. Component&nbsp;TUNI.fi - ip.hwp.com - peripherals.generic - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:peripherals.generic:1.0.kts_params">14.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:peripherals.generic:1.0.interfaces">14.2. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:peripherals.generic:1.0.views">14.3. Views</a><br>
		<a href="#TUNI.fi:ip.hwp.mem:On-Chip_Memory_RAM:1.1">15. Component&nbsp;TUNI.fi - ip.hwp.mem - On-Chip_Memory_RAM - 1.1</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:On-Chip_Memory_RAM:1.1.kts_params">15.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:On-Chip_Memory_RAM:1.1.memoryMaps">15.2. Memory maps</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:On-Chip_Memory_RAM:1.1.interfaces">15.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.mem:On-Chip_Memory_RAM:1.1.views">15.4. Views</a><br>
		<a href="#TUNI.fi:ip.hwp.com:HPS_peripherals_bus:1.0">16. Component&nbsp;TUNI.fi - ip.hwp.com - HPS_peripherals_bus - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:HPS_peripherals_bus:1.0.kts_params">16.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:HPS_peripherals_bus:1.0.interfaces">16.2. Bus interfaces</a><br>
		<a href="#TUNI.fi:ip.hwp.com:HPS_memory_bus:1.0">17. Component&nbsp;TUNI.fi - ip.hwp.com - HPS_memory_bus - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:HPS_memory_bus:1.0.kts_params">17.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hwp.com:HPS_memory_bus:1.0.interfaces">17.2. Bus interfaces</a><br>
		<a href="#TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0">18. Component&nbsp;TUNI.fi - ip.hw - IP_SAD_Accelerator - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.kts_params">18.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.parameters">18.2. General parameters</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.ports">18.3. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.interfaces">18.4. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.fileSets">18.5. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.views">18.6. Views</a><br>
		<a href="#TUNI.fi:ip.hw:CCD_Configer:1.0">19. Component&nbsp;TUNI.fi - ip.hw - CCD_Configer - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Configer:1.0.kts_params">19.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Configer:1.0.parameters">19.2. General parameters</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Configer:1.0.ports">19.3. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Configer:1.0.interfaces">19.4. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Configer:1.0.fileSets">19.5. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Configer:1.0.views">19.6. Views</a><br>
		<a href="#TUNI.fi:ip.hw:CCD_Configer_I2C:1.0">20. Component&nbsp;TUNI.fi - ip.hw - CCD_Configer_I2C - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.kts_params">20.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.parameters">20.2. General parameters</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.ports">20.3. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.interfaces">20.4. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.fileSets">20.5. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.views">20.6. Views</a><br>
		<a href="#TUNI.fi:ip.hw:CCD_Capture:1.0">21. Component&nbsp;TUNI.fi - ip.hw - CCD_Capture - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Capture:1.0.kts_params">21.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Capture:1.0.parameters">21.2. General parameters</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Capture:1.0.ports">21.3. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Capture:1.0.interfaces">21.4. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Capture:1.0.fileSets">21.5. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:CCD_Capture:1.0.views">21.6. Views</a><br>
		<a href="#TUNI.fi:ip.hw:RAW_to_RGB:1.0">22. Component&nbsp;TUNI.fi - ip.hw - RAW_to_RGB - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:RAW_to_RGB:1.0.kts_params">22.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:RAW_to_RGB:1.0.ports">22.2. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:RAW_to_RGB:1.0.interfaces">22.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:RAW_to_RGB:1.0.fileSets">22.4. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:RAW_to_RGB:1.0.views">22.5. Views</a><br>
		<a href="#TUNI.fi:ip.hw:RGB_to_YUV:1.0">23. Component&nbsp;TUNI.fi - ip.hw - RGB_to_YUV - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:RGB_to_YUV:1.0.kts_params">23.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:RGB_to_YUV:1.0.ports">23.2. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:RGB_to_YUV:1.0.interfaces">23.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:RGB_to_YUV:1.0.fileSets">23.4. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:RGB_to_YUV:1.0.views">23.5. Views</a><br>
		<a href="#TUNI.fi:ip.hw:LTP_Controller:1.0">24. Component&nbsp;TUNI.fi - ip.hw - LTP_Controller - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:LTP_Controller:1.0.kts_params">24.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:LTP_Controller:1.0.ports">24.2. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:LTP_Controller:1.0.interfaces">24.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:LTP_Controller:1.0.fileSets">24.4. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUNI.fi:ip.hw:LTP_Controller:1.0.views">24.5. Views</a><br>
		</p>
		<h1><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student">1. Component TUNI.fi - product - Kvazaar_IP_acc_Camera - 1.0_student</a></h1>
		<p>
		<img src="TUNI.fi.product.Kvazaar_IP_acc_Camera.1.0_student.png" alt="TUNI.fi - product - Kvazaar_IP_acc_Camera - 1.0_student preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../k2u_Kvazaar_IP_acc_Camera.1.0_student.xml">k2u_Kvazaar_IP_acc_Camera.1.0_student.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.kts_params">1.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>Flat<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.ports">1.2 Ports</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_gtx_clk">enet_hps_gtx_clk</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_txd">enet_hps_txd</a></td>
					<td>out</td>
					<td>3</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_rxd">enet_hps_rxd</a></td>
					<td>in</td>
					<td>3</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_mdio">enet_hps_mdio</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_mdc">enet_hps_mdc</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_rx_dv">enet_hps_rx_dv</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_tx_en">enet_hps_tx_en</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_rx_clk">enet_hps_rx_clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.qspi_io">qspi_io</a></td>
					<td>inout</td>
					<td>3</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.qspi_ss0">qspi_ss0</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.qspi_clk">qspi_clk</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.sd_cmd">sd_cmd</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.sd_dat">sd_dat</a></td>
					<td>inout</td>
					<td>3</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.sd_clk">sd_clk</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.usb_data">usb_data</a></td>
					<td>inout</td>
					<td>7</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.usb_clk">usb_clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.usb_stp">usb_stp</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.usb_dir">usb_dir</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.usb_nxt">usb_nxt</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.spi_sck">spi_sck</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.spi_mosi">spi_mosi</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.spi_miso">spi_miso</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.spi_csn">spi_csn</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.uart_tx">uart_tx</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.uart_rx">uart_rx</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.i2c_sda_hps">i2c_sda_hps</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.i2c_scl_hps">i2c_scl_hps</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.can_0_rx">can_0_rx</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.can_0_tx">can_0_tx</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.trace_clk_mic">trace_clk_mic</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.trace_data">trace_data</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.gpio09">gpio09</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_intn">enet_hps_intn</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.user_led_hps">user_led_hps</a></td>
					<td>inout</td>
					<td>3</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_a">ddr3_hps_a</a></td>
					<td>out</td>
					<td>14</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_ba">ddr3_hps_ba</a></td>
					<td>out</td>
					<td>2</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_clk_p">ddr3_hps_clk_p</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_clk_n">ddr3_hps_clk_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_cke">ddr3_hps_cke</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_csn">ddr3_hps_csn</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_rasn">ddr3_hps_rasn</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_casn">ddr3_hps_casn</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_wen">ddr3_hps_wen</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_resetn">ddr3_hps_resetn</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_dq">ddr3_hps_dq</a></td>
					<td>inout</td>
					<td>39</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_dqs_p">ddr3_hps_dqs_p</a></td>
					<td>inout</td>
					<td>4</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_dqs_n">ddr3_hps_dqs_n</a></td>
					<td>inout</td>
					<td>4</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_odt">ddr3_hps_odt</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_dm">ddr3_hps_dm</a></td>
					<td>out</td>
					<td>4</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_rzq">ddr3_hps_rzq</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.user_dipsw_fpga">user_dipsw_fpga</a></td>
					<td>in</td>
					<td>3</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.user_pb_fpga">user_pb_fpga</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_XCLKIN">CAMERA_XCLKIN</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_RESET_n">CAMERA_RESET_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_SCLK">CAMERA_SCLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_SDATA">CAMERA_SDATA</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_TRIGGER">CAMERA_TRIGGER</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_LVAL">CAMERA_LVAL</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_FVAL">CAMERA_FVAL</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_D">CAMERA_D</a></td>
					<td>in</td>
					<td>11</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_PIXCLK">CAMERA_PIXCLK</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.clk_50m_fpga">clk_50m_fpga</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_HSD">LCD_HSD</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_VSD">LCD_VSD</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_R">LCD_R</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_G">LCD_G</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_B">LCD_B</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_MODE">LCD_MODE</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_RSTB">LCD_RSTB</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_SHLR">LCD_SHLR</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_UPDN">LCD_UPDN</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_DIM">LCD_DIM</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_POWER_CTL">LCD_POWER_CTL</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_DCLK">LCD_DCLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.interfaces">1.3 Bus interfaces</a></h2>
			<h3>1.3.1 LCD</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface LCD.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_HSD">LCD_HSD</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_VSD">LCD_VSD</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_R">LCD_R</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_G">LCD_G</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_B">LCD_B</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_MODE">LCD_MODE</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_RSTB">LCD_RSTB</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_SHLR">LCD_SHLR</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_UPDN">LCD_UPDN</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_DIM">LCD_DIM</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_POWER_CTL">LCD_POWER_CTL</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.LCD_DCLK">LCD_DCLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>1.3.2 CCD_data</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface CCD_data.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_LVAL">CAMERA_LVAL</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_FVAL">CAMERA_FVAL</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_D">CAMERA_D</a></td>
					<td>in</td>
					<td>11</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>1.3.3 i2c_data</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface i2c_data.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_SCLK">CAMERA_SCLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_SDATA">CAMERA_SDATA</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>1.3.4 clock_25MHz</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_25MHz.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_XCLKIN">CAMERA_XCLKIN</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_RESET_n">CAMERA_RESET_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>1.3.5 clock_50MHz</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_50MHz.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.clk_50m_fpga">clk_50m_fpga</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>1.3.6 clock_camera</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_camera.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.CAMERA_PIXCLK">CAMERA_PIXCLK</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>1.3.7 push_buttons</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface push_buttons.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.user_pb_fpga">user_pb_fpga</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>1.3.8 dip_switch</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface dip_switch.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.user_dipsw_fpga">user_dipsw_fpga</a></td>
					<td>in</td>
					<td>3</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>1.3.9 HPS_connection</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface HPS_connection.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_gtx_clk">enet_hps_gtx_clk</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_txd">enet_hps_txd</a></td>
					<td>out</td>
					<td>3</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_rxd">enet_hps_rxd</a></td>
					<td>in</td>
					<td>3</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_mdio">enet_hps_mdio</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_mdc">enet_hps_mdc</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_rx_dv">enet_hps_rx_dv</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_tx_en">enet_hps_tx_en</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_rx_clk">enet_hps_rx_clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.qspi_io">qspi_io</a></td>
					<td>inout</td>
					<td>3</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.qspi_ss0">qspi_ss0</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.qspi_clk">qspi_clk</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.sd_cmd">sd_cmd</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.sd_dat">sd_dat</a></td>
					<td>inout</td>
					<td>3</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.sd_clk">sd_clk</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.usb_data">usb_data</a></td>
					<td>inout</td>
					<td>7</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.usb_clk">usb_clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.usb_stp">usb_stp</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.usb_dir">usb_dir</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.usb_nxt">usb_nxt</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.spi_sck">spi_sck</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.spi_mosi">spi_mosi</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.spi_miso">spi_miso</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.spi_csn">spi_csn</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.uart_tx">uart_tx</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.uart_rx">uart_rx</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.i2c_sda_hps">i2c_sda_hps</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.i2c_scl_hps">i2c_scl_hps</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.can_0_rx">can_0_rx</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.can_0_tx">can_0_tx</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.trace_clk_mic">trace_clk_mic</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.trace_data">trace_data</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.gpio09">gpio09</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.enet_hps_intn">enet_hps_intn</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.user_led_hps">user_led_hps</a></td>
					<td>inout</td>
					<td>3</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_a">ddr3_hps_a</a></td>
					<td>out</td>
					<td>14</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_ba">ddr3_hps_ba</a></td>
					<td>out</td>
					<td>2</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_clk_p">ddr3_hps_clk_p</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_clk_n">ddr3_hps_clk_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_cke">ddr3_hps_cke</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_csn">ddr3_hps_csn</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_rasn">ddr3_hps_rasn</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_casn">ddr3_hps_casn</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_wen">ddr3_hps_wen</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_resetn">ddr3_hps_resetn</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_dq">ddr3_hps_dq</a></td>
					<td>inout</td>
					<td>39</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_dqs_p">ddr3_hps_dqs_p</a></td>
					<td>inout</td>
					<td>4</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_dqs_n">ddr3_hps_dqs_n</a></td>
					<td>inout</td>
					<td>4</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_odt">ddr3_hps_odt</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_dm">ddr3_hps_dm</a></td>
					<td>out</td>
					<td>4</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.port.ddr3_hps_rzq">ddr3_hps_rzq</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.fileSets">1.4 File sets</a></h2>
			<h3><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.fileSet.qsys_components">1.4.1 qsys_components</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;1.4.1.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../qsys_components/axi_dma_read_hw.tcl">axi_dma_read_hw.tcl</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>tclSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../qsys_components/axi_dma_write_yuv_hw.tcl">axi_dma_write_yuv_hw.tcl</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>tclSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../qsys_components/axi_to_channel_hw.tcl">axi_to_channel_hw.tcl</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>tclSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../qsys_components/axi3_dma_read.vhd">axi3_dma_read.vhd</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../qsys_components/axi3_dma_write_yuv.vhd">axi3_dma_write_yuv.vhd</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../qsys_components/axi3_to_channel.vhd">axi3_to_channel.vhd</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../qsys_components/pre_calk_pkg.vhd">pre_calk_pkg.vhd</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.fileSet.quartus_settings">1.4.2 quartus_settings</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;1.4.2.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../quartus_settings/cyclone_v_pins.csv">cyclone_v_pins.csv</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>csv</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../quartus_settings/cyclone_v_settings.qsf">cyclone_v_settings.qsf</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>quartusProjectFile</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../quartus_settings/Kvazaar_IP_acc_Camera.sdc">Kvazaar_IP_acc_Camera.sdc</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>SDC</td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.fileSet.verilogSource">1.4.3 verilogSource</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> generatedFiles<br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;1.4.3.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="">Kvazaar_IP_acc_Camera.v</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td>Generated at 17:00:29 on 10.04.2021 by Kactus2. </td>
				</tr>
				<tr>
					<td><a href="../quartus_project/Kvazaar_IP_acc_Camera.v">Kvazaar_IP_acc_Camera.v</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td>Generated at 17:01:20 on 10.04.2021 by Kactus2. </td>
				</tr>
			</table>
			<h2><a id="TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.views">1.5 Views</a></h2>
			<h3>1.5.1 View: hierarchical</h3>
			<p>
			</p>
				<h4>1.5.1.1 Component instantiation: hierarchical_verilog</h4>
				<p>
					&nbsp;&nbsp;&nbsp;<strong>Language: </strong>verilog<br>
				</p>
				<p>
					File sets contained in this component instantiation: </strong>
				</p>
				<ul>
					<li><a href="#TUNI.fi:product:Kvazaar_IP_acc_Camera:1.0_student.fileSet.verilogSource">verilogSource</a></li>
				</ul>
				<h4>1.5.1.2 Design configuration instantiation: hierarchical</h4>
				<p>
					&nbsp;&nbsp;&nbsp;<strong>Design configuration: </strong>TUNI.fi:product:Kvazaar_IP_acc_Camera.designcfg:1.0_student<br>
					&nbsp;&nbsp;&nbsp;<strong>IP-Xact file: </strong><a href="../k2u_Kvazaar.IP-acc.Camera.designcfg.1.0_student.xml">k2u_Kvazaar.IP-acc.Camera.designcfg.1.0_student.xml</a><br>
				</p>
			<br>
			Diagram of design TUNI.fi:product:Kvazaar_IP_acc_Camera.design:1.0_student:<br>
			<img src="TUNI.fi.product.Kvazaar_IP_acc_Camera.1.0_student.hierarchical.png" alt="View: hierarchical preview picture"><br>
			<br>
			Component instances within design TUNI.fi:product:Kvazaar_IP_acc_Camera.design:1.0_student:<br>
			<table frame="box" rules="all" border="1" cellPadding="3" title="Component instances within design TUNI.fi:product:Kvazaar_IP_acc_Camera.design:1.0_student.">
				<tr>
					<th>Instance name</th>
					<th>Component type</th>
					<th>Configurable values</th>
					<th>Active view</th>
					<th>Description</th>
				</tr>
				<tr>
					<td>Clock_Reset_0</td>
					<td><a href="#TUNI.fi:ip.hw:Clock_Reset:1.0">TUNI.fi - ip.hw - Clock_Reset - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>Kvazaar_QSYS_0</td>
					<td><a href="#TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student">TUNI.fi - ip.hw - Kvazaar_QSYS - 1.0_student</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>IP_SAD_Accelerator_0</td>
					<td><a href="#TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0">TUNI.fi - ip.hw - IP_SAD_Accelerator - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>CCD_Configer_0</td>
					<td><a href="#TUNI.fi:ip.hw:CCD_Configer:1.0">TUNI.fi - ip.hw - CCD_Configer - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>CCD_Configer_I2C_0</td>
					<td><a href="#TUNI.fi:ip.hw:CCD_Configer_I2C:1.0">TUNI.fi - ip.hw - CCD_Configer_I2C - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>CCD_Capture_0</td>
					<td><a href="#TUNI.fi:ip.hw:CCD_Capture:1.0">TUNI.fi - ip.hw - CCD_Capture - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>RAW_to_RGB_0</td>
					<td><a href="#TUNI.fi:ip.hw:RAW_to_RGB:1.0">TUNI.fi - ip.hw - RAW_to_RGB - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>RGB_to_YUV_0</td>
					<td><a href="#TUNI.fi:ip.hw:RGB_to_YUV:1.0">TUNI.fi - ip.hw - RGB_to_YUV - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>LTP_Controller_0</td>
					<td><a href="#TUNI.fi:ip.hw:LTP_Controller:1.0">TUNI.fi - ip.hw - LTP_Controller - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
			</table>
		<h1><a id="TUNI.fi:ip.hw:Clock_Reset:1.0">2. Component TUNI.fi - ip.hw - Clock_Reset - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hw.Clock_Reset.1.0.png" alt="TUNI.fi - ip.hw - Clock_Reset - 1.0 preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hw/Clock_Reset/1.0/k2u_Clock_Reset.1.0.xml">k2u_Clock_Reset.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.kts_params">2.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>Flat<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.ports">2.2 Ports</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.refclk">refclk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.outclk_0">outclk_0</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.outclk_1">outclk_1</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.outclk_2">outclk_2</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.fpga_pb_1">fpga_pb_1</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.fpga_pb_2">fpga_pb_2</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.rst_n_0">rst_n_0</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.rst_n_1">rst_n_1</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.rst_n_2">rst_n_2</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.cameraclk">cameraclk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.outclk_3">outclk_3</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.rst_n_3">rst_n_3</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.interfaces">2.3 Bus interfaces</a></h2>
			<h3>2.3.1 push_buttons</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface push_buttons.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.fpga_pb_1">fpga_pb_1</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.fpga_pb_2">fpga_pb_2</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>2.3.2 clock_25MHz</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_25MHz.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.outclk_0">outclk_0</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.rst_n_0">rst_n_0</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>2.3.3 clock_75MHz</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_75MHz.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.outclk_1">outclk_1</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.rst_n_1">rst_n_1</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>2.3.4 clock_33MHz</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_33MHz.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.outclk_2">outclk_2</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.rst_n_2">rst_n_2</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>2.3.5 clock_50MHz_ref</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_50MHz_ref.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.refclk">refclk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>2.3.6 clock_camera_ref</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_camera_ref.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.cameraclk">cameraclk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>2.3.7 clock_camera</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_camera.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.outclk_3">outclk_3</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.port.rst_n_3">rst_n_3</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.fileSets">2.4 File sets</a></h2>
			<h3><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.fileSet.base">2.4.1 base</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;2.4.1.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/Clock_Reset/1.0/alterapll_module.qip">alterapll_module.qip</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>quartusIpfile</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/Clock_Reset/1.0/alterapll_module.v">alterapll_module.v</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/Clock_Reset/1.0/alterapll.vhd">alterapll.vhd</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
			</table>
			<h2><a id="TUNI.fi:ip.hw:Clock_Reset:1.0.views">2.5 Views</a></h2>
			<h3>2.5.1 View: flat</h3>
			<p>
			</p>
				<h4>2.5.1.1 Component instantiation: flat</h4>
				<p>
					&nbsp;&nbsp;&nbsp;<strong>Module name: </strong>Clock_Reset<br>
				</p>
				<p>
					File sets contained in this component instantiation: </strong>
				</p>
				<ul>
					<li><a href="#TUNI.fi:ip.hw:Clock_Reset:1.0.fileSet.base">base</a></li>
				</ul>
		<h1><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student">3. Component TUNI.fi - ip.hw - Kvazaar_QSYS - 1.0_student</a></h1>
		<p>
		<img src="TUNI.fi.ip.hw.Kvazaar_QSYS.1.0_student.png" alt="TUNI.fi - ip.hw - Kvazaar_QSYS - 1.0_student preview picture"><br>
		<strong>Description:</strong> 1. Import missing ports
2. Connect added ports to corresponding  bus interfaces
3. Check Ad-hoc ports
    - result ready pio export
    - lcu loaded pio export
    - lambda loaded pio export
    - top_ref/unfiltered1 clear export
    - left_ref/unfiltered2 clear export
    - orig clear export<br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hw/Kvazaar_QSYS/1.0_student/k2u_Kvazaar_QSYS.1.0_student.xml">k2u_Kvazaar_QSYS.1.0_student.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.kts_params">3.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>Flat<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.ports">3.2 Ports</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.clk_clk">clk_clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>clk.clk</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.reset_reset_n">reset_reset_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>reset.reset_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_f2h_cold_reset_req_reset_n">hps_0_f2h_cold_reset_req_reset_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>hps_0_f2h_cold_reset_req.reset_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_f2h_debug_reset_req_reset_n">hps_0_f2h_debug_reset_req_reset_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>hps_0_f2h_debug_reset_req.reset_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_f2h_warm_reset_req_reset_n">hps_0_f2h_warm_reset_req_reset_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>hps_0_f2h_warm_reset_req.reset_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_h2f_reset_reset_n">hps_0_h2f_reset_reset_n</a></td>
					<td>phantom</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>hps_0_h2f_reset.reset_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_gpio_inst_GPIO44">hps_0_hps_io_hps_io_gpio_inst_GPIO44</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_gpio_inst_GPIO44</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_gpio_inst_GPIO43">hps_0_hps_io_hps_io_gpio_inst_GPIO43</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_gpio_inst_GPIO43</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_gpio_inst_GPIO42">hps_0_hps_io_hps_io_gpio_inst_GPIO42</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_gpio_inst_GPIO42</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_gpio_inst_GPIO41">hps_0_hps_io_hps_io_gpio_inst_GPIO41</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_gpio_inst_GPIO41</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_gpio_inst_GPIO35">hps_0_hps_io_hps_io_gpio_inst_GPIO35</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_gpio_inst_GPIO35</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_gpio_inst_GPIO09">hps_0_hps_io_hps_io_gpio_inst_GPIO09</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_gpio_inst_GPIO09</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D7">hps_0_hps_io_hps_io_trace_inst_D7</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D7</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D6">hps_0_hps_io_hps_io_trace_inst_D6</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D6</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D5">hps_0_hps_io_hps_io_trace_inst_D5</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D5</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D4">hps_0_hps_io_hps_io_trace_inst_D4</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D4</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D3">hps_0_hps_io_hps_io_trace_inst_D3</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D3</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D2">hps_0_hps_io_hps_io_trace_inst_D2</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D2</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D1">hps_0_hps_io_hps_io_trace_inst_D1</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D1</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D0">hps_0_hps_io_hps_io_trace_inst_D0</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_CLK">hps_0_hps_io_hps_io_trace_inst_CLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_CLK</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_can0_inst_TX">hps_0_hps_io_hps_io_can0_inst_TX</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_can0_inst_TX</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_can0_inst_RX">hps_0_hps_io_hps_io_can0_inst_RX</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_can0_inst_RX</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_i2c0_inst_SCL">hps_0_hps_io_hps_io_i2c0_inst_SCL</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_i2c0_inst_SCL</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_i2c0_inst_SDA">hps_0_hps_io_hps_io_i2c0_inst_SDA</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_i2c0_inst_SDA</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_uart0_inst_TX">hps_0_hps_io_hps_io_uart0_inst_TX</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_uart0_inst_TX</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_uart0_inst_RX">hps_0_hps_io_hps_io_uart0_inst_RX</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_uart0_inst_RX</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_spim0_inst_SS0">hps_0_hps_io_hps_io_spim0_inst_SS0</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_spim0_inst_SS0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_spim0_inst_MISO">hps_0_hps_io_hps_io_spim0_inst_MISO</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_spim0_inst_MISO</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_spim0_inst_MOSI">hps_0_hps_io_hps_io_spim0_inst_MOSI</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_spim0_inst_MOSI</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_spim0_inst_CLK">hps_0_hps_io_hps_io_spim0_inst_CLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_spim0_inst_CLK</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_NXT">hps_0_hps_io_hps_io_usb1_inst_NXT</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_NXT</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_DIR">hps_0_hps_io_hps_io_usb1_inst_DIR</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_DIR</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_STP">hps_0_hps_io_hps_io_usb1_inst_STP</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_STP</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_CLK">hps_0_hps_io_hps_io_usb1_inst_CLK</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_CLK</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D7">hps_0_hps_io_hps_io_usb1_inst_D7</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D7</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D6">hps_0_hps_io_hps_io_usb1_inst_D6</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D6</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D5">hps_0_hps_io_hps_io_usb1_inst_D5</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D5</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D4">hps_0_hps_io_hps_io_usb1_inst_D4</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D4</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D3">hps_0_hps_io_hps_io_usb1_inst_D3</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D3</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D2">hps_0_hps_io_hps_io_usb1_inst_D2</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D2</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D1">hps_0_hps_io_hps_io_usb1_inst_D1</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D1</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D0">hps_0_hps_io_hps_io_usb1_inst_D0</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_sdio_inst_D3">hps_0_hps_io_hps_io_sdio_inst_D3</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_sdio_inst_D3</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_sdio_inst_D2">hps_0_hps_io_hps_io_sdio_inst_D2</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_sdio_inst_D2</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_sdio_inst_CLK">hps_0_hps_io_hps_io_sdio_inst_CLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_sdio_inst_CLK</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_sdio_inst_D1">hps_0_hps_io_hps_io_sdio_inst_D1</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_sdio_inst_D1</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_sdio_inst_D0">hps_0_hps_io_hps_io_sdio_inst_D0</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_sdio_inst_D0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_sdio_inst_CMD">hps_0_hps_io_hps_io_sdio_inst_CMD</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_sdio_inst_CMD</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_qspi_inst_CLK">hps_0_hps_io_hps_io_qspi_inst_CLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_qspi_inst_CLK</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_qspi_inst_SS0">hps_0_hps_io_hps_io_qspi_inst_SS0</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_qspi_inst_SS0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_qspi_inst_IO3">hps_0_hps_io_hps_io_qspi_inst_IO3</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_qspi_inst_IO3</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_qspi_inst_IO2">hps_0_hps_io_hps_io_qspi_inst_IO2</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_qspi_inst_IO2</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_qspi_inst_IO1">hps_0_hps_io_hps_io_qspi_inst_IO1</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_qspi_inst_IO1</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_qspi_inst_IO0">hps_0_hps_io_hps_io_qspi_inst_IO0</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_qspi_inst_IO0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_RXD3">hps_0_hps_io_hps_io_emac1_inst_RXD3</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_RXD3</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_RXD2">hps_0_hps_io_hps_io_emac1_inst_RXD2</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_RXD2</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_RXD1">hps_0_hps_io_hps_io_emac1_inst_RXD1</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_RXD1</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_RX_CLK">hps_0_hps_io_hps_io_emac1_inst_RX_CLK</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_RX_CLK</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_TX_CTL">hps_0_hps_io_hps_io_emac1_inst_TX_CTL</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_TX_CTL</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_RX_CTL">hps_0_hps_io_hps_io_emac1_inst_RX_CTL</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_RX_CTL</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_MDC">hps_0_hps_io_hps_io_emac1_inst_MDC</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_MDC</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_MDIO">hps_0_hps_io_hps_io_emac1_inst_MDIO</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_MDIO</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_RXD0">hps_0_hps_io_hps_io_emac1_inst_RXD0</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_RXD0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_TXD3">hps_0_hps_io_hps_io_emac1_inst_TXD3</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_TXD3</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_TXD2">hps_0_hps_io_hps_io_emac1_inst_TXD2</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_TXD2</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_TXD1">hps_0_hps_io_hps_io_emac1_inst_TXD1</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_TXD1</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_TXD0">hps_0_hps_io_hps_io_emac1_inst_TXD0</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_TXD0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_TX_CLK">hps_0_hps_io_hps_io_emac1_inst_TX_CLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>hps_0_hps_io.hps_io_emac1_inst_TX_CLK</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_oct_rzqin">memory_oct_rzqin</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.oct_rzqin</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_dm">memory_mem_dm</a></td>
					<td>out</td>
					<td>4</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_dm</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_odt">memory_mem_odt</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_odt</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_dqs_n">memory_mem_dqs_n</a></td>
					<td>inout</td>
					<td>4</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_dqs_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_dqs">memory_mem_dqs</a></td>
					<td>inout</td>
					<td>4</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_dqs</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_dq">memory_mem_dq</a></td>
					<td>inout</td>
					<td>39</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_dq</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_reset_n">memory_mem_reset_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_reset_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_we_n">memory_mem_we_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_we_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_cas_n">memory_mem_cas_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_cas_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_ras_n">memory_mem_ras_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_ras_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_cs_n">memory_mem_cs_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_cs_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_cke">memory_mem_cke</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_cke</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_ck_n">memory_mem_ck_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_ck_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_ck">memory_mem_ck</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_ck</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_ba">memory_mem_ba</a></td>
					<td>out</td>
					<td>2</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_ba</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_a">memory_mem_a</a></td>
					<td>out</td>
					<td>14</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>memory.mem_a</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_f2h_stm_hw_events_stm_hwevents">hps_0_f2h_stm_hw_events_stm_hwevents</a></td>
					<td>in</td>
					<td>27</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>0</td>
					<td></td>
					<td></td>
					<td>hps_0_f2h_stm_hw_events.stm_hwevents</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.acc_config_channel_vz">acc_config_channel_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>acc_config_channel.vz</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.acc_config_channel_data">acc_config_channel_data</a></td>
					<td>out</td>
					<td>31</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.data</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.acc_config_channel_lz">acc_config_channel_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.lz</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_orig_block_channel_data_export">axi_dma_orig_block_channel_data_export</a></td>
					<td>out</td>
					<td>31</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_orig_block_channel_data.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_orig_block_channel_lz_export">axi_dma_orig_block_channel_lz_export</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_orig_block_channel_lz.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_orig_block_channel_vz_export">axi_dma_orig_block_channel_vz_export</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_orig_block_channel_vz.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_orig_block_clear_fifo_export">axi_dma_orig_block_clear_fifo_export</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_orig_block_clear_fifo.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_unfiltered1_channel_data_export">axi_dma_unfiltered1_channel_data_export</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_unfiltered1_channel_data.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_unfiltered1_channel_lz_export">axi_dma_unfiltered1_channel_lz_export</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_unfiltered1_channel_lz.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_unfiltered1_channel_vz_export">axi_dma_unfiltered1_channel_vz_export</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_unfiltered1_channel_vz.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_unfiltered1_clear_fifo_export">axi_dma_unfiltered1_clear_fifo_export</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_unfiltered1_clear_fifo.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_unfiltered2_channel_data_export">axi_dma_unfiltered2_channel_data_export</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_unfiltered2_channel_data.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_unfiltered2_channel_lz_export">axi_dma_unfiltered2_channel_lz_export</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_unfiltered2_channel_lz.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_unfiltered2_channel_vz_export">axi_dma_unfiltered2_channel_vz_export</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_unfiltered2_channel_vz.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_unfiltered2_clear_fifo_export">axi_dma_unfiltered2_clear_fifo_export</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_unfiltered2_clear_fifo.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.camera_control_oc_s2_address">camera_control_oc_s2_address</a></td>
					<td>in</td>
					<td>5</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>camera_control_oc_s2.address</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.camera_control_oc_s2_chipselect">camera_control_oc_s2_chipselect</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>.chipselect</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.camera_control_oc_s2_clken">camera_control_oc_s2_clken</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>.clken</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.camera_control_oc_s2_write">camera_control_oc_s2_write</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>0</td>
					<td></td>
					<td></td>
					<td>.write</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.camera_control_oc_s2_readdata">camera_control_oc_s2_readdata</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.readdata</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.camera_control_oc_s2_writedata">camera_control_oc_s2_writedata</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>0</td>
					<td></td>
					<td></td>
					<td>.writedata</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.camera_control_oc_s2_byteenable">camera_control_oc_s2_byteenable</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>3</td>
					<td></td>
					<td></td>
					<td>.byteenable</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.configure_camera_external_connection_export">configure_camera_external_connection_export</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>configure_camera_external_connection.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_fifo_clk_clk">dma_yuv_fifo_clk_clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>dma_yuv_fifo_clk.clk</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_u_data_in_z">dma_yuv_yuv_input_u_data_in_z</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>dma_yuv_yuv_input.u_data_in_z</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_v_data_in_lz">dma_yuv_yuv_input_v_data_in_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.v_data_in_lz</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_v_data_in_vz">dma_yuv_yuv_input_v_data_in_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.v_data_in_vz</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_v_data_in_z">dma_yuv_yuv_input_v_data_in_z</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.v_data_in_z</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_y_data_in_vz">dma_yuv_yuv_input_y_data_in_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.y_data_in_vz</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_y_data_in_z">dma_yuv_yuv_input_y_data_in_z</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.y_data_in_z</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_y_data_in_lz">dma_yuv_yuv_input_y_data_in_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.y_data_in_lz</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_clear_dma_and_fifo">dma_yuv_yuv_input_clear_dma_and_fifo</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>0</td>
					<td></td>
					<td></td>
					<td>.clear_dma_and_fifo</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_u_data_in_vz">dma_yuv_yuv_input_u_data_in_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.u_data_in_vz</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_u_data_in_lz">dma_yuv_yuv_input_u_data_in_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.u_data_in_lz</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.lambda_loaded_external_connection_export">lambda_loaded_external_connection_export</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>lambda_loaded_external_connection.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.lcu_loaded_external_connection_export">lcu_loaded_external_connection_export</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>lcu_loaded_external_connection.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.result_ready_external_connection_export">result_ready_external_connection_export</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>result_ready_external_connection.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.sad_result_high_external_connection_export">sad_result_high_external_connection_export</a></td>
					<td>in</td>
					<td>31</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>sad_result_high_external_connection.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.sad_result_low_external_connection_export">sad_result_low_external_connection_export</a></td>
					<td>in</td>
					<td>31</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>sad_result_low_external_connection.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.yuv_ctrl_external_connection_export">yuv_ctrl_external_connection_export</a></td>
					<td>out</td>
					<td>3</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>yuv_ctrl_external_connection.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.yuv_status_external_connection_export">yuv_status_external_connection_export</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>yuv_status_external_connection.export</td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.interfaces">3.3 Bus interfaces</a></h2>
			<h3>3.3.1 push_buttons</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> DONE<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface push_buttons.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_f2h_stm_hw_events_stm_hwevents">hps_0_f2h_stm_hw_events_stm_hwevents</a></td>
					<td>in</td>
					<td>27</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>0</td>
					<td></td>
					<td></td>
					<td>hps_0_f2h_stm_hw_events.stm_hwevents</td>
				</tr>
			</table>
			<h3>3.3.2 dip_switch</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> DONE<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface dip_switch.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_f2h_stm_hw_events_stm_hwevents">hps_0_f2h_stm_hw_events_stm_hwevents</a></td>
					<td>in</td>
					<td>27</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>0</td>
					<td></td>
					<td></td>
					<td>hps_0_f2h_stm_hw_events.stm_hwevents</td>
				</tr>
			</table>
			<h3>3.3.3 camera_start_config</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> TODO:
configure_camera -> configure_camera_pio_export<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface camera_start_config.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.configure_camera_external_connection_export">configure_camera_external_connection_export</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>configure_camera_external_connection.export</td>
				</tr>
			</table>
			<h3>3.3.4 yuv_ctrl</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> TODO:
yuv_status -> done ; yuv_ctrl -> ctrl
<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface yuv_ctrl.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.yuv_ctrl_external_connection_export">yuv_ctrl_external_connection_export</a></td>
					<td>out</td>
					<td>3</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>yuv_ctrl_external_connection.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.yuv_status_external_connection_export">yuv_status_external_connection_export</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>yuv_status_external_connection.export</td>
				</tr>
			</table>
			<h3>3.3.5 sad_result</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> TODO:
sad_result [31..0] => sad_result(low)
sad_result [63..32] => sad_result(high)<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface sad_result.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.sad_result_high_external_connection_export">sad_result_high_external_connection_export</a></td>
					<td>in</td>
					<td>31</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>sad_result_high_external_connection.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.sad_result_low_external_connection_export">sad_result_low_external_connection_export</a></td>
					<td>in</td>
					<td>31</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>sad_result_low_external_connection.export</td>
				</tr>
			</table>
			<h3>3.3.6 clock_camera</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> TODO:
clk -> dma_yuv_fifo_clk<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_camera.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_fifo_clk_clk">dma_yuv_fifo_clk_clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>dma_yuv_fifo_clk.clk</td>
				</tr>
			</table>
			<h3>3.3.7 HPS_connection</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> DONE<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface HPS_connection.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_gpio_inst_GPIO44">hps_0_hps_io_hps_io_gpio_inst_GPIO44</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_gpio_inst_GPIO44</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_gpio_inst_GPIO43">hps_0_hps_io_hps_io_gpio_inst_GPIO43</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_gpio_inst_GPIO43</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_gpio_inst_GPIO42">hps_0_hps_io_hps_io_gpio_inst_GPIO42</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_gpio_inst_GPIO42</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_gpio_inst_GPIO41">hps_0_hps_io_hps_io_gpio_inst_GPIO41</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_gpio_inst_GPIO41</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_gpio_inst_GPIO35">hps_0_hps_io_hps_io_gpio_inst_GPIO35</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_gpio_inst_GPIO35</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_gpio_inst_GPIO09">hps_0_hps_io_hps_io_gpio_inst_GPIO09</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_gpio_inst_GPIO09</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D7">hps_0_hps_io_hps_io_trace_inst_D7</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D7</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D6">hps_0_hps_io_hps_io_trace_inst_D6</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D6</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D5">hps_0_hps_io_hps_io_trace_inst_D5</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D5</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D4">hps_0_hps_io_hps_io_trace_inst_D4</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D4</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D3">hps_0_hps_io_hps_io_trace_inst_D3</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D3</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D2">hps_0_hps_io_hps_io_trace_inst_D2</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D2</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D1">hps_0_hps_io_hps_io_trace_inst_D1</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D1</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_D0">hps_0_hps_io_hps_io_trace_inst_D0</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_D0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_trace_inst_CLK">hps_0_hps_io_hps_io_trace_inst_CLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_trace_inst_CLK</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_can0_inst_TX">hps_0_hps_io_hps_io_can0_inst_TX</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_can0_inst_TX</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_can0_inst_RX">hps_0_hps_io_hps_io_can0_inst_RX</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_can0_inst_RX</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_i2c0_inst_SCL">hps_0_hps_io_hps_io_i2c0_inst_SCL</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_i2c0_inst_SCL</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_i2c0_inst_SDA">hps_0_hps_io_hps_io_i2c0_inst_SDA</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_i2c0_inst_SDA</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_uart0_inst_TX">hps_0_hps_io_hps_io_uart0_inst_TX</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_uart0_inst_TX</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_uart0_inst_RX">hps_0_hps_io_hps_io_uart0_inst_RX</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_uart0_inst_RX</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_spim0_inst_SS0">hps_0_hps_io_hps_io_spim0_inst_SS0</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_spim0_inst_SS0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_spim0_inst_MISO">hps_0_hps_io_hps_io_spim0_inst_MISO</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_spim0_inst_MISO</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_spim0_inst_MOSI">hps_0_hps_io_hps_io_spim0_inst_MOSI</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_spim0_inst_MOSI</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_spim0_inst_CLK">hps_0_hps_io_hps_io_spim0_inst_CLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_spim0_inst_CLK</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_NXT">hps_0_hps_io_hps_io_usb1_inst_NXT</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_NXT</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_DIR">hps_0_hps_io_hps_io_usb1_inst_DIR</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_DIR</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_STP">hps_0_hps_io_hps_io_usb1_inst_STP</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_STP</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_CLK">hps_0_hps_io_hps_io_usb1_inst_CLK</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_CLK</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D7">hps_0_hps_io_hps_io_usb1_inst_D7</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D7</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D6">hps_0_hps_io_hps_io_usb1_inst_D6</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D6</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D5">hps_0_hps_io_hps_io_usb1_inst_D5</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D5</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D4">hps_0_hps_io_hps_io_usb1_inst_D4</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D4</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D3">hps_0_hps_io_hps_io_usb1_inst_D3</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D3</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D2">hps_0_hps_io_hps_io_usb1_inst_D2</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D2</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D1">hps_0_hps_io_hps_io_usb1_inst_D1</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D1</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_usb1_inst_D0">hps_0_hps_io_hps_io_usb1_inst_D0</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_usb1_inst_D0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_sdio_inst_D3">hps_0_hps_io_hps_io_sdio_inst_D3</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_sdio_inst_D3</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_sdio_inst_D2">hps_0_hps_io_hps_io_sdio_inst_D2</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_sdio_inst_D2</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_sdio_inst_CLK">hps_0_hps_io_hps_io_sdio_inst_CLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_sdio_inst_CLK</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_sdio_inst_D1">hps_0_hps_io_hps_io_sdio_inst_D1</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_sdio_inst_D1</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_sdio_inst_D0">hps_0_hps_io_hps_io_sdio_inst_D0</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_sdio_inst_D0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_sdio_inst_CMD">hps_0_hps_io_hps_io_sdio_inst_CMD</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_sdio_inst_CMD</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_qspi_inst_CLK">hps_0_hps_io_hps_io_qspi_inst_CLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_qspi_inst_CLK</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_qspi_inst_SS0">hps_0_hps_io_hps_io_qspi_inst_SS0</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_qspi_inst_SS0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_qspi_inst_IO3">hps_0_hps_io_hps_io_qspi_inst_IO3</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_qspi_inst_IO3</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_qspi_inst_IO2">hps_0_hps_io_hps_io_qspi_inst_IO2</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_qspi_inst_IO2</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_qspi_inst_IO1">hps_0_hps_io_hps_io_qspi_inst_IO1</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_qspi_inst_IO1</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_qspi_inst_IO0">hps_0_hps_io_hps_io_qspi_inst_IO0</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_qspi_inst_IO0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_RXD3">hps_0_hps_io_hps_io_emac1_inst_RXD3</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_RXD3</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_RXD2">hps_0_hps_io_hps_io_emac1_inst_RXD2</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_RXD2</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_RXD1">hps_0_hps_io_hps_io_emac1_inst_RXD1</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_RXD1</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_RX_CLK">hps_0_hps_io_hps_io_emac1_inst_RX_CLK</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_RX_CLK</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_TX_CTL">hps_0_hps_io_hps_io_emac1_inst_TX_CTL</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_TX_CTL</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_RX_CTL">hps_0_hps_io_hps_io_emac1_inst_RX_CTL</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_RX_CTL</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_MDC">hps_0_hps_io_hps_io_emac1_inst_MDC</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_MDC</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_MDIO">hps_0_hps_io_hps_io_emac1_inst_MDIO</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_MDIO</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_RXD0">hps_0_hps_io_hps_io_emac1_inst_RXD0</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_RXD0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_TXD3">hps_0_hps_io_hps_io_emac1_inst_TXD3</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_TXD3</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_TXD2">hps_0_hps_io_hps_io_emac1_inst_TXD2</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_TXD2</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_TXD1">hps_0_hps_io_hps_io_emac1_inst_TXD1</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_TXD1</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_TXD0">hps_0_hps_io_hps_io_emac1_inst_TXD0</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.hps_io_emac1_inst_TXD0</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.hps_0_hps_io_hps_io_emac1_inst_TX_CLK">hps_0_hps_io_hps_io_emac1_inst_TX_CLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>hps_0_hps_io.hps_io_emac1_inst_TX_CLK</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_oct_rzqin">memory_oct_rzqin</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.oct_rzqin</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_dm">memory_mem_dm</a></td>
					<td>out</td>
					<td>4</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_dm</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_odt">memory_mem_odt</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_odt</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_dqs_n">memory_mem_dqs_n</a></td>
					<td>inout</td>
					<td>4</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_dqs_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_dqs">memory_mem_dqs</a></td>
					<td>inout</td>
					<td>4</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_dqs</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_dq">memory_mem_dq</a></td>
					<td>inout</td>
					<td>39</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_dq</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_reset_n">memory_mem_reset_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_reset_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_we_n">memory_mem_we_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_we_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_cas_n">memory_mem_cas_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_cas_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_ras_n">memory_mem_ras_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_ras_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_cs_n">memory_mem_cs_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_cs_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_cke">memory_mem_cke</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_cke</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_ck_n">memory_mem_ck_n</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_ck_n</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_ck">memory_mem_ck</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_ck</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_ba">memory_mem_ba</a></td>
					<td>out</td>
					<td>2</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.mem_ba</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.memory_mem_a">memory_mem_a</a></td>
					<td>out</td>
					<td>14</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>memory.mem_a</td>
				</tr>
			</table>
			<h3>3.3.8 clock_75MHz</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> DONE<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_75MHz.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.clk_clk">clk_clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>clk.clk</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.reset_reset_n">reset_reset_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>reset.reset_n</td>
				</tr>
			</table>
			<h3>3.3.9 camera_config</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> TODO:
address -> address ; chipselect -> chipselect ; clken -> clken ; write -> write ;
readdata -> readdata ; writedata -> writedata ; byteeneable -> byteeneable<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface camera_config.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.camera_control_oc_s2_address">camera_control_oc_s2_address</a></td>
					<td>in</td>
					<td>5</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>camera_control_oc_s2.address</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.camera_control_oc_s2_chipselect">camera_control_oc_s2_chipselect</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>.chipselect</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.camera_control_oc_s2_clken">camera_control_oc_s2_clken</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>.clken</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.camera_control_oc_s2_write">camera_control_oc_s2_write</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>0</td>
					<td></td>
					<td></td>
					<td>.write</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.camera_control_oc_s2_readdata">camera_control_oc_s2_readdata</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.readdata</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.camera_control_oc_s2_writedata">camera_control_oc_s2_writedata</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>0</td>
					<td></td>
					<td></td>
					<td>.writedata</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.camera_control_oc_s2_byteenable">camera_control_oc_s2_byteenable</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td>3</td>
					<td></td>
					<td></td>
					<td>.byteenable</td>
				</tr>
			</table>
			<h3>3.3.10 v_channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> TODO:
chroma v dma_yuv
lz -> vz ; vz -> lz ; z -> z<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface v_channel.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_v_data_in_lz">dma_yuv_yuv_input_v_data_in_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.v_data_in_lz</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_v_data_in_vz">dma_yuv_yuv_input_v_data_in_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.v_data_in_vz</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_v_data_in_z">dma_yuv_yuv_input_v_data_in_z</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.v_data_in_z</td>
				</tr>
			</table>
			<h3>3.3.11 u_channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> TODO:
chroma u dma_yuv
lz -> vz ; vz -> lz ; z -> z<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface u_channel.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_u_data_in_z">dma_yuv_yuv_input_u_data_in_z</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>dma_yuv_yuv_input.u_data_in_z</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_u_data_in_vz">dma_yuv_yuv_input_u_data_in_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.u_data_in_vz</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_u_data_in_lz">dma_yuv_yuv_input_u_data_in_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.u_data_in_lz</td>
				</tr>
			</table>
			<h3>3.3.12 y_channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> TODO:
luma y dma_yuv
lz -> vz ; vz -> lz ; z -> z<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface y_channel.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_y_data_in_vz">dma_yuv_yuv_input_y_data_in_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.y_data_in_vz</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_y_data_in_z">dma_yuv_yuv_input_y_data_in_z</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.y_data_in_z</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.dma_yuv_yuv_input_y_data_in_lz">dma_yuv_yuv_input_y_data_in_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.y_data_in_lz</td>
				</tr>
			</table>
			<h3>3.3.13 config_channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> TODO:
config axi_to_channel
lz -> lz ; vz -> vz ; z -> z<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface config_channel.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.acc_config_channel_vz">acc_config_channel_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>acc_config_channel.vz</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.acc_config_channel_data">acc_config_channel_data</a></td>
					<td>out</td>
					<td>31</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.data</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.acc_config_channel_lz">acc_config_channel_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>.lz</td>
				</tr>
			</table>
			<h3>3.3.14 left_ref_channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> TODO:
left_ref/unfiltered2 dma reader
lz -> lz ; vz -> vz ; z -> z<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface left_ref_channel.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_unfiltered2_channel_data_export">axi_dma_unfiltered2_channel_data_export</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_unfiltered2_channel_data.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_unfiltered2_channel_lz_export">axi_dma_unfiltered2_channel_lz_export</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_unfiltered2_channel_lz.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_unfiltered2_channel_vz_export">axi_dma_unfiltered2_channel_vz_export</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_unfiltered2_channel_vz.export</td>
				</tr>
			</table>
			<h3>3.3.15 top_ref_channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> TODO:
top_ref/unfiltered1 dma reader
lz -> lz ; vz -> vz ; z -> z<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface top_ref_channel.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_unfiltered1_channel_data_export">axi_dma_unfiltered1_channel_data_export</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_unfiltered1_channel_data.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_unfiltered1_channel_lz_export">axi_dma_unfiltered1_channel_lz_export</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_unfiltered1_channel_lz.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_unfiltered1_channel_vz_export">axi_dma_unfiltered1_channel_vz_export</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_unfiltered1_channel_vz.export</td>
				</tr>
			</table>
			<h3>3.3.16 orig_channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> TODO:
orig dma reader
lz -> lz ; vz -> vz ; z -> z<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface orig_channel.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_orig_block_channel_data_export">axi_dma_orig_block_channel_data_export</a></td>
					<td>out</td>
					<td>31</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_orig_block_channel_data.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_orig_block_channel_lz_export">axi_dma_orig_block_channel_lz_export</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_orig_block_channel_lz.export</td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.port.axi_dma_orig_block_channel_vz_export">axi_dma_orig_block_channel_vz_export</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>wire</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>axi_dma_orig_block_channel_vz.export</td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.fileSets">3.4 File sets</a></h2>
			<h3><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.fileSet.Kvazaar_QSYS/synthesis">3.4.1 Kvazaar_QSYS/synthesis</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;3.4.1.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip">Kvazaar_QSYS.qip</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>QIP</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.v">Kvazaar_QSYS.v</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.fileSet.QSYS_project">3.4.2 QSYS_project</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;3.4.2.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/Kvazaar_QSYS/1.0_student/Kvazaar_QSYS.qsys">Kvazaar_QSYS.qsys</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>qsys</td>
					<td></td>
				</tr>
			</table>
			<h2><a id="TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.views">3.5 Views</a></h2>
			<h3>3.5.1 View: flat</h3>
			<p>
			</p>
				<h4>3.5.1.1 Component instantiation: flat</h4>
				<p>
					&nbsp;&nbsp;&nbsp;<strong>Language: </strong>verilog <strong>strict</strong><br>
					&nbsp;&nbsp;&nbsp;<strong>Module name: </strong>Kvazaar_QSYS<br>
				</p>
				<p>
					File sets contained in this component instantiation: </strong>
				</p>
				<ul>
					<li><a href="#TUNI.fi:ip.hw:Kvazaar_QSYS:1.0_student.fileSet.Kvazaar_QSYS/synthesis">Kvazaar_QSYS/synthesis</a></li>
				</ul>
			<h3>3.5.2 View: hierarchical</h3>
			<p>
			</p>
				<h4>3.5.2.1 Design configuration instantiation: _design_configuration</h4>
				<p>
					&nbsp;&nbsp;&nbsp;<strong>Design configuration: </strong>TUNI.fi:ip.hw:qsys_connections.designcfg:1.0_student<br>
					&nbsp;&nbsp;&nbsp;<strong>IP-Xact file: </strong><a href="../../../../ip.hw/qsys_connections/1.0_student/qsys_connections.designcfg.1.0_student.xml">qsys_connections.designcfg.1.0_student.xml</a><br>
				</p>
			<br>
			Diagram of design TUNI.fi:ip.hw:qsys_connections.design:1.0_student:<br>
			<img src="TUNI.fi.ip.hw.Kvazaar_QSYS.1.0_student.hierarchical.png" alt="View: hierarchical preview picture"><br>
			<br>
			Component instances within design TUNI.fi:ip.hw:qsys_connections.design:1.0_student:<br>
			<table frame="box" rules="all" border="1" cellPadding="3" title="Component instances within design TUNI.fi:ip.hw:qsys_connections.design:1.0_student.">
				<tr>
					<th>Instance name</th>
					<th>Component type</th>
					<th>Configurable values</th>
					<th>Active view</th>
					<th>Description</th>
				</tr>
				<tr>
					<td>sad_result_low</td>
					<td><a href="#TUNI.fi:ip.hwp.com:PIO:1.0">TUNI.fi - ip.hwp.com - PIO - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>sad_result_high</td>
					<td><a href="#TUNI.fi:ip.hwp.com:PIO:1.0">TUNI.fi - ip.hwp.com - PIO - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>acc_config</td>
					<td><a href="#TUNI.fi:ip.hwp.mem:axi_to_channel:1.0">TUNI.fi - ip.hwp.mem - axi_to_channel - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>result_ready</td>
					<td><a href="#TUNI.fi:ip.hwp.com:PIO:1.0">TUNI.fi - ip.hwp.com - PIO - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>lcu_loaded</td>
					<td><a href="#TUNI.fi:ip.hwp.com:PIO:1.0">TUNI.fi - ip.hwp.com - PIO - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>lambda_loaded</td>
					<td><a href="#TUNI.fi:ip.hwp.com:PIO:1.0">TUNI.fi - ip.hwp.com - PIO - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>axi_dma_unfilt1</td>
					<td><a href="#TUNI.fi:ip.hwp.mem:axi_dma_read:1.0">TUNI.fi - ip.hwp.mem - axi_dma_read - 1.0</a></td>
					<td>
					</td>
					<td>rtl</td>
					<td></td>
				</tr>
				<tr>
					<td>dma_yuv</td>
					<td><a href="#TUNI.fi:ip.hwp.mem:axi_dma_write:1.0">TUNI.fi - ip.hwp.mem - axi_dma_write - 1.0</a></td>
					<td>
					</td>
					<td>rtl</td>
					<td></td>
				</tr>
				<tr>
					<td>axi_dma_unfilt2</td>
					<td><a href="#TUNI.fi:ip.hwp.mem:axi_dma_read:1.0">TUNI.fi - ip.hwp.mem - axi_dma_read - 1.0</a></td>
					<td>
					</td>
					<td>rtl</td>
					<td></td>
				</tr>
				<tr>
					<td>axi_dma_orig</td>
					<td><a href="#TUNI.fi:ip.hwp.mem:axi_dma_read:1.0">TUNI.fi - ip.hwp.mem - axi_dma_read - 1.0</a></td>
					<td>
					</td>
					<td>rtl</td>
					<td></td>
				</tr>
				<tr>
					<td>configure_camera</td>
					<td><a href="#TUNI.fi:ip.hwp.com:PIO:1.0">TUNI.fi - ip.hwp.com - PIO - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>yuv_ctrl</td>
					<td><a href="#TUNI.fi:ip.hwp.com:PIO:1.0">TUNI.fi - ip.hwp.com - PIO - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>HPS_0</td>
					<td><a href="#TUNI.fi:soc:HPS:1.2_student">TUNI.fi - soc - HPS - 1.2_student</a></td>
					<td>
					</td>
					<td>hierarchial</td>
					<td></td>
				</tr>
				<tr>
					<td>camera_control_oc</td>
					<td><a href="#TUNI.fi:ip.hwp.mem:On-Chip_Memory_RAM:1.1">TUNI.fi - ip.hwp.mem - On-Chip_Memory_RAM - 1.1</a></td>
					<td>
					</td>
					<td>rtl</td>
					<td></td>
				</tr>
				<tr>
					<td>Peripherals_bus</td>
					<td><a href="#TUNI.fi:ip.hwp.com:HPS_peripherals_bus:1.0">TUNI.fi - ip.hwp.com - HPS_peripherals_bus - 1.0</a></td>
					<td>
					</td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td>instance_0</td>
					<td><a href="#TUNI.fi:ip.hwp.com:HPS_memory_bus:1.0">TUNI.fi - ip.hwp.com - HPS_memory_bus - 1.0</a></td>
					<td>
					</td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td>yuv_status</td>
					<td><a href="#TUNI.fi:ip.hwp.com:PIO:1.0">TUNI.fi - ip.hwp.com - PIO - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
			</table>
		<h1><a id="TUNI.fi:ip.hwp.com:PIO:1.0">4. Component TUNI.fi - ip.hwp.com - PIO - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hwp.com.PIO.1.0.png" alt="TUNI.fi - ip.hwp.com - PIO - 1.0 preview picture"><br>
		<strong>Description:</strong> Module used for communication between HPS and FPGA.<br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hwp.com/PIO/1.0/k2u_PIO.1.0.xml">k2u_PIO.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.com:PIO:1.0.kts_params">4.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.com:PIO:1.0.memoryMaps">4.2 Memory maps</a></h2>
			<h3><a id="TUNI.fi:ip.hwp.com:PIO:1.0.memoryMap.Registers">4.2.1 Registers</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Address unit bits (AUB):</strong> 8<br>
			</p>
			<h3><a id="TUNI.fi:ip.hwp.com:PIO:1.0.addressBlock.data">4.2.1.1 data</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in data.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h0</td>
					<td>1</td>
					<td>32</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:ip.hwp.com:PIO:1.0.addressBlock.edgecapture">4.2.1.2 edgecapture</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in edgecapture.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h3</td>
					<td>1</td>
					<td>32</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:ip.hwp.com:PIO:1.0.addressBlock.outset">4.2.1.3 outset</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in outset.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h4</td>
					<td>1</td>
					<td>32</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:ip.hwp.com:PIO:1.0.addressBlock.outclear">4.2.1.4 outclear</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in outclear.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h5</td>
					<td>1</td>
					<td>32</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:ip.hwp.com:PIO:1.0.addressBlock.interruptmask">4.2.1.5 interruptmask</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in interruptmask.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h2</td>
					<td>1</td>
					<td>32</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:ip.hwp.com:PIO:1.0.addressBlock.direction">4.2.1.6 direction</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in direction.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h1</td>
					<td>1</td>
					<td>32</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:ip.hwp.com:PIO:1.0.addressBlock.unused">4.2.1.7 unused</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in unused.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h6</td>
					<td>10</td>
					<td>32</td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hwp.com:PIO:1.0.ports">4.3 Ports</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hwp.com:PIO:1.0.port.conduit">conduit</a></td>
					<td>in</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Signal to start measurements.</td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hwp.com:PIO:1.0.interfaces">4.4 Bus interfaces</a></h2>
			<h3>4.4.1 axi</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Connection between the PIO and HPS.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h2><a id="TUNI.fi:ip.hwp.com:PIO:1.0.views">4.5 Views</a></h2>
			<h3>4.5.1 View: flat</h3>
			<p>
			</p>
				<h4>4.5.1.1 Component instantiation: flat</h4>
		<h1><a id="TUNI.fi:ip.hwp.mem:axi_to_channel:1.0">5. Component TUNI.fi - ip.hwp.mem - axi_to_channel - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hwp.mem.axi_to_channel.1.0.png" alt="TUNI.fi - ip.hwp.mem - axi_to_channel - 1.0 preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hwp.mem/axi_to_channel/1.0/k2u_axi_to_channel.1.0.xml">k2u_axi_to_channel.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.mem:axi_to_channel:1.0.kts_params">5.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>Flat<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.mem:axi_to_channel:1.0.memoryMaps">5.2 Memory maps</a></h2>
			<h3><a id="TUNI.fi:ip.hwp.mem:axi_to_channel:1.0.memoryMap.Config_data">5.2.1 Config_data</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Address unit bits (AUB):</strong> 8<br>
			</p>
			<h3><a id="TUNI.fi:ip.hwp.mem:axi_to_channel:1.0.addressBlock.Config">5.2.1.1 Config</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in Config.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h0</td>
					<td>1</td>
					<td>32</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:ip.hwp.mem:axi_to_channel:1.0.addressBlock.unused">5.2.1.2 unused</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in unused.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h1</td>
					<td>255</td>
					<td>32</td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hwp.mem:axi_to_channel:1.0.interfaces">5.3 Bus interfaces</a></h2>
			<h3>5.3.1 axi_slave</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>5.3.2 channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h2><a id="TUNI.fi:ip.hwp.mem:axi_to_channel:1.0.views">5.4 Views</a></h2>
			<h3>5.4.1 View: flat</h3>
			<p>
			</p>
				<h4>5.4.1.1 Component instantiation: flat</h4>
		<h1><a id="TUNI.fi:ip.hwp.mem:axi_dma_read:1.0">6. Component TUNI.fi - ip.hwp.mem - axi_dma_read - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hwp.mem.axi_dma_read.1.0.png" alt="TUNI.fi - ip.hwp.mem - axi_dma_read - 1.0 preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hwp.mem/axi_dma_read/1.0/k2u_axi_dma_read.1.0.xml">k2u_axi_dma_read.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.mem:axi_dma_read:1.0.kts_params">6.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.mem:axi_dma_read:1.0.memoryMaps">6.2 Memory maps</a></h2>
			<h3><a id="TUNI.fi:ip.hwp.mem:axi_dma_read:1.0.memoryMap.Register">6.2.1 Register</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Address unit bits (AUB):</strong> 8<br>
			</p>
			<h3><a id="TUNI.fi:ip.hwp.mem:axi_dma_read:1.0.addressBlock.Config">6.2.1.1 Config</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in Config.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h0</td>
					<td>12</td>
					<td>32</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:ip.hwp.mem:axi_dma_read:1.0.addressBlock.unused">6.2.1.2 unused</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in unused.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'hC</td>
					<td>244</td>
					<td>32</td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hwp.mem:axi_dma_read:1.0.interfaces">6.3 Bus interfaces</a></h2>
			<h3>6.3.1 axi_slave</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface from HPS to DMA.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>6.3.2 axi_master</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface from dma to memory controller.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>6.3.3 channel_out</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface from the dma to FPGA.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h2><a id="TUNI.fi:ip.hwp.mem:axi_dma_read:1.0.views">6.4 Views</a></h2>
			<h3>6.4.1 View: rtl</h3>
			<p>
			</p>
				<h4>6.4.1.1 Component instantiation: rtl</h4>
		<h1><a id="TUNI.fi:ip.hwp.mem:axi_dma_write:1.0">7. Component TUNI.fi - ip.hwp.mem - axi_dma_write - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hwp.mem.axi_dma_write.1.0.png" alt="TUNI.fi - ip.hwp.mem - axi_dma_write - 1.0 preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hwp.mem/axi_dma_write/1.0/k2u_axi_dma_write.1.0.xml">k2u_axi_dma_write.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.mem:axi_dma_write:1.0.kts_params">7.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.mem:axi_dma_write:1.0.memoryMaps">7.2 Memory maps</a></h2>
			<h3><a id="TUNI.fi:ip.hwp.mem:axi_dma_write:1.0.memoryMap.Register">7.2.1 Register</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Address unit bits (AUB):</strong> 8<br>
			</p>
			<h3><a id="TUNI.fi:ip.hwp.mem:axi_dma_write:1.0.addressBlock.Config">7.2.1.1 Config</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in Config.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h0</td>
					<td>32</td>
					<td>32</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:ip.hwp.mem:axi_dma_write:1.0.addressBlock.unused">7.2.1.2 unused</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in unused.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h20</td>
					<td>224</td>
					<td>32</td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hwp.mem:axi_dma_write:1.0.interfaces">7.3 Bus interfaces</a></h2>
			<h3>7.3.1 axi_slave</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface from HPS to DMA.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>7.3.2 axi_master</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface from dma to memory controller.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>7.3.3 channel_in</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface from the dma to FPGA.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h2><a id="TUNI.fi:ip.hwp.mem:axi_dma_write:1.0.views">7.4 Views</a></h2>
			<h3>7.4.1 View: rtl</h3>
			<p>
			</p>
				<h4>7.4.1.1 Component instantiation: rtl</h4>
		<h1><a id="TUNI.fi:soc:HPS:1.2_student">8. Component TUNI.fi - soc - HPS - 1.2_student</a></h1>
		<p>
		<img src="TUNI.fi.soc.HPS.1.2_student.png" alt="TUNI.fi - soc - HPS - 1.2_student preview picture"><br>
		<strong>Description:</strong> Hard processor system featuring ARM processor along CPU caches and few peripherals.

http://www.altera.com/devices/fpga/cyclone-v-fpgas/hard-processor-system/cyv-soc-hps.html
http://www.altera.com/literature/hb/cyclone-v/hps.html

The size of the level 2 cache is 512 KiB.<br>
		<strong>IP-Xact file: </strong><a href="../../../../soc/HPS/1.2_student/k2u_HPS.1.2_student.xml">k2u_HPS.1.2_student.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:soc:HPS:1.2_student.kts_params">8.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>SoC<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Fixed<br>
		</p>
		<h2><a id="TUNI.fi:soc:HPS:1.2_student.interfaces">8.2 Bus interfaces</a></h2>
			<h3>8.2.1 LWH2F</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface to access  FPGA via bridge.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>8.2.2 F2H</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface to access FPGA via bridge.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>8.2.3 H2F</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface to access FPGA via bridge.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>8.2.4 FPGA2SDRAM</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface to access HPS DDR via HPS memory control.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>8.2.5 mem_interface</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface to access on-board DDR.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
		<h2><a id="TUNI.fi:soc:HPS:1.2_student.fileSets">8.3 File sets</a></h2>
			<h3><a id="TUNI.fi:soc:HPS:1.2_student.fileSet.doc">8.3.1 doc</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Documentation of the HPS.<br>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;8.3.1.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../../../../soc/HPS/1.2_student/HPS_blockdiagram.png">HPS_blockdiagram.png</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>picture</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../soc/HPS/1.2_student/Large_HPS_blockdiagram.png">Large_HPS_blockdiagram.png</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>image</td>
					<td></td>
				</tr>
			</table>
			<h2><a id="TUNI.fi:soc:HPS:1.2_student.views">8.4 Views</a></h2>
			<h3>8.4.1 View: hierarchial</h3>
			<p>
			</p>
				<h4>8.4.1.1 Design configuration instantiation: hierarchial</h4>
				<p>
					&nbsp;&nbsp;&nbsp;<strong>Design configuration: </strong>TUNI.fi:soc:HPS.designcfg:1.2_student<br>
					&nbsp;&nbsp;&nbsp;<strong>IP-Xact file: </strong><a href="../../../../soc/HPS.hierarchial/1.2_student/k2u_HPS.designcfg.1.2_student.xml">k2u_HPS.designcfg.1.2_student.xml</a><br>
				</p>
			<br>
			Diagram of design TUNI.fi:soc:HPS.design:1.2_student:<br>
			<img src="TUNI.fi.soc.HPS.1.2_student.hierarchial.png" alt="View: hierarchial preview picture"><br>
			<br>
			Component instances within design TUNI.fi:soc:HPS.design:1.2_student:<br>
			<table frame="box" rules="all" border="1" cellPadding="3" title="Component instances within design TUNI.fi:soc:HPS.design:1.2_student.">
				<tr>
					<th>Instance name</th>
					<th>Component type</th>
					<th>Configurable values</th>
					<th>Active view</th>
					<th>Description</th>
				</tr>
				<tr>
					<td>cache_L2_0</td>
					<td><a href="#TUNI.fi:ip.hwp.mem:cache.L2:1.0">TUNI.fi - ip.hwp.mem - cache.L2 - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>controller_ddr_sdram_multiport_0</td>
					<td><a href="#TUNI.fi:ip.hwp.mem:controller.ddr_sdram.multiport:1.1">TUNI.fi - ip.hwp.mem - controller.ddr_sdram.multiport - 1.1</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>cache_L3_0</td>
					<td><a href="#TUNI.fi:ip.hwp.mem:cache.L3:1.0">TUNI.fi - ip.hwp.mem - cache.L3 - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>arm_cortex_a9_0</td>
					<td><a href="#TUNI.fi:ip.hwp.cpu:arm.cortex_a9:1.0">TUNI.fi - ip.hwp.cpu - arm.cortex_a9 - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
				<tr>
					<td>peripherals.emac_0</td>
					<td><a href="#TUNI.fi:ip.hwp.com:peripherals.emac:1.0">TUNI.fi - ip.hwp.com - peripherals.emac - 1.0</a></td>
					<td>
					</td>
					<td>rtl</td>
					<td></td>
				</tr>
				<tr>
					<td>peripherals.generic_0</td>
					<td><a href="#TUNI.fi:ip.hwp.com:peripherals.generic:1.0">TUNI.fi - ip.hwp.com - peripherals.generic - 1.0</a></td>
					<td>
					</td>
					<td>flat</td>
					<td></td>
				</tr>
			</table>
		<h1><a id="TUNI.fi:ip.hwp.mem:cache.L2:1.0">9. Component TUNI.fi - ip.hwp.mem - cache.L2 - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hwp.mem.cache.L2.1.0.png" alt="TUNI.fi - ip.hwp.mem - cache.L2 - 1.0 preview picture"><br>
		<strong>Description:</strong> Level 2 CPU cache with cache interface to CPU and memory controller interface to memory controller.

Look for the size of the cache at HPS description.<br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hwp.mem/cache.L2/1.0/k2u_cache.L2.1.0.xml">k2u_cache.L2.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.mem:cache.L2:1.0.kts_params">9.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Fixed<br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.mem:cache.L2:1.0.interfaces">9.2 Bus interfaces</a></h2>
			<h3>9.2.1 L2_interface</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface used to access cache from CPU.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>9.2.2 mem_controller_interface</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface used to access memory controller from cache.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h2><a id="TUNI.fi:ip.hwp.mem:cache.L2:1.0.views">9.3 Views</a></h2>
			<h3>9.3.1 View: flat</h3>
			<p>
			</p>
				<h4>9.3.1.1 Component instantiation: flat</h4>
		<h1><a id="TUNI.fi:ip.hwp.mem:controller.ddr_sdram.multiport:1.1">10. Component TUNI.fi - ip.hwp.mem - controller.ddr_sdram.multiport - 1.1</a></h1>
		<p>
		<img src="TUNI.fi.ip.hwp.mem.controller.ddr_sdram.multiport.1.1.png" alt="TUNI.fi - ip.hwp.mem - controller.ddr_sdram.multiport - 1.1 preview picture"><br>
		<strong>Description:</strong> A memory contoller accessible via two memory controller interfaces and one Avalon bus. Accesses the memory component via memory interface.<br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hwp.mem/controller.ddr_sdram.multiport/1.1/k2u_controller.ddr_sdram.multiport.1.1.xml">k2u_controller.ddr_sdram.multiport.1.1.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.mem:controller.ddr_sdram.multiport:1.1.kts_params">10.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.mem:controller.ddr_sdram.multiport:1.1.memoryMaps">10.2 Memory maps</a></h2>
			<h3><a id="TUNI.fi:ip.hwp.mem:controller.ddr_sdram.multiport:1.1.memoryMap.RAM">10.2.1 RAM</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Address unit bits (AUB):</strong> 8<br>
			</p>
			<h3><a id="TUNI.fi:ip.hwp.mem:controller.ddr_sdram.multiport:1.1.addressBlock.Memory">10.2.1.1 Memory</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in Memory.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h0</td>
					<td>'h3fffffff</td>
					<td>64</td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hwp.mem:controller.ddr_sdram.multiport:1.1.interfaces">10.3 Bus interfaces</a></h2>
			<h3>10.3.1 mem_controller_interface_l3</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface used to access memory controller from cache.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>10.3.2 mem_controller_interface_l2</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface used to access memory controller from cache.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>10.3.3 FPGA2SDRAM</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface to access HPS DDR via HPS memory control.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>10.3.4 mem_interface</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface to access on-board DDR.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h2><a id="TUNI.fi:ip.hwp.mem:controller.ddr_sdram.multiport:1.1.views">10.4 Views</a></h2>
			<h3>10.4.1 View: flat</h3>
			<p>
			</p>
				<h4>10.4.1.1 Component instantiation: flat</h4>
		<h1><a id="TUNI.fi:ip.hwp.mem:cache.L3:1.0">11. Component TUNI.fi - ip.hwp.mem - cache.L3 - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hwp.mem.cache.L3.1.0.png" alt="TUNI.fi - ip.hwp.mem - cache.L3 - 1.0 preview picture"><br>
		<strong>Description:</strong> Level 3 CPU cache with cache interface to CPU and memory controller interface to memory controller. Peripherals are also interfaced via cache interface. FPGA is accessed via three AXI busses.<br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hwp.mem/cache.L3/1.0/k2u_cache.L3.1.0.xml">k2u_cache.L3.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.mem:cache.L3:1.0.kts_params">11.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Fixed<br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.mem:cache.L3:1.0.interfaces">11.2 Bus interfaces</a></h2>
			<h3>11.2.1 H2F</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface to access FPGA via bridge.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>11.2.2 F2H</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface to access FPGA via bridge.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>11.2.3 LWH2F</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface to access FPGA via bridge.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>11.2.4 mem_controller_interface</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface used to access memory controller from cache.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>11.2.5 L3_interface</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface used to access cache from CPU.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>11.2.6 L3_interface2</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface used to access peripheral from cache.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>11.2.7 L3_interface3</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface used to access peripheral from cache.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h2><a id="TUNI.fi:ip.hwp.mem:cache.L3:1.0.views">11.3 Views</a></h2>
			<h3>11.3.1 View: flat</h3>
			<p>
			</p>
				<h4>11.3.1.1 Component instantiation: flat</h4>
		<h1><a id="TUNI.fi:ip.hwp.cpu:arm.cortex_a9:1.0">12. Component TUNI.fi - ip.hwp.cpu - arm.cortex_a9 - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hwp.cpu.arm.cortex_a9.1.0.png" alt="TUNI.fi - ip.hwp.cpu - arm.cortex_a9 - 1.0 preview picture"><br>
		<strong>Description:</strong> Dual-core ARM Cortex-A9 MPCore

32 KiB Instuction Cache + 32 KiB Data Cache per core

http://www.arm.com/products/processors/cortex-a/cortex-a9.php<br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hwp.cpu/arm.cortex_a9/1.0/k2u_arm.cortex_a9.1.0.xml">k2u_arm.cortex_a9.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.cpu:arm.cortex_a9:1.0.kts_params">12.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Fixed<br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.cpu:arm.cortex_a9:1.0.interfaces">12.2 Bus interfaces</a></h2>
			<h3>12.2.1 L2_interface</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface used to access cache from CPU.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>12.2.2 L3_interface</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface used to access cache from CPU.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h2><a id="TUNI.fi:ip.hwp.cpu:arm.cortex_a9:1.0.views">12.3 Views</a></h2>
			<h3>12.3.1 View: flat</h3>
			<p>
			</p>
				<h4>12.3.1.1 Component instantiation: flat</h4>
			<h3>12.3.2 View: gcc-tool-chain</h3>
			<p>
			</p>
				<h4>12.3.2.1 Component instantiation: gcc-tool-chain_sw_component_instantiation</h4>
				<p>Default file build commands:</p>
				<table frame="box" rules="all" border="1" cellPadding="3" title="Default file build commands">
					<tr>
						<th>File type</th>
						<th>Command</th>
						<th>Flags</th>
						<th>Replace default flags</th>
					</tr>
					<tr>
						<td>cSource</td>
						<td>arm-linux-gnueabihf-gcc</td>
						<td></td>
						<td></td>
					</tr>
				</table>
			<h3>12.3.3 View: gcc-tool-chain-debug</h3>
			<p>
			</p>
				<h4>12.3.3.1 Component instantiation: gcc-tool-chain-debug_sw_component_instantiation</h4>
				<p>Default file build commands:</p>
				<table frame="box" rules="all" border="1" cellPadding="3" title="Default file build commands">
					<tr>
						<th>File type</th>
						<th>Command</th>
						<th>Flags</th>
						<th>Replace default flags</th>
					</tr>
					<tr>
						<td>cSource</td>
						<td>arm-linux-gnueabihf-gcc</td>
						<td>-DIP_DEBUG</td>
						<td></td>
					</tr>
				</table>
		<h1><a id="TUNI.fi:ip.hwp.com:peripherals.emac:1.0">13. Component TUNI.fi - ip.hwp.com - peripherals.emac - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hwp.com.peripherals.emac.1.0.png" alt="TUNI.fi - ip.hwp.com - peripherals.emac - 1.0 preview picture"><br>
		<strong>Description:</strong> A peripheral component handling Ethernet media access control. Currently, features only the cache interface, as it was created for illustration purposes.<br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hwp.com/peripherals.emac/1.0/peripherals.emac.1.0.xml">peripherals.emac.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.com:peripherals.emac:1.0.kts_params">13.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Fixed<br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.com:peripherals.emac:1.0.interfaces">13.2 Bus interfaces</a></h2>
			<h3>13.2.1 L3_interface</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface used to access peripheral from cache.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h2><a id="TUNI.fi:ip.hwp.com:peripherals.emac:1.0.views">13.3 Views</a></h2>
			<h3>13.3.1 View: rtl</h3>
			<p>
			</p>
				<h4>13.3.1.1 Component instantiation: rtl</h4>
		<h1><a id="TUNI.fi:ip.hwp.com:peripherals.generic:1.0">14. Component TUNI.fi - ip.hwp.com - peripherals.generic - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hwp.com.peripherals.generic.1.0.png" alt="TUNI.fi - ip.hwp.com - peripherals.generic - 1.0 preview picture"><br>
		<strong>Description:</strong> A peripheral component created for illustration purposes only.

Does NOT represent any single peripheral, but marks their place in the design.<br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hwp.com/peripherals.generic/1.0/peripherals.generic.1.0.xml">peripherals.generic.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.com:peripherals.generic:1.0.kts_params">14.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Fixed<br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.com:peripherals.generic:1.0.interfaces">14.2 Bus interfaces</a></h2>
			<h3>14.2.1 L3_interface</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Interface used to access peripheral from cache.<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h2><a id="TUNI.fi:ip.hwp.com:peripherals.generic:1.0.views">14.3 Views</a></h2>
			<h3>14.3.1 View: flat</h3>
			<p>
			</p>
				<h4>14.3.1.1 Component instantiation: flat</h4>
		<h1><a id="TUNI.fi:ip.hwp.mem:On-Chip_Memory_RAM:1.1">15. Component TUNI.fi - ip.hwp.mem - On-Chip_Memory_RAM - 1.1</a></h1>
		<p>
		<img src="TUNI.fi.ip.hwp.mem.On-Chip_Memory_RAM.1.1.png" alt="TUNI.fi - ip.hwp.mem - On-Chip_Memory_RAM - 1.1 preview picture"><br>
		<strong>Description:</strong> This is a Qsys component used to access on-chip memory.<br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hwp.mem/On-Chip_Memory_RAM/1.1/On-Chip_Memory_RAM.1.1.xml">On-Chip_Memory_RAM.1.1.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.mem:On-Chip_Memory_RAM:1.1.kts_params">15.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.mem:On-Chip_Memory_RAM:1.1.memoryMaps">15.2 Memory maps</a></h2>
			<h3><a id="TUNI.fi:ip.hwp.mem:On-Chip_Memory_RAM:1.1.memoryMap.Memory">15.2.1 Memory</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Address unit bits (AUB):</strong> 8<br>
			</p>
			<h3><a id="TUNI.fi:ip.hwp.mem:On-Chip_Memory_RAM:1.1.addressBlock.camera_control">15.2.1.1 camera_control</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in camera_control.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h0</td>
					<td>128</td>
					<td>16</td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hwp.mem:On-Chip_Memory_RAM:1.1.interfaces">15.3 Bus interfaces</a></h2>
			<h3>15.3.1 axi_slave</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h2><a id="TUNI.fi:ip.hwp.mem:On-Chip_Memory_RAM:1.1.views">15.4 Views</a></h2>
			<h3>15.4.1 View: rtl</h3>
			<p>
			</p>
				<h4>15.4.1.1 Component instantiation: rtl</h4>
		<h1><a id="TUNI.fi:ip.hwp.com:HPS_peripherals_bus:1.0">16. Component TUNI.fi - ip.hwp.com - HPS_peripherals_bus - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hwp.com.HPS_peripherals_bus.1.0.png" alt="TUNI.fi - ip.hwp.com - HPS_peripherals_bus - 1.0 preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hwp.com/HPS_peripherals_bus/1.0/HPS_peripherals_bus.1.0.xml">HPS_peripherals_bus.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.com:HPS_peripherals_bus:1.0.kts_params">16.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>Flat<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.com:HPS_peripherals_bus:1.0.interfaces">16.2 Bus interfaces</a></h2>
			<h3>16.2.1 H2F_master</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredMaster<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>16.2.2 sad_result_low</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>16.2.3 sad_result_high</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>16.2.4 acc_config</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>16.2.5 result_ready</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>16.2.6 lcu_loaded</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>16.2.7 lambda_loaded</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>16.2.8 axi_dma_unfiltered1</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>16.2.9 axi_dma_unfiltered2</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>16.2.10 axi_dma_orig_block</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>16.2.11 dma_yuv</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>16.2.12 camera_contro_oc</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>16.2.13 configure_camera</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>16.2.14 yuv_ctrl</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>16.2.15 yuv_status</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
		<h1><a id="TUNI.fi:ip.hwp.com:HPS_memory_bus:1.0">17. Component TUNI.fi - ip.hwp.com - HPS_memory_bus - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hwp.com.HPS_memory_bus.1.0.png" alt="TUNI.fi - ip.hwp.com - HPS_memory_bus - 1.0 preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hwp.com/HPS_memory_bus/1.0/HPS_memory_bus.1.0.xml">HPS_memory_bus.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.com:HPS_memory_bus:1.0.kts_params">17.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>Flat<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hwp.com:HPS_memory_bus:1.0.interfaces">17.2 Bus interfaces</a></h2>
			<h3>17.2.1 axi_dma_unfilt1</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredMaster<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>17.2.2 axi_dma_unfilt2</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredMaster<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>17.2.3 axi_dma_orig</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredMaster<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>17.2.4 dma_yuv</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredMaster<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
			<h3>17.2.5 FPGA2SDRAM_master</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredSlave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong> None
		<h1><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0">18. Component TUNI.fi - ip.hw - IP_SAD_Accelerator - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hw.IP_SAD_Accelerator.1.0.png" alt="TUNI.fi - ip.hw - IP_SAD_Accelerator - 1.0 preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hw/IP_SAD_Accelerator/1.0/k2u_IP_SAD_Accelerator.1.0.xml">k2u_IP_SAD_Accelerator.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.kts_params">18.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>Flat<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.parameters">18.2 General parameters</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of parameters defined for the component">
				<tr>
					<th>Name</th>
					<th>Type</th>
					<th>Value</th>
					<th>Resolve</th>
					<th>Bit vector left</th>
					<th>Bit vector right</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td>unfilt_width_g</td>
					<td></td>
					<td>16</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td>ctrl_to_ip_units_width_g</td>
					<td></td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td>ip_units_to_sad_width_g</td>
					<td></td>
					<td>16</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.ports">18.2 Ports</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.clk">clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.arst_n">arst_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.ip_config_in_z">ip_config_in_z</a></td>
					<td>in</td>
					<td>31</td>
					<td>0</td>
					<td>STD_LOGIC_VECTOR</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.ip_config_in_vz">ip_config_in_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.ip_config_in_lz">ip_config_in_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.unfiltered1_z">unfiltered1_z</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>STD_LOGIC_VECTOR</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.unfiltered1_vz">unfiltered1_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.unfiltered1_lz">unfiltered1_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.unfiltered2_z">unfiltered2_z</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>STD_LOGIC_VECTOR</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.unfiltered2_vz">unfiltered2_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.unfiltered2_lz">unfiltered2_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.orig_block_data_in_z">orig_block_data_in_z</a></td>
					<td>in</td>
					<td>31</td>
					<td>0</td>
					<td>STD_LOGIC_VECTOR</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.orig_block_data_in_vz">orig_block_data_in_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.orig_block_data_in_lz">orig_block_data_in_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.sad_result">sad_result</a></td>
					<td>out</td>
					<td>63</td>
					<td>0</td>
					<td>STD_LOGIC_VECTOR</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.result_ready">result_ready</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>STD_LOGIC_VECTOR</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.lcu_loaded">lcu_loaded</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.lambda_loaded">lambda_loaded</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.clear_unfilt1_fifo">clear_unfilt1_fifo</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.clear_unfilt2_fifo">clear_unfilt2_fifo</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.clear_orig_fifo">clear_orig_fifo</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.interfaces">18.3 Bus interfaces</a></h2>
			<h3>18.3.1 config_channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface config_channel.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.ip_config_in_z">ip_config_in_z</a></td>
					<td>in</td>
					<td>31</td>
					<td>0</td>
					<td>STD_LOGIC_VECTOR</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.ip_config_in_vz">ip_config_in_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.ip_config_in_lz">ip_config_in_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>18.3.2 top_ref_channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface top_ref_channel.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.unfiltered1_z">unfiltered1_z</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>STD_LOGIC_VECTOR</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.unfiltered1_vz">unfiltered1_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.unfiltered1_lz">unfiltered1_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>18.3.3 left_ref_channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface left_ref_channel.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.unfiltered2_z">unfiltered2_z</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>STD_LOGIC_VECTOR</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.unfiltered2_vz">unfiltered2_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.unfiltered2_lz">unfiltered2_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>18.3.4 orig_channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface orig_channel.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.orig_block_data_in_z">orig_block_data_in_z</a></td>
					<td>in</td>
					<td>31</td>
					<td>0</td>
					<td>STD_LOGIC_VECTOR</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.orig_block_data_in_vz">orig_block_data_in_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.orig_block_data_in_lz">orig_block_data_in_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>STD_LOGIC</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>18.3.5 clock_75MHz</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_75MHz.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.clk">clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.arst_n">arst_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>18.3.6 sad_result</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface sad_result.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.port.sad_result">sad_result</a></td>
					<td>out</td>
					<td>63</td>
					<td>0</td>
					<td>STD_LOGIC_VECTOR</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.fileSets">18.4 File sets</a></h2>
			<h3><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.fileSet.top_level">18.4.1 top_level</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;18.4.1.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/IP_SAD_Accelerator/1.0/top_level/ip_sad.vhd">ip_sad.vhd</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.fileSet.qip">18.4.2 qip</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;18.4.2.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/IP_SAD_Accelerator/1.0/qip/ip_sad.qip">ip_sad.qip</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>quartusIpfile</td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.fileSet.vqm_src">18.4.3 vqm_src</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;18.4.3.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/IP_SAD_Accelerator/1.0/vqm_src/main_ip_config.vqm">main_ip_config.vqm</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>unknown</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/IP_SAD_Accelerator/1.0/vqm_src/main_ip_ctrl.vqm">main_ip_ctrl.vqm</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>unknown</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/IP_SAD_Accelerator/1.0/vqm_src/main_ip_get_ang_neg.vqm">main_ip_get_ang_neg.vqm</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>unknown</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/IP_SAD_Accelerator/1.0/vqm_src/main_ip_get_ang_pos.vqm">main_ip_get_ang_pos.vqm</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>unknown</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/IP_SAD_Accelerator/1.0/vqm_src/main_ip_get_ang_zero.vqm">main_ip_get_ang_zero.vqm</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>unknown</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/IP_SAD_Accelerator/1.0/vqm_src/main_ip_get_dc.vqm">main_ip_get_dc.vqm</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>unknown</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/IP_SAD_Accelerator/1.0/vqm_src/main_ip_get_planar.vqm">main_ip_get_planar.vqm</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>unknown</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/IP_SAD_Accelerator/1.0/vqm_src/main_sad_parallel.vqm">main_sad_parallel.vqm</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>unknown</td>
					<td></td>
				</tr>
			</table>
			<h2><a id="TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.views">18.5 Views</a></h2>
			<h3>18.5.1 View: flat</h3>
			<p>
			</p>
				<h4>18.5.1.1 Component instantiation: flat</h4>
				<p>
					&nbsp;&nbsp;&nbsp;<strong>Language: </strong>vhdl <strong>strict</strong><br>
					&nbsp;&nbsp;&nbsp;<strong>Module name: </strong>IP_SAD_Accelerator<br>
				</p>
				<p>
					File sets contained in this component instantiation: </strong>
				</p>
				<ul>
					<li><a href="#TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.fileSet.qip">qip</a></li>
					<li><a href="#TUNI.fi:ip.hw:IP_SAD_Accelerator:1.0.fileSet.top_level">top_level</a></li>
				</ul>
				<p>Module parameters:</p>
				<table frame="box" rules="all" border="1" cellPadding="3" title="Module parameters of component instantiation flat">
					<tr>
						<th>Name</th>
						<th>Type</th>
						<th>Value</th>
						<th>Resolve</th>
						<th>Bit vector left</th>
						<th>Bit vector right</th>
						<th>Array left</th>
						<th>Array right</th>
						<th>Description</th>
					</tr>
					<tr>
						<td>unfilt_width_g</td>
						<td></td>
						<td>unfilt_width_g</td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
					</tr>
					<tr>
						<td>ctrl_to_ip_units_width_g</td>
						<td></td>
						<td>ctrl_to_ip_units_width_g</td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
					</tr>
					<tr>
						<td>ip_units_to_sad_width_g</td>
						<td></td>
						<td>ip_units_to_sad_width_g</td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
					</tr>
				</table>
		<h1><a id="TUNI.fi:ip.hw:CCD_Configer:1.0">19. Component TUNI.fi - ip.hw - CCD_Configer - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hw.CCD_Configer.1.0.png" alt="TUNI.fi - ip.hw - CCD_Configer - 1.0 preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hw/CCD_Configer/1.0/k2u_CCD_Configer.1.0.xml">k2u_CCD_Configer.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.kts_params">19.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>Flat<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.parameters">19.2 General parameters</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of parameters defined for the component">
				<tr>
					<th>Name</th>
					<th>Type</th>
					<th>Value</th>
					<th>Resolve</th>
					<th>Bit vector left</th>
					<th>Bit vector right</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td>clk_freq_g</td>
					<td></td>
					<td>75000000</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.ports">19.2 Ports</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.green1_gain">green1_gain</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.blue_gain">blue_gain</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.red_gain">red_gain</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.green2_gain">green2_gain</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.exposure_more">exposure_more</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.exposure_less">exposure_less</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.sensor_exposure">sensor_exposure</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.sensor_start_row">sensor_start_row</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.sensor_start_column">sensor_start_column</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.sensor_row_size">sensor_row_size</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.sensor_column_size">sensor_column_size</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.sensor_row_mode">sensor_row_mode</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.sensor_column_mode">sensor_column_mode</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.camera_control_oc_address">camera_control_oc_address</a></td>
					<td>out</td>
					<td>5</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.camera_control_oc_data_in">camera_control_oc_data_in</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.read_confs">read_confs</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.set_conf">set_conf</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.clk">clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.rst_n">rst_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.interfaces">19.3 Bus interfaces</a></h2>
			<h3>19.3.1 CCD_config</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface CCD_config.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.green1_gain">green1_gain</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.blue_gain">blue_gain</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.red_gain">red_gain</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.green2_gain">green2_gain</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.sensor_exposure">sensor_exposure</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.sensor_start_row">sensor_start_row</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.sensor_start_column">sensor_start_column</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.sensor_row_size">sensor_row_size</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.sensor_column_size">sensor_column_size</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.sensor_row_mode">sensor_row_mode</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.sensor_column_mode">sensor_column_mode</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.set_conf">set_conf</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>19.3.2 camera_config</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface camera_config.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.camera_control_oc_address">camera_control_oc_address</a></td>
					<td>out</td>
					<td>5</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.camera_control_oc_data_in">camera_control_oc_data_in</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>19.3.3 clock_75MHz</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_75MHz.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.clk">clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.rst_n">rst_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>19.3.4 push_buttons</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface push_buttons.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.exposure_more">exposure_more</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.exposure_less">exposure_less</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>19.3.5 camera_start_config</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface camera_start_config.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.port.read_confs">read_confs</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.fileSets">19.4 File sets</a></h2>
			<h3><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.fileSet.base">19.4.1 base</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;19.4.1.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/CCD_Configer/1.0/CCD_Configer.vhd">CCD_Configer.vhd</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
			</table>
			<h2><a id="TUNI.fi:ip.hw:CCD_Configer:1.0.views">19.5 Views</a></h2>
			<h3>19.5.1 View: flat</h3>
			<p>
			</p>
				<h4>19.5.1.1 Component instantiation: flat</h4>
				<p>
					&nbsp;&nbsp;&nbsp;<strong>Language: </strong>vhdl <strong>strict</strong><br>
					&nbsp;&nbsp;&nbsp;<strong>Module name: </strong>CCD_Configer<br>
				</p>
				<p>
					File sets contained in this component instantiation: </strong>
				</p>
				<ul>
					<li><a href="#TUNI.fi:ip.hw:CCD_Configer:1.0.fileSet.base">base</a></li>
				</ul>
				<p>Module parameters:</p>
				<table frame="box" rules="all" border="1" cellPadding="3" title="Module parameters of component instantiation flat">
					<tr>
						<th>Name</th>
						<th>Type</th>
						<th>Value</th>
						<th>Resolve</th>
						<th>Bit vector left</th>
						<th>Bit vector right</th>
						<th>Array left</th>
						<th>Array right</th>
						<th>Description</th>
					</tr>
					<tr>
						<td>clk_freq_g</td>
						<td></td>
						<td>clk_freq_g</td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
					</tr>
				</table>
		<h1><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0">20. Component TUNI.fi - ip.hw - CCD_Configer_I2C - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hw.CCD_Configer_I2C.1.0.png" alt="TUNI.fi - ip.hw - CCD_Configer_I2C - 1.0 preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hw/CCD_Configer.I2C/1.0/k2u_CCD_Configer_I2C.1.0.xml">k2u_CCD_Configer_I2C.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.kts_params">20.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>Flat<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.parameters">20.2 General parameters</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of parameters defined for the component">
				<tr>
					<th>Name</th>
					<th>Type</th>
					<th>Value</th>
					<th>Resolve</th>
					<th>Bit vector left</th>
					<th>Bit vector right</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td>CLK_Freq</td>
					<td></td>
					<td>75000000</td>
					<td>user</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>50	MHz</td>
				</tr>
				<tr>
					<td>I2C_Freq</td>
					<td></td>
					<td>20000</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>20	KHz</td>
				</tr>
				<tr>
					<td>LUT_SIZE</td>
					<td></td>
					<td>25</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>row black target</td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.ports">20.2 Ports</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.iCLK">iCLK</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.iRST_N">iRST_N</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.iMIRROR_SW">iMIRROR_SW</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.I2C_SCLK">I2C_SCLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.I2C_SDAT">I2C_SDAT</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.iSetConf">iSetConf</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.igreen1_gain">igreen1_gain</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.iblue_gain">iblue_gain</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.ired_gain">ired_gain</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.igreen2_gain">igreen2_gain</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.sensor_exposure">sensor_exposure</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.sensor_start_row">sensor_start_row</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.sensor_start_column">sensor_start_column</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.sensor_row_size">sensor_row_size</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.sensor_column_size">sensor_column_size</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.sensor_row_mode">sensor_row_mode</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.sensor_column_mode">sensor_column_mode</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.interfaces">20.3 Bus interfaces</a></h2>
			<h3>20.3.1 CCD_config</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface CCD_config.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.iSetConf">iSetConf</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.igreen1_gain">igreen1_gain</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.iblue_gain">iblue_gain</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.ired_gain">ired_gain</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.igreen2_gain">igreen2_gain</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.sensor_exposure">sensor_exposure</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.sensor_start_row">sensor_start_row</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.sensor_start_column">sensor_start_column</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.sensor_row_size">sensor_row_size</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.sensor_column_size">sensor_column_size</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.sensor_row_mode">sensor_row_mode</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.sensor_column_mode">sensor_column_mode</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>20.3.2 dip_switch</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface dip_switch.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.iMIRROR_SW">iMIRROR_SW</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>20.3.3 I2C_data</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface I2C_data.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.I2C_SCLK">I2C_SCLK</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.I2C_SDAT">I2C_SDAT</a></td>
					<td>inout</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>20.3.4 clock_75MHz</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_75MHz.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.iCLK">iCLK</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.port.iRST_N">iRST_N</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.fileSets">20.4 File sets</a></h2>
			<h3><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.fileSet.base">20.4.1 base</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;20.4.1.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/CCD_Configer.I2C/1.0/I2C_CCD_Config.v">I2C_CCD_Config.v</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/CCD_Configer.I2C/1.0/I2C_Controller.v">I2C_Controller.v</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
			</table>
			<h2><a id="TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.views">20.5 Views</a></h2>
			<h3>20.5.1 View: flat</h3>
			<p>
			</p>
				<h4>20.5.1.1 Component instantiation: flat</h4>
				<p>
					&nbsp;&nbsp;&nbsp;<strong>Language: </strong>verilog <strong>strict</strong><br>
					&nbsp;&nbsp;&nbsp;<strong>Module name: </strong>CCD_Configer_I2C<br>
				</p>
				<p>
					File sets contained in this component instantiation: </strong>
				</p>
				<ul>
					<li><a href="#TUNI.fi:ip.hw:CCD_Configer_I2C:1.0.fileSet.base">base</a></li>
				</ul>
				<p>Module parameters:</p>
				<table frame="box" rules="all" border="1" cellPadding="3" title="Module parameters of component instantiation flat">
					<tr>
						<th>Name</th>
						<th>Type</th>
						<th>Value</th>
						<th>Resolve</th>
						<th>Bit vector left</th>
						<th>Bit vector right</th>
						<th>Array left</th>
						<th>Array right</th>
						<th>Description</th>
					</tr>
					<tr>
						<td>CLK_Freq</td>
						<td></td>
						<td>CLK_Freq</td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td>50	MHz</td>
					</tr>
					<tr>
						<td>I2C_Freq</td>
						<td></td>
						<td>I2C_Freq</td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td>20	KHz</td>
					</tr>
					<tr>
						<td>LUT_SIZE</td>
						<td></td>
						<td>LUT_SIZE</td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td>row black target</td>
					</tr>
				</table>
		<h1><a id="TUNI.fi:ip.hw:CCD_Capture:1.0">21. Component TUNI.fi - ip.hw - CCD_Capture - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hw.CCD_Capture.1.0.png" alt="TUNI.fi - ip.hw - CCD_Capture - 1.0 preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hw/CCD_Capture/1.0/k2u_CCD_Capture.1.0.xml">k2u_CCD_Capture.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.kts_params">21.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>Flat<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.parameters">21.2 General parameters</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of parameters defined for the component">
				<tr>
					<th>Name</th>
					<th>Type</th>
					<th>Value</th>
					<th>Resolve</th>
					<th>Bit vector left</th>
					<th>Bit vector right</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td>COLUMN_WIDTH</td>
					<td></td>
					<td>800</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.ports">21.2 Ports</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.iDATA">iDATA</a></td>
					<td>in</td>
					<td>11</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.iFVAL">iFVAL</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.iLVAL">iLVAL</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.iSTART">iSTART</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.iEND">iEND</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.iCLK">iCLK</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.iRST">iRST</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.oDATA">oDATA</a></td>
					<td>out</td>
					<td>11</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.oX_Cont">oX_Cont</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.oY_Cont">oY_Cont</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.oFrame_Cont">oFrame_Cont</a></td>
					<td>out</td>
					<td>31</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.oDVAL">oDVAL</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.interfaces">21.3 Bus interfaces</a></h2>
			<h3>21.3.1 RAW_data</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface RAW_data.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.oDATA">oDATA</a></td>
					<td>out</td>
					<td>11</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.oX_Cont">oX_Cont</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.oY_Cont">oY_Cont</a></td>
					<td>out</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.oDVAL">oDVAL</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>21.3.2 CCD_data</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface CCD_data.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.iDATA">iDATA</a></td>
					<td>in</td>
					<td>11</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.iFVAL">iFVAL</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.iLVAL">iLVAL</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>21.3.3 clock_camera</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_camera.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.iCLK">iCLK</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.port.iRST">iRST</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.fileSets">21.4 File sets</a></h2>
			<h3><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.fileSet.base">21.4.1 base</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;21.4.1.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/CCD_Capture/1.0/CCD_Capture.v">CCD_Capture.v</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
			</table>
			<h2><a id="TUNI.fi:ip.hw:CCD_Capture:1.0.views">21.5 Views</a></h2>
			<h3>21.5.1 View: flat</h3>
			<p>
			</p>
				<h4>21.5.1.1 Component instantiation: flat</h4>
				<p>
					&nbsp;&nbsp;&nbsp;<strong>Language: </strong>verilog <strong>strict</strong><br>
					&nbsp;&nbsp;&nbsp;<strong>Module name: </strong>CCD_Capture<br>
				</p>
				<p>
					File sets contained in this component instantiation: </strong>
				</p>
				<ul>
					<li><a href="#TUNI.fi:ip.hw:CCD_Capture:1.0.fileSet.base">base</a></li>
				</ul>
				<p>Module parameters:</p>
				<table frame="box" rules="all" border="1" cellPadding="3" title="Module parameters of component instantiation flat">
					<tr>
						<th>Name</th>
						<th>Type</th>
						<th>Value</th>
						<th>Resolve</th>
						<th>Bit vector left</th>
						<th>Bit vector right</th>
						<th>Array left</th>
						<th>Array right</th>
						<th>Description</th>
					</tr>
					<tr>
						<td>COLUMN_WIDTH</td>
						<td></td>
						<td>COLUMN_WIDTH</td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
						<td></td>
					</tr>
				</table>
		<h1><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0">22. Component TUNI.fi - ip.hw - RAW_to_RGB - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hw.RAW_to_RGB.1.0.png" alt="TUNI.fi - ip.hw - RAW_to_RGB - 1.0 preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hw/RAW_to_RGB/1.0/k2u_RAW_to_RGB.1.0.xml">k2u_RAW_to_RGB.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.kts_params">22.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>Flat<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.ports">22.2 Ports</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iCLK">iCLK</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iRST_n">iRST_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iData">iData</a></td>
					<td>in</td>
					<td>11</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iDval">iDval</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.oRed">oRed</a></td>
					<td>out</td>
					<td>11</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.oGreen">oGreen</a></td>
					<td>out</td>
					<td>11</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.oBlue">oBlue</a></td>
					<td>out</td>
					<td>11</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.oDval">oDval</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iMIRROR">iMIRROR</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iX_Cont">iX_Cont</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iY_Cont">iY_Cont</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iNext">iNext</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.interfaces">22.3 Bus interfaces</a></h2>
			<h3>22.3.1 RGB_data</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface RGB_data.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.oRed">oRed</a></td>
					<td>out</td>
					<td>11</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.oGreen">oGreen</a></td>
					<td>out</td>
					<td>11</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.oBlue">oBlue</a></td>
					<td>out</td>
					<td>11</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.oDval">oDval</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>22.3.2 RAW_data</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface RAW_data.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iData">iData</a></td>
					<td>in</td>
					<td>11</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iDval">iDval</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iX_Cont">iX_Cont</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iY_Cont">iY_Cont</a></td>
					<td>in</td>
					<td>15</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>22.3.3 dip_switch</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface dip_switch.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iMIRROR">iMIRROR</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>22.3.4 clock_camera</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_camera.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iCLK">iCLK</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.port.iRST_n">iRST_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.fileSets">22.4 File sets</a></h2>
			<h3><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.fileSet.base">22.4.1 base</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;22.4.1.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/RAW_to_RGB/1.0/Line_Buffer.v">Line_Buffer.v</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/RAW_to_RGB/1.0/RAW2RGB.v">RAW2RGB.v</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
			</table>
			<h2><a id="TUNI.fi:ip.hw:RAW_to_RGB:1.0.views">22.5 Views</a></h2>
			<h3>22.5.1 View: flat</h3>
			<p>
			</p>
				<h4>22.5.1.1 Component instantiation: flat</h4>
				<p>
					&nbsp;&nbsp;&nbsp;<strong>Language: </strong>verilog <strong>strict</strong><br>
					&nbsp;&nbsp;&nbsp;<strong>Module name: </strong>RAW_to_RGB<br>
				</p>
				<p>
					File sets contained in this component instantiation: </strong>
				</p>
				<ul>
					<li><a href="#TUNI.fi:ip.hw:RAW_to_RGB:1.0.fileSet.base">base</a></li>
				</ul>
		<h1><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0">23. Component TUNI.fi - ip.hw - RGB_to_YUV - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hw.RGB_to_YUV.1.0.png" alt="TUNI.fi - ip.hw - RGB_to_YUV - 1.0 preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hw/RGB_to_YUV/1.0/k2u_RGB_to_YUV.1.0.xml">k2u_RGB_to_YUV.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.kts_params">23.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>Flat<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.ports">23.2 Ports</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.clk">clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.rst_n">rst_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.iDval_z">iDval_z</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.iRed_z">iRed_z</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.iGreen_z">iGreen_z</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.iBlue_z">iBlue_z</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oY_z">oY_z</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oY_vz">oY_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oY_lz">oY_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oU_z">oU_z</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oU_vz">oU_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oU_lz">oU_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oV_z">oV_z</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oV_vz">oV_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oV_lz">oV_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.x_pixels">x_pixels</a></td>
					<td>in</td>
					<td>11</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td>12'h320</td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.y_pixels">y_pixels</a></td>
					<td>in</td>
					<td>11</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td>12'h1E0</td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.frame_valid">frame_valid</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.yuv_ctrl">yuv_ctrl</a></td>
					<td>in</td>
					<td>3</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.write_done">write_done</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.interfaces">23.3 Bus interfaces</a></h2>
			<h3>23.3.1 y_channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface y_channel.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oY_z">oY_z</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oY_vz">oY_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oY_lz">oY_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>23.3.2 u_channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface u_channel.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oU_z">oU_z</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oU_vz">oU_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oU_lz">oU_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>23.3.3 v_channel</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface v_channel.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oV_z">oV_z</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oV_vz">oV_vz</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.oV_lz">oV_lz</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>23.3.4 RGB_data</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface RGB_data.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.iDval_z">iDval_z</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.iRed_z">iRed_z</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.iGreen_z">iGreen_z</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.iBlue_z">iBlue_z</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>23.3.5 clock_camera</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_camera.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.clk">clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.rst_n">rst_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>23.3.6 yuv_ctrl</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface yuv_ctrl.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.yuv_ctrl">yuv_ctrl</a></td>
					<td>in</td>
					<td>3</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.write_done">write_done</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>23.3.7 CCD_data</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface CCD_data.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.port.frame_valid">frame_valid</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td>IEEE.std_logic_1164.all</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.fileSets">23.4 File sets</a></h2>
			<h3><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.fileSet.qip">23.4.1 qip</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;23.4.1.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/RGB_to_YUV/1.0/rgb_to_yuv.qip">rgb_to_yuv.qip</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>quartusIpfile</td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.fileSet.top_level">23.4.2 top_level</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;23.4.2.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/RGB_to_YUV/1.0/rgb_to_yuv_top.vhd">rgb_to_yuv_top.vhd</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.fileSet.vqm_src">23.4.3 vqm_src</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;23.4.3.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/RGB_to_YUV/1.0/rgb_to_yuv.vqm">rgb_to_yuv.vqm</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>vqm</td>
					<td></td>
				</tr>
			</table>
			<h2><a id="TUNI.fi:ip.hw:RGB_to_YUV:1.0.views">23.5 Views</a></h2>
			<h3>23.5.1 View: flat</h3>
			<p>
			</p>
				<h4>23.5.1.1 Component instantiation: flat</h4>
				<p>
					&nbsp;&nbsp;&nbsp;<strong>Language: </strong>vhdl <strong>strict</strong><br>
					&nbsp;&nbsp;&nbsp;<strong>Module name: </strong>RGB_to_YUV<br>
				</p>
				<p>
					File sets contained in this component instantiation: </strong>
				</p>
				<ul>
					<li><a href="#TUNI.fi:ip.hw:RGB_to_YUV:1.0.fileSet.qip">qip</a></li>
					<li><a href="#TUNI.fi:ip.hw:RGB_to_YUV:1.0.fileSet.top_level">top_level</a></li>
				</ul>
		<h1><a id="TUNI.fi:ip.hw:LTP_Controller:1.0">24. Component TUNI.fi - ip.hw - LTP_Controller - 1.0</a></h1>
		<p>
		<img src="TUNI.fi.ip.hw.LTP_Controller.1.0.png" alt="TUNI.fi - ip.hw - LTP_Controller - 1.0 preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../../../../ip.hw/LTP_Controller/1.0/k2u_LTP_Controller.1.0.xml">k2u_LTP_Controller.1.0.xml</a><br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.kts_params">24.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>Flat<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.ports">24.2 Ports</a></h2>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.fifo_in_clk">fifo_in_clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.clk">clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.rst_n">rst_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.clear_lcd">clear_lcd</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td>0</td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.red_in">red_in</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.green_in">green_in</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.blue_in">blue_in</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.fifo_write">fifo_write</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.horizontal_sync">horizontal_sync</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.vertical_sync">vertical_sync</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_red">LCD_red</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_green">LCD_green</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_blue">LCD_blue</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_mode">LCD_mode</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_rstb">LCD_rstb</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_shlr">LCD_shlr</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_updn">LCD_updn</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_dim">LCD_dim</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_power_ctl">LCD_power_ctl</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_clock">LCD_clock</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.interfaces">24.3 Bus interfaces</a></h2>
			<h3>24.3.1 LCD</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface LCD.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.horizontal_sync">horizontal_sync</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.vertical_sync">vertical_sync</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_red">LCD_red</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_green">LCD_green</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_blue">LCD_blue</a></td>
					<td>out</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_mode">LCD_mode</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_rstb">LCD_rstb</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_shlr">LCD_shlr</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_updn">LCD_updn</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_dim">LCD_dim</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_power_ctl">LCD_power_ctl</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.LCD_clock">LCD_clock</a></td>
					<td>out</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>24.3.2 RGB_data</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface RGB_data.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.red_in">red_in</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.green_in">green_in</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.blue_in">blue_in</a></td>
					<td>in</td>
					<td>7</td>
					<td>0</td>
					<td>std_logic_vector</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.fifo_write">fifo_write</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>24.3.3 clock_33MHz</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_33MHz.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.clk">clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.rst_n">rst_n</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3>24.3.4 clock_camera</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of ports contained in interface clock_camera.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Port type</th>
					<th>Type definition</th>
					<th>Default value</th>
					<th>Array left</th>
					<th>Array right</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.port.fifo_in_clk">fifo_in_clk</a></td>
					<td>in</td>
					<td>0</td>
					<td>0</td>
					<td>std_logic</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.fileSets">24.4 File sets</a></h2>
			<h3><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.fileSet.base">24.4.1 base</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;24.4.1.1 Files</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a href="../../../../ip.hw/LTP_Controller/1.0/sync_mode_ltp_controller.vhd">sync_mode_ltp_controller.vhd</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
			</table>
			<h2><a id="TUNI.fi:ip.hw:LTP_Controller:1.0.views">24.5 Views</a></h2>
			<h3>24.5.1 View: flat</h3>
			<p>
			</p>
				<h4>24.5.1.1 Component instantiation: flat</h4>
				<p>
					&nbsp;&nbsp;&nbsp;<strong>Language: </strong>vhdl <strong>strict</strong><br>
					&nbsp;&nbsp;&nbsp;<strong>Module name: </strong>LTP_Controller<br>
				</p>
				<p>
					File sets contained in this component instantiation: </strong>
				</p>
				<ul>
					<li><a href="#TUNI.fi:ip.hw:LTP_Controller:1.0.fileSet.base">base</a></li>
				</ul>
		<p>
			<a href="https://validator.w3.org/#validate_by_upload">
			<img src="http://www.w3.org/Icons/valid-html401"alt="Valid HTML 4.01 Strict" height="31"width="88">
			</a>
		</p>
	</body>
</html>
