###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:21:51 2024
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -...
###############################################################
Path 1: VIOLATED Hold Check with Pin tx_div/\counter_reg[0] /CK 
Endpoint:   tx_div/\counter_reg[0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: tx_div/clk_reg_reg/Q       (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  0.372
  Slack Time                   -0.379
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.379 | 
     | SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.395 | 
     | SCAN_CLK__L2_I2          | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |    0.414 | 
     | scan_clk_uart_clk_mux/U1 | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.158 |   0.192 |    0.571 | 
     | tx_div/clk_reg_reg       | CK ^ -> Q ^ | SDFFRX1M   | 0.034 | 0.180 |   0.372 |    0.752 | 
     | tx_div/\counter_reg[0]   | SI ^        | SDFFRQX2M  | 0.034 | 0.000 |   0.372 |    0.752 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.379 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.364 | 
     | SCAN_CLK__L2_I2                  | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.345 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |   -0.186 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |   -0.077 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |    0.029 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |    0.076 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.205 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.282 | 
     | scan_clk_uart_clk_mux_out__L6_I0 | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.307 | 
     | scan_clk_uart_clk_mux_out__L7_I0 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.331 | 
     | tx_div/\counter_reg[0]           | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.711 |    0.332 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin rx_div/\counter_reg[0] /CK 
Endpoint:   rx_div/\counter_reg[0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: rx_div/clk_reg_reg/Q       (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  0.375
  Slack Time                   -0.377
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.377 | 
     | SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.393 | 
     | SCAN_CLK__L2_I2          | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |    0.412 | 
     | scan_clk_uart_clk_mux/U1 | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.158 |   0.192 |    0.569 | 
     | rx_div/clk_reg_reg       | CK ^ -> Q ^ | SDFFRX1M   | 0.037 | 0.183 |   0.375 |    0.752 | 
     | rx_div/\counter_reg[0]   | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.375 |    0.752 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.377 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.362 | 
     | SCAN_CLK__L2_I2                  | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.343 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |   -0.184 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |   -0.075 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |    0.031 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |    0.077 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.207 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.284 | 
     | scan_clk_uart_clk_mux_out__L6_I0 | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.308 | 
     | scan_clk_uart_clk_mux_out__L7_I0 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.333 | 
     | rx_div/\counter_reg[0]           | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.712 |    0.334 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin dut5/dut5/\q1_reg[0] /CK 
Endpoint:   dut5/dut5/\q1_reg[0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: dut5/dut4/\q2_reg[4] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  0.848
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.065 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.050 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.002 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.090 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.168 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.199 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.346 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.416 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.467 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.501 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.673 |    0.608 | 
     | dut5/dut4/\q2_reg[4]            | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.175 |   0.848 |    0.783 | 
     | dut5/dut5/\q1_reg[0]            | SI ^        | SDFFRQX2M  | 0.048 | 0.000 |   0.848 |    0.783 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.065 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.081 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |    0.126 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.202 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.351 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.422 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.511 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.553 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.593 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.124 |   0.652 |    0.717 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.735 |    0.801 | 
     | dut5/dut5/\q1_reg[0]                | CK ^        | SDFFRQX2M  | 0.058 | 0.007 |   0.743 |    0.808 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin dut2/dut0/sampled_bit_reg/CK 
Endpoint:   dut2/dut0/sampled_bit_reg/SI  (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: dut1/dut3/\sync_bus_reg[7] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  0.864
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.083 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.031 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.056 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.135 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.166 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.312 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.383 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.434 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.467 | 
     | scan_clk_ref_clk_mux_out__L4_I1 | A v -> Y ^  | INVX8M     | 0.147 | 0.101 |   0.667 |    0.568 | 
     | dut1/dut3/\sync_bus_reg[7]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.094 | 0.197 |   0.864 |    0.765 | 
     | dut2/dut0/sampled_bit_reg       | SI ^        | SDFFRQX2M  | 0.094 | 0.001 |   0.864 |    0.766 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.099 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.114 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |    0.160 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.235 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.384 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.455 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.544 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.586 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.627 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.764 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.823 | 
     | dut2/dut0/sampled_bit_reg           | CK ^        | SDFFRQX2M  | 0.044 | 0.004 |   0.728 |    0.827 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin dut5/dut5/\q2_reg[0] /CK 
Endpoint:   dut5/dut5/\q2_reg[0] /D (^) checked with  leading edge of 'UART_TX_
CLK'
Beginpoint: dut5/dut5/\q1_reg[0] /Q (^) triggered by  leading edge of 'UART_TX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  0.770
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.099 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.016 | 0.018 |   0.018 |   -0.081 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.016 |   0.034 |   -0.065 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.195 | 0.144 |   0.178 |    0.079 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y ^   | CLKBUFX40M     | 0.025 | 0.072 |   0.250 |    0.151 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A ^ -> Y ^   | CLKBUFX40M     | 0.031 | 0.053 |   0.303 |    0.204 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.325 |    0.226 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX32M     | 0.013 | 0.015 |   0.341 |    0.242 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.061 | 0.073 |   0.414 |    0.315 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.414 |    0.315 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.127 | 0.115 |   0.529 |    0.430 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.058 | 0.083 |   0.612 |    0.513 | 
     | dut5/dut5/\q1_reg[0]                | CK ^ -> Q ^  | SDFFRQX2M      | 0.038 | 0.157 |   0.769 |    0.670 | 
     | dut5/dut5/\q2_reg[0]                | D ^          | SDFFRQX2M      | 0.038 | 0.000 |   0.770 |    0.671 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.099 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.016 | 0.018 |   0.018 |    0.117 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.016 |   0.034 |    0.133 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.195 | 0.144 |   0.178 |    0.277 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.138 |   0.316 |    0.415 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.061 | 0.101 |   0.417 |    0.516 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.417 |    0.516 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.127 | 0.115 |   0.532 |    0.631 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.058 | 0.083 |   0.615 |    0.714 | 
     | dut5/dut5/\q2_reg[0]                | CK ^         | SDFFRQX2M      | 0.058 | 0.007 |   0.623 |    0.722 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin dut5/dut5/\q2_reg[3] /CK 
Endpoint:   dut5/dut5/\q2_reg[3] /D (^) checked with  leading edge of 'UART_TX_
CLK'
Beginpoint: dut5/dut5/\q1_reg[3] /Q (^) triggered by  leading edge of 'UART_TX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.669
  Arrival Time                  0.771
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.103 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.016 | 0.018 |   0.018 |   -0.085 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.016 |   0.034 |   -0.069 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.195 | 0.144 |   0.178 |    0.075 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y ^   | CLKBUFX40M     | 0.025 | 0.072 |   0.250 |    0.147 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A ^ -> Y ^   | CLKBUFX40M     | 0.031 | 0.053 |   0.303 |    0.201 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.325 |    0.223 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX32M     | 0.013 | 0.015 |   0.341 |    0.238 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.061 | 0.073 |   0.414 |    0.311 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.414 |    0.311 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.127 | 0.115 |   0.529 |    0.426 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.058 | 0.083 |   0.612 |    0.509 | 
     | dut5/dut5/\q1_reg[3]                | CK ^ -> Q ^  | SDFFRQX2M      | 0.040 | 0.159 |   0.771 |    0.669 | 
     | dut5/dut5/\q2_reg[3]                | D ^          | SDFFRQX2M      | 0.040 | 0.000 |   0.771 |    0.669 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.103 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.016 | 0.018 |   0.018 |    0.121 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.016 |   0.034 |    0.136 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.195 | 0.144 |   0.178 |    0.281 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.138 |   0.316 |    0.419 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.061 | 0.101 |   0.417 |    0.520 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.417 |    0.520 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.127 | 0.115 |   0.532 |    0.635 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.058 | 0.083 |   0.615 |    0.718 | 
     | dut5/dut5/\q2_reg[3]                | CK ^         | SDFFRQX2M      | 0.058 | 0.006 |   0.621 |    0.724 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin dut5/dut5/\q2_reg[1] /CK 
Endpoint:   dut5/dut5/\q2_reg[1] /D (^) checked with  leading edge of 'UART_TX_
CLK'
Beginpoint: dut5/dut5/\q1_reg[1] /Q (^) triggered by  leading edge of 'UART_TX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.670
  Arrival Time                  0.773
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.103 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.016 | 0.018 |   0.018 |   -0.085 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.016 |   0.034 |   -0.069 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.195 | 0.144 |   0.178 |    0.075 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y ^   | CLKBUFX40M     | 0.025 | 0.072 |   0.250 |    0.147 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A ^ -> Y ^   | CLKBUFX40M     | 0.031 | 0.053 |   0.303 |    0.200 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.325 |    0.222 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX32M     | 0.013 | 0.015 |   0.341 |    0.237 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.061 | 0.073 |   0.414 |    0.311 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.414 |    0.311 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.127 | 0.115 |   0.529 |    0.425 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.058 | 0.083 |   0.612 |    0.509 | 
     | dut5/dut5/\q1_reg[1]                | CK ^ -> Q ^  | SDFFRQX2M      | 0.043 | 0.161 |   0.773 |    0.670 | 
     | dut5/dut5/\q2_reg[1]                | D ^          | SDFFRQX2M      | 0.043 | 0.000 |   0.773 |    0.670 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.103 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.016 | 0.018 |   0.018 |    0.121 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.016 |   0.034 |    0.137 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.195 | 0.144 |   0.178 |    0.281 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.138 |   0.316 |    0.419 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.061 | 0.101 |   0.417 |    0.520 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.417 |    0.520 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.127 | 0.115 |   0.532 |    0.635 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.058 | 0.083 |   0.615 |    0.719 | 
     | dut5/dut5/\q2_reg[1]                | CK ^         | SDFFRQX2M      | 0.058 | 0.007 |   0.623 |    0.726 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin dut5/dut5/\q2_reg[2] /CK 
Endpoint:   dut5/dut5/\q2_reg[2] /D (^) checked with  leading edge of 'UART_TX_
CLK'
Beginpoint: dut5/dut5/\q1_reg[2] /Q (^) triggered by  leading edge of 'UART_TX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.670
  Arrival Time                  0.773
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.104 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.016 | 0.018 |   0.018 |   -0.086 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.016 |   0.034 |   -0.070 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.195 | 0.144 |   0.178 |    0.074 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y ^   | CLKBUFX40M     | 0.025 | 0.072 |   0.250 |    0.146 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A ^ -> Y ^   | CLKBUFX40M     | 0.031 | 0.053 |   0.303 |    0.200 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.325 |    0.222 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX32M     | 0.013 | 0.015 |   0.341 |    0.237 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.061 | 0.073 |   0.414 |    0.310 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.414 |    0.310 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.127 | 0.115 |   0.529 |    0.425 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.058 | 0.083 |   0.612 |    0.508 | 
     | dut5/dut5/\q1_reg[2]                | CK ^ -> Q ^  | SDFFRQX2M      | 0.043 | 0.161 |   0.773 |    0.670 | 
     | dut5/dut5/\q2_reg[2]                | D ^          | SDFFRQX2M      | 0.043 | 0.000 |   0.773 |    0.670 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.104 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.016 | 0.018 |   0.018 |    0.122 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.016 |   0.034 |    0.137 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.195 | 0.144 |   0.178 |    0.282 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.138 |   0.316 |    0.420 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.061 | 0.101 |   0.417 |    0.521 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.417 |    0.521 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.127 | 0.115 |   0.532 |    0.636 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.058 | 0.083 |   0.615 |    0.719 | 
     | dut5/dut5/\q2_reg[2]                | CK ^         | SDFFRQX2M      | 0.058 | 0.007 |   0.622 |    0.726 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[0] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: uart_clk_rst_sync/\syn_rst_reg_reg[1] /Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.758
  Arrival Time                  0.862
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.089 | 
     | SCAN_CLK__L2_I2                       | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.070 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.158 |   0.192 |    0.088 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.302 |    0.198 | 
     | scan_clk_uart_clk_mux_out__L2_I1      | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.407 |    0.303 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.454 |    0.350 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.583 |    0.479 | 
     | scan_clk_uart_clk_mux_out__L5_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.660 |    0.556 | 
     | scan_clk_uart_clk_mux_out__L6_I0      | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.685 |    0.581 | 
     | scan_clk_uart_clk_mux_out__L7_I0      | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.709 |    0.605 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX1M  | 0.044 | 0.153 |   0.862 |    0.758 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[0] | D ^         | SDFFRQX2M  | 0.044 | 0.000 |   0.862 |    0.758 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.104 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.119 | 
     | SCAN_CLK__L2_I2                       | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |    0.138 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |    0.297 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |    0.407 | 
     | scan_clk_uart_clk_mux_out__L2_I1      | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |    0.512 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |    0.559 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.688 | 
     | scan_clk_uart_clk_mux_out__L5_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.765 | 
     | scan_clk_uart_clk_mux_out__L6_I0      | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.790 | 
     | scan_clk_uart_clk_mux_out__L7_I0      | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.814 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.711 |    0.815 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin dut12/q_reg/CK 
Endpoint:   dut12/q_reg/SI  (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: dut12/out_reg/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.737
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.777
  Arrival Time                  0.882
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.090 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.044 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.032 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.180 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.252 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.341 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.382 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.423 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.123 |   0.651 |    0.546 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.734 |    0.629 | 
     | dut12/out_reg                       | CK ^ -> Q ^ | SDFFRQX2M  | 0.033 | 0.148 |   0.882 |    0.777 | 
     | dut12/q_reg                         | SI ^        | SDFFRQX2M  | 0.033 | 0.000 |   0.882 |    0.777 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.105 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.120 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |    0.166 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.242 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.390 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.462 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.551 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.592 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.633 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.124 |   0.652 |    0.757 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.735 |    0.840 | 
     | dut12/q_reg                         | CK ^        | SDFFRQX2M  | 0.058 | 0.001 |   0.737 |    0.842 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin dut5/dut5/\q2_reg[4] /CK 
Endpoint:   dut5/dut5/\q2_reg[4] /D (^) checked with  leading edge of 'UART_TX_
CLK'
Beginpoint: dut5/dut5/\q1_reg[4] /Q (^) triggered by  leading edge of 'UART_TX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.669
  Arrival Time                  0.774
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.105 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.016 | 0.018 |   0.018 |   -0.087 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.016 |   0.034 |   -0.071 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.195 | 0.144 |   0.178 |    0.073 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y ^   | CLKBUFX40M     | 0.025 | 0.072 |   0.250 |    0.145 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A ^ -> Y ^   | CLKBUFX40M     | 0.031 | 0.053 |   0.303 |    0.198 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.325 |    0.220 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX32M     | 0.013 | 0.015 |   0.341 |    0.236 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.061 | 0.073 |   0.414 |    0.309 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.414 |    0.309 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.127 | 0.115 |   0.529 |    0.424 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.058 | 0.083 |   0.612 |    0.507 | 
     | dut5/dut5/\q1_reg[4]                | CK ^ -> Q ^  | SDFFRQX2M      | 0.045 | 0.162 |   0.774 |    0.669 | 
     | dut5/dut5/\q2_reg[4]                | D ^          | SDFFRQX2M      | 0.045 | 0.000 |   0.774 |    0.669 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.105 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.016 | 0.018 |   0.018 |    0.123 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.016 |   0.034 |    0.139 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.195 | 0.144 |   0.178 |    0.283 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.138 |   0.316 |    0.421 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.061 | 0.101 |   0.417 |    0.522 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.417 |    0.522 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.127 | 0.115 |   0.532 |    0.637 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.058 | 0.083 |   0.615 |    0.720 | 
     | dut5/dut5/\q2_reg[4]                | CK ^         | SDFFRQX2M      | 0.058 | 0.006 |   0.622 |    0.727 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin dut2/dut6/stop_error_reg/CK 
Endpoint:   dut2/dut6/stop_error_reg/D  (^) checked with  leading edge of 'UART_
RX_CLK'
Beginpoint: dut2/dut6/stop_error_reg/QN (v) triggered by  leading edge of 'UART_
RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.665
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  0.814
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.106 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.016 | 0.018 |   0.018 |   -0.087 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.016 |   0.034 |   -0.072 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.195 | 0.144 |   0.178 |    0.072 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y ^   | CLKBUFX40M     | 0.025 | 0.072 |   0.250 |    0.145 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A ^ -> Y ^   | CLKBUFX40M     | 0.031 | 0.053 |   0.303 |    0.198 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.325 |    0.220 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX32M     | 0.013 | 0.015 |   0.341 |    0.235 | 
     | rx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.076 | 0.082 |   0.423 |    0.317 | 
     | rx_div                              | o_div_clk ^  | clk_div_test_0 |       |       |   0.423 |    0.317 | 
     | scan_clk_uart_rx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.151 | 0.130 |   0.553 |    0.447 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX32M        | 0.043 | 0.059 |   0.612 |    0.506 | 
     | dut2/dut6/stop_error_reg            | CK ^ -> QN v | SDFFRX1M       | 0.029 | 0.108 |   0.720 |    0.614 | 
     | dut2/dut6/U8                        | A v -> Y ^   | INVXLM         | 0.041 | 0.032 |   0.752 |    0.647 | 
     | dut2/dut6/U4                        | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.041 | 0.062 |   0.814 |    0.708 | 
     | dut2/dut6/stop_error_reg            | D ^          | SDFFRX1M       | 0.041 | 0.000 |   0.814 |    0.709 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.106 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.016 | 0.018 |   0.018 |    0.124 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.016 |   0.034 |    0.139 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.195 | 0.144 |   0.178 |    0.284 | 
     | rx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.168 |   0.346 |    0.452 | 
     | rx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.076 | 0.124 |   0.471 |    0.576 | 
     | rx_div                              | o_div_clk ^  | clk_div_test_0 |       |       |   0.471 |    0.576 | 
     | scan_clk_uart_rx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.151 | 0.130 |   0.601 |    0.707 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX32M        | 0.043 | 0.059 |   0.660 |    0.766 | 
     | dut2/dut6/stop_error_reg            | CK ^         | SDFFRX1M       | 0.044 | 0.005 |   0.665 |    0.771 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin dut5/dut5/\q1_reg[1] /CK 
Endpoint:   dut5/dut5/\q1_reg[1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: dut5/dut5/\q1_reg[0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  0.892
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.093 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.048 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.028 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.177 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.248 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.337 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.379 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.419 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.123 |   0.651 |    0.542 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.734 |    0.626 | 
     | dut5/dut5/\q1_reg[0]                | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.157 |   0.892 |    0.783 | 
     | dut5/dut5/\q1_reg[1]                | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.892 |    0.783 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.109 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.124 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |    0.170 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.245 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.394 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.465 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.554 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.596 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.637 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.124 |   0.652 |    0.761 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.735 |    0.844 | 
     | dut5/dut5/\q1_reg[1]                | CK ^        | SDFFRQX2M  | 0.058 | 0.007 |   0.743 |    0.851 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin dut1/dut1/\enable_sync_reg_reg[0] /CK 
Endpoint:   dut1/dut1/\enable_sync_reg_reg[0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: dut1/dut1/\enable_sync_reg_reg[1] /Q (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.719
  Arrival Time                  0.830
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.095 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.043 | 
     | SCAN_CLK__L3_I1                   | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.044 | 
     | SCAN_CLK__L4_I1                   | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.122 | 
     | SCAN_CLK__L5_I1                   | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.153 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.300 | 
     | scan_clk_ref_clk_mux_out__L1_I1   | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.371 | 
     | scan_clk_ref_clk_mux_out__L2_I1   | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.422 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.455 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | INVX8M     | 0.147 | 0.101 |   0.667 |    0.556 | 
     | dut1/dut1/\enable_sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.163 |   0.830 |    0.719 | 
     | dut1/dut1/\enable_sync_reg_reg[0] | D ^         | SDFFRQX2M  | 0.038 | 0.000 |   0.830 |    0.719 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.111 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.126 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.178 | 
     | SCAN_CLK__L3_I1                   | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.266 | 
     | SCAN_CLK__L4_I1                   | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.344 | 
     | SCAN_CLK__L5_I1                   | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.375 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.523 | 
     | scan_clk_ref_clk_mux_out__L1_I1   | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.593 | 
     | scan_clk_ref_clk_mux_out__L2_I1   | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.645 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.678 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | INVX8M     | 0.147 | 0.101 |   0.668 |    0.779 | 
     | dut1/dut1/\enable_sync_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.147 | 0.003 |   0.671 |    0.782 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin dut3/\reg_file_reg[14][2] /CK 
Endpoint:   dut3/\reg_file_reg[14][2] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: dut3/\reg_file_reg[14][1] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.698
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.848
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.095 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.043 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.044 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.122 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.153 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.300 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.371 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.422 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.455 | 
     | scan_clk_ref_clk_mux_out__L4_I1 | A v -> Y ^  | INVX8M     | 0.147 | 0.101 |   0.667 |    0.556 | 
     | dut3/\reg_file_reg[14][1]       | CK ^ -> Q ^ | SDFFRQX2M  | 0.062 | 0.181 |   0.848 |    0.737 | 
     | dut3/\reg_file_reg[14][2]       | SI ^        | SDFFRQX2M  | 0.062 | 0.000 |   0.848 |    0.737 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.111 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.126 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.178 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.266 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.344 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.375 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.523 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.594 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.645 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.678 | 
     | scan_clk_ref_clk_mux_out__L4_I7 | A v -> Y ^  | INVX8M     | 0.176 | 0.116 |   0.683 |    0.794 | 
     | dut3/\reg_file_reg[14][2]       | CK ^        | SDFFRQX2M  | 0.178 | 0.015 |   0.698 |    0.809 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[2] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[2] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: uart_clk_rst_sync/\syn_rst_reg_reg[1] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.751
  Arrival Time                  0.862
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.096 | 
     | SCAN_CLK__L2_I2                       | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.077 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.158 |   0.192 |    0.081 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.302 |    0.191 | 
     | scan_clk_uart_clk_mux_out__L2_I1      | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.407 |    0.296 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.454 |    0.343 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.583 |    0.472 | 
     | scan_clk_uart_clk_mux_out__L5_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.660 |    0.549 | 
     | scan_clk_uart_clk_mux_out__L6_I0      | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.685 |    0.574 | 
     | scan_clk_uart_clk_mux_out__L7_I0      | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.709 |    0.598 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX1M  | 0.044 | 0.153 |   0.862 |    0.751 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[2] | SI ^        | SDFFRQX4M  | 0.044 | 0.000 |   0.862 |    0.751 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.111 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.126 | 
     | SCAN_CLK__L2_I2                       | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |    0.145 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |    0.304 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |    0.414 | 
     | scan_clk_uart_clk_mux_out__L2_I1      | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |    0.519 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |    0.566 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.695 | 
     | scan_clk_uart_clk_mux_out__L5_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.772 | 
     | scan_clk_uart_clk_mux_out__L6_I0      | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.797 | 
     | scan_clk_uart_clk_mux_out__L7_I0      | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.821 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^        | SDFFRQX4M  | 0.027 | 0.001 |   0.711 |    0.822 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin dut5/dut5/\q1_reg[4] /CK 
Endpoint:   dut5/dut5/\q1_reg[4] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: dut5/dut5/\q1_reg[3] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.782
  Arrival Time                  0.894
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.096 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.050 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.025 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.174 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.245 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.335 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.376 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.417 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.123 |   0.651 |    0.539 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.734 |    0.623 | 
     | dut5/dut5/\q1_reg[3]                | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.159 |   0.893 |    0.782 | 
     | dut5/dut5/\q1_reg[4]                | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   0.894 |    0.782 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.111 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.127 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |    0.172 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.248 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.397 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.468 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.557 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.599 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.639 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.124 |   0.652 |    0.763 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.735 |    0.847 | 
     | dut5/dut5/\q1_reg[4]                | CK ^        | SDFFRQX2M  | 0.058 | 0.007 |   0.742 |    0.853 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: uart_clk_rst_sync/\syn_rst_reg_reg[0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.747
  Arrival Time                  0.859
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.097 | 
     | SCAN_CLK__L2_I2                       | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.078 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.158 |   0.192 |    0.080 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.302 |    0.190 | 
     | scan_clk_uart_clk_mux_out__L2_I1      | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.407 |    0.295 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.454 |    0.342 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.583 |    0.471 | 
     | scan_clk_uart_clk_mux_out__L5_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.660 |    0.548 | 
     | scan_clk_uart_clk_mux_out__L6_I0      | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.685 |    0.573 | 
     | scan_clk_uart_clk_mux_out__L7_I0      | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.709 |    0.597 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.150 |   0.859 |    0.747 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.043 | 0.000 |   0.859 |    0.747 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.112 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.127 | 
     | SCAN_CLK__L2_I2                       | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |    0.146 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |    0.305 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |    0.415 | 
     | scan_clk_uart_clk_mux_out__L2_I1      | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |    0.520 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |    0.567 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.696 | 
     | scan_clk_uart_clk_mux_out__L5_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.773 | 
     | scan_clk_uart_clk_mux_out__L6_I0      | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.798 | 
     | scan_clk_uart_clk_mux_out__L7_I0      | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.822 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M  | 0.027 | 0.001 |   0.711 |    0.823 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin dut5/dut5/\q1_reg[2] /CK 
Endpoint:   dut5/dut5/\q1_reg[2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: dut5/dut5/\q1_reg[1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  0.896
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.097 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.052 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.024 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.173 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.244 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.333 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.375 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.415 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.123 |   0.651 |    0.538 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.734 |    0.622 | 
     | dut5/dut5/\q1_reg[1]                | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.161 |   0.896 |    0.783 | 
     | dut5/dut5/\q1_reg[2]                | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.896 |    0.783 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.113 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.128 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |    0.174 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.249 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.398 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.469 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.558 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.600 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.641 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.124 |   0.652 |    0.765 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.735 |    0.848 | 
     | dut5/dut5/\q1_reg[2]                | CK ^        | SDFFRQX2M  | 0.058 | 0.007 |   0.743 |    0.855 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin dut5/dut4/\q2_reg[2] /CK 
Endpoint:   dut5/dut4/\q2_reg[2] /D (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: dut5/dut4/\q1_reg[2] /Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.684
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.732
  Arrival Time                  0.844
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.097 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.045 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.042 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.120 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.151 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.298 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.369 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.420 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.453 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.673 |    0.560 | 
     | dut5/dut4/\q1_reg[2]            | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.171 |   0.844 |    0.731 | 
     | dut5/dut4/\q2_reg[2]            | D ^         | SDFFRQX2M  | 0.040 | 0.000 |   0.844 |    0.732 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.113 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.128 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.180 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.268 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.346 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.377 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.525 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.596 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.647 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.680 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.674 |    0.787 | 
     | dut5/dut4/\q2_reg[2]            | CK ^        | SDFFRQX2M  | 0.139 | 0.010 |   0.684 |    0.797 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin dut5/dut5/\q1_reg[3] /CK 
Endpoint:   dut5/dut5/\q1_reg[3] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: dut5/dut5/\q1_reg[2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  0.896
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.098 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.052 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.024 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.172 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.244 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.333 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.374 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.415 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.123 |   0.651 |    0.538 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.734 |    0.621 | 
     | dut5/dut5/\q1_reg[2]                | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.161 |   0.896 |    0.783 | 
     | dut5/dut5/\q1_reg[3]                | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.896 |    0.783 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.113 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.128 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |    0.174 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.250 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.398 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.470 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.559 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.600 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.641 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.124 |   0.652 |    0.765 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.735 |    0.848 | 
     | dut5/dut5/\q1_reg[3]                | CK ^        | SDFFRQX2M  | 0.058 | 0.007 |   0.743 |    0.856 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin dut5/dut5/\q2_reg[0] /CK 
Endpoint:   dut5/dut5/\q2_reg[0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: dut5/dut5/\q1_reg[4] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  0.896
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.098 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.052 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.023 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.172 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.243 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.333 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.374 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.415 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.123 |   0.651 |    0.538 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.734 |    0.621 | 
     | dut5/dut5/\q1_reg[4]                | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.162 |   0.896 |    0.783 | 
     | dut5/dut5/\q2_reg[0]                | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.896 |    0.783 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.113 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.129 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |    0.174 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.250 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.399 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.470 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.559 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.601 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.641 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.124 |   0.652 |    0.765 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.735 |    0.849 | 
     | dut5/dut5/\q2_reg[0]                | CK ^        | SDFFRQX2M  | 0.058 | 0.007 |   0.743 |    0.856 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin dut5/dut4/\q2_reg[0] /CK 
Endpoint:   dut5/dut4/\q2_reg[0] /D (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: dut5/dut4/\q1_reg[0] /Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.732
  Arrival Time                  0.845
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.098 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.046 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.041 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.120 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.151 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.298 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.368 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.419 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.453 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.673 |    0.560 | 
     | dut5/dut4/\q1_reg[0]            | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.172 |   0.845 |    0.732 | 
     | dut5/dut4/\q2_reg[0]            | D ^         | SDFFRQX2M  | 0.042 | 0.000 |   0.845 |    0.732 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.113 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.129 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.181 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.268 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.346 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.377 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.525 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.596 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.647 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.680 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.674 |    0.788 | 
     | dut5/dut4/\q2_reg[0]            | CK ^        | SDFFRQX2M  | 0.139 | 0.010 |   0.685 |    0.798 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin dut5/dut4/\q2_reg[1] /CK 
Endpoint:   dut5/dut4/\q2_reg[1] /D (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: dut5/dut4/\q1_reg[1] /Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.732
  Arrival Time                  0.848
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.101 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.049 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.039 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.117 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.148 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.295 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.365 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.416 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.450 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.673 |    0.557 | 
     | dut5/dut4/\q1_reg[1]            | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.175 |   0.848 |    0.732 | 
     | dut5/dut4/\q2_reg[1]            | D ^         | SDFFRQX2M  | 0.045 | 0.000 |   0.848 |    0.732 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.116 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.132 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.184 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.271 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.349 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.380 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.528 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.599 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.650 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.683 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.674 |    0.790 | 
     | dut5/dut4/\q2_reg[1]            | CK ^        | SDFFRQX2M  | 0.139 | 0.010 |   0.685 |    0.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin dut5/dut4/\q2_reg[3] /CK 
Endpoint:   dut5/dut4/\q2_reg[3] /D (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: dut5/dut4/\q1_reg[3] /Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.684
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.731
  Arrival Time                  0.848
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.102 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.050 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.037 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.116 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.147 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.294 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.364 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.415 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.448 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.673 |    0.556 | 
     | dut5/dut4/\q1_reg[3]            | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.175 |   0.848 |    0.731 | 
     | dut5/dut4/\q2_reg[3]            | D ^         | SDFFRQX2M  | 0.046 | 0.000 |   0.848 |    0.731 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.117 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.133 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.185 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.272 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.351 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.382 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.530 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.600 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.651 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.684 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.674 |    0.792 | 
     | dut5/dut4/\q2_reg[3]            | CK ^        | SDFFRQX2M  | 0.139 | 0.009 |   0.684 |    0.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin dut5/dut2/\rd_data_reg[0] /CK 
Endpoint:   dut5/dut2/\rd_data_reg[0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: dut5/dut2/\fifo_reg[15][7] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.779
  Arrival Time                  0.897
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.103 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.051 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.037 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.115 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.146 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.293 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.364 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.415 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.448 | 
     | scan_clk_ref_clk_mux_out__L4_I4 | A v -> Y ^  | INVX8M     | 0.151 | 0.121 |   0.686 |    0.569 | 
     | dut5/dut2/\fifo_reg[15][7]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.114 | 0.209 |   0.896 |    0.778 | 
     | dut5/dut2/\rd_data_reg[0]       | SI ^        | SDFFRQX2M  | 0.114 | 0.001 |   0.897 |    0.779 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.133 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |    0.179 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.255 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.403 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.475 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.564 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.605 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.646 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.124 |   0.652 |    0.770 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.735 |    0.853 | 
     | dut5/dut2/\rd_data_reg[0]           | CK ^        | SDFFRQX2M  | 0.058 | 0.007 |   0.743 |    0.861 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin dut5/dut2/\fifo_reg[2][3] /CK 
Endpoint:   dut5/dut2/\fifo_reg[2][3] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: dut5/dut2/\fifo_reg[2][2] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.694
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.733
  Arrival Time                  0.851
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.103 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.051 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.037 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.115 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.146 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.293 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.363 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.414 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.448 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.673 |    0.555 | 
     | dut5/dut2/\fifo_reg[2][2]       | CK ^ -> Q ^ | SDFFRQX2M  | 0.057 | 0.178 |   0.851 |    0.733 | 
     | dut5/dut2/\fifo_reg[2][3]       | SI ^        | SDFFRQX2M  | 0.057 | 0.000 |   0.851 |    0.733 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.134 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.186 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.273 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.351 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.382 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.530 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.601 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.652 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.685 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.151 | 0.122 |   0.689 |    0.807 | 
     | dut5/dut2/\fifo_reg[2][3]       | CK ^        | SDFFRQX2M  | 0.151 | 0.004 |   0.694 |    0.812 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin dut1/dut2/out_reg/CK 
Endpoint:   dut1/dut2/out_reg/SI                 (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: dut1/dut1/\enable_sync_reg_reg[1] /Q (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  0.830
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.103 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.051 | 
     | SCAN_CLK__L3_I1                   | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.037 | 
     | SCAN_CLK__L4_I1                   | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.115 | 
     | SCAN_CLK__L5_I1                   | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.146 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.293 | 
     | scan_clk_ref_clk_mux_out__L1_I1   | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.363 | 
     | scan_clk_ref_clk_mux_out__L2_I1   | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.414 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.448 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | INVX8M     | 0.147 | 0.101 |   0.667 |    0.549 | 
     | dut1/dut1/\enable_sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.163 |   0.830 |    0.711 | 
     | dut1/dut2/out_reg                 | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.830 |    0.712 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.134 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.186 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.273 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.351 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.382 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.530 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.601 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.652 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.685 | 
     | scan_clk_ref_clk_mux_out__L4_I1 | A v -> Y ^  | INVX8M     | 0.147 | 0.101 |   0.668 |    0.786 | 
     | dut1/dut2/out_reg               | CK ^        | SDFFRQX2M  | 0.147 | 0.003 |   0.671 |    0.789 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin dut5/dut2/\fifo_reg[1][3] /CK 
Endpoint:   dut5/dut2/\fifo_reg[1][3] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: dut5/dut2/\fifo_reg[1][2] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.692
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.731
  Arrival Time                  0.849
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.103 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.051 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.037 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.115 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.146 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.293 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.363 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.414 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.448 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.673 |    0.555 | 
     | dut5/dut2/\fifo_reg[1][2]       | CK ^ -> Q ^ | SDFFRQX2M  | 0.055 | 0.176 |   0.849 |    0.731 | 
     | dut5/dut2/\fifo_reg[1][3]       | SI ^        | SDFFRQX2M  | 0.055 | 0.000 |   0.849 |    0.731 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.134 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.186 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.273 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.351 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.382 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.530 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.601 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.652 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.685 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.151 | 0.122 |   0.689 |    0.807 | 
     | dut5/dut2/\fifo_reg[1][3]       | CK ^        | SDFFRQX2M  | 0.151 | 0.002 |   0.692 |    0.810 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin dut3/\reg_file_reg[8][6] /CK 
Endpoint:   dut3/\reg_file_reg[8][6] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: dut3/\reg_file_reg[8][5] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.701
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.740
  Arrival Time                  0.859
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.103 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.051 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.036 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.115 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.146 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.293 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.363 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.414 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.448 | 
     | scan_clk_ref_clk_mux_out__L4_I6 | A v -> Y ^  | INVX8M     | 0.160 | 0.104 |   0.670 |    0.552 | 
     | dut3/\reg_file_reg[8][5]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.065 | 0.188 |   0.858 |    0.740 | 
     | dut3/\reg_file_reg[8][6]        | SI ^        | SDFFRQX2M  | 0.065 | 0.000 |   0.859 |    0.740 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.134 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.186 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.273 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.351 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.382 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.530 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.601 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.652 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.685 | 
     | scan_clk_ref_clk_mux_out__L4_I5 | A v -> Y ^  | INVX8M     | 0.160 | 0.130 |   0.697 |    0.816 | 
     | dut3/\reg_file_reg[8][6]        | CK ^        | SDFFRQX2M  | 0.160 | 0.004 |   0.701 |    0.819 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin dut6/uut1/\parallel_data_reg_reg[4] /CK 
Endpoint:   dut6/uut1/\parallel_data_reg_reg[4] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: dut6/uut1/\parallel_data_reg_reg[3] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.739
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  0.897
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.103 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.057 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.018 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.167 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.238 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.327 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.369 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.410 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.123 |   0.651 |    0.532 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.734 |    0.616 | 
     | dut6/uut1/\parallel_data_reg_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.162 |   0.897 |    0.778 | 
     | dut6/uut1/\parallel_data_reg_reg[4] | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.897 |    0.778 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.134 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |    0.179 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.255 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.404 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.475 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.564 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.606 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.646 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.124 |   0.652 |    0.770 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.735 |    0.854 | 
     | dut6/uut1/\parallel_data_reg_reg[4] | CK ^        | SDFFRQX2M  | 0.058 | 0.003 |   0.739 |    0.857 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin dut6/uut1/\parallel_data_reg_reg[7] /CK 
Endpoint:   dut6/uut1/\parallel_data_reg_reg[7] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: dut6/uut1/\parallel_data_reg_reg[6] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.737
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.776
  Arrival Time                  0.895
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.103 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.058 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.018 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.167 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.238 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.327 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.369 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.409 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.123 |   0.651 |    0.532 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.734 |    0.616 | 
     | dut6/uut1/\parallel_data_reg_reg[6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.161 |   0.895 |    0.776 | 
     | dut6/uut1/\parallel_data_reg_reg[7] | SI ^        | SDFFRQX2M  | 0.051 | 0.000 |   0.895 |    0.776 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.119 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.134 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |    0.180 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.255 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.404 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.475 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.565 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.606 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.647 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.124 |   0.652 |    0.771 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.735 |    0.854 | 
     | dut6/uut1/\parallel_data_reg_reg[7] | CK ^        | SDFFRQX2M  | 0.058 | 0.001 |   0.737 |    0.855 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[1] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[2] /Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.677
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.720
  Arrival Time                  0.840
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.104 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.052 | 
     | SCAN_CLK__L3_I1                      | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.035 | 
     | SCAN_CLK__L4_I1                      | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.114 | 
     | SCAN_CLK__L5_I1                      | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.145 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.292 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.362 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.413 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.447 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.674 |    0.554 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.166 |   0.840 |    0.720 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | D ^         | SDFFRQX1M  | 0.043 | 0.000 |   0.840 |    0.720 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.119 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.135 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.187 | 
     | SCAN_CLK__L3_I1                      | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.274 | 
     | SCAN_CLK__L4_I1                      | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.352 | 
     | SCAN_CLK__L5_I1                      | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.383 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.531 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.602 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.653 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.686 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.675 |    0.794 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M  | 0.152 | 0.002 |   0.677 |    0.796 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin dut5/dut4/\q1_reg[3] /CK 
Endpoint:   dut5/dut4/\q1_reg[3] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: dut5/dut4/\q1_reg[2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  0.844
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.120 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.104 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.052 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.035 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.114 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.145 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.291 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.362 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.413 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.446 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.673 |    0.554 | 
     | dut5/dut4/\q1_reg[2]            | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.171 |   0.844 |    0.725 | 
     | dut5/dut4/\q1_reg[3]            | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   0.844 |    0.725 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.120 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.135 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.187 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.274 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.353 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.384 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.532 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.602 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.653 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.687 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.674 |    0.794 | 
     | dut5/dut4/\q1_reg[3]            | CK ^        | SDFFRQX2M  | 0.139 | 0.010 |   0.685 |    0.804 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin dut5/dut2/\fifo_reg[0][6] /CK 
Endpoint:   dut5/dut2/\fifo_reg[0][6] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: dut5/dut2/\fifo_reg[0][5] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.693
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.732
  Arrival Time                  0.852
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.120 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.104 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.052 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.035 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.114 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.145 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.291 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.362 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.413 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.446 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.673 |    0.553 | 
     | dut5/dut2/\fifo_reg[0][5]       | CK ^ -> Q ^ | SDFFRQX2M  | 0.059 | 0.178 |   0.851 |    0.732 | 
     | dut5/dut2/\fifo_reg[0][6]       | SI ^        | SDFFRQX2M  | 0.059 | 0.000 |   0.852 |    0.732 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.120 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.135 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.187 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.274 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.353 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.384 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.532 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.602 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.653 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.687 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.151 | 0.122 |   0.689 |    0.809 | 
     | dut5/dut2/\fifo_reg[0][6]       | CK ^        | SDFFRQX2M  | 0.151 | 0.003 |   0.693 |    0.812 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin dut5/dut4/\q1_reg[1] /CK 
Endpoint:   dut5/dut4/\q1_reg[1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: dut5/dut4/\q1_reg[0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  0.845
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.120 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.105 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.053 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.035 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.113 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.144 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.291 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.361 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.412 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.446 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.673 |    0.553 | 
     | dut5/dut4/\q1_reg[0]            | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.172 |   0.845 |    0.725 | 
     | dut5/dut4/\q1_reg[1]            | SI ^        | SDFFRQX2M  | 0.042 | 0.000 |   0.845 |    0.725 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.120 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.136 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.188 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.275 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.353 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.384 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.532 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.603 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.654 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.687 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.674 |    0.794 | 
     | dut5/dut4/\q1_reg[1]            | CK ^        | SDFFRQX2M  | 0.139 | 0.011 |   0.685 |    0.805 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin dut2/dut1/\data_bit_counter_reg[2] /CK 
Endpoint:   dut2/dut1/\data_bit_counter_reg[2] /D (^) checked with  leading 
edge of 'UART_RX_CLK'
Beginpoint: dut2/dut1/\data_bit_counter_reg[2] /Q (^) triggered by  leading 
edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.717
  Arrival Time                  0.837
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.121 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.016 | 0.018 |   0.018 |   -0.102 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.016 |   0.034 |   -0.087 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.195 | 0.144 |   0.178 |    0.057 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y ^   | CLKBUFX40M     | 0.025 | 0.072 |   0.250 |    0.130 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A ^ -> Y ^   | CLKBUFX40M     | 0.031 | 0.053 |   0.303 |    0.183 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.325 |    0.205 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX32M     | 0.013 | 0.015 |   0.341 |    0.220 | 
     | rx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.076 | 0.082 |   0.423 |    0.302 | 
     | rx_div                              | o_div_clk ^  | clk_div_test_0 |       |       |   0.423 |    0.302 | 
     | scan_clk_uart_rx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.151 | 0.130 |   0.553 |    0.432 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX32M        | 0.043 | 0.059 |   0.612 |    0.491 | 
     | dut2/dut1/\data_bit_counter_reg[2]  | CK ^ -> Q ^  | SDFFRQX2M      | 0.061 | 0.172 |   0.784 |    0.663 | 
     | dut2/dut1/U79                       | B1 ^ -> Y v  | AOI32X1M       | 0.029 | 0.029 |   0.813 |    0.692 | 
     | dut2/dut1/U78                       | A v -> Y ^   | CLKINVX1M      | 0.028 | 0.025 |   0.837 |    0.717 | 
     | dut2/dut1/\data_bit_counter_reg[2]  | D ^          | SDFFRQX2M      | 0.028 | 0.000 |   0.837 |    0.717 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.121 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.016 | 0.018 |   0.018 |    0.139 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.016 |   0.034 |    0.154 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.195 | 0.144 |   0.178 |    0.299 | 
     | rx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.168 |   0.346 |    0.467 | 
     | rx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.076 | 0.124 |   0.471 |    0.591 | 
     | rx_div                              | o_div_clk ^  | clk_div_test_0 |       |       |   0.471 |    0.591 | 
     | scan_clk_uart_rx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.151 | 0.130 |   0.601 |    0.722 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX32M        | 0.043 | 0.059 |   0.660 |    0.781 | 
     | dut2/dut1/\data_bit_counter_reg[2]  | CK ^         | SDFFRQX2M      | 0.045 | 0.008 |   0.668 |    0.789 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin dut5/dut5/\q2_reg[2] /CK 
Endpoint:   dut5/dut5/\q2_reg[2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: dut5/dut5/\q2_reg[1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.782
  Arrival Time                  0.903
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.121 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.106 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.060 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.015 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.164 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.235 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.325 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.366 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.407 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.123 |   0.651 |    0.530 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.734 |    0.613 | 
     | dut5/dut5/\q2_reg[1]                | CK ^ -> Q ^ | SDFFRQX2M  | 0.055 | 0.169 |   0.903 |    0.782 | 
     | dut5/dut5/\q2_reg[2]                | SI ^        | SDFFRQX2M  | 0.055 | 0.000 |   0.903 |    0.782 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.121 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.137 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |    0.182 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.258 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.407 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.478 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.567 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.609 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.649 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.124 |   0.652 |    0.773 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.735 |    0.857 | 
     | dut5/dut5/\q2_reg[2]                | CK ^        | SDFFRQX2M  | 0.058 | 0.007 |   0.743 |    0.864 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin dut3/\reg_file_reg[10][6] /CK 
Endpoint:   dut3/\reg_file_reg[10][6] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: dut3/\reg_file_reg[10][5] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.701
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.740
  Arrival Time                  0.861
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.121 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.106 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.054 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.033 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.112 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.143 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.290 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.360 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.411 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.445 | 
     | scan_clk_ref_clk_mux_out__L4_I6 | A v -> Y ^  | INVX8M     | 0.160 | 0.104 |   0.670 |    0.549 | 
     | dut3/\reg_file_reg[10][5]       | CK ^ -> Q ^ | SDFFRQX2M  | 0.069 | 0.191 |   0.861 |    0.740 | 
     | dut3/\reg_file_reg[10][6]       | SI ^        | SDFFRQX2M  | 0.069 | 0.000 |   0.861 |    0.740 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.121 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.137 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.189 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.276 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.354 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.385 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.533 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.604 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.655 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.688 | 
     | scan_clk_ref_clk_mux_out__L4_I5 | A v -> Y ^  | INVX8M     | 0.160 | 0.130 |   0.697 |    0.819 | 
     | dut3/\reg_file_reg[10][6]       | CK ^        | SDFFRQX2M  | 0.160 | 0.004 |   0.701 |    0.822 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[0] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[1] /Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.677
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.724
  Arrival Time                  0.845
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.121 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.106 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.054 | 
     | SCAN_CLK__L3_I1                      | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.033 | 
     | SCAN_CLK__L4_I1                      | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.112 | 
     | SCAN_CLK__L5_I1                      | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.143 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.290 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.360 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.411 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.445 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.674 |    0.552 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX1M  | 0.047 | 0.172 |   0.845 |    0.724 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | D ^         | SDFFRQX2M  | 0.047 | 0.000 |   0.845 |    0.724 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.121 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.137 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.189 | 
     | SCAN_CLK__L3_I1                      | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.276 | 
     | SCAN_CLK__L4_I1                      | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.354 | 
     | SCAN_CLK__L5_I1                      | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.385 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.533 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.604 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.655 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.688 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.675 |    0.796 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.152 | 0.002 |   0.677 |    0.798 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin dut5/dut4/\q2_reg[4] /CK 
Endpoint:   dut5/dut4/\q2_reg[4] /D (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: dut5/dut4/\q1_reg[4] /Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.683
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.730
  Arrival Time                  0.852
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.122 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.106 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.054 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.033 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.111 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.142 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.289 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.360 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.411 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.444 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.673 |    0.551 | 
     | dut5/dut4/\q1_reg[4]            | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.179 |   0.852 |    0.730 | 
     | dut5/dut4/\q2_reg[4]            | D ^         | SDFFRQX2M  | 0.052 | 0.000 |   0.852 |    0.730 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.122 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.137 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.189 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.277 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.355 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.386 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.534 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.604 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.656 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.689 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.674 |    0.796 | 
     | dut5/dut4/\q2_reg[4]            | CK ^        | SDFFRQX2M  | 0.139 | 0.009 |   0.683 |    0.805 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin dut4/\alu_out_reg[8] /CK 
Endpoint:   dut4/\alu_out_reg[8] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: dut4/\alu_out_reg[7] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.077
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.112
  Arrival Time                  0.235
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                      |             |              |       |       |  Time   |   Time   | 
     |----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0            | ECK ^       |              | 0.154 |       |   0.000 |   -0.122 | 
     | dut9                 | gated_clk ^ | clock_gating |       |       |   0.001 |   -0.121 | 
     | gated_clk__L1_I0     | A ^ -> Y ^  | CLKBUFX40M   | 0.034 | 0.072 |   0.072 |   -0.050 | 
     | dut4/\alu_out_reg[7] | CK ^ -> Q ^ | SDFFRQX2M    | 0.055 | 0.162 |   0.234 |    0.112 | 
     | dut4/\alu_out_reg[8] | SI ^        | SDFFRQX1M    | 0.055 | 0.000 |   0.235 |    0.112 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                      |             |              |       |       |  Time   |   Time   | 
     |----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0            | ECK ^       |              | 0.154 |       |   0.000 |    0.122 | 
     | dut9                 | gated_clk ^ | clock_gating |       |       |   0.001 |    0.123 | 
     | gated_clk__L1_I0     | A ^ -> Y ^  | CLKBUFX40M   | 0.034 | 0.072 |   0.072 |    0.194 | 
     | dut4/\alu_out_reg[8] | CK ^        | SDFFRQX1M    | 0.034 | 0.005 |   0.077 |    0.199 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin dut5/dut4/\q1_reg[2] /CK 
Endpoint:   dut5/dut4/\q1_reg[2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: dut5/dut4/\q1_reg[1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  0.848
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.123 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.107 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.055 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.032 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.110 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.141 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.288 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.359 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.410 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.443 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.673 |    0.550 | 
     | dut5/dut4/\q1_reg[1]            | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.175 |   0.848 |    0.725 | 
     | dut5/dut4/\q1_reg[2]            | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.848 |    0.725 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.123 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.138 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.190 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.277 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.356 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.387 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.535 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.605 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.656 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.690 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.139 | 0.107 |   0.674 |    0.797 | 
     | dut5/dut4/\q1_reg[2]            | CK ^        | SDFFRQX2M  | 0.139 | 0.011 |   0.685 |    0.808 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin dut3/\reg_file_reg[11][5] /CK 
Endpoint:   dut3/\reg_file_reg[11][5] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: dut3/\reg_file_reg[11][4] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.701
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.740
  Arrival Time                  0.863
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.123 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.108 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.056 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.032 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.110 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.141 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.288 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.359 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.410 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.443 | 
     | scan_clk_ref_clk_mux_out__L4_I6 | A v -> Y ^  | INVX8M     | 0.160 | 0.104 |   0.670 |    0.547 | 
     | dut3/\reg_file_reg[11][4]       | CK ^ -> Q ^ | SDFFRQX2M  | 0.072 | 0.192 |   0.863 |    0.740 | 
     | dut3/\reg_file_reg[11][5]       | SI ^        | SDFFRQX2M  | 0.072 | 0.000 |   0.863 |    0.740 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.123 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.138 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.190 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.278 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.356 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.387 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.535 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.606 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.657 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.690 | 
     | scan_clk_ref_clk_mux_out__L4_I5 | A v -> Y ^  | INVX8M     | 0.160 | 0.130 |   0.697 |    0.820 | 
     | dut3/\reg_file_reg[11][5]       | CK ^        | SDFFRQX2M  | 0.160 | 0.004 |   0.701 |    0.824 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin dut4/\alu_out_reg[1] /CK 
Endpoint:   dut4/\alu_out_reg[1] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: dut4/\alu_out_reg[0] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.076
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.115
  Arrival Time                  0.238
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                      |             |              |       |       |  Time   |   Time   | 
     |----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0            | ECK ^       |              | 0.154 |       |   0.000 |   -0.123 | 
     | dut9                 | gated_clk ^ | clock_gating |       |       |   0.001 |   -0.122 | 
     | gated_clk__L1_I0     | A ^ -> Y ^  | CLKBUFX40M   | 0.034 | 0.072 |   0.072 |   -0.051 | 
     | dut4/\alu_out_reg[0] | CK ^ -> Q ^ | SDFFRQX2M    | 0.062 | 0.166 |   0.238 |    0.115 | 
     | dut4/\alu_out_reg[1] | SI ^        | SDFFRQX2M    | 0.062 | 0.000 |   0.238 |    0.115 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                      |             |              |       |       |  Time   |   Time   | 
     |----------------------+-------------+--------------+-------+-------+---------+----------| 
     | dut9/dut0            | ECK ^       |              | 0.154 |       |   0.000 |    0.123 | 
     | dut9                 | gated_clk ^ | clock_gating |       |       |   0.001 |    0.124 | 
     | gated_clk__L1_I0     | A ^ -> Y ^  | CLKBUFX40M   | 0.034 | 0.072 |   0.072 |    0.195 | 
     | dut4/\alu_out_reg[1] | CK ^        | SDFFRQX2M    | 0.034 | 0.004 |   0.076 |    0.199 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin dut5/dut2/\fifo_reg[9][3] /CK 
Endpoint:   dut5/dut2/\fifo_reg[9][3] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: dut5/dut2/\fifo_reg[9][2] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.701
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.740
  Arrival Time                  0.863
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.123 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.108 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.056 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.031 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.110 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.141 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.287 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.358 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.409 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.442 | 
     | scan_clk_ref_clk_mux_out__L4_I3 | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.674 |    0.550 | 
     | dut5/dut2/\fifo_reg[9][2]       | CK ^ -> Q ^ | SDFFRQX2M  | 0.066 | 0.190 |   0.863 |    0.740 | 
     | dut5/dut2/\fifo_reg[9][3]       | SI ^        | SDFFRQX2M  | 0.066 | 0.000 |   0.863 |    0.740 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.123 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.139 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.191 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.278 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.357 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.388 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.536 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.606 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.657 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.691 | 
     | scan_clk_ref_clk_mux_out__L4_I5 | A v -> Y ^  | INVX8M     | 0.160 | 0.130 |   0.697 |    0.821 | 
     | dut5/dut2/\fifo_reg[9][3]       | CK ^        | SDFFRQX2M  | 0.160 | 0.004 |   0.701 |    0.824 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin dut2/dut1/\edge_counter_reg[0] /CK 
Endpoint:   dut2/dut1/\edge_counter_reg[0] /SI    (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: dut2/dut1/\data_bit_counter_reg[2] /Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.733
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.772
  Arrival Time                  0.896
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.124 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.108 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.063 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.013 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.162 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.233 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.322 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.364 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.405 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.136 |   0.664 |    0.541 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.724 |    0.600 | 
     | dut2/dut1/\data_bit_counter_reg[2]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.061 | 0.172 |   0.895 |    0.772 | 
     | dut2/dut1/\edge_counter_reg[0]      | SI ^        | SDFFRQX2M  | 0.061 | 0.000 |   0.896 |    0.772 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.124 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.139 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |    0.185 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.260 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.409 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.480 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.569 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.611 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.652 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.789 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.848 | 
     | dut2/dut1/\edge_counter_reg[0]      | CK ^        | SDFFRQX2M  | 0.045 | 0.008 |   0.733 |    0.856 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin dut3/\reg_file_reg[12][2] /CK 
Endpoint:   dut3/\reg_file_reg[12][2] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: dut3/\reg_file_reg[12][1] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.693
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.731
  Arrival Time                  0.855
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.124 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.108 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.056 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.031 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.109 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.140 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.287 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.358 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.409 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.442 | 
     | scan_clk_ref_clk_mux_out__L4_I1 | A v -> Y ^  | INVX8M     | 0.147 | 0.101 |   0.667 |    0.543 | 
     | dut3/\reg_file_reg[12][1]       | CK ^ -> Q ^ | SDFFRQX2M  | 0.074 | 0.188 |   0.855 |    0.731 | 
     | dut3/\reg_file_reg[12][2]       | SI ^        | SDFFRQX2M  | 0.074 | 0.000 |   0.855 |    0.731 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.124 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.139 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.191 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.278 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.357 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.388 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.536 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.606 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.657 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.691 | 
     | scan_clk_ref_clk_mux_out__L4_I7 | A v -> Y ^  | INVX8M     | 0.176 | 0.116 |   0.683 |    0.807 | 
     | dut3/\reg_file_reg[12][2]       | CK ^        | SDFFRQX2M  | 0.176 | 0.010 |   0.693 |    0.817 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin dut5/dut2/\fifo_reg[8][3] /CK 
Endpoint:   dut5/dut2/\fifo_reg[8][3] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: dut5/dut2/\fifo_reg[8][2] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.701
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.740
  Arrival Time                  0.864
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.124 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.108 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.056 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.031 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.109 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.140 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.147 |   0.411 |    0.287 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.481 |    0.358 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.533 |    0.409 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.566 |    0.442 | 
     | scan_clk_ref_clk_mux_out__L4_I3 | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.674 |    0.550 | 
     | dut5/dut2/\fifo_reg[8][2]       | CK ^ -> Q ^ | SDFFRQX2M  | 0.066 | 0.190 |   0.863 |    0.740 | 
     | dut5/dut2/\fifo_reg[8][3]       | SI ^        | SDFFRQX2M  | 0.066 | 0.000 |   0.864 |    0.740 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.124 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.139 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |    0.191 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.279 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.357 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.388 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.536 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.606 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.658 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.691 | 
     | scan_clk_ref_clk_mux_out__L4_I5 | A v -> Y ^  | INVX8M     | 0.160 | 0.130 |   0.697 |    0.821 | 
     | dut5/dut2/\fifo_reg[8][3]       | CK ^        | SDFFRQX2M  | 0.160 | 0.004 |   0.701 |    0.825 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin dut6/uut1/\parallel_data_reg_reg[2] /CK 
Endpoint:   dut6/uut1/\parallel_data_reg_reg[2] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: dut6/uut1/\parallel_data_reg_reg[1] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.738
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.777
  Arrival Time                  0.901
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.124 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.108 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.063 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.013 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.162 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.233 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.322 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.364 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.404 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.123 |   0.651 |    0.527 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.734 |    0.611 | 
     | dut6/uut1/\parallel_data_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.061 | 0.167 |   0.901 |    0.777 | 
     | dut6/uut1/\parallel_data_reg_reg[2] | SI ^        | SDFFRQX2M  | 0.061 | 0.000 |   0.901 |    0.777 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.124 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.139 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |    0.185 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |    0.260 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |    0.409 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |    0.480 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.570 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.611 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.652 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.127 | 0.124 |   0.652 |    0.776 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.058 | 0.084 |   0.735 |    0.859 | 
     | dut6/uut1/\parallel_data_reg_reg[2] | CK ^        | SDFFRQX2M  | 0.058 | 0.003 |   0.738 |    0.862 | 
     +-----------------------------------------------------------------------------------------------------+ 

