---
layout: post
title: "High Speed Interface(PLL)"
date: 2024-08-16 12:10:12 +0900
categories: [circuit]
encoding: UTF-8
---

<br>
<br>

### HSI interface

<br>

HSI(High Speed Interface)에 대한 학습

```
Tx(Transmitter) - Serializer + PLL
TL(Transmission Line)
Rx(Receiver) - EQ + CDR + Deserializer
```

```
PLL + Tx(Ser -> EQ_TX(FFE)) -> TL -> EQ_RX(CTLE -> VGA -> DFE) -> Des
```

## Tx
### Equalizer
EQ_Tx(Feed Forward Equalizer)

### Serializer

### PLL

<br>

## TL
Transmission line model

## Rx
### Equailizer
EQ_Rx(CTLE -> VGA -> DFE)
CTLE - Continuous Time Linear Equalizer
<img width="1246" alt="스크린샷 2024-08-16 오후 3 19 14" src="https://github.com/user-attachments/assets/6e1f9b15-f032-4a49-832f-7f799af2f477">

<br>VGA - Variable Gain Amplifier
<img width="1206" alt="스크린샷 2024-08-16 오후 3 19 53" src="https://github.com/user-attachments/assets/99ab8842-ebb1-4efe-9772-f26101571782">

<br>DFE - Decision Feedback Equalizer
<img width="1243" alt="스크린샷 2024-08-16 오후 3 20 32" src="https://github.com/user-attachments/assets/4d828b4e-18db-494a-9735-655e90ce1132">

### Clock Data Recovery
### Deserializer


<br>
<br>
