
Beethoven-clock_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005604  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  080056c0  080056c0  000066c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005780  08005780  0000700c  2**0
                  CONTENTS
  4 .ARM          00000000  08005780  08005780  0000700c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005780  08005780  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005780  08005780  00006780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005784  08005784  00006784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08005788  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  2000000c  08005794  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c0  08005794  000071c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000132d1  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bff  00000000  00000000  0001a305  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001438  00000000  00000000  0001cf08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fd1  00000000  00000000  0001e340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002ea5  00000000  00000000  0001f311  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000182be  00000000  00000000  000221b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000973f2  00000000  00000000  0003a474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d1866  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a00  00000000  00000000  000d18ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000d62ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080056a8 	.word	0x080056a8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	080056a8 	.word	0x080056a8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <W25Q_Init>:
#endif


uint8_t W25Q_Init(W25Q *wq, GPIO_TypeDef *nCSPort, GPIO_TypeDef *nWPPort, GPIO_TypeDef *nHOLDPort,
					uint32_t nCSPin, uint32_t nWPPin, uint32_t nHOLDPin, SPI_HandleTypeDef *hspi,
					uint8_t devID, uint8_t isQuadChip, uint8_t driveStrength) {
 800021c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800021e:	b087      	sub	sp, #28
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	607a      	str	r2, [r7, #4]
 8000228:	603b      	str	r3, [r7, #0]

	// Map struct GPIO Ports & Pins to passed parameters
	wq->nCSPort = nCSPort;
 800022a:	68fb      	ldr	r3, [r7, #12]
 800022c:	68ba      	ldr	r2, [r7, #8]
 800022e:	601a      	str	r2, [r3, #0]
	wq->nWPPort = nWPPort;
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	687a      	ldr	r2, [r7, #4]
 8000234:	605a      	str	r2, [r3, #4]
	wq->nHOLDPort = nHOLDPort;
 8000236:	68fb      	ldr	r3, [r7, #12]
 8000238:	683a      	ldr	r2, [r7, #0]
 800023a:	609a      	str	r2, [r3, #8]

	wq->nCSPin = nCSPin;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000240:	60da      	str	r2, [r3, #12]
	wq->nWPPin = nWPPin;
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000246:	611a      	str	r2, [r3, #16]
	wq->nHOLDPin = nHOLDPin;
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800024c:	615a      	str	r2, [r3, #20]

	wq->hspi = hspi;
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000252:	619a      	str	r2, [r3, #24]

	wq->quadEnable = isQuadChip;		// Default state depends on PN of chip.
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	223c      	movs	r2, #60	@ 0x3c
 8000258:	2108      	movs	r1, #8
 800025a:	1852      	adds	r2, r2, r1
 800025c:	19d2      	adds	r2, r2, r7
 800025e:	2125      	movs	r1, #37	@ 0x25
 8000260:	7812      	ldrb	r2, [r2, #0]
 8000262:	545a      	strb	r2, [r3, r1]
	wq->writeEnable = 0;
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	2223      	movs	r2, #35	@ 0x23
 8000268:	2100      	movs	r1, #0
 800026a:	5499      	strb	r1, [r3, r2]

	// Set CS pin high
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 800026c:	68fb      	ldr	r3, [r7, #12]
 800026e:	6818      	ldr	r0, [r3, #0]
 8000270:	68fb      	ldr	r3, [r7, #12]
 8000272:	68db      	ldr	r3, [r3, #12]
 8000274:	b29b      	uxth	r3, r3
 8000276:	2201      	movs	r2, #1
 8000278:	0019      	movs	r1, r3
 800027a:	f001 fd49 	bl	8001d10 <HAL_GPIO_WritePin>

	// Set hold pin high (Disable)
	HAL_GPIO_WritePin(wq->nHOLDPort, wq->nHOLDPin, GPIO_PIN_SET);
 800027e:	68fb      	ldr	r3, [r7, #12]
 8000280:	6898      	ldr	r0, [r3, #8]
 8000282:	68fb      	ldr	r3, [r7, #12]
 8000284:	695b      	ldr	r3, [r3, #20]
 8000286:	b29b      	uxth	r3, r3
 8000288:	2201      	movs	r2, #1
 800028a:	0019      	movs	r1, r3
 800028c:	f001 fd40 	bl	8001d10 <HAL_GPIO_WritePin>

	// Set WP pin high (disable)
	HAL_GPIO_WritePin(wq->nWPPort, wq->nWPPin, GPIO_PIN_SET);
 8000290:	68fb      	ldr	r3, [r7, #12]
 8000292:	6858      	ldr	r0, [r3, #4]
 8000294:	68fb      	ldr	r3, [r7, #12]
 8000296:	691b      	ldr	r3, [r3, #16]
 8000298:	b29b      	uxth	r3, r3
 800029a:	2201      	movs	r2, #1
 800029c:	0019      	movs	r1, r3
 800029e:	f001 fd37 	bl	8001d10 <HAL_GPIO_WritePin>

	// HAL status handle used to indicate error messages
	HAL_StatusTypeDef halRet = HAL_OK;
 80002a2:	2116      	movs	r1, #22
 80002a4:	187b      	adds	r3, r7, r1
 80002a6:	2200      	movs	r2, #0
 80002a8:	701a      	strb	r2, [r3, #0]

	uint8_t returnInc = 1;			// Integer error code return, incremented after successful things.
 80002aa:	2617      	movs	r6, #23
 80002ac:	19bb      	adds	r3, r7, r6
 80002ae:	2201      	movs	r2, #1
 80002b0:	701a      	strb	r2, [r3, #0]

	uint8_t errorsEnabled = 1;		// Use for debugging
 80002b2:	2315      	movs	r3, #21
 80002b4:	18fb      	adds	r3, r7, r3
 80002b6:	2201      	movs	r2, #1
 80002b8:	701a      	strb	r2, [r3, #0]

	// Release from power down mode
	halRet = W25Q_ReleasePowerDown(wq);
 80002ba:	000d      	movs	r5, r1
 80002bc:	187c      	adds	r4, r7, r1
 80002be:	68fb      	ldr	r3, [r7, #12]
 80002c0:	0018      	movs	r0, r3
 80002c2:	f000 f8ea 	bl	800049a <W25Q_ReleasePowerDown>
 80002c6:	0003      	movs	r3, r0
 80002c8:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 80002ca:	197b      	adds	r3, r7, r5
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d007      	beq.n	80002e2 <W25Q_Init+0xc6>
 80002d2:	2315      	movs	r3, #21
 80002d4:	18fb      	adds	r3, r7, r3
 80002d6:	781b      	ldrb	r3, [r3, #0]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d002      	beq.n	80002e2 <W25Q_Init+0xc6>
		return returnInc;
 80002dc:	19bb      	adds	r3, r7, r6
 80002de:	781b      	ldrb	r3, [r3, #0]
 80002e0:	e0d7      	b.n	8000492 <W25Q_Init+0x276>
	else
		returnInc++;
 80002e2:	2517      	movs	r5, #23
 80002e4:	197b      	adds	r3, r7, r5
 80002e6:	781a      	ldrb	r2, [r3, #0]
 80002e8:	197b      	adds	r3, r7, r5
 80002ea:	3201      	adds	r2, #1
 80002ec:	701a      	strb	r2, [r3, #0]

	// Reset Device
	halRet = W25Q_ChipReset(wq);
 80002ee:	2616      	movs	r6, #22
 80002f0:	19bc      	adds	r4, r7, r6
 80002f2:	68fb      	ldr	r3, [r7, #12]
 80002f4:	0018      	movs	r0, r3
 80002f6:	f000 fbe7 	bl	8000ac8 <W25Q_ChipReset>
 80002fa:	0003      	movs	r3, r0
 80002fc:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 80002fe:	19bb      	adds	r3, r7, r6
 8000300:	781b      	ldrb	r3, [r3, #0]
 8000302:	2b00      	cmp	r3, #0
 8000304:	d007      	beq.n	8000316 <W25Q_Init+0xfa>
 8000306:	2315      	movs	r3, #21
 8000308:	18fb      	adds	r3, r7, r3
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	2b00      	cmp	r3, #0
 800030e:	d002      	beq.n	8000316 <W25Q_Init+0xfa>
		return returnInc;
 8000310:	197b      	adds	r3, r7, r5
 8000312:	781b      	ldrb	r3, [r3, #0]
 8000314:	e0bd      	b.n	8000492 <W25Q_Init+0x276>
	else
		returnInc++;
 8000316:	2517      	movs	r5, #23
 8000318:	197b      	adds	r3, r7, r5
 800031a:	781a      	ldrb	r2, [r3, #0]
 800031c:	197b      	adds	r3, r7, r5
 800031e:	3201      	adds	r2, #1
 8000320:	701a      	strb	r2, [r3, #0]

	// Read initial Status Registers
	halRet = W25Q_ReadStatusRegs(wq);
 8000322:	2616      	movs	r6, #22
 8000324:	19bc      	adds	r4, r7, r6
 8000326:	68fb      	ldr	r3, [r7, #12]
 8000328:	0018      	movs	r0, r3
 800032a:	f000 faef 	bl	800090c <W25Q_ReadStatusRegs>
 800032e:	0003      	movs	r3, r0
 8000330:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000332:	19bb      	adds	r3, r7, r6
 8000334:	781b      	ldrb	r3, [r3, #0]
 8000336:	2b00      	cmp	r3, #0
 8000338:	d007      	beq.n	800034a <W25Q_Init+0x12e>
 800033a:	2315      	movs	r3, #21
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d002      	beq.n	800034a <W25Q_Init+0x12e>
		return returnInc;
 8000344:	197b      	adds	r3, r7, r5
 8000346:	781b      	ldrb	r3, [r3, #0]
 8000348:	e0a3      	b.n	8000492 <W25Q_Init+0x276>
	else
		returnInc++;
 800034a:	2517      	movs	r5, #23
 800034c:	197b      	adds	r3, r7, r5
 800034e:	781a      	ldrb	r2, [r3, #0]
 8000350:	197b      	adds	r3, r7, r5
 8000352:	3201      	adds	r2, #1
 8000354:	701a      	strb	r2, [r3, #0]

	// Increase driver strength?
	halRet = W25Q_SetDriverStrength(wq, driveStrength);
 8000356:	2616      	movs	r6, #22
 8000358:	19bc      	adds	r4, r7, r6
 800035a:	2340      	movs	r3, #64	@ 0x40
 800035c:	2208      	movs	r2, #8
 800035e:	189b      	adds	r3, r3, r2
 8000360:	19db      	adds	r3, r3, r7
 8000362:	781a      	ldrb	r2, [r3, #0]
 8000364:	68fb      	ldr	r3, [r7, #12]
 8000366:	0011      	movs	r1, r2
 8000368:	0018      	movs	r0, r3
 800036a:	f000 fc17 	bl	8000b9c <W25Q_SetDriverStrength>
 800036e:	0003      	movs	r3, r0
 8000370:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000372:	19bb      	adds	r3, r7, r6
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	2b00      	cmp	r3, #0
 8000378:	d007      	beq.n	800038a <W25Q_Init+0x16e>
 800037a:	2315      	movs	r3, #21
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	781b      	ldrb	r3, [r3, #0]
 8000380:	2b00      	cmp	r3, #0
 8000382:	d002      	beq.n	800038a <W25Q_Init+0x16e>
		return returnInc;
 8000384:	197b      	adds	r3, r7, r5
 8000386:	781b      	ldrb	r3, [r3, #0]
 8000388:	e083      	b.n	8000492 <W25Q_Init+0x276>
	else
		returnInc++;
 800038a:	2517      	movs	r5, #23
 800038c:	197b      	adds	r3, r7, r5
 800038e:	781a      	ldrb	r2, [r3, #0]
 8000390:	197b      	adds	r3, r7, r5
 8000392:	3201      	adds	r2, #1
 8000394:	701a      	strb	r2, [r3, #0]
//			returnInc++;
//	}


	// Get + Store IDs
	halRet = W25Q_GetIDs(wq, devID);
 8000396:	2616      	movs	r6, #22
 8000398:	19bc      	adds	r4, r7, r6
 800039a:	2338      	movs	r3, #56	@ 0x38
 800039c:	2208      	movs	r2, #8
 800039e:	189b      	adds	r3, r3, r2
 80003a0:	19db      	adds	r3, r3, r7
 80003a2:	781a      	ldrb	r2, [r3, #0]
 80003a4:	68fb      	ldr	r3, [r7, #12]
 80003a6:	0011      	movs	r1, r2
 80003a8:	0018      	movs	r0, r3
 80003aa:	f000 f8bb 	bl	8000524 <W25Q_GetIDs>
 80003ae:	0003      	movs	r3, r0
 80003b0:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 80003b2:	19bb      	adds	r3, r7, r6
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d007      	beq.n	80003ca <W25Q_Init+0x1ae>
 80003ba:	2315      	movs	r3, #21
 80003bc:	18fb      	adds	r3, r7, r3
 80003be:	781b      	ldrb	r3, [r3, #0]
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d002      	beq.n	80003ca <W25Q_Init+0x1ae>
		return returnInc;
 80003c4:	197b      	adds	r3, r7, r5
 80003c6:	781b      	ldrb	r3, [r3, #0]
 80003c8:	e063      	b.n	8000492 <W25Q_Init+0x276>
	else
		returnInc++;
 80003ca:	2517      	movs	r5, #23
 80003cc:	197b      	adds	r3, r7, r5
 80003ce:	781a      	ldrb	r2, [r3, #0]
 80003d0:	197b      	adds	r3, r7, r5
 80003d2:	3201      	adds	r2, #1
 80003d4:	701a      	strb	r2, [r3, #0]

	// Get + Store Status Register Contents
	halRet = W25Q_ReadStatusRegs(wq);
 80003d6:	2616      	movs	r6, #22
 80003d8:	19bc      	adds	r4, r7, r6
 80003da:	68fb      	ldr	r3, [r7, #12]
 80003dc:	0018      	movs	r0, r3
 80003de:	f000 fa95 	bl	800090c <W25Q_ReadStatusRegs>
 80003e2:	0003      	movs	r3, r0
 80003e4:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 80003e6:	19bb      	adds	r3, r7, r6
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d007      	beq.n	80003fe <W25Q_Init+0x1e2>
 80003ee:	2315      	movs	r3, #21
 80003f0:	18fb      	adds	r3, r7, r3
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d002      	beq.n	80003fe <W25Q_Init+0x1e2>
		return returnInc;
 80003f8:	197b      	adds	r3, r7, r5
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	e049      	b.n	8000492 <W25Q_Init+0x276>
	else
		returnInc++;
 80003fe:	2517      	movs	r5, #23
 8000400:	197b      	adds	r3, r7, r5
 8000402:	781a      	ldrb	r2, [r3, #0]
 8000404:	197b      	adds	r3, r7, r5
 8000406:	3201      	adds	r2, #1
 8000408:	701a      	strb	r2, [r3, #0]

	// Disable Write Access to Memory
	if(wq->writeEnable != 0) {
 800040a:	68fb      	ldr	r3, [r7, #12]
 800040c:	2223      	movs	r2, #35	@ 0x23
 800040e:	5c9b      	ldrb	r3, [r3, r2]
 8000410:	2b00      	cmp	r3, #0
 8000412:	d019      	beq.n	8000448 <W25Q_Init+0x22c>
		halRet = W25Q_DisableWrite(wq);
 8000414:	2616      	movs	r6, #22
 8000416:	19bc      	adds	r4, r7, r6
 8000418:	68fb      	ldr	r3, [r7, #12]
 800041a:	0018      	movs	r0, r3
 800041c:	f000 f985 	bl	800072a <W25Q_DisableWrite>
 8000420:	0003      	movs	r3, r0
 8000422:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK && errorsEnabled)
 8000424:	19bb      	adds	r3, r7, r6
 8000426:	781b      	ldrb	r3, [r3, #0]
 8000428:	2b00      	cmp	r3, #0
 800042a:	d007      	beq.n	800043c <W25Q_Init+0x220>
 800042c:	2315      	movs	r3, #21
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	2b00      	cmp	r3, #0
 8000434:	d002      	beq.n	800043c <W25Q_Init+0x220>
			return returnInc;
 8000436:	197b      	adds	r3, r7, r5
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	e02a      	b.n	8000492 <W25Q_Init+0x276>
		else
			returnInc++;
 800043c:	2117      	movs	r1, #23
 800043e:	187b      	adds	r3, r7, r1
 8000440:	781a      	ldrb	r2, [r3, #0]
 8000442:	187b      	adds	r3, r7, r1
 8000444:	3201      	adds	r2, #1
 8000446:	701a      	strb	r2, [r3, #0]
	}

	// Get + Store Status Register Contents
	halRet = W25Q_ReadStatusRegs(wq);
 8000448:	2516      	movs	r5, #22
 800044a:	197c      	adds	r4, r7, r5
 800044c:	68fb      	ldr	r3, [r7, #12]
 800044e:	0018      	movs	r0, r3
 8000450:	f000 fa5c 	bl	800090c <W25Q_ReadStatusRegs>
 8000454:	0003      	movs	r3, r0
 8000456:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000458:	197b      	adds	r3, r7, r5
 800045a:	781b      	ldrb	r3, [r3, #0]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d008      	beq.n	8000472 <W25Q_Init+0x256>
 8000460:	2315      	movs	r3, #21
 8000462:	18fb      	adds	r3, r7, r3
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	2b00      	cmp	r3, #0
 8000468:	d003      	beq.n	8000472 <W25Q_Init+0x256>
		return returnInc;
 800046a:	2317      	movs	r3, #23
 800046c:	18fb      	adds	r3, r7, r3
 800046e:	781b      	ldrb	r3, [r3, #0]
 8000470:	e00f      	b.n	8000492 <W25Q_Init+0x276>
	else
		returnInc++;
 8000472:	2117      	movs	r1, #23
 8000474:	187b      	adds	r3, r7, r1
 8000476:	781a      	ldrb	r2, [r3, #0]
 8000478:	187b      	adds	r3, r7, r1
 800047a:	3201      	adds	r2, #1
 800047c:	701a      	strb	r2, [r3, #0]

	// Set WP pin low (Enable)
	HAL_GPIO_WritePin(wq->nWPPort, wq->nWPPin, GPIO_PIN_RESET);
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	6858      	ldr	r0, [r3, #4]
 8000482:	68fb      	ldr	r3, [r7, #12]
 8000484:	691b      	ldr	r3, [r3, #16]
 8000486:	b29b      	uxth	r3, r3
 8000488:	2200      	movs	r2, #0
 800048a:	0019      	movs	r1, r3
 800048c:	f001 fc40 	bl	8001d10 <HAL_GPIO_WritePin>

	return 0;
 8000490:	2300      	movs	r3, #0

}
 8000492:	0018      	movs	r0, r3
 8000494:	46bd      	mov	sp, r7
 8000496:	b007      	add	sp, #28
 8000498:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800049a <W25Q_ReleasePowerDown>:

HAL_StatusTypeDef W25Q_ReleasePowerDown(W25Q *wq) {
 800049a:	b590      	push	{r4, r7, lr}
 800049c:	b085      	sub	sp, #20
 800049e:	af00      	add	r7, sp, #0
 80004a0:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004a2:	240e      	movs	r4, #14
 80004a4:	193b      	adds	r3, r7, r4
 80004a6:	2200      	movs	r2, #0
 80004a8:	701a      	strb	r2, [r3, #0]

	// TX release power-down instruction
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	6818      	ldr	r0, [r3, #0]
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	68db      	ldr	r3, [r3, #12]
 80004b2:	b29b      	uxth	r3, r3
 80004b4:	2200      	movs	r2, #0
 80004b6:	0019      	movs	r1, r3
 80004b8:	f001 fc2a 	bl	8001d10 <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_READ_RELEASE_ID}, 1, HAL_MAX_DELAY);
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	6998      	ldr	r0, [r3, #24]
 80004c0:	210c      	movs	r1, #12
 80004c2:	187b      	adds	r3, r7, r1
 80004c4:	22ab      	movs	r2, #171	@ 0xab
 80004c6:	701a      	strb	r2, [r3, #0]
 80004c8:	193c      	adds	r4, r7, r4
 80004ca:	2301      	movs	r3, #1
 80004cc:	425b      	negs	r3, r3
 80004ce:	1879      	adds	r1, r7, r1
 80004d0:	2201      	movs	r2, #1
 80004d2:	f003 fc73 	bl	8003dbc <HAL_SPI_Transmit>
 80004d6:	0003      	movs	r3, r0
 80004d8:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6818      	ldr	r0, [r3, #0]
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	68db      	ldr	r3, [r3, #12]
 80004e2:	b29b      	uxth	r3, r3
 80004e4:	2201      	movs	r2, #1
 80004e6:	0019      	movs	r1, r3
 80004e8:	f001 fc12 	bl	8001d10 <HAL_GPIO_WritePin>

	// Delay for at least 3 us
	for(uint8_t i = 0; i < 15; i++) {
 80004ec:	230f      	movs	r3, #15
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	2200      	movs	r2, #0
 80004f2:	701a      	strb	r2, [r3, #0]
 80004f4:	e006      	b.n	8000504 <W25Q_ReleasePowerDown+0x6a>
		__NOP();
 80004f6:	46c0      	nop			@ (mov r8, r8)
	for(uint8_t i = 0; i < 15; i++) {
 80004f8:	210f      	movs	r1, #15
 80004fa:	187b      	adds	r3, r7, r1
 80004fc:	781a      	ldrb	r2, [r3, #0]
 80004fe:	187b      	adds	r3, r7, r1
 8000500:	3201      	adds	r2, #1
 8000502:	701a      	strb	r2, [r3, #0]
 8000504:	230f      	movs	r3, #15
 8000506:	18fb      	adds	r3, r7, r3
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	2b0e      	cmp	r3, #14
 800050c:	d9f3      	bls.n	80004f6 <W25Q_ReleasePowerDown+0x5c>
	}

	wq->powerUp = 1; 		// We have now successfully exited power-down state
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	2224      	movs	r2, #36	@ 0x24
 8000512:	2101      	movs	r1, #1
 8000514:	5499      	strb	r1, [r3, r2]

	return halRet;
 8000516:	230e      	movs	r3, #14
 8000518:	18fb      	adds	r3, r7, r3
 800051a:	781b      	ldrb	r3, [r3, #0]

}
 800051c:	0018      	movs	r0, r3
 800051e:	46bd      	mov	sp, r7
 8000520:	b005      	add	sp, #20
 8000522:	bd90      	pop	{r4, r7, pc}

08000524 <W25Q_GetIDs>:

HAL_StatusTypeDef W25Q_GetIDs(W25Q *wq, uint8_t devID_passed) {
 8000524:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000526:	b089      	sub	sp, #36	@ 0x24
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
 800052c:	000a      	movs	r2, r1
 800052e:	1cfb      	adds	r3, r7, #3
 8000530:	701a      	strb	r2, [r3, #0]


	HAL_StatusTypeDef halRet = HAL_OK;
 8000532:	241f      	movs	r4, #31
 8000534:	193b      	adds	r3, r7, r4
 8000536:	2200      	movs	r2, #0
 8000538:	701a      	strb	r2, [r3, #0]

	/*
	 * Release power down + read device ID
	 */
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	6818      	ldr	r0, [r3, #0]
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	68db      	ldr	r3, [r3, #12]
 8000542:	b29b      	uxth	r3, r3
 8000544:	2200      	movs	r2, #0
 8000546:	0019      	movs	r1, r3
 8000548:	f001 fbe2 	bl	8001d10 <HAL_GPIO_WritePin>
		// TX return device ID instruction
		halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[4]){CMD_READ_RELEASE_ID, 0x00, 0x00, 0x00}, 4, HAL_MAX_DELAY);
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	6998      	ldr	r0, [r3, #24]
 8000550:	2118      	movs	r1, #24
 8000552:	187b      	adds	r3, r7, r1
 8000554:	22ab      	movs	r2, #171	@ 0xab
 8000556:	701a      	strb	r2, [r3, #0]
 8000558:	187b      	adds	r3, r7, r1
 800055a:	2200      	movs	r2, #0
 800055c:	705a      	strb	r2, [r3, #1]
 800055e:	187b      	adds	r3, r7, r1
 8000560:	2200      	movs	r2, #0
 8000562:	709a      	strb	r2, [r3, #2]
 8000564:	187b      	adds	r3, r7, r1
 8000566:	2200      	movs	r2, #0
 8000568:	70da      	strb	r2, [r3, #3]
 800056a:	0025      	movs	r5, r4
 800056c:	193c      	adds	r4, r7, r4
 800056e:	2301      	movs	r3, #1
 8000570:	425b      	negs	r3, r3
 8000572:	1879      	adds	r1, r7, r1
 8000574:	2204      	movs	r2, #4
 8000576:	f003 fc21 	bl	8003dbc <HAL_SPI_Transmit>
 800057a:	0003      	movs	r3, r0
 800057c:	7023      	strb	r3, [r4, #0]

		if(halRet != HAL_OK) {
 800057e:	197b      	adds	r3, r7, r5
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	2b00      	cmp	r3, #0
 8000584:	d00b      	beq.n	800059e <W25Q_GetIDs+0x7a>
			HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	6818      	ldr	r0, [r3, #0]
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	68db      	ldr	r3, [r3, #12]
 800058e:	b29b      	uxth	r3, r3
 8000590:	2201      	movs	r2, #1
 8000592:	0019      	movs	r1, r3
 8000594:	f001 fbbc 	bl	8001d10 <HAL_GPIO_WritePin>
			return halRet;
 8000598:	197b      	adds	r3, r7, r5
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	e07c      	b.n	8000698 <W25Q_GetIDs+0x174>
		}

		// RX device ID into struct variable
		uint8_t devIDRet[1] = {0x00};
 800059e:	2514      	movs	r5, #20
 80005a0:	197b      	adds	r3, r7, r5
 80005a2:	4a3f      	ldr	r2, [pc, #252]	@ (80006a0 <W25Q_GetIDs+0x17c>)
 80005a4:	7812      	ldrb	r2, [r2, #0]
 80005a6:	701a      	strb	r2, [r3, #0]
		halRet = HAL_SPI_Receive(wq->hspi, devIDRet, 1, HAL_MAX_DELAY);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	6998      	ldr	r0, [r3, #24]
 80005ac:	261f      	movs	r6, #31
 80005ae:	19bc      	adds	r4, r7, r6
 80005b0:	2301      	movs	r3, #1
 80005b2:	425b      	negs	r3, r3
 80005b4:	1979      	adds	r1, r7, r5
 80005b6:	2201      	movs	r2, #1
 80005b8:	f003 fd60 	bl	800407c <HAL_SPI_Receive>
 80005bc:	0003      	movs	r3, r0
 80005be:	7023      	strb	r3, [r4, #0]
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	6818      	ldr	r0, [r3, #0]
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	68db      	ldr	r3, [r3, #12]
 80005c8:	b29b      	uxth	r3, r3
 80005ca:	2201      	movs	r2, #1
 80005cc:	0019      	movs	r1, r3
 80005ce:	f001 fb9f 	bl	8001d10 <HAL_GPIO_WritePin>
		wq->devID = devIDRet[0];
 80005d2:	197b      	adds	r3, r7, r5
 80005d4:	781a      	ldrb	r2, [r3, #0]
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	775a      	strb	r2, [r3, #29]


		 // Check to ensure that received device ID is equal to that passed by the user in the init function
		if((halRet != HAL_OK) || (wq->devID != devID_passed))
 80005da:	19bb      	adds	r3, r7, r6
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d105      	bne.n	80005ee <W25Q_GetIDs+0xca>
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	7f5b      	ldrb	r3, [r3, #29]
 80005e6:	1cfa      	adds	r2, r7, #3
 80005e8:	7812      	ldrb	r2, [r2, #0]
 80005ea:	429a      	cmp	r2, r3
 80005ec:	d001      	beq.n	80005f2 <W25Q_GetIDs+0xce>
			return HAL_ERROR;
 80005ee:	2301      	movs	r3, #1
 80005f0:	e052      	b.n	8000698 <W25Q_GetIDs+0x174>

	/*
	 * Read and check MFR ID
	 */
		// TX read mfr + device ID command
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	6818      	ldr	r0, [r3, #0]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	68db      	ldr	r3, [r3, #12]
 80005fa:	b29b      	uxth	r3, r3
 80005fc:	2200      	movs	r2, #0
 80005fe:	0019      	movs	r1, r3
 8000600:	f001 fb86 	bl	8001d10 <HAL_GPIO_WritePin>
		halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[4]){CMD_READ_MFR_ID, 0x00, 0x00, 0x00}, 4, HAL_MAX_DELAY);
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	6998      	ldr	r0, [r3, #24]
 8000608:	2110      	movs	r1, #16
 800060a:	187b      	adds	r3, r7, r1
 800060c:	2290      	movs	r2, #144	@ 0x90
 800060e:	701a      	strb	r2, [r3, #0]
 8000610:	187b      	adds	r3, r7, r1
 8000612:	2200      	movs	r2, #0
 8000614:	705a      	strb	r2, [r3, #1]
 8000616:	187b      	adds	r3, r7, r1
 8000618:	2200      	movs	r2, #0
 800061a:	709a      	strb	r2, [r3, #2]
 800061c:	187b      	adds	r3, r7, r1
 800061e:	2200      	movs	r2, #0
 8000620:	70da      	strb	r2, [r3, #3]
 8000622:	251f      	movs	r5, #31
 8000624:	197c      	adds	r4, r7, r5
 8000626:	2301      	movs	r3, #1
 8000628:	425b      	negs	r3, r3
 800062a:	1879      	adds	r1, r7, r1
 800062c:	2204      	movs	r2, #4
 800062e:	f003 fbc5 	bl	8003dbc <HAL_SPI_Transmit>
 8000632:	0003      	movs	r3, r0
 8000634:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK) {
 8000636:	197b      	adds	r3, r7, r5
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d002      	beq.n	8000644 <W25Q_GetIDs+0x120>
			return halRet;
 800063e:	197b      	adds	r3, r7, r5
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	e029      	b.n	8000698 <W25Q_GetIDs+0x174>
		}



		// RX device and mfr ID, store in struct variable
		uint8_t retIDs[2] = {0x00, 0x00};
 8000644:	250c      	movs	r5, #12
 8000646:	197b      	adds	r3, r7, r5
 8000648:	2200      	movs	r2, #0
 800064a:	801a      	strh	r2, [r3, #0]
		halRet = HAL_SPI_Receive(wq->hspi, retIDs, 2, HAL_MAX_DELAY);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	6998      	ldr	r0, [r3, #24]
 8000650:	261f      	movs	r6, #31
 8000652:	19bc      	adds	r4, r7, r6
 8000654:	2301      	movs	r3, #1
 8000656:	425b      	negs	r3, r3
 8000658:	1979      	adds	r1, r7, r5
 800065a:	2202      	movs	r2, #2
 800065c:	f003 fd0e 	bl	800407c <HAL_SPI_Receive>
 8000660:	0003      	movs	r3, r0
 8000662:	7023      	strb	r3, [r4, #0]
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	6818      	ldr	r0, [r3, #0]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	68db      	ldr	r3, [r3, #12]
 800066c:	b29b      	uxth	r3, r3
 800066e:	2201      	movs	r2, #1
 8000670:	0019      	movs	r1, r3
 8000672:	f001 fb4d 	bl	8001d10 <HAL_GPIO_WritePin>
		wq->mfrID = retIDs[0];
 8000676:	197b      	adds	r3, r7, r5
 8000678:	781a      	ldrb	r2, [r3, #0]
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	771a      	strb	r2, [r3, #28]


		// Check to ensure that received mfr ID is correct.
		if((halRet != HAL_OK) || (wq->mfrID != 0xEF))
 800067e:	19bb      	adds	r3, r7, r6
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d103      	bne.n	800068e <W25Q_GetIDs+0x16a>
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	7f1b      	ldrb	r3, [r3, #28]
 800068a:	2bef      	cmp	r3, #239	@ 0xef
 800068c:	d001      	beq.n	8000692 <W25Q_GetIDs+0x16e>
			return HAL_ERROR;
 800068e:	2301      	movs	r3, #1
 8000690:	e002      	b.n	8000698 <W25Q_GetIDs+0x174>

	/*
	 * Leaving out for now: Read JEDEC ID
	 */

		return halRet;
 8000692:	231f      	movs	r3, #31
 8000694:	18fb      	adds	r3, r7, r3
 8000696:	781b      	ldrb	r3, [r3, #0]
}
 8000698:	0018      	movs	r0, r3
 800069a:	46bd      	mov	sp, r7
 800069c:	b009      	add	sp, #36	@ 0x24
 800069e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006a0:	080056c0 	.word	0x080056c0

080006a4 <W25Q_EnableWrite>:

HAL_StatusTypeDef W25Q_EnableWrite(W25Q *wq) {
 80006a4:	b5b0      	push	{r4, r5, r7, lr}
 80006a6:	b084      	sub	sp, #16
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80006ac:	250f      	movs	r5, #15
 80006ae:	197b      	adds	r3, r7, r5
 80006b0:	2200      	movs	r2, #0
 80006b2:	701a      	strb	r2, [r3, #0]

	// TX write enable command
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	6818      	ldr	r0, [r3, #0]
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	68db      	ldr	r3, [r3, #12]
 80006bc:	b29b      	uxth	r3, r3
 80006be:	2200      	movs	r2, #0
 80006c0:	0019      	movs	r1, r3
 80006c2:	f001 fb25 	bl	8001d10 <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_WRITE_ENABLE}, 1, HAL_MAX_DELAY);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	6998      	ldr	r0, [r3, #24]
 80006ca:	210c      	movs	r1, #12
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2206      	movs	r2, #6
 80006d0:	701a      	strb	r2, [r3, #0]
 80006d2:	197c      	adds	r4, r7, r5
 80006d4:	2301      	movs	r3, #1
 80006d6:	425b      	negs	r3, r3
 80006d8:	1879      	adds	r1, r7, r1
 80006da:	2201      	movs	r2, #1
 80006dc:	f003 fb6e 	bl	8003dbc <HAL_SPI_Transmit>
 80006e0:	0003      	movs	r3, r0
 80006e2:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	6818      	ldr	r0, [r3, #0]
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	68db      	ldr	r3, [r3, #12]
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	2201      	movs	r2, #1
 80006f0:	0019      	movs	r1, r3
 80006f2:	f001 fb0d 	bl	8001d10 <HAL_GPIO_WritePin>

	if(halRet != HAL_OK)
 80006f6:	197b      	adds	r3, r7, r5
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d002      	beq.n	8000704 <W25Q_EnableWrite+0x60>
		return halRet;
 80006fe:	197b      	adds	r3, r7, r5
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	e00e      	b.n	8000722 <W25Q_EnableWrite+0x7e>

	// Read back written value and confirm
	W25Q_ReadStatusReg(wq, 1);
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	2101      	movs	r1, #1
 8000708:	0018      	movs	r0, r3
 800070a:	f000 f851 	bl	80007b0 <W25Q_ReadStatusReg>

	// Bit 1 of status register 1 should now be 1
	if(wq->writeEnable != 1)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	2223      	movs	r2, #35	@ 0x23
 8000712:	5c9b      	ldrb	r3, [r3, r2]
 8000714:	2b01      	cmp	r3, #1
 8000716:	d001      	beq.n	800071c <W25Q_EnableWrite+0x78>
		return HAL_ERROR;
 8000718:	2301      	movs	r3, #1
 800071a:	e002      	b.n	8000722 <W25Q_EnableWrite+0x7e>

	return halRet;
 800071c:	230f      	movs	r3, #15
 800071e:	18fb      	adds	r3, r7, r3
 8000720:	781b      	ldrb	r3, [r3, #0]

}
 8000722:	0018      	movs	r0, r3
 8000724:	46bd      	mov	sp, r7
 8000726:	b004      	add	sp, #16
 8000728:	bdb0      	pop	{r4, r5, r7, pc}

0800072a <W25Q_DisableWrite>:

HAL_StatusTypeDef W25Q_DisableWrite(W25Q *wq) {
 800072a:	b5b0      	push	{r4, r5, r7, lr}
 800072c:	b084      	sub	sp, #16
 800072e:	af00      	add	r7, sp, #0
 8000730:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000732:	250f      	movs	r5, #15
 8000734:	197b      	adds	r3, r7, r5
 8000736:	2200      	movs	r2, #0
 8000738:	701a      	strb	r2, [r3, #0]

	// TX write disable command
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	6818      	ldr	r0, [r3, #0]
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	68db      	ldr	r3, [r3, #12]
 8000742:	b29b      	uxth	r3, r3
 8000744:	2200      	movs	r2, #0
 8000746:	0019      	movs	r1, r3
 8000748:	f001 fae2 	bl	8001d10 <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_WRITE_DISABLE}, 1, HAL_MAX_DELAY);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	6998      	ldr	r0, [r3, #24]
 8000750:	210c      	movs	r1, #12
 8000752:	187b      	adds	r3, r7, r1
 8000754:	2204      	movs	r2, #4
 8000756:	701a      	strb	r2, [r3, #0]
 8000758:	197c      	adds	r4, r7, r5
 800075a:	2301      	movs	r3, #1
 800075c:	425b      	negs	r3, r3
 800075e:	1879      	adds	r1, r7, r1
 8000760:	2201      	movs	r2, #1
 8000762:	f003 fb2b 	bl	8003dbc <HAL_SPI_Transmit>
 8000766:	0003      	movs	r3, r0
 8000768:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	6818      	ldr	r0, [r3, #0]
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	68db      	ldr	r3, [r3, #12]
 8000772:	b29b      	uxth	r3, r3
 8000774:	2201      	movs	r2, #1
 8000776:	0019      	movs	r1, r3
 8000778:	f001 faca 	bl	8001d10 <HAL_GPIO_WritePin>

	if(halRet != HAL_OK)
 800077c:	197b      	adds	r3, r7, r5
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d002      	beq.n	800078a <W25Q_DisableWrite+0x60>
		return halRet;
 8000784:	197b      	adds	r3, r7, r5
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	e00e      	b.n	80007a8 <W25Q_DisableWrite+0x7e>

	// Read back written value and confirm
	W25Q_ReadStatusReg(wq, 1);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	2101      	movs	r1, #1
 800078e:	0018      	movs	r0, r3
 8000790:	f000 f80e 	bl	80007b0 <W25Q_ReadStatusReg>

	// Bit 1 of status register 1 should still be 0
	if(wq->writeEnable != 0)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	2223      	movs	r2, #35	@ 0x23
 8000798:	5c9b      	ldrb	r3, [r3, r2]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <W25Q_DisableWrite+0x78>
		return HAL_ERROR;
 800079e:	2301      	movs	r3, #1
 80007a0:	e002      	b.n	80007a8 <W25Q_DisableWrite+0x7e>

	return halRet;
 80007a2:	230f      	movs	r3, #15
 80007a4:	18fb      	adds	r3, r7, r3
 80007a6:	781b      	ldrb	r3, [r3, #0]

}
 80007a8:	0018      	movs	r0, r3
 80007aa:	46bd      	mov	sp, r7
 80007ac:	b004      	add	sp, #16
 80007ae:	bdb0      	pop	{r4, r5, r7, pc}

080007b0 <W25Q_ReadStatusReg>:

HAL_StatusTypeDef W25Q_ReadStatusReg(W25Q *wq, uint8_t regNum) {
 80007b0:	b5b0      	push	{r4, r5, r7, lr}
 80007b2:	b086      	sub	sp, #24
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	000a      	movs	r2, r1
 80007ba:	1cfb      	adds	r3, r7, #3
 80007bc:	701a      	strb	r2, [r3, #0]

	// Check register number is valid
	if(regNum < 1 || regNum > 3) {
 80007be:	1cfb      	adds	r3, r7, #3
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d003      	beq.n	80007ce <W25Q_ReadStatusReg+0x1e>
 80007c6:	1cfb      	adds	r3, r7, #3
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	2b03      	cmp	r3, #3
 80007cc:	d901      	bls.n	80007d2 <W25Q_ReadStatusReg+0x22>
		return HAL_ERROR;
 80007ce:	2301      	movs	r3, #1
 80007d0:	e094      	b.n	80008fc <W25Q_ReadStatusReg+0x14c>
	}

	HAL_StatusTypeDef halRet = HAL_OK;
 80007d2:	2417      	movs	r4, #23
 80007d4:	193b      	adds	r3, r7, r4
 80007d6:	2200      	movs	r2, #0
 80007d8:	701a      	strb	r2, [r3, #0]

	// Array of commands for status registers 1-3
	uint8_t statRegCMDs[3] = {CMD_READ_STAT_1, CMD_READ_STAT_2, CMD_READ_STAT_3};
 80007da:	2514      	movs	r5, #20
 80007dc:	197b      	adds	r3, r7, r5
 80007de:	4a49      	ldr	r2, [pc, #292]	@ (8000904 <W25Q_ReadStatusReg+0x154>)
 80007e0:	8811      	ldrh	r1, [r2, #0]
 80007e2:	8019      	strh	r1, [r3, #0]
 80007e4:	7892      	ldrb	r2, [r2, #2]
 80007e6:	709a      	strb	r2, [r3, #2]

	// TX read status register command
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	6818      	ldr	r0, [r3, #0]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	68db      	ldr	r3, [r3, #12]
 80007f0:	b29b      	uxth	r3, r3
 80007f2:	2200      	movs	r2, #0
 80007f4:	0019      	movs	r1, r3
 80007f6:	f001 fa8b 	bl	8001d10 <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){statRegCMDs[regNum - 1]}, 1, HAL_MAX_DELAY);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	6998      	ldr	r0, [r3, #24]
 80007fe:	1cfb      	adds	r3, r7, #3
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	3b01      	subs	r3, #1
 8000804:	197a      	adds	r2, r7, r5
 8000806:	5cd2      	ldrb	r2, [r2, r3]
 8000808:	2110      	movs	r1, #16
 800080a:	187b      	adds	r3, r7, r1
 800080c:	701a      	strb	r2, [r3, #0]
 800080e:	0025      	movs	r5, r4
 8000810:	193c      	adds	r4, r7, r4
 8000812:	2301      	movs	r3, #1
 8000814:	425b      	negs	r3, r3
 8000816:	1879      	adds	r1, r7, r1
 8000818:	2201      	movs	r2, #1
 800081a:	f003 facf 	bl	8003dbc <HAL_SPI_Transmit>
 800081e:	0003      	movs	r3, r0
 8000820:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 8000822:	197b      	adds	r3, r7, r5
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d00b      	beq.n	8000842 <W25Q_ReadStatusReg+0x92>
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	6818      	ldr	r0, [r3, #0]
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	68db      	ldr	r3, [r3, #12]
 8000832:	b29b      	uxth	r3, r3
 8000834:	2201      	movs	r2, #1
 8000836:	0019      	movs	r1, r3
 8000838:	f001 fa6a 	bl	8001d10 <HAL_GPIO_WritePin>
		return halRet;
 800083c:	197b      	adds	r3, r7, r5
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	e05c      	b.n	80008fc <W25Q_ReadStatusReg+0x14c>
	}

	// RX status register
	uint8_t statRegRet[1] = {0x00};
 8000842:	210c      	movs	r1, #12
 8000844:	187b      	adds	r3, r7, r1
 8000846:	4a30      	ldr	r2, [pc, #192]	@ (8000908 <W25Q_ReadStatusReg+0x158>)
 8000848:	7812      	ldrb	r2, [r2, #0]
 800084a:	701a      	strb	r2, [r3, #0]
	halRet = HAL_SPI_Receive(wq->hspi, statRegRet, 1, HAL_MAX_DELAY);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	6998      	ldr	r0, [r3, #24]
 8000850:	2317      	movs	r3, #23
 8000852:	18fc      	adds	r4, r7, r3
 8000854:	2301      	movs	r3, #1
 8000856:	425b      	negs	r3, r3
 8000858:	1879      	adds	r1, r7, r1
 800085a:	2201      	movs	r2, #1
 800085c:	f003 fc0e 	bl	800407c <HAL_SPI_Receive>
 8000860:	0003      	movs	r3, r0
 8000862:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	6818      	ldr	r0, [r3, #0]
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	68db      	ldr	r3, [r3, #12]
 800086c:	b29b      	uxth	r3, r3
 800086e:	2201      	movs	r2, #1
 8000870:	0019      	movs	r1, r3
 8000872:	f001 fa4d 	bl	8001d10 <HAL_GPIO_WritePin>

	switch(regNum) {
 8000876:	1cfb      	adds	r3, r7, #3
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b03      	cmp	r3, #3
 800087c:	d029      	beq.n	80008d2 <W25Q_ReadStatusReg+0x122>
 800087e:	dc3a      	bgt.n	80008f6 <W25Q_ReadStatusReg+0x146>
 8000880:	2b01      	cmp	r3, #1
 8000882:	d002      	beq.n	800088a <W25Q_ReadStatusReg+0xda>
 8000884:	2b02      	cmp	r3, #2
 8000886:	d012      	beq.n	80008ae <W25Q_ReadStatusReg+0xfe>
 8000888:	e035      	b.n	80008f6 <W25Q_ReadStatusReg+0x146>
	case 1:
		wq->statReg1 = statRegRet[0];
 800088a:	230c      	movs	r3, #12
 800088c:	18fb      	adds	r3, r7, r3
 800088e:	7819      	ldrb	r1, [r3, #0]
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	2220      	movs	r2, #32
 8000894:	5499      	strb	r1, [r3, r2]
		wq->writeEnable = (wq->statReg1 & 0b00000010) >> 1;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	2220      	movs	r2, #32
 800089a:	5c9b      	ldrb	r3, [r3, r2]
 800089c:	105b      	asrs	r3, r3, #1
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	2201      	movs	r2, #1
 80008a2:	4013      	ands	r3, r2
 80008a4:	b2d9      	uxtb	r1, r3
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2223      	movs	r2, #35	@ 0x23
 80008aa:	5499      	strb	r1, [r3, r2]
		break;
 80008ac:	e023      	b.n	80008f6 <W25Q_ReadStatusReg+0x146>
	case 2:
		wq->statReg2 = statRegRet[0];
 80008ae:	230c      	movs	r3, #12
 80008b0:	18fb      	adds	r3, r7, r3
 80008b2:	7819      	ldrb	r1, [r3, #0]
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	2221      	movs	r2, #33	@ 0x21
 80008b8:	5499      	strb	r1, [r3, r2]
		wq->quadEnable = (wq->statReg2 & 0b00000010) >> 1;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	2221      	movs	r2, #33	@ 0x21
 80008be:	5c9b      	ldrb	r3, [r3, r2]
 80008c0:	105b      	asrs	r3, r3, #1
 80008c2:	b2db      	uxtb	r3, r3
 80008c4:	2201      	movs	r2, #1
 80008c6:	4013      	ands	r3, r2
 80008c8:	b2d9      	uxtb	r1, r3
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	2225      	movs	r2, #37	@ 0x25
 80008ce:	5499      	strb	r1, [r3, r2]
		break;
 80008d0:	e011      	b.n	80008f6 <W25Q_ReadStatusReg+0x146>
	case 3:
		wq->statReg3 = statRegRet[0];
 80008d2:	230c      	movs	r3, #12
 80008d4:	18fb      	adds	r3, r7, r3
 80008d6:	7819      	ldrb	r1, [r3, #0]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	2222      	movs	r2, #34	@ 0x22
 80008dc:	5499      	strb	r1, [r3, r2]
		wq->driverStrength = (wq->statReg3 & 0b01100000) >> 5;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	2222      	movs	r2, #34	@ 0x22
 80008e2:	5c9b      	ldrb	r3, [r3, r2]
 80008e4:	115b      	asrs	r3, r3, #5
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	2203      	movs	r2, #3
 80008ea:	4013      	ands	r3, r2
 80008ec:	b2d9      	uxtb	r1, r3
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2226      	movs	r2, #38	@ 0x26
 80008f2:	5499      	strb	r1, [r3, r2]
		break;
 80008f4:	46c0      	nop			@ (mov r8, r8)
	}

	return halRet;
 80008f6:	2317      	movs	r3, #23
 80008f8:	18fb      	adds	r3, r7, r3
 80008fa:	781b      	ldrb	r3, [r3, #0]

}
 80008fc:	0018      	movs	r0, r3
 80008fe:	46bd      	mov	sp, r7
 8000900:	b006      	add	sp, #24
 8000902:	bdb0      	pop	{r4, r5, r7, pc}
 8000904:	080056c4 	.word	0x080056c4
 8000908:	080056c0 	.word	0x080056c0

0800090c <W25Q_ReadStatusRegs>:

HAL_StatusTypeDef W25Q_ReadStatusRegs(W25Q *wq) {
 800090c:	b590      	push	{r4, r7, lr}
 800090e:	b085      	sub	sp, #20
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000914:	230e      	movs	r3, #14
 8000916:	18fb      	adds	r3, r7, r3
 8000918:	2200      	movs	r2, #0
 800091a:	701a      	strb	r2, [r3, #0]

	for(uint8_t i = 1; i <=3; i++) {
 800091c:	230f      	movs	r3, #15
 800091e:	18fb      	adds	r3, r7, r3
 8000920:	2201      	movs	r2, #1
 8000922:	701a      	strb	r2, [r3, #0]
 8000924:	e00d      	b.n	8000942 <W25Q_ReadStatusRegs+0x36>

		W25Q_ReadStatusReg(wq, i);
 8000926:	240f      	movs	r4, #15
 8000928:	193b      	adds	r3, r7, r4
 800092a:	781a      	ldrb	r2, [r3, #0]
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	0011      	movs	r1, r2
 8000930:	0018      	movs	r0, r3
 8000932:	f7ff ff3d 	bl	80007b0 <W25Q_ReadStatusReg>
	for(uint8_t i = 1; i <=3; i++) {
 8000936:	0021      	movs	r1, r4
 8000938:	187b      	adds	r3, r7, r1
 800093a:	781a      	ldrb	r2, [r3, #0]
 800093c:	187b      	adds	r3, r7, r1
 800093e:	3201      	adds	r2, #1
 8000940:	701a      	strb	r2, [r3, #0]
 8000942:	230f      	movs	r3, #15
 8000944:	18fb      	adds	r3, r7, r3
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	2b03      	cmp	r3, #3
 800094a:	d9ec      	bls.n	8000926 <W25Q_ReadStatusRegs+0x1a>

	}

	return halRet;
 800094c:	230e      	movs	r3, #14
 800094e:	18fb      	adds	r3, r7, r3
 8000950:	781b      	ldrb	r3, [r3, #0]

}
 8000952:	0018      	movs	r0, r3
 8000954:	46bd      	mov	sp, r7
 8000956:	b005      	add	sp, #20
 8000958:	bd90      	pop	{r4, r7, pc}
	...

0800095c <W25Q_WriteStatusReg>:

HAL_StatusTypeDef W25Q_WriteStatusReg(W25Q *wq, uint8_t regNum, uint8_t regVal) {
 800095c:	b5b0      	push	{r4, r5, r7, lr}
 800095e:	b086      	sub	sp, #24
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
 8000964:	0008      	movs	r0, r1
 8000966:	0011      	movs	r1, r2
 8000968:	1cfb      	adds	r3, r7, #3
 800096a:	1c02      	adds	r2, r0, #0
 800096c:	701a      	strb	r2, [r3, #0]
 800096e:	1cbb      	adds	r3, r7, #2
 8000970:	1c0a      	adds	r2, r1, #0
 8000972:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000974:	2513      	movs	r5, #19
 8000976:	197b      	adds	r3, r7, r5
 8000978:	2200      	movs	r2, #0
 800097a:	701a      	strb	r2, [r3, #0]

	// Enable Write Access to Memory
	// Write access will disable after status register write
	if(wq->writeEnable != 1) {
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2223      	movs	r2, #35	@ 0x23
 8000980:	5c9b      	ldrb	r3, [r3, r2]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d00c      	beq.n	80009a0 <W25Q_WriteStatusReg+0x44>
		halRet = W25Q_EnableWrite(wq);
 8000986:	197c      	adds	r4, r7, r5
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	0018      	movs	r0, r3
 800098c:	f7ff fe8a 	bl	80006a4 <W25Q_EnableWrite>
 8000990:	0003      	movs	r3, r0
 8000992:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK)
 8000994:	197b      	adds	r3, r7, r5
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <W25Q_WriteStatusReg+0x44>
			return HAL_ERROR;
 800099c:	2301      	movs	r3, #1
 800099e:	e08a      	b.n	8000ab6 <W25Q_WriteStatusReg+0x15a>
	}

	// Array of commands for status registers 1-3
	uint8_t statRegCMDs[3] = {CMD_WRITE_STAT_1, CMD_WRITE_STAT_2, CMD_WRITE_STAT_3};
 80009a0:	2410      	movs	r4, #16
 80009a2:	193b      	adds	r3, r7, r4
 80009a4:	4a46      	ldr	r2, [pc, #280]	@ (8000ac0 <W25Q_WriteStatusReg+0x164>)
 80009a6:	8811      	ldrh	r1, [r2, #0]
 80009a8:	8019      	strh	r1, [r3, #0]
 80009aa:	7892      	ldrb	r2, [r2, #2]
 80009ac:	709a      	strb	r2, [r3, #2]

	// TX write status reg with value
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	6818      	ldr	r0, [r3, #0]
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	68db      	ldr	r3, [r3, #12]
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	2200      	movs	r2, #0
 80009ba:	0019      	movs	r1, r3
 80009bc:	f001 f9a8 	bl	8001d10 <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[2]){statRegCMDs[regNum - 1], regVal}, 2, HAL_MAX_DELAY);
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	6998      	ldr	r0, [r3, #24]
 80009c4:	1cfb      	adds	r3, r7, #3
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	3b01      	subs	r3, #1
 80009ca:	193a      	adds	r2, r7, r4
 80009cc:	5cd2      	ldrb	r2, [r2, r3]
 80009ce:	210c      	movs	r1, #12
 80009d0:	187b      	adds	r3, r7, r1
 80009d2:	701a      	strb	r2, [r3, #0]
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	1cba      	adds	r2, r7, #2
 80009d8:	7812      	ldrb	r2, [r2, #0]
 80009da:	705a      	strb	r2, [r3, #1]
 80009dc:	2513      	movs	r5, #19
 80009de:	197c      	adds	r4, r7, r5
 80009e0:	2301      	movs	r3, #1
 80009e2:	425b      	negs	r3, r3
 80009e4:	1879      	adds	r1, r7, r1
 80009e6:	2202      	movs	r2, #2
 80009e8:	f003 f9e8 	bl	8003dbc <HAL_SPI_Transmit>
 80009ec:	0003      	movs	r3, r0
 80009ee:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	6818      	ldr	r0, [r3, #0]
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	68db      	ldr	r3, [r3, #12]
 80009f8:	b29b      	uxth	r3, r3
 80009fa:	2201      	movs	r2, #1
 80009fc:	0019      	movs	r1, r3
 80009fe:	f001 f987 	bl	8001d10 <HAL_GPIO_WritePin>

	// WEL bit will now be set back to 0
	halRet = W25Q_ReadStatusReg(wq, 1);
 8000a02:	197c      	adds	r4, r7, r5
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2101      	movs	r1, #1
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f7ff fed1 	bl	80007b0 <W25Q_ReadStatusReg>
 8000a0e:	0003      	movs	r3, r0
 8000a10:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 8000a12:	197b      	adds	r3, r7, r5
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d002      	beq.n	8000a20 <W25Q_WriteStatusReg+0xc4>
		return halRet;
 8000a1a:	197b      	adds	r3, r7, r5
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	e04a      	b.n	8000ab6 <W25Q_WriteStatusReg+0x15a>

	// Delay maximum status register write time (15ms), as given by chip datasheet.
	// ~235ns per i
	for(uint32_t i = 0; i < 70000; i++) {
 8000a20:	2300      	movs	r3, #0
 8000a22:	617b      	str	r3, [r7, #20]
 8000a24:	e003      	b.n	8000a2e <W25Q_WriteStatusReg+0xd2>
		__NOP();
 8000a26:	46c0      	nop			@ (mov r8, r8)
	for(uint32_t i = 0; i < 70000; i++) {
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	617b      	str	r3, [r7, #20]
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	4a24      	ldr	r2, [pc, #144]	@ (8000ac4 <W25Q_WriteStatusReg+0x168>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d9f7      	bls.n	8000a26 <W25Q_WriteStatusReg+0xca>
	}

	if(halRet != HAL_OK)
 8000a36:	2213      	movs	r2, #19
 8000a38:	18bb      	adds	r3, r7, r2
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d002      	beq.n	8000a46 <W25Q_WriteStatusReg+0xea>
		return halRet;
 8000a40:	18bb      	adds	r3, r7, r2
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	e037      	b.n	8000ab6 <W25Q_WriteStatusReg+0x15a>

	// Read back written value and confirm
	halRet = W25Q_ReadStatusReg(wq, regNum);
 8000a46:	2313      	movs	r3, #19
 8000a48:	18fc      	adds	r4, r7, r3
 8000a4a:	1cfb      	adds	r3, r7, #3
 8000a4c:	781a      	ldrb	r2, [r3, #0]
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	0011      	movs	r1, r2
 8000a52:	0018      	movs	r0, r3
 8000a54:	f7ff feac 	bl	80007b0 <W25Q_ReadStatusReg>
 8000a58:	0003      	movs	r3, r0
 8000a5a:	7023      	strb	r3, [r4, #0]
	switch(regNum) {
 8000a5c:	1cfb      	adds	r3, r7, #3
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	2b03      	cmp	r3, #3
 8000a62:	d017      	beq.n	8000a94 <W25Q_WriteStatusReg+0x138>
 8000a64:	dc24      	bgt.n	8000ab0 <W25Q_WriteStatusReg+0x154>
 8000a66:	2b01      	cmp	r3, #1
 8000a68:	d002      	beq.n	8000a70 <W25Q_WriteStatusReg+0x114>
 8000a6a:	2b02      	cmp	r3, #2
 8000a6c:	d009      	beq.n	8000a82 <W25Q_WriteStatusReg+0x126>
 8000a6e:	e01f      	b.n	8000ab0 <W25Q_WriteStatusReg+0x154>
		case 1:
			if(wq->statReg1 != regVal)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2220      	movs	r2, #32
 8000a74:	5c9b      	ldrb	r3, [r3, r2]
 8000a76:	1cba      	adds	r2, r7, #2
 8000a78:	7812      	ldrb	r2, [r2, #0]
 8000a7a:	429a      	cmp	r2, r3
 8000a7c:	d013      	beq.n	8000aa6 <W25Q_WriteStatusReg+0x14a>
				return HAL_ERROR;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	e019      	b.n	8000ab6 <W25Q_WriteStatusReg+0x15a>
			break;
		case 2:
			if(wq->statReg2 != regVal)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	2221      	movs	r2, #33	@ 0x21
 8000a86:	5c9b      	ldrb	r3, [r3, r2]
 8000a88:	1cba      	adds	r2, r7, #2
 8000a8a:	7812      	ldrb	r2, [r2, #0]
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	d00c      	beq.n	8000aaa <W25Q_WriteStatusReg+0x14e>
				return HAL_ERROR;
 8000a90:	2301      	movs	r3, #1
 8000a92:	e010      	b.n	8000ab6 <W25Q_WriteStatusReg+0x15a>
			break;
		case 3:
			if(wq->statReg3 != regVal)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2222      	movs	r2, #34	@ 0x22
 8000a98:	5c9b      	ldrb	r3, [r3, r2]
 8000a9a:	1cba      	adds	r2, r7, #2
 8000a9c:	7812      	ldrb	r2, [r2, #0]
 8000a9e:	429a      	cmp	r2, r3
 8000aa0:	d005      	beq.n	8000aae <W25Q_WriteStatusReg+0x152>
				return HAL_ERROR;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	e007      	b.n	8000ab6 <W25Q_WriteStatusReg+0x15a>
			break;
 8000aa6:	46c0      	nop			@ (mov r8, r8)
 8000aa8:	e002      	b.n	8000ab0 <W25Q_WriteStatusReg+0x154>
			break;
 8000aaa:	46c0      	nop			@ (mov r8, r8)
 8000aac:	e000      	b.n	8000ab0 <W25Q_WriteStatusReg+0x154>
			break;
 8000aae:	46c0      	nop			@ (mov r8, r8)
	}

	return halRet;
 8000ab0:	2313      	movs	r3, #19
 8000ab2:	18fb      	adds	r3, r7, r3
 8000ab4:	781b      	ldrb	r3, [r3, #0]


}
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	b006      	add	sp, #24
 8000abc:	bdb0      	pop	{r4, r5, r7, pc}
 8000abe:	46c0      	nop			@ (mov r8, r8)
 8000ac0:	080056c8 	.word	0x080056c8
 8000ac4:	0001116f 	.word	0x0001116f

08000ac8 <W25Q_ChipReset>:
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);

	return halRet;
}

HAL_StatusTypeDef W25Q_ChipReset(W25Q *wq) {
 8000ac8:	b5b0      	push	{r4, r5, r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000ad0:	250e      	movs	r5, #14
 8000ad2:	197b      	adds	r3, r7, r5
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	701a      	strb	r2, [r3, #0]

	/*
	 * Send both enable reset an reset device commands
	 */
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6818      	ldr	r0, [r3, #0]
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	68db      	ldr	r3, [r3, #12]
 8000ae0:	b29b      	uxth	r3, r3
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	0019      	movs	r1, r3
 8000ae6:	f001 f913 	bl	8001d10 <HAL_GPIO_WritePin>
	// TX enable reset instruction
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_RESET_ENABLE}, 1, HAL_MAX_DELAY);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6998      	ldr	r0, [r3, #24]
 8000aee:	210c      	movs	r1, #12
 8000af0:	187b      	adds	r3, r7, r1
 8000af2:	2266      	movs	r2, #102	@ 0x66
 8000af4:	701a      	strb	r2, [r3, #0]
 8000af6:	197c      	adds	r4, r7, r5
 8000af8:	2301      	movs	r3, #1
 8000afa:	425b      	negs	r3, r3
 8000afc:	1879      	adds	r1, r7, r1
 8000afe:	2201      	movs	r2, #1
 8000b00:	f003 f95c 	bl	8003dbc <HAL_SPI_Transmit>
 8000b04:	0003      	movs	r3, r0
 8000b06:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	6818      	ldr	r0, [r3, #0]
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	68db      	ldr	r3, [r3, #12]
 8000b10:	b29b      	uxth	r3, r3
 8000b12:	2201      	movs	r2, #1
 8000b14:	0019      	movs	r1, r3
 8000b16:	f001 f8fb 	bl	8001d10 <HAL_GPIO_WritePin>
	if(halRet != HAL_OK)
 8000b1a:	197b      	adds	r3, r7, r5
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d002      	beq.n	8000b28 <W25Q_ChipReset+0x60>
		return halRet;
 8000b22:	197b      	adds	r3, r7, r5
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	e035      	b.n	8000b94 <W25Q_ChipReset+0xcc>

	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6818      	ldr	r0, [r3, #0]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	68db      	ldr	r3, [r3, #12]
 8000b30:	b29b      	uxth	r3, r3
 8000b32:	2200      	movs	r2, #0
 8000b34:	0019      	movs	r1, r3
 8000b36:	f001 f8eb 	bl	8001d10 <HAL_GPIO_WritePin>
	// TX reset device instruction
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_RESET_DEVICE}, 1, HAL_MAX_DELAY);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6998      	ldr	r0, [r3, #24]
 8000b3e:	2108      	movs	r1, #8
 8000b40:	187b      	adds	r3, r7, r1
 8000b42:	2299      	movs	r2, #153	@ 0x99
 8000b44:	701a      	strb	r2, [r3, #0]
 8000b46:	230e      	movs	r3, #14
 8000b48:	18fc      	adds	r4, r7, r3
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	425b      	negs	r3, r3
 8000b4e:	1879      	adds	r1, r7, r1
 8000b50:	2201      	movs	r2, #1
 8000b52:	f003 f933 	bl	8003dbc <HAL_SPI_Transmit>
 8000b56:	0003      	movs	r3, r0
 8000b58:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	6818      	ldr	r0, [r3, #0]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	68db      	ldr	r3, [r3, #12]
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	2201      	movs	r2, #1
 8000b66:	0019      	movs	r1, r3
 8000b68:	f001 f8d2 	bl	8001d10 <HAL_GPIO_WritePin>

	// Delay at least 30 us
	for(uint8_t i = 0; i < 180; i++) {
 8000b6c:	230f      	movs	r3, #15
 8000b6e:	18fb      	adds	r3, r7, r3
 8000b70:	2200      	movs	r2, #0
 8000b72:	701a      	strb	r2, [r3, #0]
 8000b74:	e006      	b.n	8000b84 <W25Q_ChipReset+0xbc>
		__NOP();
 8000b76:	46c0      	nop			@ (mov r8, r8)
	for(uint8_t i = 0; i < 180; i++) {
 8000b78:	210f      	movs	r1, #15
 8000b7a:	187b      	adds	r3, r7, r1
 8000b7c:	781a      	ldrb	r2, [r3, #0]
 8000b7e:	187b      	adds	r3, r7, r1
 8000b80:	3201      	adds	r2, #1
 8000b82:	701a      	strb	r2, [r3, #0]
 8000b84:	230f      	movs	r3, #15
 8000b86:	18fb      	adds	r3, r7, r3
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2bb3      	cmp	r3, #179	@ 0xb3
 8000b8c:	d9f3      	bls.n	8000b76 <W25Q_ChipReset+0xae>
	}


	return halRet;
 8000b8e:	230e      	movs	r3, #14
 8000b90:	18fb      	adds	r3, r7, r3
 8000b92:	781b      	ldrb	r3, [r3, #0]

}
 8000b94:	0018      	movs	r0, r3
 8000b96:	46bd      	mov	sp, r7
 8000b98:	b004      	add	sp, #16
 8000b9a:	bdb0      	pop	{r4, r5, r7, pc}

08000b9c <W25Q_SetDriverStrength>:

	return halRet;

}

HAL_StatusTypeDef W25Q_SetDriverStrength(W25Q *wq, uint8_t driverStrength) {
 8000b9c:	b5b0      	push	{r4, r5, r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	000a      	movs	r2, r1
 8000ba6:	1cfb      	adds	r3, r7, #3
 8000ba8:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000baa:	230f      	movs	r3, #15
 8000bac:	18fb      	adds	r3, r7, r3
 8000bae:	2200      	movs	r2, #0
 8000bb0:	701a      	strb	r2, [r3, #0]

	// Check to ensure passed driver strength value lies in range
	if(driverStrength < 0 || driverStrength > 3)
 8000bb2:	1cfb      	adds	r3, r7, #3
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	2b03      	cmp	r3, #3
 8000bb8:	d901      	bls.n	8000bbe <W25Q_SetDriverStrength+0x22>
		return HAL_ERROR;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e041      	b.n	8000c42 <W25Q_SetDriverStrength+0xa6>

	// Read current value in status register 3
	halRet = W25Q_ReadStatusReg(wq, 3);
 8000bbe:	250f      	movs	r5, #15
 8000bc0:	197c      	adds	r4, r7, r5
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	2103      	movs	r1, #3
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	f7ff fdf2 	bl	80007b0 <W25Q_ReadStatusReg>
 8000bcc:	0003      	movs	r3, r0
 8000bce:	7023      	strb	r3, [r4, #0]

	// Isolate bits 5-6 and change value to reflect new driver strength
	uint8_t newRegVal = (wq->statReg3) & (0b10011111);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2222      	movs	r2, #34	@ 0x22
 8000bd4:	5c9a      	ldrb	r2, [r3, r2]
 8000bd6:	200e      	movs	r0, #14
 8000bd8:	183b      	adds	r3, r7, r0
 8000bda:	2160      	movs	r1, #96	@ 0x60
 8000bdc:	438a      	bics	r2, r1
 8000bde:	701a      	strb	r2, [r3, #0]
	newRegVal = (newRegVal) | (driverStrength << 5);
 8000be0:	1cfb      	adds	r3, r7, #3
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	015b      	lsls	r3, r3, #5
 8000be6:	b25a      	sxtb	r2, r3
 8000be8:	183b      	adds	r3, r7, r0
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	b25b      	sxtb	r3, r3
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	b25a      	sxtb	r2, r3
 8000bf2:	183b      	adds	r3, r7, r0
 8000bf4:	701a      	strb	r2, [r3, #0]

	// Write status register 3 with new value
	halRet = W25Q_WriteStatusReg(wq, 3, newRegVal);
 8000bf6:	197c      	adds	r4, r7, r5
 8000bf8:	183b      	adds	r3, r7, r0
 8000bfa:	781a      	ldrb	r2, [r3, #0]
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2103      	movs	r1, #3
 8000c00:	0018      	movs	r0, r3
 8000c02:	f7ff feab 	bl	800095c <W25Q_WriteStatusReg>
 8000c06:	0003      	movs	r3, r0
 8000c08:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 8000c0a:	197b      	adds	r3, r7, r5
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d002      	beq.n	8000c18 <W25Q_SetDriverStrength+0x7c>
		return halRet;
 8000c12:	197b      	adds	r3, r7, r5
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	e014      	b.n	8000c42 <W25Q_SetDriverStrength+0xa6>

	// Read back status register 3 and confirm successful write
	halRet = W25Q_ReadStatusReg(wq, 3);
 8000c18:	230f      	movs	r3, #15
 8000c1a:	18fc      	adds	r4, r7, r3
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2103      	movs	r1, #3
 8000c20:	0018      	movs	r0, r3
 8000c22:	f7ff fdc5 	bl	80007b0 <W25Q_ReadStatusReg>
 8000c26:	0003      	movs	r3, r0
 8000c28:	7023      	strb	r3, [r4, #0]
	if(wq->driverStrength != driverStrength)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	2226      	movs	r2, #38	@ 0x26
 8000c2e:	5c9b      	ldrb	r3, [r3, r2]
 8000c30:	1cfa      	adds	r2, r7, #3
 8000c32:	7812      	ldrb	r2, [r2, #0]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d001      	beq.n	8000c3c <W25Q_SetDriverStrength+0xa0>
		return HAL_ERROR;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	e002      	b.n	8000c42 <W25Q_SetDriverStrength+0xa6>

	return halRet;
 8000c3c:	230f      	movs	r3, #15
 8000c3e:	18fb      	adds	r3, r7, r3
 8000c40:	781b      	ldrb	r3, [r3, #0]

}
 8000c42:	0018      	movs	r0, r3
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b004      	add	sp, #16
 8000c48:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000c4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c4c:	b5b0      	push	{r4, r5, r7, lr}
 8000c4e:	b08a      	sub	sp, #40	@ 0x28
 8000c50:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c52:	f000 fd9b 	bl	800178c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c56:	f000 f859 	bl	8000d0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c5a:	f000 fa6f 	bl	800113c <MX_GPIO_Init>
  MX_RTC_Init();
 8000c5e:	f000 f923 	bl	8000ea8 <MX_RTC_Init>
  MX_I2C1_Init();
 8000c62:	f000 f8b9 	bl	8000dd8 <MX_I2C1_Init>
  MX_I2S1_Init();
 8000c66:	f000 f8f7 	bl	8000e58 <MX_I2S1_Init>
  MX_SPI2_Init();
 8000c6a:	f000 f9c9 	bl	8001000 <MX_SPI2_Init>
  MX_TIM2_Init();
 8000c6e:	f000 fa05 	bl	800107c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  	  // Init Memory Chip
     uint8_t initStat = W25Q_Init(&w25q, GPIOA, GPIOA, GPIOA,
 8000c72:	1dfc      	adds	r4, r7, #7
 8000c74:	23a0      	movs	r3, #160	@ 0xa0
 8000c76:	05dd      	lsls	r5, r3, #23
 8000c78:	23a0      	movs	r3, #160	@ 0xa0
 8000c7a:	05da      	lsls	r2, r3, #23
 8000c7c:	23a0      	movs	r3, #160	@ 0xa0
 8000c7e:	05d9      	lsls	r1, r3, #23
 8000c80:	481e      	ldr	r0, [pc, #120]	@ (8000cfc <main+0xb0>)
 8000c82:	2301      	movs	r3, #1
 8000c84:	9306      	str	r3, [sp, #24]
 8000c86:	2301      	movs	r3, #1
 8000c88:	9305      	str	r3, [sp, #20]
 8000c8a:	2317      	movs	r3, #23
 8000c8c:	9304      	str	r3, [sp, #16]
 8000c8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d00 <main+0xb4>)
 8000c90:	9303      	str	r3, [sp, #12]
 8000c92:	2380      	movs	r3, #128	@ 0x80
 8000c94:	9302      	str	r3, [sp, #8]
 8000c96:	2340      	movs	r3, #64	@ 0x40
 8000c98:	9301      	str	r3, [sp, #4]
 8000c9a:	2320      	movs	r3, #32
 8000c9c:	9300      	str	r3, [sp, #0]
 8000c9e:	002b      	movs	r3, r5
 8000ca0:	f7ff fabc 	bl	800021c <W25Q_Init>
 8000ca4:	0003      	movs	r3, r0
 8000ca6:	7023      	strb	r3, [r4, #0]
   		  	  	  	  	  	  GPIO_PIN_5, GPIO_PIN_6, GPIO_PIN_7, &hspi2, 0x17, 1, 1);

     // Enter error loop if there's an error in initialization
     if(initStat != 0) {
 8000ca8:	1dfb      	adds	r3, r7, #7
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d019      	beq.n	8000ce4 <main+0x98>
  	   while(1) {
  		   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000cb0:	2380      	movs	r3, #128	@ 0x80
 8000cb2:	015b      	lsls	r3, r3, #5
 8000cb4:	4813      	ldr	r0, [pc, #76]	@ (8000d04 <main+0xb8>)
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	0019      	movs	r1, r3
 8000cba:	f001 f829 	bl	8001d10 <HAL_GPIO_WritePin>
  		   HAL_Delay(500);
 8000cbe:	23fa      	movs	r3, #250	@ 0xfa
 8000cc0:	005b      	lsls	r3, r3, #1
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f000 fde8 	bl	8001898 <HAL_Delay>
  		   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000cc8:	2380      	movs	r3, #128	@ 0x80
 8000cca:	015b      	lsls	r3, r3, #5
 8000ccc:	480d      	ldr	r0, [pc, #52]	@ (8000d04 <main+0xb8>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	0019      	movs	r1, r3
 8000cd2:	f001 f81d 	bl	8001d10 <HAL_GPIO_WritePin>
  		   HAL_Delay(500);
 8000cd6:	23fa      	movs	r3, #250	@ 0xfa
 8000cd8:	005b      	lsls	r3, r3, #1
 8000cda:	0018      	movs	r0, r3
 8000cdc:	f000 fddc 	bl	8001898 <HAL_Delay>
  		   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000ce0:	46c0      	nop			@ (mov r8, r8)
 8000ce2:	e7e5      	b.n	8000cb0 <main+0x64>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

//     // nOE
     __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 100);
 8000ce4:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <main+0xbc>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2264      	movs	r2, #100	@ 0x64
 8000cea:	63da      	str	r2, [r3, #60]	@ 0x3c
     	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000cec:	4b06      	ldr	r3, [pc, #24]	@ (8000d08 <main+0xbc>)
 8000cee:	2108      	movs	r1, #8
 8000cf0:	0018      	movs	r0, r3
 8000cf2:	f003 ff23 	bl	8004b3c <HAL_TIM_PWM_Start>
//
//     // MCLR
//     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
//     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);

     __NOP();
 8000cf6:	46c0      	nop			@ (mov r8, r8)

  while (1)
 8000cf8:	46c0      	nop			@ (mov r8, r8)
 8000cfa:	e7fd      	b.n	8000cf8 <main+0xac>
 8000cfc:	20000194 	.word	0x20000194
 8000d00:	200000e4 	.word	0x200000e4
 8000d04:	50000400 	.word	0x50000400
 8000d08:	20000148 	.word	0x20000148

08000d0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d0c:	b590      	push	{r4, r7, lr}
 8000d0e:	b093      	sub	sp, #76	@ 0x4c
 8000d10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d12:	2410      	movs	r4, #16
 8000d14:	193b      	adds	r3, r7, r4
 8000d16:	0018      	movs	r0, r3
 8000d18:	2338      	movs	r3, #56	@ 0x38
 8000d1a:	001a      	movs	r2, r3
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	f004 fc97 	bl	8005650 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d22:	003b      	movs	r3, r7
 8000d24:	0018      	movs	r0, r3
 8000d26:	2310      	movs	r3, #16
 8000d28:	001a      	movs	r2, r3
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	f004 fc90 	bl	8005650 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d30:	2380      	movs	r3, #128	@ 0x80
 8000d32:	009b      	lsls	r3, r3, #2
 8000d34:	0018      	movs	r0, r3
 8000d36:	f001 fa4b 	bl	80021d0 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000d3a:	f001 fa3b 	bl	80021b4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000d3e:	4b25      	ldr	r3, [pc, #148]	@ (8000dd4 <SystemClock_Config+0xc8>)
 8000d40:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000d42:	4b24      	ldr	r3, [pc, #144]	@ (8000dd4 <SystemClock_Config+0xc8>)
 8000d44:	2118      	movs	r1, #24
 8000d46:	438a      	bics	r2, r1
 8000d48:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000d4a:	193b      	adds	r3, r7, r4
 8000d4c:	2205      	movs	r2, #5
 8000d4e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d50:	193b      	adds	r3, r7, r4
 8000d52:	2280      	movs	r2, #128	@ 0x80
 8000d54:	0252      	lsls	r2, r2, #9
 8000d56:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000d58:	0021      	movs	r1, r4
 8000d5a:	187b      	adds	r3, r7, r1
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d60:	187b      	adds	r3, r7, r1
 8000d62:	2202      	movs	r2, #2
 8000d64:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d66:	187b      	adds	r3, r7, r1
 8000d68:	2203      	movs	r2, #3
 8000d6a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000d6c:	187b      	adds	r3, r7, r1
 8000d6e:	2200      	movs	r2, #0
 8000d70:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000d72:	187b      	adds	r3, r7, r1
 8000d74:	2208      	movs	r2, #8
 8000d76:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000d78:	187b      	adds	r3, r7, r1
 8000d7a:	22c0      	movs	r2, #192	@ 0xc0
 8000d7c:	02d2      	lsls	r2, r2, #11
 8000d7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d80:	187b      	adds	r3, r7, r1
 8000d82:	2280      	movs	r2, #128	@ 0x80
 8000d84:	0492      	lsls	r2, r2, #18
 8000d86:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d88:	187b      	adds	r3, r7, r1
 8000d8a:	2280      	movs	r2, #128	@ 0x80
 8000d8c:	0592      	lsls	r2, r2, #22
 8000d8e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d90:	187b      	adds	r3, r7, r1
 8000d92:	0018      	movs	r0, r3
 8000d94:	f001 fa68 	bl	8002268 <HAL_RCC_OscConfig>
 8000d98:	1e03      	subs	r3, r0, #0
 8000d9a:	d001      	beq.n	8000da0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000d9c:	f000 faa6 	bl	80012ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000da0:	003b      	movs	r3, r7
 8000da2:	2207      	movs	r2, #7
 8000da4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000da6:	003b      	movs	r3, r7
 8000da8:	2202      	movs	r2, #2
 8000daa:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dac:	003b      	movs	r3, r7
 8000dae:	2200      	movs	r2, #0
 8000db0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000db2:	003b      	movs	r3, r7
 8000db4:	2200      	movs	r2, #0
 8000db6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000db8:	003b      	movs	r3, r7
 8000dba:	2102      	movs	r1, #2
 8000dbc:	0018      	movs	r0, r3
 8000dbe:	f001 fd6d 	bl	800289c <HAL_RCC_ClockConfig>
 8000dc2:	1e03      	subs	r3, r0, #0
 8000dc4:	d001      	beq.n	8000dca <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000dc6:	f000 fa91 	bl	80012ec <Error_Handler>
  }
}
 8000dca:	46c0      	nop			@ (mov r8, r8)
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	b013      	add	sp, #76	@ 0x4c
 8000dd0:	bd90      	pop	{r4, r7, pc}
 8000dd2:	46c0      	nop			@ (mov r8, r8)
 8000dd4:	40021000 	.word	0x40021000

08000dd8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ddc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e4c <MX_I2C1_Init+0x74>)
 8000dde:	4a1c      	ldr	r2, [pc, #112]	@ (8000e50 <MX_I2C1_Init+0x78>)
 8000de0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 8000de2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e4c <MX_I2C1_Init+0x74>)
 8000de4:	4a1b      	ldr	r2, [pc, #108]	@ (8000e54 <MX_I2C1_Init+0x7c>)
 8000de6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000de8:	4b18      	ldr	r3, [pc, #96]	@ (8000e4c <MX_I2C1_Init+0x74>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000dee:	4b17      	ldr	r3, [pc, #92]	@ (8000e4c <MX_I2C1_Init+0x74>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000df4:	4b15      	ldr	r3, [pc, #84]	@ (8000e4c <MX_I2C1_Init+0x74>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000dfa:	4b14      	ldr	r3, [pc, #80]	@ (8000e4c <MX_I2C1_Init+0x74>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e00:	4b12      	ldr	r3, [pc, #72]	@ (8000e4c <MX_I2C1_Init+0x74>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e06:	4b11      	ldr	r3, [pc, #68]	@ (8000e4c <MX_I2C1_Init+0x74>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e4c <MX_I2C1_Init+0x74>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e12:	4b0e      	ldr	r3, [pc, #56]	@ (8000e4c <MX_I2C1_Init+0x74>)
 8000e14:	0018      	movs	r0, r3
 8000e16:	f000 ff99 	bl	8001d4c <HAL_I2C_Init>
 8000e1a:	1e03      	subs	r3, r0, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e1e:	f000 fa65 	bl	80012ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e22:	4b0a      	ldr	r3, [pc, #40]	@ (8000e4c <MX_I2C1_Init+0x74>)
 8000e24:	2100      	movs	r1, #0
 8000e26:	0018      	movs	r0, r3
 8000e28:	f001 f836 	bl	8001e98 <HAL_I2CEx_ConfigAnalogFilter>
 8000e2c:	1e03      	subs	r3, r0, #0
 8000e2e:	d001      	beq.n	8000e34 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e30:	f000 fa5c 	bl	80012ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e34:	4b05      	ldr	r3, [pc, #20]	@ (8000e4c <MX_I2C1_Init+0x74>)
 8000e36:	2100      	movs	r1, #0
 8000e38:	0018      	movs	r0, r3
 8000e3a:	f001 f879 	bl	8001f30 <HAL_I2CEx_ConfigDigitalFilter>
 8000e3e:	1e03      	subs	r3, r0, #0
 8000e40:	d001      	beq.n	8000e46 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000e42:	f000 fa53 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e46:	46c0      	nop			@ (mov r8, r8)
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	20000028 	.word	0x20000028
 8000e50:	40005400 	.word	0x40005400
 8000e54:	10707dbc 	.word	0x10707dbc

08000e58 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000e5c:	4b10      	ldr	r3, [pc, #64]	@ (8000ea0 <MX_I2S1_Init+0x48>)
 8000e5e:	4a11      	ldr	r2, [pc, #68]	@ (8000ea4 <MX_I2S1_Init+0x4c>)
 8000e60:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 8000e62:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea0 <MX_I2S1_Init+0x48>)
 8000e64:	2280      	movs	r2, #128	@ 0x80
 8000e66:	0092      	lsls	r2, r2, #2
 8000e68:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8000e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea0 <MX_I2S1_Init+0x48>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000e70:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea0 <MX_I2S1_Init+0x48>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000e76:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea0 <MX_I2S1_Init+0x48>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000e7c:	4b08      	ldr	r3, [pc, #32]	@ (8000ea0 <MX_I2S1_Init+0x48>)
 8000e7e:	22fa      	movs	r2, #250	@ 0xfa
 8000e80:	0152      	lsls	r2, r2, #5
 8000e82:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8000e84:	4b06      	ldr	r3, [pc, #24]	@ (8000ea0 <MX_I2S1_Init+0x48>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8000e8a:	4b05      	ldr	r3, [pc, #20]	@ (8000ea0 <MX_I2S1_Init+0x48>)
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	f001 f89b 	bl	8001fc8 <HAL_I2S_Init>
 8000e92:	1e03      	subs	r3, r0, #0
 8000e94:	d001      	beq.n	8000e9a <MX_I2S1_Init+0x42>
  {
    Error_Handler();
 8000e96:	f000 fa29 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8000e9a:	46c0      	nop			@ (mov r8, r8)
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	2000007c 	.word	0x2000007c
 8000ea4:	40013000 	.word	0x40013000

08000ea8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b090      	sub	sp, #64	@ 0x40
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000eae:	232c      	movs	r3, #44	@ 0x2c
 8000eb0:	18fb      	adds	r3, r7, r3
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	2314      	movs	r3, #20
 8000eb6:	001a      	movs	r2, r3
 8000eb8:	2100      	movs	r1, #0
 8000eba:	f004 fbc9 	bl	8005650 <memset>
  RTC_DateTypeDef sDate = {0};
 8000ebe:	2328      	movs	r3, #40	@ 0x28
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000ec6:	003b      	movs	r3, r7
 8000ec8:	0018      	movs	r0, r3
 8000eca:	2328      	movs	r3, #40	@ 0x28
 8000ecc:	001a      	movs	r2, r3
 8000ece:	2100      	movs	r1, #0
 8000ed0:	f004 fbbe 	bl	8005650 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000ed4:	4b48      	ldr	r3, [pc, #288]	@ (8000ff8 <MX_RTC_Init+0x150>)
 8000ed6:	4a49      	ldr	r2, [pc, #292]	@ (8000ffc <MX_RTC_Init+0x154>)
 8000ed8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000eda:	4b47      	ldr	r3, [pc, #284]	@ (8000ff8 <MX_RTC_Init+0x150>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000ee0:	4b45      	ldr	r3, [pc, #276]	@ (8000ff8 <MX_RTC_Init+0x150>)
 8000ee2:	227f      	movs	r2, #127	@ 0x7f
 8000ee4:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000ee6:	4b44      	ldr	r3, [pc, #272]	@ (8000ff8 <MX_RTC_Init+0x150>)
 8000ee8:	22ff      	movs	r2, #255	@ 0xff
 8000eea:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000eec:	4b42      	ldr	r3, [pc, #264]	@ (8000ff8 <MX_RTC_Init+0x150>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000ef2:	4b41      	ldr	r3, [pc, #260]	@ (8000ff8 <MX_RTC_Init+0x150>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000ef8:	4b3f      	ldr	r3, [pc, #252]	@ (8000ff8 <MX_RTC_Init+0x150>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000efe:	4b3e      	ldr	r3, [pc, #248]	@ (8000ff8 <MX_RTC_Init+0x150>)
 8000f00:	2280      	movs	r2, #128	@ 0x80
 8000f02:	05d2      	lsls	r2, r2, #23
 8000f04:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000f06:	4b3c      	ldr	r3, [pc, #240]	@ (8000ff8 <MX_RTC_Init+0x150>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000f0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000ff8 <MX_RTC_Init+0x150>)
 8000f0e:	0018      	movs	r0, r3
 8000f10:	f002 fa7e 	bl	8003410 <HAL_RTC_Init>
 8000f14:	1e03      	subs	r3, r0, #0
 8000f16:	d001      	beq.n	8000f1c <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8000f18:	f000 f9e8 	bl	80012ec <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000f1c:	212c      	movs	r1, #44	@ 0x2c
 8000f1e:	187b      	adds	r3, r7, r1
 8000f20:	2200      	movs	r2, #0
 8000f22:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8000f24:	187b      	adds	r3, r7, r1
 8000f26:	2200      	movs	r2, #0
 8000f28:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8000f2a:	187b      	adds	r3, r7, r1
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8000f30:	187b      	adds	r3, r7, r1
 8000f32:	2200      	movs	r2, #0
 8000f34:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000f36:	187b      	adds	r3, r7, r1
 8000f38:	2200      	movs	r2, #0
 8000f3a:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000f3c:	187b      	adds	r3, r7, r1
 8000f3e:	2200      	movs	r2, #0
 8000f40:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000f42:	1879      	adds	r1, r7, r1
 8000f44:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff8 <MX_RTC_Init+0x150>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f002 fb03 	bl	8003554 <HAL_RTC_SetTime>
 8000f4e:	1e03      	subs	r3, r0, #0
 8000f50:	d001      	beq.n	8000f56 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8000f52:	f000 f9cb 	bl	80012ec <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000f56:	2128      	movs	r1, #40	@ 0x28
 8000f58:	187b      	adds	r3, r7, r1
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000f5e:	187b      	adds	r3, r7, r1
 8000f60:	2201      	movs	r2, #1
 8000f62:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000f64:	187b      	adds	r3, r7, r1
 8000f66:	2201      	movs	r2, #1
 8000f68:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000f6a:	187b      	adds	r3, r7, r1
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000f70:	1879      	adds	r1, r7, r1
 8000f72:	4b21      	ldr	r3, [pc, #132]	@ (8000ff8 <MX_RTC_Init+0x150>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	0018      	movs	r0, r3
 8000f78:	f002 fb94 	bl	80036a4 <HAL_RTC_SetDate>
 8000f7c:	1e03      	subs	r3, r0, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8000f80:	f000 f9b4 	bl	80012ec <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000f84:	003b      	movs	r3, r7
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000f8a:	003b      	movs	r3, r7
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000f90:	003b      	movs	r3, r7
 8000f92:	2200      	movs	r2, #0
 8000f94:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000f96:	003b      	movs	r3, r7
 8000f98:	2200      	movs	r2, #0
 8000f9a:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000f9c:	003b      	movs	r3, r7
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000fa2:	003b      	movs	r3, r7
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000fa8:	003b      	movs	r3, r7
 8000faa:	2200      	movs	r2, #0
 8000fac:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000fae:	003b      	movs	r3, r7
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000fb4:	003b      	movs	r3, r7
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000fba:	003b      	movs	r3, r7
 8000fbc:	2220      	movs	r2, #32
 8000fbe:	2101      	movs	r1, #1
 8000fc0:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000fc2:	003b      	movs	r3, r7
 8000fc4:	2280      	movs	r2, #128	@ 0x80
 8000fc6:	0052      	lsls	r2, r2, #1
 8000fc8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000fca:	0039      	movs	r1, r7
 8000fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff8 <MX_RTC_Init+0x150>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	f002 fbf9 	bl	80037c8 <HAL_RTC_SetAlarm>
 8000fd6:	1e03      	subs	r3, r0, #0
 8000fd8:	d001      	beq.n	8000fde <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8000fda:	f000 f987 	bl	80012ec <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 8000fde:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <MX_RTC_Init+0x150>)
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	f002 fdea 	bl	8003bbc <HAL_RTCEx_SetCalibrationOutPut>
 8000fe8:	1e03      	subs	r3, r0, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_RTC_Init+0x148>
  {
    Error_Handler();
 8000fec:	f000 f97e 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000ff0:	46c0      	nop			@ (mov r8, r8)
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	b010      	add	sp, #64	@ 0x40
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	200000b8 	.word	0x200000b8
 8000ffc:	40002800 	.word	0x40002800

08001000 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001004:	4b1b      	ldr	r3, [pc, #108]	@ (8001074 <MX_SPI2_Init+0x74>)
 8001006:	4a1c      	ldr	r2, [pc, #112]	@ (8001078 <MX_SPI2_Init+0x78>)
 8001008:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800100a:	4b1a      	ldr	r3, [pc, #104]	@ (8001074 <MX_SPI2_Init+0x74>)
 800100c:	2282      	movs	r2, #130	@ 0x82
 800100e:	0052      	lsls	r2, r2, #1
 8001010:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001012:	4b18      	ldr	r3, [pc, #96]	@ (8001074 <MX_SPI2_Init+0x74>)
 8001014:	2200      	movs	r2, #0
 8001016:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001018:	4b16      	ldr	r3, [pc, #88]	@ (8001074 <MX_SPI2_Init+0x74>)
 800101a:	22e0      	movs	r2, #224	@ 0xe0
 800101c:	00d2      	lsls	r2, r2, #3
 800101e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001020:	4b14      	ldr	r3, [pc, #80]	@ (8001074 <MX_SPI2_Init+0x74>)
 8001022:	2200      	movs	r2, #0
 8001024:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001026:	4b13      	ldr	r3, [pc, #76]	@ (8001074 <MX_SPI2_Init+0x74>)
 8001028:	2200      	movs	r2, #0
 800102a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800102c:	4b11      	ldr	r3, [pc, #68]	@ (8001074 <MX_SPI2_Init+0x74>)
 800102e:	2280      	movs	r2, #128	@ 0x80
 8001030:	0092      	lsls	r2, r2, #2
 8001032:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001034:	4b0f      	ldr	r3, [pc, #60]	@ (8001074 <MX_SPI2_Init+0x74>)
 8001036:	2210      	movs	r2, #16
 8001038:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800103a:	4b0e      	ldr	r3, [pc, #56]	@ (8001074 <MX_SPI2_Init+0x74>)
 800103c:	2200      	movs	r2, #0
 800103e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001040:	4b0c      	ldr	r3, [pc, #48]	@ (8001074 <MX_SPI2_Init+0x74>)
 8001042:	2200      	movs	r2, #0
 8001044:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001046:	4b0b      	ldr	r3, [pc, #44]	@ (8001074 <MX_SPI2_Init+0x74>)
 8001048:	2200      	movs	r2, #0
 800104a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800104c:	4b09      	ldr	r3, [pc, #36]	@ (8001074 <MX_SPI2_Init+0x74>)
 800104e:	2207      	movs	r2, #7
 8001050:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001052:	4b08      	ldr	r3, [pc, #32]	@ (8001074 <MX_SPI2_Init+0x74>)
 8001054:	2200      	movs	r2, #0
 8001056:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001058:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <MX_SPI2_Init+0x74>)
 800105a:	2208      	movs	r2, #8
 800105c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800105e:	4b05      	ldr	r3, [pc, #20]	@ (8001074 <MX_SPI2_Init+0x74>)
 8001060:	0018      	movs	r0, r3
 8001062:	f002 fdf3 	bl	8003c4c <HAL_SPI_Init>
 8001066:	1e03      	subs	r3, r0, #0
 8001068:	d001      	beq.n	800106e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800106a:	f000 f93f 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800106e:	46c0      	nop			@ (mov r8, r8)
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	200000e4 	.word	0x200000e4
 8001078:	40003800 	.word	0x40003800

0800107c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b08a      	sub	sp, #40	@ 0x28
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001082:	231c      	movs	r3, #28
 8001084:	18fb      	adds	r3, r7, r3
 8001086:	0018      	movs	r0, r3
 8001088:	230c      	movs	r3, #12
 800108a:	001a      	movs	r2, r3
 800108c:	2100      	movs	r1, #0
 800108e:	f004 fadf 	bl	8005650 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001092:	003b      	movs	r3, r7
 8001094:	0018      	movs	r0, r3
 8001096:	231c      	movs	r3, #28
 8001098:	001a      	movs	r2, r3
 800109a:	2100      	movs	r1, #0
 800109c:	f004 fad8 	bl	8005650 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010a0:	4b24      	ldr	r3, [pc, #144]	@ (8001134 <MX_TIM2_Init+0xb8>)
 80010a2:	2280      	movs	r2, #128	@ 0x80
 80010a4:	05d2      	lsls	r2, r2, #23
 80010a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 80010a8:	4b22      	ldr	r3, [pc, #136]	@ (8001134 <MX_TIM2_Init+0xb8>)
 80010aa:	4a23      	ldr	r2, [pc, #140]	@ (8001138 <MX_TIM2_Init+0xbc>)
 80010ac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ae:	4b21      	ldr	r3, [pc, #132]	@ (8001134 <MX_TIM2_Init+0xb8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80010b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001134 <MX_TIM2_Init+0xb8>)
 80010b6:	2263      	movs	r2, #99	@ 0x63
 80010b8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001134 <MX_TIM2_Init+0xb8>)
 80010bc:	2200      	movs	r2, #0
 80010be:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001134 <MX_TIM2_Init+0xb8>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80010c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001134 <MX_TIM2_Init+0xb8>)
 80010c8:	0018      	movs	r0, r3
 80010ca:	f003 fcdf 	bl	8004a8c <HAL_TIM_PWM_Init>
 80010ce:	1e03      	subs	r3, r0, #0
 80010d0:	d001      	beq.n	80010d6 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80010d2:	f000 f90b 	bl	80012ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010d6:	211c      	movs	r1, #28
 80010d8:	187b      	adds	r3, r7, r1
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010de:	187b      	adds	r3, r7, r1
 80010e0:	2200      	movs	r2, #0
 80010e2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010e4:	187a      	adds	r2, r7, r1
 80010e6:	4b13      	ldr	r3, [pc, #76]	@ (8001134 <MX_TIM2_Init+0xb8>)
 80010e8:	0011      	movs	r1, r2
 80010ea:	0018      	movs	r0, r3
 80010ec:	f004 fa48 	bl	8005580 <HAL_TIMEx_MasterConfigSynchronization>
 80010f0:	1e03      	subs	r3, r0, #0
 80010f2:	d001      	beq.n	80010f8 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80010f4:	f000 f8fa 	bl	80012ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010f8:	003b      	movs	r3, r7
 80010fa:	2260      	movs	r2, #96	@ 0x60
 80010fc:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80010fe:	003b      	movs	r3, r7
 8001100:	2200      	movs	r2, #0
 8001102:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001104:	003b      	movs	r3, r7
 8001106:	2200      	movs	r2, #0
 8001108:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800110a:	003b      	movs	r3, r7
 800110c:	2200      	movs	r2, #0
 800110e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001110:	0039      	movs	r1, r7
 8001112:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <MX_TIM2_Init+0xb8>)
 8001114:	2208      	movs	r2, #8
 8001116:	0018      	movs	r0, r3
 8001118:	f003 fdee 	bl	8004cf8 <HAL_TIM_PWM_ConfigChannel>
 800111c:	1e03      	subs	r3, r0, #0
 800111e:	d001      	beq.n	8001124 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8001120:	f000 f8e4 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001124:	4b03      	ldr	r3, [pc, #12]	@ (8001134 <MX_TIM2_Init+0xb8>)
 8001126:	0018      	movs	r0, r3
 8001128:	f000 faac 	bl	8001684 <HAL_TIM_MspPostInit>

}
 800112c:	46c0      	nop			@ (mov r8, r8)
 800112e:	46bd      	mov	sp, r7
 8001130:	b00a      	add	sp, #40	@ 0x28
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000148 	.word	0x20000148
 8001138:	0000031f 	.word	0x0000031f

0800113c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800113c:	b590      	push	{r4, r7, lr}
 800113e:	b08b      	sub	sp, #44	@ 0x2c
 8001140:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001142:	2414      	movs	r4, #20
 8001144:	193b      	adds	r3, r7, r4
 8001146:	0018      	movs	r0, r3
 8001148:	2314      	movs	r3, #20
 800114a:	001a      	movs	r2, r3
 800114c:	2100      	movs	r1, #0
 800114e:	f004 fa7f 	bl	8005650 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001152:	4b61      	ldr	r3, [pc, #388]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 8001154:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001156:	4b60      	ldr	r3, [pc, #384]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 8001158:	2104      	movs	r1, #4
 800115a:	430a      	orrs	r2, r1
 800115c:	635a      	str	r2, [r3, #52]	@ 0x34
 800115e:	4b5e      	ldr	r3, [pc, #376]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 8001160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001162:	2204      	movs	r2, #4
 8001164:	4013      	ands	r3, r2
 8001166:	613b      	str	r3, [r7, #16]
 8001168:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800116a:	4b5b      	ldr	r3, [pc, #364]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 800116c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800116e:	4b5a      	ldr	r3, [pc, #360]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 8001170:	2120      	movs	r1, #32
 8001172:	430a      	orrs	r2, r1
 8001174:	635a      	str	r2, [r3, #52]	@ 0x34
 8001176:	4b58      	ldr	r3, [pc, #352]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 8001178:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800117a:	2220      	movs	r2, #32
 800117c:	4013      	ands	r3, r2
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001182:	4b55      	ldr	r3, [pc, #340]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 8001184:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001186:	4b54      	ldr	r3, [pc, #336]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 8001188:	2101      	movs	r1, #1
 800118a:	430a      	orrs	r2, r1
 800118c:	635a      	str	r2, [r3, #52]	@ 0x34
 800118e:	4b52      	ldr	r3, [pc, #328]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 8001190:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001192:	2201      	movs	r2, #1
 8001194:	4013      	ands	r3, r2
 8001196:	60bb      	str	r3, [r7, #8]
 8001198:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800119a:	4b4f      	ldr	r3, [pc, #316]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 800119c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800119e:	4b4e      	ldr	r3, [pc, #312]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 80011a0:	2102      	movs	r1, #2
 80011a2:	430a      	orrs	r2, r1
 80011a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80011a6:	4b4c      	ldr	r3, [pc, #304]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 80011a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011aa:	2202      	movs	r2, #2
 80011ac:	4013      	ands	r3, r2
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011b2:	4b49      	ldr	r3, [pc, #292]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 80011b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011b6:	4b48      	ldr	r3, [pc, #288]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 80011b8:	2108      	movs	r1, #8
 80011ba:	430a      	orrs	r2, r1
 80011bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80011be:	4b46      	ldr	r3, [pc, #280]	@ (80012d8 <MX_GPIO_Init+0x19c>)
 80011c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011c2:	2208      	movs	r2, #8
 80011c4:	4013      	ands	r3, r2
 80011c6:	603b      	str	r3, [r7, #0]
 80011c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CHIP_SELECT_Pin|MEM_nWP_Pin|MEM_nRST_Pin|SHIFT_DATA_IN_Pin
 80011ca:	23ee      	movs	r3, #238	@ 0xee
 80011cc:	0119      	lsls	r1, r3, #4
 80011ce:	23a0      	movs	r3, #160	@ 0xa0
 80011d0:	05db      	lsls	r3, r3, #23
 80011d2:	2200      	movs	r2, #0
 80011d4:	0018      	movs	r0, r3
 80011d6:	f000 fd9b 	bl	8001d10 <HAL_GPIO_WritePin>
                          |SHIFT_DATA_CLK_Pin|SHIFT_MCLR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AMP_ENABLE_Pin|DEBUG_LED_Pin|CAPTOUCH_RESET_Pin, GPIO_PIN_RESET);
 80011da:	4940      	ldr	r1, [pc, #256]	@ (80012dc <MX_GPIO_Init+0x1a0>)
 80011dc:	4b40      	ldr	r3, [pc, #256]	@ (80012e0 <MX_GPIO_Init+0x1a4>)
 80011de:	2200      	movs	r2, #0
 80011e0:	0018      	movs	r0, r3
 80011e2:	f000 fd95 	bl	8001d10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_STORE_CLK_GPIO_Port, SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 80011e6:	4b3f      	ldr	r3, [pc, #252]	@ (80012e4 <MX_GPIO_Init+0x1a8>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	2180      	movs	r1, #128	@ 0x80
 80011ec:	0018      	movs	r0, r3
 80011ee:	f000 fd8f 	bl	8001d10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI_CHIP_SELECT_Pin MEM_nWP_Pin MEM_nRST_Pin SHIFT_DATA_IN_Pin
                           SHIFT_DATA_CLK_Pin SHIFT_MCLR_Pin */
  GPIO_InitStruct.Pin = SPI_CHIP_SELECT_Pin|MEM_nWP_Pin|MEM_nRST_Pin|SHIFT_DATA_IN_Pin
 80011f2:	193b      	adds	r3, r7, r4
 80011f4:	22ee      	movs	r2, #238	@ 0xee
 80011f6:	0112      	lsls	r2, r2, #4
 80011f8:	601a      	str	r2, [r3, #0]
                          |SHIFT_DATA_CLK_Pin|SHIFT_MCLR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fa:	193b      	adds	r3, r7, r4
 80011fc:	2201      	movs	r2, #1
 80011fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	193b      	adds	r3, r7, r4
 8001202:	2200      	movs	r2, #0
 8001204:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001206:	193b      	adds	r3, r7, r4
 8001208:	2200      	movs	r2, #0
 800120a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120c:	193a      	adds	r2, r7, r4
 800120e:	23a0      	movs	r3, #160	@ 0xa0
 8001210:	05db      	lsls	r3, r3, #23
 8001212:	0011      	movs	r1, r2
 8001214:	0018      	movs	r0, r3
 8001216:	f000 fc17 	bl	8001a48 <HAL_GPIO_Init>

  /*Configure GPIO pins : AMP_ENABLE_Pin DEBUG_LED_Pin CAPTOUCH_RESET_Pin */
  GPIO_InitStruct.Pin = AMP_ENABLE_Pin|DEBUG_LED_Pin|CAPTOUCH_RESET_Pin;
 800121a:	193b      	adds	r3, r7, r4
 800121c:	4a2f      	ldr	r2, [pc, #188]	@ (80012dc <MX_GPIO_Init+0x1a0>)
 800121e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001220:	193b      	adds	r3, r7, r4
 8001222:	2201      	movs	r2, #1
 8001224:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	193b      	adds	r3, r7, r4
 8001228:	2200      	movs	r2, #0
 800122a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122c:	193b      	adds	r3, r7, r4
 800122e:	2200      	movs	r2, #0
 8001230:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001232:	193b      	adds	r3, r7, r4
 8001234:	4a2a      	ldr	r2, [pc, #168]	@ (80012e0 <MX_GPIO_Init+0x1a4>)
 8001236:	0019      	movs	r1, r3
 8001238:	0010      	movs	r0, r2
 800123a:	f000 fc05 	bl	8001a48 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = SHIFT_STORE_CLK_Pin;
 800123e:	193b      	adds	r3, r7, r4
 8001240:	2280      	movs	r2, #128	@ 0x80
 8001242:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001244:	193b      	adds	r3, r7, r4
 8001246:	2201      	movs	r2, #1
 8001248:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124a:	193b      	adds	r3, r7, r4
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001250:	193b      	adds	r3, r7, r4
 8001252:	2200      	movs	r2, #0
 8001254:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_STORE_CLK_GPIO_Port, &GPIO_InitStruct);
 8001256:	193b      	adds	r3, r7, r4
 8001258:	4a22      	ldr	r2, [pc, #136]	@ (80012e4 <MX_GPIO_Init+0x1a8>)
 800125a:	0019      	movs	r1, r3
 800125c:	0010      	movs	r0, r2
 800125e:	f000 fbf3 	bl	8001a48 <HAL_GPIO_Init>

  /*Configure GPIO pin : ALARM_SET_BUTTON_EXTI_Pin */
  GPIO_InitStruct.Pin = ALARM_SET_BUTTON_EXTI_Pin;
 8001262:	193b      	adds	r3, r7, r4
 8001264:	2280      	movs	r2, #128	@ 0x80
 8001266:	0212      	lsls	r2, r2, #8
 8001268:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800126a:	193b      	adds	r3, r7, r4
 800126c:	2288      	movs	r2, #136	@ 0x88
 800126e:	0352      	lsls	r2, r2, #13
 8001270:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	193b      	adds	r3, r7, r4
 8001274:	2200      	movs	r2, #0
 8001276:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ALARM_SET_BUTTON_EXTI_GPIO_Port, &GPIO_InitStruct);
 8001278:	193a      	adds	r2, r7, r4
 800127a:	23a0      	movs	r3, #160	@ 0xa0
 800127c:	05db      	lsls	r3, r3, #23
 800127e:	0011      	movs	r1, r2
 8001280:	0018      	movs	r0, r3
 8001282:	f000 fbe1 	bl	8001a48 <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_EXTI_Pin MINUTE_SET_BUTTON_EXTI_Pin ALARM_EN_BUTTON_EXTI_Pin DISPLAY_BUTTON_EXTI_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_EXTI_Pin|MINUTE_SET_BUTTON_EXTI_Pin|ALARM_EN_BUTTON_EXTI_Pin|DISPLAY_BUTTON_EXTI_Pin;
 8001286:	0021      	movs	r1, r4
 8001288:	187b      	adds	r3, r7, r1
 800128a:	220f      	movs	r2, #15
 800128c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800128e:	187b      	adds	r3, r7, r1
 8001290:	2288      	movs	r2, #136	@ 0x88
 8001292:	0352      	lsls	r2, r2, #13
 8001294:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	187b      	adds	r3, r7, r1
 8001298:	2200      	movs	r2, #0
 800129a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800129c:	000c      	movs	r4, r1
 800129e:	187b      	adds	r3, r7, r1
 80012a0:	4a11      	ldr	r2, [pc, #68]	@ (80012e8 <MX_GPIO_Init+0x1ac>)
 80012a2:	0019      	movs	r1, r3
 80012a4:	0010      	movs	r0, r2
 80012a6:	f000 fbcf 	bl	8001a48 <HAL_GPIO_Init>

  /*Configure GPIO pins : TIME_SWITCH_EXTI_Pin CAPTOUCH_CHANGE_EXTI_Pin */
  GPIO_InitStruct.Pin = TIME_SWITCH_EXTI_Pin|CAPTOUCH_CHANGE_EXTI_Pin;
 80012aa:	0021      	movs	r1, r4
 80012ac:	187b      	adds	r3, r7, r1
 80012ae:	2284      	movs	r2, #132	@ 0x84
 80012b0:	0092      	lsls	r2, r2, #2
 80012b2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012b4:	187b      	adds	r3, r7, r1
 80012b6:	2288      	movs	r2, #136	@ 0x88
 80012b8:	0352      	lsls	r2, r2, #13
 80012ba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012bc:	187b      	adds	r3, r7, r1
 80012be:	2200      	movs	r2, #0
 80012c0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c2:	187b      	adds	r3, r7, r1
 80012c4:	4a06      	ldr	r2, [pc, #24]	@ (80012e0 <MX_GPIO_Init+0x1a4>)
 80012c6:	0019      	movs	r1, r3
 80012c8:	0010      	movs	r0, r2
 80012ca:	f000 fbbd 	bl	8001a48 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012ce:	46c0      	nop			@ (mov r8, r8)
 80012d0:	46bd      	mov	sp, r7
 80012d2:	b00b      	add	sp, #44	@ 0x2c
 80012d4:	bd90      	pop	{r4, r7, pc}
 80012d6:	46c0      	nop			@ (mov r8, r8)
 80012d8:	40021000 	.word	0x40021000
 80012dc:	00001102 	.word	0x00001102
 80012e0:	50000400 	.word	0x50000400
 80012e4:	50000800 	.word	0x50000800
 80012e8:	50000c00 	.word	0x50000c00

080012ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012f0:	b672      	cpsid	i
}
 80012f2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012f4:	46c0      	nop			@ (mov r8, r8)
 80012f6:	e7fd      	b.n	80012f4 <Error_Handler+0x8>

080012f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012fe:	4b0f      	ldr	r3, [pc, #60]	@ (800133c <HAL_MspInit+0x44>)
 8001300:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001302:	4b0e      	ldr	r3, [pc, #56]	@ (800133c <HAL_MspInit+0x44>)
 8001304:	2101      	movs	r1, #1
 8001306:	430a      	orrs	r2, r1
 8001308:	641a      	str	r2, [r3, #64]	@ 0x40
 800130a:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <HAL_MspInit+0x44>)
 800130c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130e:	2201      	movs	r2, #1
 8001310:	4013      	ands	r3, r2
 8001312:	607b      	str	r3, [r7, #4]
 8001314:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001316:	4b09      	ldr	r3, [pc, #36]	@ (800133c <HAL_MspInit+0x44>)
 8001318:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800131a:	4b08      	ldr	r3, [pc, #32]	@ (800133c <HAL_MspInit+0x44>)
 800131c:	2180      	movs	r1, #128	@ 0x80
 800131e:	0549      	lsls	r1, r1, #21
 8001320:	430a      	orrs	r2, r1
 8001322:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001324:	4b05      	ldr	r3, [pc, #20]	@ (800133c <HAL_MspInit+0x44>)
 8001326:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001328:	2380      	movs	r3, #128	@ 0x80
 800132a:	055b      	lsls	r3, r3, #21
 800132c:	4013      	ands	r3, r2
 800132e:	603b      	str	r3, [r7, #0]
 8001330:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001332:	46c0      	nop			@ (mov r8, r8)
 8001334:	46bd      	mov	sp, r7
 8001336:	b002      	add	sp, #8
 8001338:	bd80      	pop	{r7, pc}
 800133a:	46c0      	nop			@ (mov r8, r8)
 800133c:	40021000 	.word	0x40021000

08001340 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001340:	b590      	push	{r4, r7, lr}
 8001342:	b095      	sub	sp, #84	@ 0x54
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001348:	233c      	movs	r3, #60	@ 0x3c
 800134a:	18fb      	adds	r3, r7, r3
 800134c:	0018      	movs	r0, r3
 800134e:	2314      	movs	r3, #20
 8001350:	001a      	movs	r2, r3
 8001352:	2100      	movs	r1, #0
 8001354:	f004 f97c 	bl	8005650 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001358:	2414      	movs	r4, #20
 800135a:	193b      	adds	r3, r7, r4
 800135c:	0018      	movs	r0, r3
 800135e:	2328      	movs	r3, #40	@ 0x28
 8001360:	001a      	movs	r2, r3
 8001362:	2100      	movs	r1, #0
 8001364:	f004 f974 	bl	8005650 <memset>
  if(hi2c->Instance==I2C1)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a22      	ldr	r2, [pc, #136]	@ (80013f8 <HAL_I2C_MspInit+0xb8>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d13d      	bne.n	80013ee <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001372:	193b      	adds	r3, r7, r4
 8001374:	2220      	movs	r2, #32
 8001376:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001378:	193b      	adds	r3, r7, r4
 800137a:	2200      	movs	r2, #0
 800137c:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800137e:	193b      	adds	r3, r7, r4
 8001380:	0018      	movs	r0, r3
 8001382:	f001 fc33 	bl	8002bec <HAL_RCCEx_PeriphCLKConfig>
 8001386:	1e03      	subs	r3, r0, #0
 8001388:	d001      	beq.n	800138e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800138a:	f7ff ffaf 	bl	80012ec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800138e:	4b1b      	ldr	r3, [pc, #108]	@ (80013fc <HAL_I2C_MspInit+0xbc>)
 8001390:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001392:	4b1a      	ldr	r3, [pc, #104]	@ (80013fc <HAL_I2C_MspInit+0xbc>)
 8001394:	2102      	movs	r1, #2
 8001396:	430a      	orrs	r2, r1
 8001398:	635a      	str	r2, [r3, #52]	@ 0x34
 800139a:	4b18      	ldr	r3, [pc, #96]	@ (80013fc <HAL_I2C_MspInit+0xbc>)
 800139c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800139e:	2202      	movs	r2, #2
 80013a0:	4013      	ands	r3, r2
 80013a2:	613b      	str	r3, [r7, #16]
 80013a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013a6:	213c      	movs	r1, #60	@ 0x3c
 80013a8:	187b      	adds	r3, r7, r1
 80013aa:	22c0      	movs	r2, #192	@ 0xc0
 80013ac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013ae:	187b      	adds	r3, r7, r1
 80013b0:	2212      	movs	r2, #18
 80013b2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	187b      	adds	r3, r7, r1
 80013b6:	2200      	movs	r2, #0
 80013b8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ba:	187b      	adds	r3, r7, r1
 80013bc:	2200      	movs	r2, #0
 80013be:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80013c0:	187b      	adds	r3, r7, r1
 80013c2:	2206      	movs	r2, #6
 80013c4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c6:	187b      	adds	r3, r7, r1
 80013c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001400 <HAL_I2C_MspInit+0xc0>)
 80013ca:	0019      	movs	r1, r3
 80013cc:	0010      	movs	r0, r2
 80013ce:	f000 fb3b 	bl	8001a48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013d2:	4b0a      	ldr	r3, [pc, #40]	@ (80013fc <HAL_I2C_MspInit+0xbc>)
 80013d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80013d6:	4b09      	ldr	r3, [pc, #36]	@ (80013fc <HAL_I2C_MspInit+0xbc>)
 80013d8:	2180      	movs	r1, #128	@ 0x80
 80013da:	0389      	lsls	r1, r1, #14
 80013dc:	430a      	orrs	r2, r1
 80013de:	63da      	str	r2, [r3, #60]	@ 0x3c
 80013e0:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <HAL_I2C_MspInit+0xbc>)
 80013e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80013e4:	2380      	movs	r3, #128	@ 0x80
 80013e6:	039b      	lsls	r3, r3, #14
 80013e8:	4013      	ands	r3, r2
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80013ee:	46c0      	nop			@ (mov r8, r8)
 80013f0:	46bd      	mov	sp, r7
 80013f2:	b015      	add	sp, #84	@ 0x54
 80013f4:	bd90      	pop	{r4, r7, pc}
 80013f6:	46c0      	nop			@ (mov r8, r8)
 80013f8:	40005400 	.word	0x40005400
 80013fc:	40021000 	.word	0x40021000
 8001400:	50000400 	.word	0x50000400

08001404 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001404:	b590      	push	{r4, r7, lr}
 8001406:	b095      	sub	sp, #84	@ 0x54
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140c:	233c      	movs	r3, #60	@ 0x3c
 800140e:	18fb      	adds	r3, r7, r3
 8001410:	0018      	movs	r0, r3
 8001412:	2314      	movs	r3, #20
 8001414:	001a      	movs	r2, r3
 8001416:	2100      	movs	r1, #0
 8001418:	f004 f91a 	bl	8005650 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800141c:	2414      	movs	r4, #20
 800141e:	193b      	adds	r3, r7, r4
 8001420:	0018      	movs	r0, r3
 8001422:	2328      	movs	r3, #40	@ 0x28
 8001424:	001a      	movs	r2, r3
 8001426:	2100      	movs	r1, #0
 8001428:	f004 f912 	bl	8005650 <memset>
  if(hi2s->Instance==SPI1)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a34      	ldr	r2, [pc, #208]	@ (8001504 <HAL_I2S_MspInit+0x100>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d161      	bne.n	80014fa <HAL_I2S_MspInit+0xf6>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 8001436:	193b      	adds	r3, r7, r4
 8001438:	2280      	movs	r2, #128	@ 0x80
 800143a:	0112      	lsls	r2, r2, #4
 800143c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 800143e:	193b      	adds	r3, r7, r4
 8001440:	2200      	movs	r2, #0
 8001442:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001444:	193b      	adds	r3, r7, r4
 8001446:	0018      	movs	r0, r3
 8001448:	f001 fbd0 	bl	8002bec <HAL_RCCEx_PeriphCLKConfig>
 800144c:	1e03      	subs	r3, r0, #0
 800144e:	d001      	beq.n	8001454 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001450:	f7ff ff4c 	bl	80012ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001454:	4b2c      	ldr	r3, [pc, #176]	@ (8001508 <HAL_I2S_MspInit+0x104>)
 8001456:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001458:	4b2b      	ldr	r3, [pc, #172]	@ (8001508 <HAL_I2S_MspInit+0x104>)
 800145a:	2180      	movs	r1, #128	@ 0x80
 800145c:	0149      	lsls	r1, r1, #5
 800145e:	430a      	orrs	r2, r1
 8001460:	641a      	str	r2, [r3, #64]	@ 0x40
 8001462:	4b29      	ldr	r3, [pc, #164]	@ (8001508 <HAL_I2S_MspInit+0x104>)
 8001464:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001466:	2380      	movs	r3, #128	@ 0x80
 8001468:	015b      	lsls	r3, r3, #5
 800146a:	4013      	ands	r3, r2
 800146c:	613b      	str	r3, [r7, #16]
 800146e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001470:	4b25      	ldr	r3, [pc, #148]	@ (8001508 <HAL_I2S_MspInit+0x104>)
 8001472:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001474:	4b24      	ldr	r3, [pc, #144]	@ (8001508 <HAL_I2S_MspInit+0x104>)
 8001476:	2101      	movs	r1, #1
 8001478:	430a      	orrs	r2, r1
 800147a:	635a      	str	r2, [r3, #52]	@ 0x34
 800147c:	4b22      	ldr	r3, [pc, #136]	@ (8001508 <HAL_I2S_MspInit+0x104>)
 800147e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001480:	2201      	movs	r2, #1
 8001482:	4013      	ands	r3, r2
 8001484:	60fb      	str	r3, [r7, #12]
 8001486:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001488:	4b1f      	ldr	r3, [pc, #124]	@ (8001508 <HAL_I2S_MspInit+0x104>)
 800148a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800148c:	4b1e      	ldr	r3, [pc, #120]	@ (8001508 <HAL_I2S_MspInit+0x104>)
 800148e:	2102      	movs	r1, #2
 8001490:	430a      	orrs	r2, r1
 8001492:	635a      	str	r2, [r3, #52]	@ 0x34
 8001494:	4b1c      	ldr	r3, [pc, #112]	@ (8001508 <HAL_I2S_MspInit+0x104>)
 8001496:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001498:	2202      	movs	r2, #2
 800149a:	4013      	ands	r3, r2
 800149c:	60bb      	str	r3, [r7, #8]
 800149e:	68bb      	ldr	r3, [r7, #8]
    /**I2S1 GPIO Configuration
    PA1     ------> I2S1_CK
    PA2     ------> I2S1_SD
    PB0     ------> I2S1_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80014a0:	243c      	movs	r4, #60	@ 0x3c
 80014a2:	193b      	adds	r3, r7, r4
 80014a4:	2206      	movs	r2, #6
 80014a6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a8:	193b      	adds	r3, r7, r4
 80014aa:	2202      	movs	r2, #2
 80014ac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	193b      	adds	r3, r7, r4
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b4:	193b      	adds	r3, r7, r4
 80014b6:	2200      	movs	r2, #0
 80014b8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80014ba:	193b      	adds	r3, r7, r4
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c0:	193a      	adds	r2, r7, r4
 80014c2:	23a0      	movs	r3, #160	@ 0xa0
 80014c4:	05db      	lsls	r3, r3, #23
 80014c6:	0011      	movs	r1, r2
 80014c8:	0018      	movs	r0, r3
 80014ca:	f000 fabd 	bl	8001a48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014ce:	0021      	movs	r1, r4
 80014d0:	187b      	adds	r3, r7, r1
 80014d2:	2201      	movs	r2, #1
 80014d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d6:	187b      	adds	r3, r7, r1
 80014d8:	2202      	movs	r2, #2
 80014da:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	187b      	adds	r3, r7, r1
 80014de:	2200      	movs	r2, #0
 80014e0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e2:	187b      	adds	r3, r7, r1
 80014e4:	2200      	movs	r2, #0
 80014e6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80014e8:	187b      	adds	r3, r7, r1
 80014ea:	2200      	movs	r2, #0
 80014ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ee:	187b      	adds	r3, r7, r1
 80014f0:	4a06      	ldr	r2, [pc, #24]	@ (800150c <HAL_I2S_MspInit+0x108>)
 80014f2:	0019      	movs	r1, r3
 80014f4:	0010      	movs	r0, r2
 80014f6:	f000 faa7 	bl	8001a48 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80014fa:	46c0      	nop			@ (mov r8, r8)
 80014fc:	46bd      	mov	sp, r7
 80014fe:	b015      	add	sp, #84	@ 0x54
 8001500:	bd90      	pop	{r4, r7, pc}
 8001502:	46c0      	nop			@ (mov r8, r8)
 8001504:	40013000 	.word	0x40013000
 8001508:	40021000 	.word	0x40021000
 800150c:	50000400 	.word	0x50000400

08001510 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001510:	b590      	push	{r4, r7, lr}
 8001512:	b08f      	sub	sp, #60	@ 0x3c
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001518:	2410      	movs	r4, #16
 800151a:	193b      	adds	r3, r7, r4
 800151c:	0018      	movs	r0, r3
 800151e:	2328      	movs	r3, #40	@ 0x28
 8001520:	001a      	movs	r2, r3
 8001522:	2100      	movs	r1, #0
 8001524:	f004 f894 	bl	8005650 <memset>
  if(hrtc->Instance==RTC)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a15      	ldr	r2, [pc, #84]	@ (8001584 <HAL_RTC_MspInit+0x74>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d124      	bne.n	800157c <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001532:	193b      	adds	r3, r7, r4
 8001534:	2280      	movs	r2, #128	@ 0x80
 8001536:	0292      	lsls	r2, r2, #10
 8001538:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800153a:	193b      	adds	r3, r7, r4
 800153c:	2280      	movs	r2, #128	@ 0x80
 800153e:	0052      	lsls	r2, r2, #1
 8001540:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001542:	193b      	adds	r3, r7, r4
 8001544:	0018      	movs	r0, r3
 8001546:	f001 fb51 	bl	8002bec <HAL_RCCEx_PeriphCLKConfig>
 800154a:	1e03      	subs	r3, r0, #0
 800154c:	d001      	beq.n	8001552 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800154e:	f7ff fecd 	bl	80012ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001552:	4b0d      	ldr	r3, [pc, #52]	@ (8001588 <HAL_RTC_MspInit+0x78>)
 8001554:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001556:	4b0c      	ldr	r3, [pc, #48]	@ (8001588 <HAL_RTC_MspInit+0x78>)
 8001558:	2180      	movs	r1, #128	@ 0x80
 800155a:	0209      	lsls	r1, r1, #8
 800155c:	430a      	orrs	r2, r1
 800155e:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001560:	4b09      	ldr	r3, [pc, #36]	@ (8001588 <HAL_RTC_MspInit+0x78>)
 8001562:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001564:	4b08      	ldr	r3, [pc, #32]	@ (8001588 <HAL_RTC_MspInit+0x78>)
 8001566:	2180      	movs	r1, #128	@ 0x80
 8001568:	00c9      	lsls	r1, r1, #3
 800156a:	430a      	orrs	r2, r1
 800156c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800156e:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <HAL_RTC_MspInit+0x78>)
 8001570:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001572:	2380      	movs	r3, #128	@ 0x80
 8001574:	00db      	lsls	r3, r3, #3
 8001576:	4013      	ands	r3, r2
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800157c:	46c0      	nop			@ (mov r8, r8)
 800157e:	46bd      	mov	sp, r7
 8001580:	b00f      	add	sp, #60	@ 0x3c
 8001582:	bd90      	pop	{r4, r7, pc}
 8001584:	40002800 	.word	0x40002800
 8001588:	40021000 	.word	0x40021000

0800158c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800158c:	b590      	push	{r4, r7, lr}
 800158e:	b08b      	sub	sp, #44	@ 0x2c
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001594:	2414      	movs	r4, #20
 8001596:	193b      	adds	r3, r7, r4
 8001598:	0018      	movs	r0, r3
 800159a:	2314      	movs	r3, #20
 800159c:	001a      	movs	r2, r3
 800159e:	2100      	movs	r1, #0
 80015a0:	f004 f856 	bl	8005650 <memset>
  if(hspi->Instance==SPI2)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a26      	ldr	r2, [pc, #152]	@ (8001644 <HAL_SPI_MspInit+0xb8>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d146      	bne.n	800163c <HAL_SPI_MspInit+0xb0>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015ae:	4b26      	ldr	r3, [pc, #152]	@ (8001648 <HAL_SPI_MspInit+0xbc>)
 80015b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015b2:	4b25      	ldr	r3, [pc, #148]	@ (8001648 <HAL_SPI_MspInit+0xbc>)
 80015b4:	2180      	movs	r1, #128	@ 0x80
 80015b6:	01c9      	lsls	r1, r1, #7
 80015b8:	430a      	orrs	r2, r1
 80015ba:	63da      	str	r2, [r3, #60]	@ 0x3c
 80015bc:	4b22      	ldr	r3, [pc, #136]	@ (8001648 <HAL_SPI_MspInit+0xbc>)
 80015be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015c0:	2380      	movs	r3, #128	@ 0x80
 80015c2:	01db      	lsls	r3, r3, #7
 80015c4:	4013      	ands	r3, r2
 80015c6:	613b      	str	r3, [r7, #16]
 80015c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001648 <HAL_SPI_MspInit+0xbc>)
 80015cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001648 <HAL_SPI_MspInit+0xbc>)
 80015d0:	2101      	movs	r1, #1
 80015d2:	430a      	orrs	r2, r1
 80015d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80015d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001648 <HAL_SPI_MspInit+0xbc>)
 80015d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015da:	2201      	movs	r2, #1
 80015dc:	4013      	ands	r3, r2
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PA0     ------> SPI2_SCK
    PA3     ------> SPI2_MISO
    PA4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80015e2:	193b      	adds	r3, r7, r4
 80015e4:	2209      	movs	r2, #9
 80015e6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e8:	193b      	adds	r3, r7, r4
 80015ea:	2202      	movs	r2, #2
 80015ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	193b      	adds	r3, r7, r4
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f4:	193b      	adds	r3, r7, r4
 80015f6:	2200      	movs	r2, #0
 80015f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80015fa:	193b      	adds	r3, r7, r4
 80015fc:	2200      	movs	r2, #0
 80015fe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001600:	193a      	adds	r2, r7, r4
 8001602:	23a0      	movs	r3, #160	@ 0xa0
 8001604:	05db      	lsls	r3, r3, #23
 8001606:	0011      	movs	r1, r2
 8001608:	0018      	movs	r0, r3
 800160a:	f000 fa1d 	bl	8001a48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800160e:	0021      	movs	r1, r4
 8001610:	187b      	adds	r3, r7, r1
 8001612:	2210      	movs	r2, #16
 8001614:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001616:	187b      	adds	r3, r7, r1
 8001618:	2202      	movs	r2, #2
 800161a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	187b      	adds	r3, r7, r1
 800161e:	2200      	movs	r2, #0
 8001620:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001622:	187b      	adds	r3, r7, r1
 8001624:	2200      	movs	r2, #0
 8001626:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8001628:	187b      	adds	r3, r7, r1
 800162a:	2201      	movs	r2, #1
 800162c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162e:	187a      	adds	r2, r7, r1
 8001630:	23a0      	movs	r3, #160	@ 0xa0
 8001632:	05db      	lsls	r3, r3, #23
 8001634:	0011      	movs	r1, r2
 8001636:	0018      	movs	r0, r3
 8001638:	f000 fa06 	bl	8001a48 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800163c:	46c0      	nop			@ (mov r8, r8)
 800163e:	46bd      	mov	sp, r7
 8001640:	b00b      	add	sp, #44	@ 0x2c
 8001642:	bd90      	pop	{r4, r7, pc}
 8001644:	40003800 	.word	0x40003800
 8001648:	40021000 	.word	0x40021000

0800164c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	2380      	movs	r3, #128	@ 0x80
 800165a:	05db      	lsls	r3, r3, #23
 800165c:	429a      	cmp	r2, r3
 800165e:	d10b      	bne.n	8001678 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001660:	4b07      	ldr	r3, [pc, #28]	@ (8001680 <HAL_TIM_PWM_MspInit+0x34>)
 8001662:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001664:	4b06      	ldr	r3, [pc, #24]	@ (8001680 <HAL_TIM_PWM_MspInit+0x34>)
 8001666:	2101      	movs	r1, #1
 8001668:	430a      	orrs	r2, r1
 800166a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800166c:	4b04      	ldr	r3, [pc, #16]	@ (8001680 <HAL_TIM_PWM_MspInit+0x34>)
 800166e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001670:	2201      	movs	r2, #1
 8001672:	4013      	ands	r3, r2
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001678:	46c0      	nop			@ (mov r8, r8)
 800167a:	46bd      	mov	sp, r7
 800167c:	b004      	add	sp, #16
 800167e:	bd80      	pop	{r7, pc}
 8001680:	40021000 	.word	0x40021000

08001684 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001684:	b590      	push	{r4, r7, lr}
 8001686:	b089      	sub	sp, #36	@ 0x24
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	240c      	movs	r4, #12
 800168e:	193b      	adds	r3, r7, r4
 8001690:	0018      	movs	r0, r3
 8001692:	2314      	movs	r3, #20
 8001694:	001a      	movs	r2, r3
 8001696:	2100      	movs	r1, #0
 8001698:	f003 ffda 	bl	8005650 <memset>
  if(htim->Instance==TIM2)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	2380      	movs	r3, #128	@ 0x80
 80016a2:	05db      	lsls	r3, r3, #23
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d121      	bne.n	80016ec <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a8:	4b12      	ldr	r3, [pc, #72]	@ (80016f4 <HAL_TIM_MspPostInit+0x70>)
 80016aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016ac:	4b11      	ldr	r3, [pc, #68]	@ (80016f4 <HAL_TIM_MspPostInit+0x70>)
 80016ae:	2104      	movs	r1, #4
 80016b0:	430a      	orrs	r2, r1
 80016b2:	635a      	str	r2, [r3, #52]	@ 0x34
 80016b4:	4b0f      	ldr	r3, [pc, #60]	@ (80016f4 <HAL_TIM_MspPostInit+0x70>)
 80016b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016b8:	2204      	movs	r2, #4
 80016ba:	4013      	ands	r3, r2
 80016bc:	60bb      	str	r3, [r7, #8]
 80016be:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = PWM_SHIFT_nOE_Pin;
 80016c0:	0021      	movs	r1, r4
 80016c2:	187b      	adds	r3, r7, r1
 80016c4:	2240      	movs	r2, #64	@ 0x40
 80016c6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c8:	187b      	adds	r3, r7, r1
 80016ca:	2202      	movs	r2, #2
 80016cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ce:	187b      	adds	r3, r7, r1
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d4:	187b      	adds	r3, r7, r1
 80016d6:	2200      	movs	r2, #0
 80016d8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80016da:	187b      	adds	r3, r7, r1
 80016dc:	2202      	movs	r2, #2
 80016de:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PWM_SHIFT_nOE_GPIO_Port, &GPIO_InitStruct);
 80016e0:	187b      	adds	r3, r7, r1
 80016e2:	4a05      	ldr	r2, [pc, #20]	@ (80016f8 <HAL_TIM_MspPostInit+0x74>)
 80016e4:	0019      	movs	r1, r3
 80016e6:	0010      	movs	r0, r2
 80016e8:	f000 f9ae 	bl	8001a48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80016ec:	46c0      	nop			@ (mov r8, r8)
 80016ee:	46bd      	mov	sp, r7
 80016f0:	b009      	add	sp, #36	@ 0x24
 80016f2:	bd90      	pop	{r4, r7, pc}
 80016f4:	40021000 	.word	0x40021000
 80016f8:	50000800 	.word	0x50000800

080016fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001700:	46c0      	nop			@ (mov r8, r8)
 8001702:	e7fd      	b.n	8001700 <NMI_Handler+0x4>

08001704 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001708:	46c0      	nop			@ (mov r8, r8)
 800170a:	e7fd      	b.n	8001708 <HardFault_Handler+0x4>

0800170c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001710:	46c0      	nop			@ (mov r8, r8)
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800171a:	46c0      	nop			@ (mov r8, r8)
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}

08001720 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001724:	f000 f89c 	bl	8001860 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001728:	46c0      	nop			@ (mov r8, r8)
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001732:	46c0      	nop			@ (mov r8, r8)
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}

08001738 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001738:	480d      	ldr	r0, [pc, #52]	@ (8001770 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800173a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800173c:	f7ff fff7 	bl	800172e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001740:	480c      	ldr	r0, [pc, #48]	@ (8001774 <LoopForever+0x6>)
  ldr r1, =_edata
 8001742:	490d      	ldr	r1, [pc, #52]	@ (8001778 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001744:	4a0d      	ldr	r2, [pc, #52]	@ (800177c <LoopForever+0xe>)
  movs r3, #0
 8001746:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001748:	e002      	b.n	8001750 <LoopCopyDataInit>

0800174a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800174a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800174c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800174e:	3304      	adds	r3, #4

08001750 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001750:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001752:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001754:	d3f9      	bcc.n	800174a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001756:	4a0a      	ldr	r2, [pc, #40]	@ (8001780 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001758:	4c0a      	ldr	r4, [pc, #40]	@ (8001784 <LoopForever+0x16>)
  movs r3, #0
 800175a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800175c:	e001      	b.n	8001762 <LoopFillZerobss>

0800175e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800175e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001760:	3204      	adds	r2, #4

08001762 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001762:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001764:	d3fb      	bcc.n	800175e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001766:	f003 ff7b 	bl	8005660 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800176a:	f7ff fa6f 	bl	8000c4c <main>

0800176e <LoopForever>:

LoopForever:
  b LoopForever
 800176e:	e7fe      	b.n	800176e <LoopForever>
  ldr   r0, =_estack
 8001770:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001774:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001778:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800177c:	08005788 	.word	0x08005788
  ldr r2, =_sbss
 8001780:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001784:	200001c0 	.word	0x200001c0

08001788 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001788:	e7fe      	b.n	8001788 <ADC1_IRQHandler>
	...

0800178c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001792:	1dfb      	adds	r3, r7, #7
 8001794:	2200      	movs	r2, #0
 8001796:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001798:	4b0b      	ldr	r3, [pc, #44]	@ (80017c8 <HAL_Init+0x3c>)
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	4b0a      	ldr	r3, [pc, #40]	@ (80017c8 <HAL_Init+0x3c>)
 800179e:	2180      	movs	r1, #128	@ 0x80
 80017a0:	0049      	lsls	r1, r1, #1
 80017a2:	430a      	orrs	r2, r1
 80017a4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017a6:	2003      	movs	r0, #3
 80017a8:	f000 f810 	bl	80017cc <HAL_InitTick>
 80017ac:	1e03      	subs	r3, r0, #0
 80017ae:	d003      	beq.n	80017b8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80017b0:	1dfb      	adds	r3, r7, #7
 80017b2:	2201      	movs	r2, #1
 80017b4:	701a      	strb	r2, [r3, #0]
 80017b6:	e001      	b.n	80017bc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80017b8:	f7ff fd9e 	bl	80012f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017bc:	1dfb      	adds	r3, r7, #7
 80017be:	781b      	ldrb	r3, [r3, #0]
}
 80017c0:	0018      	movs	r0, r3
 80017c2:	46bd      	mov	sp, r7
 80017c4:	b002      	add	sp, #8
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40022000 	.word	0x40022000

080017cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017cc:	b590      	push	{r4, r7, lr}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017d4:	230f      	movs	r3, #15
 80017d6:	18fb      	adds	r3, r7, r3
 80017d8:	2200      	movs	r2, #0
 80017da:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80017dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001854 <HAL_InitTick+0x88>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d02b      	beq.n	800183c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80017e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001858 <HAL_InitTick+0x8c>)
 80017e6:	681c      	ldr	r4, [r3, #0]
 80017e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001854 <HAL_InitTick+0x88>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	0019      	movs	r1, r3
 80017ee:	23fa      	movs	r3, #250	@ 0xfa
 80017f0:	0098      	lsls	r0, r3, #2
 80017f2:	f7fe fc87 	bl	8000104 <__udivsi3>
 80017f6:	0003      	movs	r3, r0
 80017f8:	0019      	movs	r1, r3
 80017fa:	0020      	movs	r0, r4
 80017fc:	f7fe fc82 	bl	8000104 <__udivsi3>
 8001800:	0003      	movs	r3, r0
 8001802:	0018      	movs	r0, r3
 8001804:	f000 f913 	bl	8001a2e <HAL_SYSTICK_Config>
 8001808:	1e03      	subs	r3, r0, #0
 800180a:	d112      	bne.n	8001832 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2b03      	cmp	r3, #3
 8001810:	d80a      	bhi.n	8001828 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001812:	6879      	ldr	r1, [r7, #4]
 8001814:	2301      	movs	r3, #1
 8001816:	425b      	negs	r3, r3
 8001818:	2200      	movs	r2, #0
 800181a:	0018      	movs	r0, r3
 800181c:	f000 f8f2 	bl	8001a04 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001820:	4b0e      	ldr	r3, [pc, #56]	@ (800185c <HAL_InitTick+0x90>)
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	e00d      	b.n	8001844 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001828:	230f      	movs	r3, #15
 800182a:	18fb      	adds	r3, r7, r3
 800182c:	2201      	movs	r2, #1
 800182e:	701a      	strb	r2, [r3, #0]
 8001830:	e008      	b.n	8001844 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001832:	230f      	movs	r3, #15
 8001834:	18fb      	adds	r3, r7, r3
 8001836:	2201      	movs	r2, #1
 8001838:	701a      	strb	r2, [r3, #0]
 800183a:	e003      	b.n	8001844 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800183c:	230f      	movs	r3, #15
 800183e:	18fb      	adds	r3, r7, r3
 8001840:	2201      	movs	r2, #1
 8001842:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001844:	230f      	movs	r3, #15
 8001846:	18fb      	adds	r3, r7, r3
 8001848:	781b      	ldrb	r3, [r3, #0]
}
 800184a:	0018      	movs	r0, r3
 800184c:	46bd      	mov	sp, r7
 800184e:	b005      	add	sp, #20
 8001850:	bd90      	pop	{r4, r7, pc}
 8001852:	46c0      	nop			@ (mov r8, r8)
 8001854:	20000008 	.word	0x20000008
 8001858:	20000000 	.word	0x20000000
 800185c:	20000004 	.word	0x20000004

08001860 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001864:	4b05      	ldr	r3, [pc, #20]	@ (800187c <HAL_IncTick+0x1c>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	001a      	movs	r2, r3
 800186a:	4b05      	ldr	r3, [pc, #20]	@ (8001880 <HAL_IncTick+0x20>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	18d2      	adds	r2, r2, r3
 8001870:	4b03      	ldr	r3, [pc, #12]	@ (8001880 <HAL_IncTick+0x20>)
 8001872:	601a      	str	r2, [r3, #0]
}
 8001874:	46c0      	nop			@ (mov r8, r8)
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	46c0      	nop			@ (mov r8, r8)
 800187c:	20000008 	.word	0x20000008
 8001880:	200001bc 	.word	0x200001bc

08001884 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  return uwTick;
 8001888:	4b02      	ldr	r3, [pc, #8]	@ (8001894 <HAL_GetTick+0x10>)
 800188a:	681b      	ldr	r3, [r3, #0]
}
 800188c:	0018      	movs	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	46c0      	nop			@ (mov r8, r8)
 8001894:	200001bc 	.word	0x200001bc

08001898 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018a0:	f7ff fff0 	bl	8001884 <HAL_GetTick>
 80018a4:	0003      	movs	r3, r0
 80018a6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	3301      	adds	r3, #1
 80018b0:	d005      	beq.n	80018be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018b2:	4b0a      	ldr	r3, [pc, #40]	@ (80018dc <HAL_Delay+0x44>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	001a      	movs	r2, r3
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	189b      	adds	r3, r3, r2
 80018bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018be:	46c0      	nop			@ (mov r8, r8)
 80018c0:	f7ff ffe0 	bl	8001884 <HAL_GetTick>
 80018c4:	0002      	movs	r2, r0
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d8f7      	bhi.n	80018c0 <HAL_Delay+0x28>
  {
  }
}
 80018d0:	46c0      	nop			@ (mov r8, r8)
 80018d2:	46c0      	nop			@ (mov r8, r8)
 80018d4:	46bd      	mov	sp, r7
 80018d6:	b004      	add	sp, #16
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	46c0      	nop			@ (mov r8, r8)
 80018dc:	20000008 	.word	0x20000008

080018e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018e0:	b590      	push	{r4, r7, lr}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	0002      	movs	r2, r0
 80018e8:	6039      	str	r1, [r7, #0]
 80018ea:	1dfb      	adds	r3, r7, #7
 80018ec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80018ee:	1dfb      	adds	r3, r7, #7
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80018f4:	d828      	bhi.n	8001948 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018f6:	4a2f      	ldr	r2, [pc, #188]	@ (80019b4 <__NVIC_SetPriority+0xd4>)
 80018f8:	1dfb      	adds	r3, r7, #7
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	b25b      	sxtb	r3, r3
 80018fe:	089b      	lsrs	r3, r3, #2
 8001900:	33c0      	adds	r3, #192	@ 0xc0
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	589b      	ldr	r3, [r3, r2]
 8001906:	1dfa      	adds	r2, r7, #7
 8001908:	7812      	ldrb	r2, [r2, #0]
 800190a:	0011      	movs	r1, r2
 800190c:	2203      	movs	r2, #3
 800190e:	400a      	ands	r2, r1
 8001910:	00d2      	lsls	r2, r2, #3
 8001912:	21ff      	movs	r1, #255	@ 0xff
 8001914:	4091      	lsls	r1, r2
 8001916:	000a      	movs	r2, r1
 8001918:	43d2      	mvns	r2, r2
 800191a:	401a      	ands	r2, r3
 800191c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	019b      	lsls	r3, r3, #6
 8001922:	22ff      	movs	r2, #255	@ 0xff
 8001924:	401a      	ands	r2, r3
 8001926:	1dfb      	adds	r3, r7, #7
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	0018      	movs	r0, r3
 800192c:	2303      	movs	r3, #3
 800192e:	4003      	ands	r3, r0
 8001930:	00db      	lsls	r3, r3, #3
 8001932:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001934:	481f      	ldr	r0, [pc, #124]	@ (80019b4 <__NVIC_SetPriority+0xd4>)
 8001936:	1dfb      	adds	r3, r7, #7
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	b25b      	sxtb	r3, r3
 800193c:	089b      	lsrs	r3, r3, #2
 800193e:	430a      	orrs	r2, r1
 8001940:	33c0      	adds	r3, #192	@ 0xc0
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001946:	e031      	b.n	80019ac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001948:	4a1b      	ldr	r2, [pc, #108]	@ (80019b8 <__NVIC_SetPriority+0xd8>)
 800194a:	1dfb      	adds	r3, r7, #7
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	0019      	movs	r1, r3
 8001950:	230f      	movs	r3, #15
 8001952:	400b      	ands	r3, r1
 8001954:	3b08      	subs	r3, #8
 8001956:	089b      	lsrs	r3, r3, #2
 8001958:	3306      	adds	r3, #6
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	18d3      	adds	r3, r2, r3
 800195e:	3304      	adds	r3, #4
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	1dfa      	adds	r2, r7, #7
 8001964:	7812      	ldrb	r2, [r2, #0]
 8001966:	0011      	movs	r1, r2
 8001968:	2203      	movs	r2, #3
 800196a:	400a      	ands	r2, r1
 800196c:	00d2      	lsls	r2, r2, #3
 800196e:	21ff      	movs	r1, #255	@ 0xff
 8001970:	4091      	lsls	r1, r2
 8001972:	000a      	movs	r2, r1
 8001974:	43d2      	mvns	r2, r2
 8001976:	401a      	ands	r2, r3
 8001978:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	019b      	lsls	r3, r3, #6
 800197e:	22ff      	movs	r2, #255	@ 0xff
 8001980:	401a      	ands	r2, r3
 8001982:	1dfb      	adds	r3, r7, #7
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	0018      	movs	r0, r3
 8001988:	2303      	movs	r3, #3
 800198a:	4003      	ands	r3, r0
 800198c:	00db      	lsls	r3, r3, #3
 800198e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001990:	4809      	ldr	r0, [pc, #36]	@ (80019b8 <__NVIC_SetPriority+0xd8>)
 8001992:	1dfb      	adds	r3, r7, #7
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	001c      	movs	r4, r3
 8001998:	230f      	movs	r3, #15
 800199a:	4023      	ands	r3, r4
 800199c:	3b08      	subs	r3, #8
 800199e:	089b      	lsrs	r3, r3, #2
 80019a0:	430a      	orrs	r2, r1
 80019a2:	3306      	adds	r3, #6
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	18c3      	adds	r3, r0, r3
 80019a8:	3304      	adds	r3, #4
 80019aa:	601a      	str	r2, [r3, #0]
}
 80019ac:	46c0      	nop			@ (mov r8, r8)
 80019ae:	46bd      	mov	sp, r7
 80019b0:	b003      	add	sp, #12
 80019b2:	bd90      	pop	{r4, r7, pc}
 80019b4:	e000e100 	.word	0xe000e100
 80019b8:	e000ed00 	.word	0xe000ed00

080019bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	1e5a      	subs	r2, r3, #1
 80019c8:	2380      	movs	r3, #128	@ 0x80
 80019ca:	045b      	lsls	r3, r3, #17
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d301      	bcc.n	80019d4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019d0:	2301      	movs	r3, #1
 80019d2:	e010      	b.n	80019f6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001a00 <SysTick_Config+0x44>)
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	3a01      	subs	r2, #1
 80019da:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019dc:	2301      	movs	r3, #1
 80019de:	425b      	negs	r3, r3
 80019e0:	2103      	movs	r1, #3
 80019e2:	0018      	movs	r0, r3
 80019e4:	f7ff ff7c 	bl	80018e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019e8:	4b05      	ldr	r3, [pc, #20]	@ (8001a00 <SysTick_Config+0x44>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ee:	4b04      	ldr	r3, [pc, #16]	@ (8001a00 <SysTick_Config+0x44>)
 80019f0:	2207      	movs	r2, #7
 80019f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019f4:	2300      	movs	r3, #0
}
 80019f6:	0018      	movs	r0, r3
 80019f8:	46bd      	mov	sp, r7
 80019fa:	b002      	add	sp, #8
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	46c0      	nop			@ (mov r8, r8)
 8001a00:	e000e010 	.word	0xe000e010

08001a04 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	60b9      	str	r1, [r7, #8]
 8001a0c:	607a      	str	r2, [r7, #4]
 8001a0e:	210f      	movs	r1, #15
 8001a10:	187b      	adds	r3, r7, r1
 8001a12:	1c02      	adds	r2, r0, #0
 8001a14:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001a16:	68ba      	ldr	r2, [r7, #8]
 8001a18:	187b      	adds	r3, r7, r1
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	b25b      	sxtb	r3, r3
 8001a1e:	0011      	movs	r1, r2
 8001a20:	0018      	movs	r0, r3
 8001a22:	f7ff ff5d 	bl	80018e0 <__NVIC_SetPriority>
}
 8001a26:	46c0      	nop			@ (mov r8, r8)
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	b004      	add	sp, #16
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b082      	sub	sp, #8
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	0018      	movs	r0, r3
 8001a3a:	f7ff ffbf 	bl	80019bc <SysTick_Config>
 8001a3e:	0003      	movs	r3, r0
}
 8001a40:	0018      	movs	r0, r3
 8001a42:	46bd      	mov	sp, r7
 8001a44:	b002      	add	sp, #8
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a56:	e147      	b.n	8001ce8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	697a      	ldr	r2, [r7, #20]
 8001a60:	4091      	lsls	r1, r2
 8001a62:	000a      	movs	r2, r1
 8001a64:	4013      	ands	r3, r2
 8001a66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d100      	bne.n	8001a70 <HAL_GPIO_Init+0x28>
 8001a6e:	e138      	b.n	8001ce2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	2203      	movs	r2, #3
 8001a76:	4013      	ands	r3, r2
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d005      	beq.n	8001a88 <HAL_GPIO_Init+0x40>
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	2203      	movs	r2, #3
 8001a82:	4013      	ands	r3, r2
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d130      	bne.n	8001aea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	2203      	movs	r2, #3
 8001a94:	409a      	lsls	r2, r3
 8001a96:	0013      	movs	r3, r2
 8001a98:	43da      	mvns	r2, r3
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	68da      	ldr	r2, [r3, #12]
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	409a      	lsls	r2, r3
 8001aaa:	0013      	movs	r3, r2
 8001aac:	693a      	ldr	r2, [r7, #16]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001abe:	2201      	movs	r2, #1
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	409a      	lsls	r2, r3
 8001ac4:	0013      	movs	r3, r2
 8001ac6:	43da      	mvns	r2, r3
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	4013      	ands	r3, r2
 8001acc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	091b      	lsrs	r3, r3, #4
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	401a      	ands	r2, r3
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	409a      	lsls	r2, r3
 8001adc:	0013      	movs	r3, r2
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	2203      	movs	r2, #3
 8001af0:	4013      	ands	r3, r2
 8001af2:	2b03      	cmp	r3, #3
 8001af4:	d017      	beq.n	8001b26 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	68db      	ldr	r3, [r3, #12]
 8001afa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	005b      	lsls	r3, r3, #1
 8001b00:	2203      	movs	r2, #3
 8001b02:	409a      	lsls	r2, r3
 8001b04:	0013      	movs	r3, r2
 8001b06:	43da      	mvns	r2, r3
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	689a      	ldr	r2, [r3, #8]
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	409a      	lsls	r2, r3
 8001b18:	0013      	movs	r3, r2
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	2203      	movs	r2, #3
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d123      	bne.n	8001b7a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	08da      	lsrs	r2, r3, #3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	3208      	adds	r2, #8
 8001b3a:	0092      	lsls	r2, r2, #2
 8001b3c:	58d3      	ldr	r3, [r2, r3]
 8001b3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	2207      	movs	r2, #7
 8001b44:	4013      	ands	r3, r2
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	220f      	movs	r2, #15
 8001b4a:	409a      	lsls	r2, r3
 8001b4c:	0013      	movs	r3, r2
 8001b4e:	43da      	mvns	r2, r3
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	4013      	ands	r3, r2
 8001b54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	691a      	ldr	r2, [r3, #16]
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	2107      	movs	r1, #7
 8001b5e:	400b      	ands	r3, r1
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	409a      	lsls	r2, r3
 8001b64:	0013      	movs	r3, r2
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	08da      	lsrs	r2, r3, #3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	3208      	adds	r2, #8
 8001b74:	0092      	lsls	r2, r2, #2
 8001b76:	6939      	ldr	r1, [r7, #16]
 8001b78:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	2203      	movs	r2, #3
 8001b86:	409a      	lsls	r2, r3
 8001b88:	0013      	movs	r3, r2
 8001b8a:	43da      	mvns	r2, r3
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	2203      	movs	r2, #3
 8001b98:	401a      	ands	r2, r3
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	409a      	lsls	r2, r3
 8001ba0:	0013      	movs	r3, r2
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685a      	ldr	r2, [r3, #4]
 8001bb2:	23c0      	movs	r3, #192	@ 0xc0
 8001bb4:	029b      	lsls	r3, r3, #10
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	d100      	bne.n	8001bbc <HAL_GPIO_Init+0x174>
 8001bba:	e092      	b.n	8001ce2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001bbc:	4a50      	ldr	r2, [pc, #320]	@ (8001d00 <HAL_GPIO_Init+0x2b8>)
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	089b      	lsrs	r3, r3, #2
 8001bc2:	3318      	adds	r3, #24
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	589b      	ldr	r3, [r3, r2]
 8001bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	2203      	movs	r2, #3
 8001bce:	4013      	ands	r3, r2
 8001bd0:	00db      	lsls	r3, r3, #3
 8001bd2:	220f      	movs	r2, #15
 8001bd4:	409a      	lsls	r2, r3
 8001bd6:	0013      	movs	r3, r2
 8001bd8:	43da      	mvns	r2, r3
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	23a0      	movs	r3, #160	@ 0xa0
 8001be4:	05db      	lsls	r3, r3, #23
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d013      	beq.n	8001c12 <HAL_GPIO_Init+0x1ca>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a45      	ldr	r2, [pc, #276]	@ (8001d04 <HAL_GPIO_Init+0x2bc>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d00d      	beq.n	8001c0e <HAL_GPIO_Init+0x1c6>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4a44      	ldr	r2, [pc, #272]	@ (8001d08 <HAL_GPIO_Init+0x2c0>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d007      	beq.n	8001c0a <HAL_GPIO_Init+0x1c2>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a43      	ldr	r2, [pc, #268]	@ (8001d0c <HAL_GPIO_Init+0x2c4>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d101      	bne.n	8001c06 <HAL_GPIO_Init+0x1be>
 8001c02:	2303      	movs	r3, #3
 8001c04:	e006      	b.n	8001c14 <HAL_GPIO_Init+0x1cc>
 8001c06:	2305      	movs	r3, #5
 8001c08:	e004      	b.n	8001c14 <HAL_GPIO_Init+0x1cc>
 8001c0a:	2302      	movs	r3, #2
 8001c0c:	e002      	b.n	8001c14 <HAL_GPIO_Init+0x1cc>
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e000      	b.n	8001c14 <HAL_GPIO_Init+0x1cc>
 8001c12:	2300      	movs	r3, #0
 8001c14:	697a      	ldr	r2, [r7, #20]
 8001c16:	2103      	movs	r1, #3
 8001c18:	400a      	ands	r2, r1
 8001c1a:	00d2      	lsls	r2, r2, #3
 8001c1c:	4093      	lsls	r3, r2
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001c24:	4936      	ldr	r1, [pc, #216]	@ (8001d00 <HAL_GPIO_Init+0x2b8>)
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	089b      	lsrs	r3, r3, #2
 8001c2a:	3318      	adds	r3, #24
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c32:	4b33      	ldr	r3, [pc, #204]	@ (8001d00 <HAL_GPIO_Init+0x2b8>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	43da      	mvns	r2, r3
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	685a      	ldr	r2, [r3, #4]
 8001c46:	2380      	movs	r3, #128	@ 0x80
 8001c48:	035b      	lsls	r3, r3, #13
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	d003      	beq.n	8001c56 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c56:	4b2a      	ldr	r3, [pc, #168]	@ (8001d00 <HAL_GPIO_Init+0x2b8>)
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001c5c:	4b28      	ldr	r3, [pc, #160]	@ (8001d00 <HAL_GPIO_Init+0x2b8>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	43da      	mvns	r2, r3
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685a      	ldr	r2, [r3, #4]
 8001c70:	2380      	movs	r3, #128	@ 0x80
 8001c72:	039b      	lsls	r3, r3, #14
 8001c74:	4013      	ands	r3, r2
 8001c76:	d003      	beq.n	8001c80 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001c78:	693a      	ldr	r2, [r7, #16]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c80:	4b1f      	ldr	r3, [pc, #124]	@ (8001d00 <HAL_GPIO_Init+0x2b8>)
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001c86:	4a1e      	ldr	r2, [pc, #120]	@ (8001d00 <HAL_GPIO_Init+0x2b8>)
 8001c88:	2384      	movs	r3, #132	@ 0x84
 8001c8a:	58d3      	ldr	r3, [r2, r3]
 8001c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	43da      	mvns	r2, r3
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	4013      	ands	r3, r2
 8001c96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	2380      	movs	r3, #128	@ 0x80
 8001c9e:	029b      	lsls	r3, r3, #10
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	d003      	beq.n	8001cac <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001ca4:	693a      	ldr	r2, [r7, #16]
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001cac:	4914      	ldr	r1, [pc, #80]	@ (8001d00 <HAL_GPIO_Init+0x2b8>)
 8001cae:	2284      	movs	r2, #132	@ 0x84
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001cb4:	4a12      	ldr	r2, [pc, #72]	@ (8001d00 <HAL_GPIO_Init+0x2b8>)
 8001cb6:	2380      	movs	r3, #128	@ 0x80
 8001cb8:	58d3      	ldr	r3, [r2, r3]
 8001cba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	43da      	mvns	r2, r3
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685a      	ldr	r2, [r3, #4]
 8001cca:	2380      	movs	r3, #128	@ 0x80
 8001ccc:	025b      	lsls	r3, r3, #9
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d003      	beq.n	8001cda <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001cda:	4909      	ldr	r1, [pc, #36]	@ (8001d00 <HAL_GPIO_Init+0x2b8>)
 8001cdc:	2280      	movs	r2, #128	@ 0x80
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	40da      	lsrs	r2, r3
 8001cf0:	1e13      	subs	r3, r2, #0
 8001cf2:	d000      	beq.n	8001cf6 <HAL_GPIO_Init+0x2ae>
 8001cf4:	e6b0      	b.n	8001a58 <HAL_GPIO_Init+0x10>
  }
}
 8001cf6:	46c0      	nop			@ (mov r8, r8)
 8001cf8:	46c0      	nop			@ (mov r8, r8)
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	b006      	add	sp, #24
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40021800 	.word	0x40021800
 8001d04:	50000400 	.word	0x50000400
 8001d08:	50000800 	.word	0x50000800
 8001d0c:	50000c00 	.word	0x50000c00

08001d10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	0008      	movs	r0, r1
 8001d1a:	0011      	movs	r1, r2
 8001d1c:	1cbb      	adds	r3, r7, #2
 8001d1e:	1c02      	adds	r2, r0, #0
 8001d20:	801a      	strh	r2, [r3, #0]
 8001d22:	1c7b      	adds	r3, r7, #1
 8001d24:	1c0a      	adds	r2, r1, #0
 8001d26:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d28:	1c7b      	adds	r3, r7, #1
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d004      	beq.n	8001d3a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d30:	1cbb      	adds	r3, r7, #2
 8001d32:	881a      	ldrh	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d38:	e003      	b.n	8001d42 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d3a:	1cbb      	adds	r3, r7, #2
 8001d3c:	881a      	ldrh	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001d42:	46c0      	nop			@ (mov r8, r8)
 8001d44:	46bd      	mov	sp, r7
 8001d46:	b002      	add	sp, #8
 8001d48:	bd80      	pop	{r7, pc}
	...

08001d4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e08f      	b.n	8001e7e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2241      	movs	r2, #65	@ 0x41
 8001d62:	5c9b      	ldrb	r3, [r3, r2]
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d107      	bne.n	8001d7a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2240      	movs	r2, #64	@ 0x40
 8001d6e:	2100      	movs	r1, #0
 8001d70:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	0018      	movs	r0, r3
 8001d76:	f7ff fae3 	bl	8001340 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2241      	movs	r2, #65	@ 0x41
 8001d7e:	2124      	movs	r1, #36	@ 0x24
 8001d80:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2101      	movs	r1, #1
 8001d8e:	438a      	bics	r2, r1
 8001d90:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685a      	ldr	r2, [r3, #4]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	493b      	ldr	r1, [pc, #236]	@ (8001e88 <HAL_I2C_Init+0x13c>)
 8001d9c:	400a      	ands	r2, r1
 8001d9e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	689a      	ldr	r2, [r3, #8]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4938      	ldr	r1, [pc, #224]	@ (8001e8c <HAL_I2C_Init+0x140>)
 8001dac:	400a      	ands	r2, r1
 8001dae:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d108      	bne.n	8001dca <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2180      	movs	r1, #128	@ 0x80
 8001dc2:	0209      	lsls	r1, r1, #8
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	e007      	b.n	8001dda <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	689a      	ldr	r2, [r3, #8]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	2184      	movs	r1, #132	@ 0x84
 8001dd4:	0209      	lsls	r1, r1, #8
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d109      	bne.n	8001df6 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	685a      	ldr	r2, [r3, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2180      	movs	r1, #128	@ 0x80
 8001dee:	0109      	lsls	r1, r1, #4
 8001df0:	430a      	orrs	r2, r1
 8001df2:	605a      	str	r2, [r3, #4]
 8001df4:	e007      	b.n	8001e06 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	685a      	ldr	r2, [r3, #4]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4923      	ldr	r1, [pc, #140]	@ (8001e90 <HAL_I2C_Init+0x144>)
 8001e02:	400a      	ands	r2, r1
 8001e04:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	685a      	ldr	r2, [r3, #4]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4920      	ldr	r1, [pc, #128]	@ (8001e94 <HAL_I2C_Init+0x148>)
 8001e12:	430a      	orrs	r2, r1
 8001e14:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	68da      	ldr	r2, [r3, #12]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	491a      	ldr	r1, [pc, #104]	@ (8001e8c <HAL_I2C_Init+0x140>)
 8001e22:	400a      	ands	r2, r1
 8001e24:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	691a      	ldr	r2, [r3, #16]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	431a      	orrs	r2, r3
 8001e30:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	69d9      	ldr	r1, [r3, #28]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a1a      	ldr	r2, [r3, #32]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	430a      	orrs	r2, r1
 8001e4e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2241      	movs	r2, #65	@ 0x41
 8001e6a:	2120      	movs	r1, #32
 8001e6c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2242      	movs	r2, #66	@ 0x42
 8001e78:	2100      	movs	r1, #0
 8001e7a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	0018      	movs	r0, r3
 8001e80:	46bd      	mov	sp, r7
 8001e82:	b002      	add	sp, #8
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	46c0      	nop			@ (mov r8, r8)
 8001e88:	f0ffffff 	.word	0xf0ffffff
 8001e8c:	ffff7fff 	.word	0xffff7fff
 8001e90:	fffff7ff 	.word	0xfffff7ff
 8001e94:	02008000 	.word	0x02008000

08001e98 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2241      	movs	r2, #65	@ 0x41
 8001ea6:	5c9b      	ldrb	r3, [r3, r2]
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b20      	cmp	r3, #32
 8001eac:	d138      	bne.n	8001f20 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2240      	movs	r2, #64	@ 0x40
 8001eb2:	5c9b      	ldrb	r3, [r3, r2]
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d101      	bne.n	8001ebc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001eb8:	2302      	movs	r3, #2
 8001eba:	e032      	b.n	8001f22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2240      	movs	r2, #64	@ 0x40
 8001ec0:	2101      	movs	r1, #1
 8001ec2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2241      	movs	r2, #65	@ 0x41
 8001ec8:	2124      	movs	r1, #36	@ 0x24
 8001eca:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	438a      	bics	r2, r1
 8001eda:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4911      	ldr	r1, [pc, #68]	@ (8001f2c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001ee8:	400a      	ands	r2, r1
 8001eea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	6819      	ldr	r1, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	683a      	ldr	r2, [r7, #0]
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	2101      	movs	r1, #1
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2241      	movs	r2, #65	@ 0x41
 8001f10:	2120      	movs	r1, #32
 8001f12:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2240      	movs	r2, #64	@ 0x40
 8001f18:	2100      	movs	r1, #0
 8001f1a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	e000      	b.n	8001f22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001f20:	2302      	movs	r3, #2
  }
}
 8001f22:	0018      	movs	r0, r3
 8001f24:	46bd      	mov	sp, r7
 8001f26:	b002      	add	sp, #8
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	46c0      	nop			@ (mov r8, r8)
 8001f2c:	ffffefff 	.word	0xffffefff

08001f30 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2241      	movs	r2, #65	@ 0x41
 8001f3e:	5c9b      	ldrb	r3, [r3, r2]
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2b20      	cmp	r3, #32
 8001f44:	d139      	bne.n	8001fba <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2240      	movs	r2, #64	@ 0x40
 8001f4a:	5c9b      	ldrb	r3, [r3, r2]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d101      	bne.n	8001f54 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001f50:	2302      	movs	r3, #2
 8001f52:	e033      	b.n	8001fbc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2240      	movs	r2, #64	@ 0x40
 8001f58:	2101      	movs	r1, #1
 8001f5a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2241      	movs	r2, #65	@ 0x41
 8001f60:	2124      	movs	r1, #36	@ 0x24
 8001f62:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2101      	movs	r1, #1
 8001f70:	438a      	bics	r2, r1
 8001f72:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4a11      	ldr	r2, [pc, #68]	@ (8001fc4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001f80:	4013      	ands	r3, r2
 8001f82:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	021b      	lsls	r3, r3, #8
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	68fa      	ldr	r2, [r7, #12]
 8001f94:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2241      	movs	r2, #65	@ 0x41
 8001faa:	2120      	movs	r1, #32
 8001fac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2240      	movs	r2, #64	@ 0x40
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	e000      	b.n	8001fbc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001fba:	2302      	movs	r3, #2
  }
}
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	b004      	add	sp, #16
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	fffff0ff 	.word	0xfffff0ff

08001fc8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b088      	sub	sp, #32
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d101      	bne.n	8001fda <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e0e5      	b.n	80021a6 <HAL_I2S_Init+0x1de>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2235      	movs	r2, #53	@ 0x35
 8001fde:	5c9b      	ldrb	r3, [r3, r2]
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d107      	bne.n	8001ff6 <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2234      	movs	r2, #52	@ 0x34
 8001fea:	2100      	movs	r1, #0
 8001fec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	0018      	movs	r0, r3
 8001ff2:	f7ff fa07 	bl	8001404 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2235      	movs	r2, #53	@ 0x35
 8001ffa:	2102      	movs	r1, #2
 8001ffc:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	69da      	ldr	r2, [r3, #28]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4969      	ldr	r1, [pc, #420]	@ (80021b0 <HAL_I2S_Init+0x1e8>)
 800200a:	400a      	ands	r2, r1
 800200c:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2202      	movs	r2, #2
 8002014:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	695b      	ldr	r3, [r3, #20]
 800201a:	2b02      	cmp	r3, #2
 800201c:	d100      	bne.n	8002020 <HAL_I2S_Init+0x58>
 800201e:	e076      	b.n	800210e <HAL_I2S_Init+0x146>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d102      	bne.n	800202e <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002028:	2310      	movs	r3, #16
 800202a:	617b      	str	r3, [r7, #20]
 800202c:	e001      	b.n	8002032 <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800202e:	2320      	movs	r3, #32
 8002030:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	2b20      	cmp	r3, #32
 8002038:	d802      	bhi.n	8002040 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	617b      	str	r3, [r7, #20]
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
    }
#else
    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
 8002040:	2380      	movs	r3, #128	@ 0x80
 8002042:	011b      	lsls	r3, r3, #4
 8002044:	0018      	movs	r0, r3
 8002046:	f000 ff4b 	bl	8002ee0 <HAL_RCCEx_GetPeriphCLKFreq>
 800204a:	0003      	movs	r3, r0
 800204c:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PERIPHCLK_I2S2 */
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	691a      	ldr	r2, [r3, #16]
 8002052:	2380      	movs	r3, #128	@ 0x80
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	429a      	cmp	r2, r3
 8002058:	d131      	bne.n	80020be <HAL_I2S_Init+0xf6>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d016      	beq.n	8002090 <HAL_I2S_Init+0xc8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	0019      	movs	r1, r3
 8002068:	68f8      	ldr	r0, [r7, #12]
 800206a:	f7fe f84b 	bl	8000104 <__udivsi3>
 800206e:	0003      	movs	r3, r0
 8002070:	001a      	movs	r2, r3
 8002072:	0013      	movs	r3, r2
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	189b      	adds	r3, r3, r2
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	001a      	movs	r2, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	695b      	ldr	r3, [r3, #20]
 8002080:	0019      	movs	r1, r3
 8002082:	0010      	movs	r0, r2
 8002084:	f7fe f83e 	bl	8000104 <__udivsi3>
 8002088:	0003      	movs	r3, r0
 800208a:	3305      	adds	r3, #5
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	e02a      	b.n	80020e6 <HAL_I2S_Init+0x11e>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	00db      	lsls	r3, r3, #3
 8002094:	0019      	movs	r1, r3
 8002096:	68f8      	ldr	r0, [r7, #12]
 8002098:	f7fe f834 	bl	8000104 <__udivsi3>
 800209c:	0003      	movs	r3, r0
 800209e:	001a      	movs	r2, r3
 80020a0:	0013      	movs	r3, r2
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	189b      	adds	r3, r3, r2
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	001a      	movs	r2, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	0019      	movs	r1, r3
 80020b0:	0010      	movs	r0, r2
 80020b2:	f7fe f827 	bl	8000104 <__udivsi3>
 80020b6:	0003      	movs	r3, r0
 80020b8:	3305      	adds	r3, #5
 80020ba:	613b      	str	r3, [r7, #16]
 80020bc:	e013      	b.n	80020e6 <HAL_I2S_Init+0x11e>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80020be:	6979      	ldr	r1, [r7, #20]
 80020c0:	68f8      	ldr	r0, [r7, #12]
 80020c2:	f7fe f81f 	bl	8000104 <__udivsi3>
 80020c6:	0003      	movs	r3, r0
 80020c8:	001a      	movs	r2, r3
 80020ca:	0013      	movs	r3, r2
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	189b      	adds	r3, r3, r2
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	001a      	movs	r2, r3
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	695b      	ldr	r3, [r3, #20]
 80020d8:	0019      	movs	r1, r3
 80020da:	0010      	movs	r0, r2
 80020dc:	f7fe f812 	bl	8000104 <__udivsi3>
 80020e0:	0003      	movs	r3, r0
 80020e2:	3305      	adds	r3, #5
 80020e4:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	210a      	movs	r1, #10
 80020ea:	0018      	movs	r0, r3
 80020ec:	f7fe f80a 	bl	8000104 <__udivsi3>
 80020f0:	0003      	movs	r3, r0
 80020f2:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	2201      	movs	r2, #1
 80020f8:	4013      	ands	r3, r2
 80020fa:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80020fc:	693a      	ldr	r2, [r7, #16]
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	085b      	lsrs	r3, r3, #1
 8002104:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	021b      	lsls	r3, r3, #8
 800210a:	61bb      	str	r3, [r7, #24]
 800210c:	e003      	b.n	8002116 <HAL_I2S_Init+0x14e>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800210e:	2302      	movs	r3, #2
 8002110:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002112:	2300      	movs	r3, #0
 8002114:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d902      	bls.n	8002122 <HAL_I2S_Init+0x15a>
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	2bff      	cmp	r3, #255	@ 0xff
 8002120:	d907      	bls.n	8002132 <HAL_I2S_Init+0x16a>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002126:	2210      	movs	r2, #16
 8002128:	431a      	orrs	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	639a      	str	r2, [r3, #56]	@ 0x38
    return  HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e039      	b.n	80021a6 <HAL_I2S_Init+0x1de>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	691a      	ldr	r2, [r3, #16]
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	431a      	orrs	r2, r3
 800213a:	0011      	movs	r1, r2
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	69fa      	ldr	r2, [r7, #28]
 8002142:	430a      	orrs	r2, r1
 8002144:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	69db      	ldr	r3, [r3, #28]
 800214c:	4a18      	ldr	r2, [pc, #96]	@ (80021b0 <HAL_I2S_Init+0x1e8>)
 800214e:	401a      	ands	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6859      	ldr	r1, [r3, #4]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	4319      	orrs	r1, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	4319      	orrs	r1, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	430b      	orrs	r3, r1
 8002166:	431a      	orrs	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2180      	movs	r1, #128	@ 0x80
 800216e:	0109      	lsls	r1, r1, #4
 8002170:	430a      	orrs	r2, r1
 8002172:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	2b30      	cmp	r3, #48	@ 0x30
 800217a:	d003      	beq.n	8002184 <HAL_I2S_Init+0x1bc>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	2bb0      	cmp	r3, #176	@ 0xb0
 8002182:	d108      	bne.n	8002196 <HAL_I2S_Init+0x1ce>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	69da      	ldr	r2, [r3, #28]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2180      	movs	r1, #128	@ 0x80
 8002190:	0149      	lsls	r1, r1, #5
 8002192:	430a      	orrs	r2, r1
 8002194:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2235      	movs	r2, #53	@ 0x35
 80021a0:	2101      	movs	r1, #1
 80021a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	0018      	movs	r0, r3
 80021a8:	46bd      	mov	sp, r7
 80021aa:	b008      	add	sp, #32
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	46c0      	nop			@ (mov r8, r8)
 80021b0:	fffff040 	.word	0xfffff040

080021b4 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021b8:	4b04      	ldr	r3, [pc, #16]	@ (80021cc <HAL_PWR_EnableBkUpAccess+0x18>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	4b03      	ldr	r3, [pc, #12]	@ (80021cc <HAL_PWR_EnableBkUpAccess+0x18>)
 80021be:	2180      	movs	r1, #128	@ 0x80
 80021c0:	0049      	lsls	r1, r1, #1
 80021c2:	430a      	orrs	r2, r1
 80021c4:	601a      	str	r2, [r3, #0]
}
 80021c6:	46c0      	nop			@ (mov r8, r8)
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40007000 	.word	0x40007000

080021d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80021d8:	4b19      	ldr	r3, [pc, #100]	@ (8002240 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a19      	ldr	r2, [pc, #100]	@ (8002244 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80021de:	4013      	ands	r3, r2
 80021e0:	0019      	movs	r1, r3
 80021e2:	4b17      	ldr	r3, [pc, #92]	@ (8002240 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	2380      	movs	r3, #128	@ 0x80
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d11f      	bne.n	8002234 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80021f4:	4b14      	ldr	r3, [pc, #80]	@ (8002248 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	0013      	movs	r3, r2
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	189b      	adds	r3, r3, r2
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	4912      	ldr	r1, [pc, #72]	@ (800224c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002202:	0018      	movs	r0, r3
 8002204:	f7fd ff7e 	bl	8000104 <__udivsi3>
 8002208:	0003      	movs	r3, r0
 800220a:	3301      	adds	r3, #1
 800220c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800220e:	e008      	b.n	8002222 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d003      	beq.n	800221e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	3b01      	subs	r3, #1
 800221a:	60fb      	str	r3, [r7, #12]
 800221c:	e001      	b.n	8002222 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e009      	b.n	8002236 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002222:	4b07      	ldr	r3, [pc, #28]	@ (8002240 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002224:	695a      	ldr	r2, [r3, #20]
 8002226:	2380      	movs	r3, #128	@ 0x80
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	401a      	ands	r2, r3
 800222c:	2380      	movs	r3, #128	@ 0x80
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	429a      	cmp	r2, r3
 8002232:	d0ed      	beq.n	8002210 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002234:	2300      	movs	r3, #0
}
 8002236:	0018      	movs	r0, r3
 8002238:	46bd      	mov	sp, r7
 800223a:	b004      	add	sp, #16
 800223c:	bd80      	pop	{r7, pc}
 800223e:	46c0      	nop			@ (mov r8, r8)
 8002240:	40007000 	.word	0x40007000
 8002244:	fffff9ff 	.word	0xfffff9ff
 8002248:	20000000 	.word	0x20000000
 800224c:	000f4240 	.word	0x000f4240

08002250 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002254:	4b03      	ldr	r3, [pc, #12]	@ (8002264 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	23e0      	movs	r3, #224	@ 0xe0
 800225a:	01db      	lsls	r3, r3, #7
 800225c:	4013      	ands	r3, r2
}
 800225e:	0018      	movs	r0, r3
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40021000 	.word	0x40021000

08002268 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b088      	sub	sp, #32
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d101      	bne.n	800227a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e2fe      	b.n	8002878 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2201      	movs	r2, #1
 8002280:	4013      	ands	r3, r2
 8002282:	d100      	bne.n	8002286 <HAL_RCC_OscConfig+0x1e>
 8002284:	e07c      	b.n	8002380 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002286:	4bc3      	ldr	r3, [pc, #780]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	2238      	movs	r2, #56	@ 0x38
 800228c:	4013      	ands	r3, r2
 800228e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002290:	4bc0      	ldr	r3, [pc, #768]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	2203      	movs	r2, #3
 8002296:	4013      	ands	r3, r2
 8002298:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	2b10      	cmp	r3, #16
 800229e:	d102      	bne.n	80022a6 <HAL_RCC_OscConfig+0x3e>
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	2b03      	cmp	r3, #3
 80022a4:	d002      	beq.n	80022ac <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	2b08      	cmp	r3, #8
 80022aa:	d10b      	bne.n	80022c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ac:	4bb9      	ldr	r3, [pc, #740]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	2380      	movs	r3, #128	@ 0x80
 80022b2:	029b      	lsls	r3, r3, #10
 80022b4:	4013      	ands	r3, r2
 80022b6:	d062      	beq.n	800237e <HAL_RCC_OscConfig+0x116>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d15e      	bne.n	800237e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e2d9      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	2380      	movs	r3, #128	@ 0x80
 80022ca:	025b      	lsls	r3, r3, #9
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d107      	bne.n	80022e0 <HAL_RCC_OscConfig+0x78>
 80022d0:	4bb0      	ldr	r3, [pc, #704]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	4baf      	ldr	r3, [pc, #700]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80022d6:	2180      	movs	r1, #128	@ 0x80
 80022d8:	0249      	lsls	r1, r1, #9
 80022da:	430a      	orrs	r2, r1
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	e020      	b.n	8002322 <HAL_RCC_OscConfig+0xba>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685a      	ldr	r2, [r3, #4]
 80022e4:	23a0      	movs	r3, #160	@ 0xa0
 80022e6:	02db      	lsls	r3, r3, #11
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d10e      	bne.n	800230a <HAL_RCC_OscConfig+0xa2>
 80022ec:	4ba9      	ldr	r3, [pc, #676]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	4ba8      	ldr	r3, [pc, #672]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80022f2:	2180      	movs	r1, #128	@ 0x80
 80022f4:	02c9      	lsls	r1, r1, #11
 80022f6:	430a      	orrs	r2, r1
 80022f8:	601a      	str	r2, [r3, #0]
 80022fa:	4ba6      	ldr	r3, [pc, #664]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	4ba5      	ldr	r3, [pc, #660]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002300:	2180      	movs	r1, #128	@ 0x80
 8002302:	0249      	lsls	r1, r1, #9
 8002304:	430a      	orrs	r2, r1
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	e00b      	b.n	8002322 <HAL_RCC_OscConfig+0xba>
 800230a:	4ba2      	ldr	r3, [pc, #648]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	4ba1      	ldr	r3, [pc, #644]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002310:	49a1      	ldr	r1, [pc, #644]	@ (8002598 <HAL_RCC_OscConfig+0x330>)
 8002312:	400a      	ands	r2, r1
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	4b9f      	ldr	r3, [pc, #636]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	4b9e      	ldr	r3, [pc, #632]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 800231c:	499f      	ldr	r1, [pc, #636]	@ (800259c <HAL_RCC_OscConfig+0x334>)
 800231e:	400a      	ands	r2, r1
 8002320:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d014      	beq.n	8002354 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800232a:	f7ff faab 	bl	8001884 <HAL_GetTick>
 800232e:	0003      	movs	r3, r0
 8002330:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002332:	e008      	b.n	8002346 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002334:	f7ff faa6 	bl	8001884 <HAL_GetTick>
 8002338:	0002      	movs	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b64      	cmp	r3, #100	@ 0x64
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e298      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002346:	4b93      	ldr	r3, [pc, #588]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	2380      	movs	r3, #128	@ 0x80
 800234c:	029b      	lsls	r3, r3, #10
 800234e:	4013      	ands	r3, r2
 8002350:	d0f0      	beq.n	8002334 <HAL_RCC_OscConfig+0xcc>
 8002352:	e015      	b.n	8002380 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002354:	f7ff fa96 	bl	8001884 <HAL_GetTick>
 8002358:	0003      	movs	r3, r0
 800235a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800235c:	e008      	b.n	8002370 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800235e:	f7ff fa91 	bl	8001884 <HAL_GetTick>
 8002362:	0002      	movs	r2, r0
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	2b64      	cmp	r3, #100	@ 0x64
 800236a:	d901      	bls.n	8002370 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e283      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002370:	4b88      	ldr	r3, [pc, #544]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	2380      	movs	r3, #128	@ 0x80
 8002376:	029b      	lsls	r3, r3, #10
 8002378:	4013      	ands	r3, r2
 800237a:	d1f0      	bne.n	800235e <HAL_RCC_OscConfig+0xf6>
 800237c:	e000      	b.n	8002380 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800237e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2202      	movs	r2, #2
 8002386:	4013      	ands	r3, r2
 8002388:	d100      	bne.n	800238c <HAL_RCC_OscConfig+0x124>
 800238a:	e099      	b.n	80024c0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800238c:	4b81      	ldr	r3, [pc, #516]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	2238      	movs	r2, #56	@ 0x38
 8002392:	4013      	ands	r3, r2
 8002394:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002396:	4b7f      	ldr	r3, [pc, #508]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	2203      	movs	r2, #3
 800239c:	4013      	ands	r3, r2
 800239e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	2b10      	cmp	r3, #16
 80023a4:	d102      	bne.n	80023ac <HAL_RCC_OscConfig+0x144>
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d002      	beq.n	80023b2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d135      	bne.n	800241e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023b2:	4b78      	ldr	r3, [pc, #480]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	2380      	movs	r3, #128	@ 0x80
 80023b8:	00db      	lsls	r3, r3, #3
 80023ba:	4013      	ands	r3, r2
 80023bc:	d005      	beq.n	80023ca <HAL_RCC_OscConfig+0x162>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e256      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ca:	4b72      	ldr	r3, [pc, #456]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	4a74      	ldr	r2, [pc, #464]	@ (80025a0 <HAL_RCC_OscConfig+0x338>)
 80023d0:	4013      	ands	r3, r2
 80023d2:	0019      	movs	r1, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	695b      	ldr	r3, [r3, #20]
 80023d8:	021a      	lsls	r2, r3, #8
 80023da:	4b6e      	ldr	r3, [pc, #440]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80023dc:	430a      	orrs	r2, r1
 80023de:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d112      	bne.n	800240c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80023e6:	4b6b      	ldr	r3, [pc, #428]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a6e      	ldr	r2, [pc, #440]	@ (80025a4 <HAL_RCC_OscConfig+0x33c>)
 80023ec:	4013      	ands	r3, r2
 80023ee:	0019      	movs	r1, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	691a      	ldr	r2, [r3, #16]
 80023f4:	4b67      	ldr	r3, [pc, #412]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80023f6:	430a      	orrs	r2, r1
 80023f8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80023fa:	4b66      	ldr	r3, [pc, #408]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	0adb      	lsrs	r3, r3, #11
 8002400:	2207      	movs	r2, #7
 8002402:	4013      	ands	r3, r2
 8002404:	4a68      	ldr	r2, [pc, #416]	@ (80025a8 <HAL_RCC_OscConfig+0x340>)
 8002406:	40da      	lsrs	r2, r3
 8002408:	4b68      	ldr	r3, [pc, #416]	@ (80025ac <HAL_RCC_OscConfig+0x344>)
 800240a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800240c:	4b68      	ldr	r3, [pc, #416]	@ (80025b0 <HAL_RCC_OscConfig+0x348>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	0018      	movs	r0, r3
 8002412:	f7ff f9db 	bl	80017cc <HAL_InitTick>
 8002416:	1e03      	subs	r3, r0, #0
 8002418:	d051      	beq.n	80024be <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e22c      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d030      	beq.n	8002488 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002426:	4b5b      	ldr	r3, [pc, #364]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a5e      	ldr	r2, [pc, #376]	@ (80025a4 <HAL_RCC_OscConfig+0x33c>)
 800242c:	4013      	ands	r3, r2
 800242e:	0019      	movs	r1, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	691a      	ldr	r2, [r3, #16]
 8002434:	4b57      	ldr	r3, [pc, #348]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002436:	430a      	orrs	r2, r1
 8002438:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800243a:	4b56      	ldr	r3, [pc, #344]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	4b55      	ldr	r3, [pc, #340]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002440:	2180      	movs	r1, #128	@ 0x80
 8002442:	0049      	lsls	r1, r1, #1
 8002444:	430a      	orrs	r2, r1
 8002446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002448:	f7ff fa1c 	bl	8001884 <HAL_GetTick>
 800244c:	0003      	movs	r3, r0
 800244e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002450:	e008      	b.n	8002464 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002452:	f7ff fa17 	bl	8001884 <HAL_GetTick>
 8002456:	0002      	movs	r2, r0
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d901      	bls.n	8002464 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e209      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002464:	4b4b      	ldr	r3, [pc, #300]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	2380      	movs	r3, #128	@ 0x80
 800246a:	00db      	lsls	r3, r3, #3
 800246c:	4013      	ands	r3, r2
 800246e:	d0f0      	beq.n	8002452 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002470:	4b48      	ldr	r3, [pc, #288]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	4a4a      	ldr	r2, [pc, #296]	@ (80025a0 <HAL_RCC_OscConfig+0x338>)
 8002476:	4013      	ands	r3, r2
 8002478:	0019      	movs	r1, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	021a      	lsls	r2, r3, #8
 8002480:	4b44      	ldr	r3, [pc, #272]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002482:	430a      	orrs	r2, r1
 8002484:	605a      	str	r2, [r3, #4]
 8002486:	e01b      	b.n	80024c0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002488:	4b42      	ldr	r3, [pc, #264]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	4b41      	ldr	r3, [pc, #260]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 800248e:	4949      	ldr	r1, [pc, #292]	@ (80025b4 <HAL_RCC_OscConfig+0x34c>)
 8002490:	400a      	ands	r2, r1
 8002492:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002494:	f7ff f9f6 	bl	8001884 <HAL_GetTick>
 8002498:	0003      	movs	r3, r0
 800249a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800249c:	e008      	b.n	80024b0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800249e:	f7ff f9f1 	bl	8001884 <HAL_GetTick>
 80024a2:	0002      	movs	r2, r0
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d901      	bls.n	80024b0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80024ac:	2303      	movs	r3, #3
 80024ae:	e1e3      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024b0:	4b38      	ldr	r3, [pc, #224]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	2380      	movs	r3, #128	@ 0x80
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	4013      	ands	r3, r2
 80024ba:	d1f0      	bne.n	800249e <HAL_RCC_OscConfig+0x236>
 80024bc:	e000      	b.n	80024c0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024be:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2208      	movs	r2, #8
 80024c6:	4013      	ands	r3, r2
 80024c8:	d047      	beq.n	800255a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80024ca:	4b32      	ldr	r3, [pc, #200]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	2238      	movs	r2, #56	@ 0x38
 80024d0:	4013      	ands	r3, r2
 80024d2:	2b18      	cmp	r3, #24
 80024d4:	d10a      	bne.n	80024ec <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80024d6:	4b2f      	ldr	r3, [pc, #188]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80024d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024da:	2202      	movs	r2, #2
 80024dc:	4013      	ands	r3, r2
 80024de:	d03c      	beq.n	800255a <HAL_RCC_OscConfig+0x2f2>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d138      	bne.n	800255a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e1c5      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d019      	beq.n	8002528 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80024f4:	4b27      	ldr	r3, [pc, #156]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80024f6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80024f8:	4b26      	ldr	r3, [pc, #152]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 80024fa:	2101      	movs	r1, #1
 80024fc:	430a      	orrs	r2, r1
 80024fe:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002500:	f7ff f9c0 	bl	8001884 <HAL_GetTick>
 8002504:	0003      	movs	r3, r0
 8002506:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002508:	e008      	b.n	800251c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800250a:	f7ff f9bb 	bl	8001884 <HAL_GetTick>
 800250e:	0002      	movs	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b02      	cmp	r3, #2
 8002516:	d901      	bls.n	800251c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e1ad      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800251c:	4b1d      	ldr	r3, [pc, #116]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 800251e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002520:	2202      	movs	r2, #2
 8002522:	4013      	ands	r3, r2
 8002524:	d0f1      	beq.n	800250a <HAL_RCC_OscConfig+0x2a2>
 8002526:	e018      	b.n	800255a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002528:	4b1a      	ldr	r3, [pc, #104]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 800252a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800252c:	4b19      	ldr	r3, [pc, #100]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 800252e:	2101      	movs	r1, #1
 8002530:	438a      	bics	r2, r1
 8002532:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002534:	f7ff f9a6 	bl	8001884 <HAL_GetTick>
 8002538:	0003      	movs	r3, r0
 800253a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800253c:	e008      	b.n	8002550 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800253e:	f7ff f9a1 	bl	8001884 <HAL_GetTick>
 8002542:	0002      	movs	r2, r0
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	2b02      	cmp	r3, #2
 800254a:	d901      	bls.n	8002550 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e193      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002550:	4b10      	ldr	r3, [pc, #64]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002552:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002554:	2202      	movs	r2, #2
 8002556:	4013      	ands	r3, r2
 8002558:	d1f1      	bne.n	800253e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2204      	movs	r2, #4
 8002560:	4013      	ands	r3, r2
 8002562:	d100      	bne.n	8002566 <HAL_RCC_OscConfig+0x2fe>
 8002564:	e0c6      	b.n	80026f4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002566:	231f      	movs	r3, #31
 8002568:	18fb      	adds	r3, r7, r3
 800256a:	2200      	movs	r2, #0
 800256c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800256e:	4b09      	ldr	r3, [pc, #36]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	2238      	movs	r2, #56	@ 0x38
 8002574:	4013      	ands	r3, r2
 8002576:	2b20      	cmp	r3, #32
 8002578:	d11e      	bne.n	80025b8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800257a:	4b06      	ldr	r3, [pc, #24]	@ (8002594 <HAL_RCC_OscConfig+0x32c>)
 800257c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257e:	2202      	movs	r2, #2
 8002580:	4013      	ands	r3, r2
 8002582:	d100      	bne.n	8002586 <HAL_RCC_OscConfig+0x31e>
 8002584:	e0b6      	b.n	80026f4 <HAL_RCC_OscConfig+0x48c>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d000      	beq.n	8002590 <HAL_RCC_OscConfig+0x328>
 800258e:	e0b1      	b.n	80026f4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e171      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
 8002594:	40021000 	.word	0x40021000
 8002598:	fffeffff 	.word	0xfffeffff
 800259c:	fffbffff 	.word	0xfffbffff
 80025a0:	ffff80ff 	.word	0xffff80ff
 80025a4:	ffffc7ff 	.word	0xffffc7ff
 80025a8:	00f42400 	.word	0x00f42400
 80025ac:	20000000 	.word	0x20000000
 80025b0:	20000004 	.word	0x20000004
 80025b4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80025b8:	4bb1      	ldr	r3, [pc, #708]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 80025ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80025bc:	2380      	movs	r3, #128	@ 0x80
 80025be:	055b      	lsls	r3, r3, #21
 80025c0:	4013      	ands	r3, r2
 80025c2:	d101      	bne.n	80025c8 <HAL_RCC_OscConfig+0x360>
 80025c4:	2301      	movs	r3, #1
 80025c6:	e000      	b.n	80025ca <HAL_RCC_OscConfig+0x362>
 80025c8:	2300      	movs	r3, #0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d011      	beq.n	80025f2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80025ce:	4bac      	ldr	r3, [pc, #688]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 80025d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80025d2:	4bab      	ldr	r3, [pc, #684]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 80025d4:	2180      	movs	r1, #128	@ 0x80
 80025d6:	0549      	lsls	r1, r1, #21
 80025d8:	430a      	orrs	r2, r1
 80025da:	63da      	str	r2, [r3, #60]	@ 0x3c
 80025dc:	4ba8      	ldr	r3, [pc, #672]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 80025de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80025e0:	2380      	movs	r3, #128	@ 0x80
 80025e2:	055b      	lsls	r3, r3, #21
 80025e4:	4013      	ands	r3, r2
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80025ea:	231f      	movs	r3, #31
 80025ec:	18fb      	adds	r3, r7, r3
 80025ee:	2201      	movs	r2, #1
 80025f0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025f2:	4ba4      	ldr	r3, [pc, #656]	@ (8002884 <HAL_RCC_OscConfig+0x61c>)
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	2380      	movs	r3, #128	@ 0x80
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	4013      	ands	r3, r2
 80025fc:	d11a      	bne.n	8002634 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025fe:	4ba1      	ldr	r3, [pc, #644]	@ (8002884 <HAL_RCC_OscConfig+0x61c>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	4ba0      	ldr	r3, [pc, #640]	@ (8002884 <HAL_RCC_OscConfig+0x61c>)
 8002604:	2180      	movs	r1, #128	@ 0x80
 8002606:	0049      	lsls	r1, r1, #1
 8002608:	430a      	orrs	r2, r1
 800260a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800260c:	f7ff f93a 	bl	8001884 <HAL_GetTick>
 8002610:	0003      	movs	r3, r0
 8002612:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002616:	f7ff f935 	bl	8001884 <HAL_GetTick>
 800261a:	0002      	movs	r2, r0
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e127      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002628:	4b96      	ldr	r3, [pc, #600]	@ (8002884 <HAL_RCC_OscConfig+0x61c>)
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	2380      	movs	r3, #128	@ 0x80
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	4013      	ands	r3, r2
 8002632:	d0f0      	beq.n	8002616 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d106      	bne.n	800264a <HAL_RCC_OscConfig+0x3e2>
 800263c:	4b90      	ldr	r3, [pc, #576]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 800263e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002640:	4b8f      	ldr	r3, [pc, #572]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 8002642:	2101      	movs	r1, #1
 8002644:	430a      	orrs	r2, r1
 8002646:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002648:	e01c      	b.n	8002684 <HAL_RCC_OscConfig+0x41c>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	2b05      	cmp	r3, #5
 8002650:	d10c      	bne.n	800266c <HAL_RCC_OscConfig+0x404>
 8002652:	4b8b      	ldr	r3, [pc, #556]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 8002654:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002656:	4b8a      	ldr	r3, [pc, #552]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 8002658:	2104      	movs	r1, #4
 800265a:	430a      	orrs	r2, r1
 800265c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800265e:	4b88      	ldr	r3, [pc, #544]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 8002660:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002662:	4b87      	ldr	r3, [pc, #540]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 8002664:	2101      	movs	r1, #1
 8002666:	430a      	orrs	r2, r1
 8002668:	65da      	str	r2, [r3, #92]	@ 0x5c
 800266a:	e00b      	b.n	8002684 <HAL_RCC_OscConfig+0x41c>
 800266c:	4b84      	ldr	r3, [pc, #528]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 800266e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002670:	4b83      	ldr	r3, [pc, #524]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 8002672:	2101      	movs	r1, #1
 8002674:	438a      	bics	r2, r1
 8002676:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002678:	4b81      	ldr	r3, [pc, #516]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 800267a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800267c:	4b80      	ldr	r3, [pc, #512]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 800267e:	2104      	movs	r1, #4
 8002680:	438a      	bics	r2, r1
 8002682:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d014      	beq.n	80026b6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7ff f8fa 	bl	8001884 <HAL_GetTick>
 8002690:	0003      	movs	r3, r0
 8002692:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002694:	e009      	b.n	80026aa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002696:	f7ff f8f5 	bl	8001884 <HAL_GetTick>
 800269a:	0002      	movs	r2, r0
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	4a79      	ldr	r2, [pc, #484]	@ (8002888 <HAL_RCC_OscConfig+0x620>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e0e6      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026aa:	4b75      	ldr	r3, [pc, #468]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 80026ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ae:	2202      	movs	r2, #2
 80026b0:	4013      	ands	r3, r2
 80026b2:	d0f0      	beq.n	8002696 <HAL_RCC_OscConfig+0x42e>
 80026b4:	e013      	b.n	80026de <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b6:	f7ff f8e5 	bl	8001884 <HAL_GetTick>
 80026ba:	0003      	movs	r3, r0
 80026bc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026be:	e009      	b.n	80026d4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026c0:	f7ff f8e0 	bl	8001884 <HAL_GetTick>
 80026c4:	0002      	movs	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	4a6f      	ldr	r2, [pc, #444]	@ (8002888 <HAL_RCC_OscConfig+0x620>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d901      	bls.n	80026d4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e0d1      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026d4:	4b6a      	ldr	r3, [pc, #424]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 80026d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d8:	2202      	movs	r2, #2
 80026da:	4013      	ands	r3, r2
 80026dc:	d1f0      	bne.n	80026c0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80026de:	231f      	movs	r3, #31
 80026e0:	18fb      	adds	r3, r7, r3
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d105      	bne.n	80026f4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80026e8:	4b65      	ldr	r3, [pc, #404]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 80026ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026ec:	4b64      	ldr	r3, [pc, #400]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 80026ee:	4967      	ldr	r1, [pc, #412]	@ (800288c <HAL_RCC_OscConfig+0x624>)
 80026f0:	400a      	ands	r2, r1
 80026f2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	69db      	ldr	r3, [r3, #28]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d100      	bne.n	80026fe <HAL_RCC_OscConfig+0x496>
 80026fc:	e0bb      	b.n	8002876 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026fe:	4b60      	ldr	r3, [pc, #384]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	2238      	movs	r2, #56	@ 0x38
 8002704:	4013      	ands	r3, r2
 8002706:	2b10      	cmp	r3, #16
 8002708:	d100      	bne.n	800270c <HAL_RCC_OscConfig+0x4a4>
 800270a:	e07b      	b.n	8002804 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	69db      	ldr	r3, [r3, #28]
 8002710:	2b02      	cmp	r3, #2
 8002712:	d156      	bne.n	80027c2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002714:	4b5a      	ldr	r3, [pc, #360]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	4b59      	ldr	r3, [pc, #356]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 800271a:	495d      	ldr	r1, [pc, #372]	@ (8002890 <HAL_RCC_OscConfig+0x628>)
 800271c:	400a      	ands	r2, r1
 800271e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002720:	f7ff f8b0 	bl	8001884 <HAL_GetTick>
 8002724:	0003      	movs	r3, r0
 8002726:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002728:	e008      	b.n	800273c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800272a:	f7ff f8ab 	bl	8001884 <HAL_GetTick>
 800272e:	0002      	movs	r2, r0
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	2b02      	cmp	r3, #2
 8002736:	d901      	bls.n	800273c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	e09d      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800273c:	4b50      	ldr	r3, [pc, #320]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	2380      	movs	r3, #128	@ 0x80
 8002742:	049b      	lsls	r3, r3, #18
 8002744:	4013      	ands	r3, r2
 8002746:	d1f0      	bne.n	800272a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002748:	4b4d      	ldr	r3, [pc, #308]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	4a51      	ldr	r2, [pc, #324]	@ (8002894 <HAL_RCC_OscConfig+0x62c>)
 800274e:	4013      	ands	r3, r2
 8002750:	0019      	movs	r1, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a1a      	ldr	r2, [r3, #32]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275a:	431a      	orrs	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002760:	021b      	lsls	r3, r3, #8
 8002762:	431a      	orrs	r2, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002768:	431a      	orrs	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276e:	431a      	orrs	r2, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002774:	431a      	orrs	r2, r3
 8002776:	4b42      	ldr	r3, [pc, #264]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 8002778:	430a      	orrs	r2, r1
 800277a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800277c:	4b40      	ldr	r3, [pc, #256]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	4b3f      	ldr	r3, [pc, #252]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 8002782:	2180      	movs	r1, #128	@ 0x80
 8002784:	0449      	lsls	r1, r1, #17
 8002786:	430a      	orrs	r2, r1
 8002788:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800278a:	4b3d      	ldr	r3, [pc, #244]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 800278c:	68da      	ldr	r2, [r3, #12]
 800278e:	4b3c      	ldr	r3, [pc, #240]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 8002790:	2180      	movs	r1, #128	@ 0x80
 8002792:	0549      	lsls	r1, r1, #21
 8002794:	430a      	orrs	r2, r1
 8002796:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002798:	f7ff f874 	bl	8001884 <HAL_GetTick>
 800279c:	0003      	movs	r3, r0
 800279e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027a0:	e008      	b.n	80027b4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027a2:	f7ff f86f 	bl	8001884 <HAL_GetTick>
 80027a6:	0002      	movs	r2, r0
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d901      	bls.n	80027b4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e061      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027b4:	4b32      	ldr	r3, [pc, #200]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	2380      	movs	r3, #128	@ 0x80
 80027ba:	049b      	lsls	r3, r3, #18
 80027bc:	4013      	ands	r3, r2
 80027be:	d0f0      	beq.n	80027a2 <HAL_RCC_OscConfig+0x53a>
 80027c0:	e059      	b.n	8002876 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027c2:	4b2f      	ldr	r3, [pc, #188]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	4b2e      	ldr	r3, [pc, #184]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 80027c8:	4931      	ldr	r1, [pc, #196]	@ (8002890 <HAL_RCC_OscConfig+0x628>)
 80027ca:	400a      	ands	r2, r1
 80027cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ce:	f7ff f859 	bl	8001884 <HAL_GetTick>
 80027d2:	0003      	movs	r3, r0
 80027d4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027d8:	f7ff f854 	bl	8001884 <HAL_GetTick>
 80027dc:	0002      	movs	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e046      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027ea:	4b25      	ldr	r3, [pc, #148]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	2380      	movs	r3, #128	@ 0x80
 80027f0:	049b      	lsls	r3, r3, #18
 80027f2:	4013      	ands	r3, r2
 80027f4:	d1f0      	bne.n	80027d8 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80027f6:	4b22      	ldr	r3, [pc, #136]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 80027f8:	68da      	ldr	r2, [r3, #12]
 80027fa:	4b21      	ldr	r3, [pc, #132]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 80027fc:	4926      	ldr	r1, [pc, #152]	@ (8002898 <HAL_RCC_OscConfig+0x630>)
 80027fe:	400a      	ands	r2, r1
 8002800:	60da      	str	r2, [r3, #12]
 8002802:	e038      	b.n	8002876 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	69db      	ldr	r3, [r3, #28]
 8002808:	2b01      	cmp	r3, #1
 800280a:	d101      	bne.n	8002810 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e033      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002810:	4b1b      	ldr	r3, [pc, #108]	@ (8002880 <HAL_RCC_OscConfig+0x618>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	2203      	movs	r2, #3
 800281a:	401a      	ands	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a1b      	ldr	r3, [r3, #32]
 8002820:	429a      	cmp	r2, r3
 8002822:	d126      	bne.n	8002872 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	2270      	movs	r2, #112	@ 0x70
 8002828:	401a      	ands	r2, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800282e:	429a      	cmp	r2, r3
 8002830:	d11f      	bne.n	8002872 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002832:	697a      	ldr	r2, [r7, #20]
 8002834:	23fe      	movs	r3, #254	@ 0xfe
 8002836:	01db      	lsls	r3, r3, #7
 8002838:	401a      	ands	r2, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800283e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002840:	429a      	cmp	r2, r3
 8002842:	d116      	bne.n	8002872 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002844:	697a      	ldr	r2, [r7, #20]
 8002846:	23f8      	movs	r3, #248	@ 0xf8
 8002848:	039b      	lsls	r3, r3, #14
 800284a:	401a      	ands	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002850:	429a      	cmp	r2, r3
 8002852:	d10e      	bne.n	8002872 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002854:	697a      	ldr	r2, [r7, #20]
 8002856:	23e0      	movs	r3, #224	@ 0xe0
 8002858:	051b      	lsls	r3, r3, #20
 800285a:	401a      	ands	r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002860:	429a      	cmp	r2, r3
 8002862:	d106      	bne.n	8002872 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	0f5b      	lsrs	r3, r3, #29
 8002868:	075a      	lsls	r2, r3, #29
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800286e:	429a      	cmp	r2, r3
 8002870:	d001      	beq.n	8002876 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e000      	b.n	8002878 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002876:	2300      	movs	r3, #0
}
 8002878:	0018      	movs	r0, r3
 800287a:	46bd      	mov	sp, r7
 800287c:	b008      	add	sp, #32
 800287e:	bd80      	pop	{r7, pc}
 8002880:	40021000 	.word	0x40021000
 8002884:	40007000 	.word	0x40007000
 8002888:	00001388 	.word	0x00001388
 800288c:	efffffff 	.word	0xefffffff
 8002890:	feffffff 	.word	0xfeffffff
 8002894:	11c1808c 	.word	0x11c1808c
 8002898:	eefefffc 	.word	0xeefefffc

0800289c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d101      	bne.n	80028b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e0e9      	b.n	8002a84 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028b0:	4b76      	ldr	r3, [pc, #472]	@ (8002a8c <HAL_RCC_ClockConfig+0x1f0>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2207      	movs	r2, #7
 80028b6:	4013      	ands	r3, r2
 80028b8:	683a      	ldr	r2, [r7, #0]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d91e      	bls.n	80028fc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028be:	4b73      	ldr	r3, [pc, #460]	@ (8002a8c <HAL_RCC_ClockConfig+0x1f0>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	2207      	movs	r2, #7
 80028c4:	4393      	bics	r3, r2
 80028c6:	0019      	movs	r1, r3
 80028c8:	4b70      	ldr	r3, [pc, #448]	@ (8002a8c <HAL_RCC_ClockConfig+0x1f0>)
 80028ca:	683a      	ldr	r2, [r7, #0]
 80028cc:	430a      	orrs	r2, r1
 80028ce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80028d0:	f7fe ffd8 	bl	8001884 <HAL_GetTick>
 80028d4:	0003      	movs	r3, r0
 80028d6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028d8:	e009      	b.n	80028ee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028da:	f7fe ffd3 	bl	8001884 <HAL_GetTick>
 80028de:	0002      	movs	r2, r0
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	4a6a      	ldr	r2, [pc, #424]	@ (8002a90 <HAL_RCC_ClockConfig+0x1f4>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e0ca      	b.n	8002a84 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028ee:	4b67      	ldr	r3, [pc, #412]	@ (8002a8c <HAL_RCC_ClockConfig+0x1f0>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2207      	movs	r2, #7
 80028f4:	4013      	ands	r3, r2
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d1ee      	bne.n	80028da <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2202      	movs	r2, #2
 8002902:	4013      	ands	r3, r2
 8002904:	d015      	beq.n	8002932 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2204      	movs	r2, #4
 800290c:	4013      	ands	r3, r2
 800290e:	d006      	beq.n	800291e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002910:	4b60      	ldr	r3, [pc, #384]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	4b5f      	ldr	r3, [pc, #380]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 8002916:	21e0      	movs	r1, #224	@ 0xe0
 8002918:	01c9      	lsls	r1, r1, #7
 800291a:	430a      	orrs	r2, r1
 800291c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800291e:	4b5d      	ldr	r3, [pc, #372]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	4a5d      	ldr	r2, [pc, #372]	@ (8002a98 <HAL_RCC_ClockConfig+0x1fc>)
 8002924:	4013      	ands	r3, r2
 8002926:	0019      	movs	r1, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689a      	ldr	r2, [r3, #8]
 800292c:	4b59      	ldr	r3, [pc, #356]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 800292e:	430a      	orrs	r2, r1
 8002930:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2201      	movs	r2, #1
 8002938:	4013      	ands	r3, r2
 800293a:	d057      	beq.n	80029ec <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	2b01      	cmp	r3, #1
 8002942:	d107      	bne.n	8002954 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002944:	4b53      	ldr	r3, [pc, #332]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	2380      	movs	r3, #128	@ 0x80
 800294a:	029b      	lsls	r3, r3, #10
 800294c:	4013      	ands	r3, r2
 800294e:	d12b      	bne.n	80029a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e097      	b.n	8002a84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	2b02      	cmp	r3, #2
 800295a:	d107      	bne.n	800296c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800295c:	4b4d      	ldr	r3, [pc, #308]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	2380      	movs	r3, #128	@ 0x80
 8002962:	049b      	lsls	r3, r3, #18
 8002964:	4013      	ands	r3, r2
 8002966:	d11f      	bne.n	80029a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e08b      	b.n	8002a84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d107      	bne.n	8002984 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002974:	4b47      	ldr	r3, [pc, #284]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	2380      	movs	r3, #128	@ 0x80
 800297a:	00db      	lsls	r3, r3, #3
 800297c:	4013      	ands	r3, r2
 800297e:	d113      	bne.n	80029a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e07f      	b.n	8002a84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	2b03      	cmp	r3, #3
 800298a:	d106      	bne.n	800299a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800298c:	4b41      	ldr	r3, [pc, #260]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 800298e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002990:	2202      	movs	r2, #2
 8002992:	4013      	ands	r3, r2
 8002994:	d108      	bne.n	80029a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e074      	b.n	8002a84 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800299a:	4b3e      	ldr	r3, [pc, #248]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 800299c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800299e:	2202      	movs	r2, #2
 80029a0:	4013      	ands	r3, r2
 80029a2:	d101      	bne.n	80029a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e06d      	b.n	8002a84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029a8:	4b3a      	ldr	r3, [pc, #232]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	2207      	movs	r2, #7
 80029ae:	4393      	bics	r3, r2
 80029b0:	0019      	movs	r1, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685a      	ldr	r2, [r3, #4]
 80029b6:	4b37      	ldr	r3, [pc, #220]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 80029b8:	430a      	orrs	r2, r1
 80029ba:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029bc:	f7fe ff62 	bl	8001884 <HAL_GetTick>
 80029c0:	0003      	movs	r3, r0
 80029c2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029c4:	e009      	b.n	80029da <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029c6:	f7fe ff5d 	bl	8001884 <HAL_GetTick>
 80029ca:	0002      	movs	r2, r0
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	4a2f      	ldr	r2, [pc, #188]	@ (8002a90 <HAL_RCC_ClockConfig+0x1f4>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e054      	b.n	8002a84 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029da:	4b2e      	ldr	r3, [pc, #184]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	2238      	movs	r2, #56	@ 0x38
 80029e0:	401a      	ands	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d1ec      	bne.n	80029c6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029ec:	4b27      	ldr	r3, [pc, #156]	@ (8002a8c <HAL_RCC_ClockConfig+0x1f0>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2207      	movs	r2, #7
 80029f2:	4013      	ands	r3, r2
 80029f4:	683a      	ldr	r2, [r7, #0]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d21e      	bcs.n	8002a38 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029fa:	4b24      	ldr	r3, [pc, #144]	@ (8002a8c <HAL_RCC_ClockConfig+0x1f0>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2207      	movs	r2, #7
 8002a00:	4393      	bics	r3, r2
 8002a02:	0019      	movs	r1, r3
 8002a04:	4b21      	ldr	r3, [pc, #132]	@ (8002a8c <HAL_RCC_ClockConfig+0x1f0>)
 8002a06:	683a      	ldr	r2, [r7, #0]
 8002a08:	430a      	orrs	r2, r1
 8002a0a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002a0c:	f7fe ff3a 	bl	8001884 <HAL_GetTick>
 8002a10:	0003      	movs	r3, r0
 8002a12:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a14:	e009      	b.n	8002a2a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a16:	f7fe ff35 	bl	8001884 <HAL_GetTick>
 8002a1a:	0002      	movs	r2, r0
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	4a1b      	ldr	r2, [pc, #108]	@ (8002a90 <HAL_RCC_ClockConfig+0x1f4>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e02c      	b.n	8002a84 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a2a:	4b18      	ldr	r3, [pc, #96]	@ (8002a8c <HAL_RCC_ClockConfig+0x1f0>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2207      	movs	r2, #7
 8002a30:	4013      	ands	r3, r2
 8002a32:	683a      	ldr	r2, [r7, #0]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d1ee      	bne.n	8002a16 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2204      	movs	r2, #4
 8002a3e:	4013      	ands	r3, r2
 8002a40:	d009      	beq.n	8002a56 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002a42:	4b14      	ldr	r3, [pc, #80]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	4a15      	ldr	r2, [pc, #84]	@ (8002a9c <HAL_RCC_ClockConfig+0x200>)
 8002a48:	4013      	ands	r3, r2
 8002a4a:	0019      	movs	r1, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	68da      	ldr	r2, [r3, #12]
 8002a50:	4b10      	ldr	r3, [pc, #64]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 8002a52:	430a      	orrs	r2, r1
 8002a54:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002a56:	f000 f829 	bl	8002aac <HAL_RCC_GetSysClockFreq>
 8002a5a:	0001      	movs	r1, r0
 8002a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8002a94 <HAL_RCC_ClockConfig+0x1f8>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	0a1b      	lsrs	r3, r3, #8
 8002a62:	220f      	movs	r2, #15
 8002a64:	401a      	ands	r2, r3
 8002a66:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa0 <HAL_RCC_ClockConfig+0x204>)
 8002a68:	0092      	lsls	r2, r2, #2
 8002a6a:	58d3      	ldr	r3, [r2, r3]
 8002a6c:	221f      	movs	r2, #31
 8002a6e:	4013      	ands	r3, r2
 8002a70:	000a      	movs	r2, r1
 8002a72:	40da      	lsrs	r2, r3
 8002a74:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa4 <HAL_RCC_ClockConfig+0x208>)
 8002a76:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002a78:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa8 <HAL_RCC_ClockConfig+0x20c>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	f7fe fea5 	bl	80017cc <HAL_InitTick>
 8002a82:	0003      	movs	r3, r0
}
 8002a84:	0018      	movs	r0, r3
 8002a86:	46bd      	mov	sp, r7
 8002a88:	b004      	add	sp, #16
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40022000 	.word	0x40022000
 8002a90:	00001388 	.word	0x00001388
 8002a94:	40021000 	.word	0x40021000
 8002a98:	fffff0ff 	.word	0xfffff0ff
 8002a9c:	ffff8fff 	.word	0xffff8fff
 8002aa0:	080056cc 	.word	0x080056cc
 8002aa4:	20000000 	.word	0x20000000
 8002aa8:	20000004 	.word	0x20000004

08002aac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ab2:	4b3c      	ldr	r3, [pc, #240]	@ (8002ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	2238      	movs	r2, #56	@ 0x38
 8002ab8:	4013      	ands	r3, r2
 8002aba:	d10f      	bne.n	8002adc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002abc:	4b39      	ldr	r3, [pc, #228]	@ (8002ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	0adb      	lsrs	r3, r3, #11
 8002ac2:	2207      	movs	r2, #7
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	409a      	lsls	r2, r3
 8002aca:	0013      	movs	r3, r2
 8002acc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002ace:	6839      	ldr	r1, [r7, #0]
 8002ad0:	4835      	ldr	r0, [pc, #212]	@ (8002ba8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002ad2:	f7fd fb17 	bl	8000104 <__udivsi3>
 8002ad6:	0003      	movs	r3, r0
 8002ad8:	613b      	str	r3, [r7, #16]
 8002ada:	e05d      	b.n	8002b98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002adc:	4b31      	ldr	r3, [pc, #196]	@ (8002ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	2238      	movs	r2, #56	@ 0x38
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	2b08      	cmp	r3, #8
 8002ae6:	d102      	bne.n	8002aee <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ae8:	4b2f      	ldr	r3, [pc, #188]	@ (8002ba8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002aea:	613b      	str	r3, [r7, #16]
 8002aec:	e054      	b.n	8002b98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002aee:	4b2d      	ldr	r3, [pc, #180]	@ (8002ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	2238      	movs	r2, #56	@ 0x38
 8002af4:	4013      	ands	r3, r2
 8002af6:	2b10      	cmp	r3, #16
 8002af8:	d138      	bne.n	8002b6c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002afa:	4b2a      	ldr	r3, [pc, #168]	@ (8002ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	2203      	movs	r2, #3
 8002b00:	4013      	ands	r3, r2
 8002b02:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b04:	4b27      	ldr	r3, [pc, #156]	@ (8002ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	091b      	lsrs	r3, r3, #4
 8002b0a:	2207      	movs	r2, #7
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	3301      	adds	r3, #1
 8002b10:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2b03      	cmp	r3, #3
 8002b16:	d10d      	bne.n	8002b34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b18:	68b9      	ldr	r1, [r7, #8]
 8002b1a:	4823      	ldr	r0, [pc, #140]	@ (8002ba8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002b1c:	f7fd faf2 	bl	8000104 <__udivsi3>
 8002b20:	0003      	movs	r3, r0
 8002b22:	0019      	movs	r1, r3
 8002b24:	4b1f      	ldr	r3, [pc, #124]	@ (8002ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	0a1b      	lsrs	r3, r3, #8
 8002b2a:	227f      	movs	r2, #127	@ 0x7f
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	434b      	muls	r3, r1
 8002b30:	617b      	str	r3, [r7, #20]
        break;
 8002b32:	e00d      	b.n	8002b50 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002b34:	68b9      	ldr	r1, [r7, #8]
 8002b36:	481c      	ldr	r0, [pc, #112]	@ (8002ba8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002b38:	f7fd fae4 	bl	8000104 <__udivsi3>
 8002b3c:	0003      	movs	r3, r0
 8002b3e:	0019      	movs	r1, r3
 8002b40:	4b18      	ldr	r3, [pc, #96]	@ (8002ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	0a1b      	lsrs	r3, r3, #8
 8002b46:	227f      	movs	r2, #127	@ 0x7f
 8002b48:	4013      	ands	r3, r2
 8002b4a:	434b      	muls	r3, r1
 8002b4c:	617b      	str	r3, [r7, #20]
        break;
 8002b4e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002b50:	4b14      	ldr	r3, [pc, #80]	@ (8002ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	0f5b      	lsrs	r3, r3, #29
 8002b56:	2207      	movs	r2, #7
 8002b58:	4013      	ands	r3, r2
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	6978      	ldr	r0, [r7, #20]
 8002b62:	f7fd facf 	bl	8000104 <__udivsi3>
 8002b66:	0003      	movs	r3, r0
 8002b68:	613b      	str	r3, [r7, #16]
 8002b6a:	e015      	b.n	8002b98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8002ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	2238      	movs	r2, #56	@ 0x38
 8002b72:	4013      	ands	r3, r2
 8002b74:	2b20      	cmp	r3, #32
 8002b76:	d103      	bne.n	8002b80 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002b78:	2380      	movs	r3, #128	@ 0x80
 8002b7a:	021b      	lsls	r3, r3, #8
 8002b7c:	613b      	str	r3, [r7, #16]
 8002b7e:	e00b      	b.n	8002b98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002b80:	4b08      	ldr	r3, [pc, #32]	@ (8002ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	2238      	movs	r2, #56	@ 0x38
 8002b86:	4013      	ands	r3, r2
 8002b88:	2b18      	cmp	r3, #24
 8002b8a:	d103      	bne.n	8002b94 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002b8c:	23fa      	movs	r3, #250	@ 0xfa
 8002b8e:	01db      	lsls	r3, r3, #7
 8002b90:	613b      	str	r3, [r7, #16]
 8002b92:	e001      	b.n	8002b98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002b94:	2300      	movs	r3, #0
 8002b96:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002b98:	693b      	ldr	r3, [r7, #16]
}
 8002b9a:	0018      	movs	r0, r3
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	b006      	add	sp, #24
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	46c0      	nop			@ (mov r8, r8)
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	00f42400 	.word	0x00f42400

08002bac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bb0:	4b02      	ldr	r3, [pc, #8]	@ (8002bbc <HAL_RCC_GetHCLKFreq+0x10>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
}
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	46c0      	nop			@ (mov r8, r8)
 8002bbc:	20000000 	.word	0x20000000

08002bc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bc0:	b5b0      	push	{r4, r5, r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002bc4:	f7ff fff2 	bl	8002bac <HAL_RCC_GetHCLKFreq>
 8002bc8:	0004      	movs	r4, r0
 8002bca:	f7ff fb41 	bl	8002250 <LL_RCC_GetAPB1Prescaler>
 8002bce:	0003      	movs	r3, r0
 8002bd0:	0b1a      	lsrs	r2, r3, #12
 8002bd2:	4b05      	ldr	r3, [pc, #20]	@ (8002be8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bd4:	0092      	lsls	r2, r2, #2
 8002bd6:	58d3      	ldr	r3, [r2, r3]
 8002bd8:	221f      	movs	r2, #31
 8002bda:	4013      	ands	r3, r2
 8002bdc:	40dc      	lsrs	r4, r3
 8002bde:	0023      	movs	r3, r4
}
 8002be0:	0018      	movs	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bdb0      	pop	{r4, r5, r7, pc}
 8002be6:	46c0      	nop			@ (mov r8, r8)
 8002be8:	0800570c 	.word	0x0800570c

08002bec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002bf4:	2313      	movs	r3, #19
 8002bf6:	18fb      	adds	r3, r7, r3
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002bfc:	2312      	movs	r3, #18
 8002bfe:	18fb      	adds	r3, r7, r3
 8002c00:	2200      	movs	r2, #0
 8002c02:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	2380      	movs	r3, #128	@ 0x80
 8002c0a:	029b      	lsls	r3, r3, #10
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	d100      	bne.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002c10:	e0a3      	b.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c12:	2011      	movs	r0, #17
 8002c14:	183b      	adds	r3, r7, r0
 8002c16:	2200      	movs	r2, #0
 8002c18:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c1a:	4ba5      	ldr	r3, [pc, #660]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c1e:	2380      	movs	r3, #128	@ 0x80
 8002c20:	055b      	lsls	r3, r3, #21
 8002c22:	4013      	ands	r3, r2
 8002c24:	d110      	bne.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c26:	4ba2      	ldr	r3, [pc, #648]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c2a:	4ba1      	ldr	r3, [pc, #644]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c2c:	2180      	movs	r1, #128	@ 0x80
 8002c2e:	0549      	lsls	r1, r1, #21
 8002c30:	430a      	orrs	r2, r1
 8002c32:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c34:	4b9e      	ldr	r3, [pc, #632]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c38:	2380      	movs	r3, #128	@ 0x80
 8002c3a:	055b      	lsls	r3, r3, #21
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	60bb      	str	r3, [r7, #8]
 8002c40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c42:	183b      	adds	r3, r7, r0
 8002c44:	2201      	movs	r2, #1
 8002c46:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c48:	4b9a      	ldr	r3, [pc, #616]	@ (8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	4b99      	ldr	r3, [pc, #612]	@ (8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002c4e:	2180      	movs	r1, #128	@ 0x80
 8002c50:	0049      	lsls	r1, r1, #1
 8002c52:	430a      	orrs	r2, r1
 8002c54:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c56:	f7fe fe15 	bl	8001884 <HAL_GetTick>
 8002c5a:	0003      	movs	r3, r0
 8002c5c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c5e:	e00b      	b.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c60:	f7fe fe10 	bl	8001884 <HAL_GetTick>
 8002c64:	0002      	movs	r2, r0
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d904      	bls.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002c6e:	2313      	movs	r3, #19
 8002c70:	18fb      	adds	r3, r7, r3
 8002c72:	2203      	movs	r2, #3
 8002c74:	701a      	strb	r2, [r3, #0]
        break;
 8002c76:	e005      	b.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c78:	4b8e      	ldr	r3, [pc, #568]	@ (8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	2380      	movs	r3, #128	@ 0x80
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	4013      	ands	r3, r2
 8002c82:	d0ed      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002c84:	2313      	movs	r3, #19
 8002c86:	18fb      	adds	r3, r7, r3
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d154      	bne.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c8e:	4b88      	ldr	r3, [pc, #544]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c90:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002c92:	23c0      	movs	r3, #192	@ 0xc0
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	4013      	ands	r3, r2
 8002c98:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d019      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca4:	697a      	ldr	r2, [r7, #20]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d014      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002caa:	4b81      	ldr	r3, [pc, #516]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cae:	4a82      	ldr	r2, [pc, #520]	@ (8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002cb4:	4b7e      	ldr	r3, [pc, #504]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cb6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cb8:	4b7d      	ldr	r3, [pc, #500]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cba:	2180      	movs	r1, #128	@ 0x80
 8002cbc:	0249      	lsls	r1, r1, #9
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002cc2:	4b7b      	ldr	r3, [pc, #492]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cc4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cc6:	4b7a      	ldr	r3, [pc, #488]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cc8:	497c      	ldr	r1, [pc, #496]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8002cca:	400a      	ands	r2, r1
 8002ccc:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002cce:	4b78      	ldr	r3, [pc, #480]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cd0:	697a      	ldr	r2, [r7, #20]
 8002cd2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	4013      	ands	r3, r2
 8002cda:	d016      	beq.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cdc:	f7fe fdd2 	bl	8001884 <HAL_GetTick>
 8002ce0:	0003      	movs	r3, r0
 8002ce2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ce4:	e00c      	b.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ce6:	f7fe fdcd 	bl	8001884 <HAL_GetTick>
 8002cea:	0002      	movs	r2, r0
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	4a73      	ldr	r2, [pc, #460]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d904      	bls.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002cf6:	2313      	movs	r3, #19
 8002cf8:	18fb      	adds	r3, r7, r3
 8002cfa:	2203      	movs	r2, #3
 8002cfc:	701a      	strb	r2, [r3, #0]
            break;
 8002cfe:	e004      	b.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d00:	4b6b      	ldr	r3, [pc, #428]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002d02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d04:	2202      	movs	r2, #2
 8002d06:	4013      	ands	r3, r2
 8002d08:	d0ed      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002d0a:	2313      	movs	r3, #19
 8002d0c:	18fb      	adds	r3, r7, r3
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d10a      	bne.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d14:	4b66      	ldr	r3, [pc, #408]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002d16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d18:	4a67      	ldr	r2, [pc, #412]	@ (8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	0019      	movs	r1, r3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d22:	4b63      	ldr	r3, [pc, #396]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002d24:	430a      	orrs	r2, r1
 8002d26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d28:	e00c      	b.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d2a:	2312      	movs	r3, #18
 8002d2c:	18fb      	adds	r3, r7, r3
 8002d2e:	2213      	movs	r2, #19
 8002d30:	18ba      	adds	r2, r7, r2
 8002d32:	7812      	ldrb	r2, [r2, #0]
 8002d34:	701a      	strb	r2, [r3, #0]
 8002d36:	e005      	b.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d38:	2312      	movs	r3, #18
 8002d3a:	18fb      	adds	r3, r7, r3
 8002d3c:	2213      	movs	r2, #19
 8002d3e:	18ba      	adds	r2, r7, r2
 8002d40:	7812      	ldrb	r2, [r2, #0]
 8002d42:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d44:	2311      	movs	r3, #17
 8002d46:	18fb      	adds	r3, r7, r3
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d105      	bne.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d4e:	4b58      	ldr	r3, [pc, #352]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002d50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d52:	4b57      	ldr	r3, [pc, #348]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002d54:	495b      	ldr	r1, [pc, #364]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8002d56:	400a      	ands	r2, r1
 8002d58:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	4013      	ands	r3, r2
 8002d62:	d009      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d64:	4b52      	ldr	r3, [pc, #328]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d68:	2203      	movs	r2, #3
 8002d6a:	4393      	bics	r3, r2
 8002d6c:	0019      	movs	r1, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	4b4f      	ldr	r3, [pc, #316]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002d74:	430a      	orrs	r2, r1
 8002d76:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2210      	movs	r2, #16
 8002d7e:	4013      	ands	r3, r2
 8002d80:	d009      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d82:	4b4b      	ldr	r3, [pc, #300]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d86:	4a50      	ldr	r2, [pc, #320]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8002d88:	4013      	ands	r3, r2
 8002d8a:	0019      	movs	r1, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	4b47      	ldr	r3, [pc, #284]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002d92:	430a      	orrs	r2, r1
 8002d94:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	2380      	movs	r3, #128	@ 0x80
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4013      	ands	r3, r2
 8002da0:	d009      	beq.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002da2:	4b43      	ldr	r3, [pc, #268]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002da6:	4a49      	ldr	r2, [pc, #292]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002da8:	4013      	ands	r3, r2
 8002daa:	0019      	movs	r1, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	695a      	ldr	r2, [r3, #20]
 8002db0:	4b3f      	ldr	r3, [pc, #252]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002db2:	430a      	orrs	r2, r1
 8002db4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	2380      	movs	r3, #128	@ 0x80
 8002dbc:	00db      	lsls	r3, r3, #3
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	d009      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002dc2:	4b3b      	ldr	r3, [pc, #236]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002dc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dc6:	4a42      	ldr	r2, [pc, #264]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002dc8:	4013      	ands	r3, r2
 8002dca:	0019      	movs	r1, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	699a      	ldr	r2, [r3, #24]
 8002dd0:	4b37      	ldr	r3, [pc, #220]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2220      	movs	r2, #32
 8002ddc:	4013      	ands	r3, r2
 8002dde:	d009      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002de0:	4b33      	ldr	r3, [pc, #204]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002de2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002de4:	4a3b      	ldr	r2, [pc, #236]	@ (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002de6:	4013      	ands	r3, r2
 8002de8:	0019      	movs	r1, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	68da      	ldr	r2, [r3, #12]
 8002dee:	4b30      	ldr	r3, [pc, #192]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002df0:	430a      	orrs	r2, r1
 8002df2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	2380      	movs	r3, #128	@ 0x80
 8002dfa:	01db      	lsls	r3, r3, #7
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	d015      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e00:	4b2b      	ldr	r3, [pc, #172]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	0899      	lsrs	r1, r3, #2
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	69da      	ldr	r2, [r3, #28]
 8002e0c:	4b28      	ldr	r3, [pc, #160]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	69da      	ldr	r2, [r3, #28]
 8002e16:	2380      	movs	r3, #128	@ 0x80
 8002e18:	05db      	lsls	r3, r3, #23
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d106      	bne.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002e1e:	4b24      	ldr	r3, [pc, #144]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e20:	68da      	ldr	r2, [r3, #12]
 8002e22:	4b23      	ldr	r3, [pc, #140]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e24:	2180      	movs	r1, #128	@ 0x80
 8002e26:	0249      	lsls	r1, r1, #9
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	2380      	movs	r3, #128	@ 0x80
 8002e32:	039b      	lsls	r3, r3, #14
 8002e34:	4013      	ands	r3, r2
 8002e36:	d016      	beq.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002e38:	4b1d      	ldr	r3, [pc, #116]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e3c:	4a26      	ldr	r2, [pc, #152]	@ (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002e3e:	4013      	ands	r3, r2
 8002e40:	0019      	movs	r1, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a1a      	ldr	r2, [r3, #32]
 8002e46:	4b1a      	ldr	r3, [pc, #104]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e48:	430a      	orrs	r2, r1
 8002e4a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a1a      	ldr	r2, [r3, #32]
 8002e50:	2380      	movs	r3, #128	@ 0x80
 8002e52:	03db      	lsls	r3, r3, #15
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d106      	bne.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002e58:	4b15      	ldr	r3, [pc, #84]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e5a:	68da      	ldr	r2, [r3, #12]
 8002e5c:	4b14      	ldr	r3, [pc, #80]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e5e:	2180      	movs	r1, #128	@ 0x80
 8002e60:	0449      	lsls	r1, r1, #17
 8002e62:	430a      	orrs	r2, r1
 8002e64:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	2380      	movs	r3, #128	@ 0x80
 8002e6c:	011b      	lsls	r3, r3, #4
 8002e6e:	4013      	ands	r3, r2
 8002e70:	d016      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002e72:	4b0f      	ldr	r3, [pc, #60]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e76:	4a19      	ldr	r2, [pc, #100]	@ (8002edc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002e78:	4013      	ands	r3, r2
 8002e7a:	0019      	movs	r1, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	691a      	ldr	r2, [r3, #16]
 8002e80:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e82:	430a      	orrs	r2, r1
 8002e84:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	691a      	ldr	r2, [r3, #16]
 8002e8a:	2380      	movs	r3, #128	@ 0x80
 8002e8c:	01db      	lsls	r3, r3, #7
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d106      	bne.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002e92:	4b07      	ldr	r3, [pc, #28]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e94:	68da      	ldr	r2, [r3, #12]
 8002e96:	4b06      	ldr	r3, [pc, #24]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002e98:	2180      	movs	r1, #128	@ 0x80
 8002e9a:	0249      	lsls	r1, r1, #9
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002ea0:	2312      	movs	r3, #18
 8002ea2:	18fb      	adds	r3, r7, r3
 8002ea4:	781b      	ldrb	r3, [r3, #0]
}
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	b006      	add	sp, #24
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	46c0      	nop			@ (mov r8, r8)
 8002eb0:	40021000 	.word	0x40021000
 8002eb4:	40007000 	.word	0x40007000
 8002eb8:	fffffcff 	.word	0xfffffcff
 8002ebc:	fffeffff 	.word	0xfffeffff
 8002ec0:	00001388 	.word	0x00001388
 8002ec4:	efffffff 	.word	0xefffffff
 8002ec8:	fffff3ff 	.word	0xfffff3ff
 8002ecc:	fff3ffff 	.word	0xfff3ffff
 8002ed0:	ffcfffff 	.word	0xffcfffff
 8002ed4:	ffffcfff 	.word	0xffffcfff
 8002ed8:	ffbfffff 	.word	0xffbfffff
 8002edc:	ffff3fff 	.word	0xffff3fff

08002ee0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @note   (1) Peripheral not available on all devices
  * @note   (2) Peripheral Clock configuration not available on all devices
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	617b      	str	r3, [r7, #20]
  uint32_t rngdiv;
#endif /* RCC_CCIPR_RNGSEL */
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	2380      	movs	r3, #128	@ 0x80
 8002ef0:	029b      	lsls	r3, r3, #10
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d136      	bne.n	8002f64 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8002ef6:	4bcd      	ldr	r3, [pc, #820]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8002ef8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002efa:	23c0      	movs	r3, #192	@ 0xc0
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4013      	ands	r3, r2
 8002f00:	60fb      	str	r3, [r7, #12]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8002f02:	4bca      	ldr	r3, [pc, #808]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8002f04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f06:	2202      	movs	r2, #2
 8002f08:	4013      	ands	r3, r2
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d108      	bne.n	8002f20 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	2380      	movs	r3, #128	@ 0x80
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d103      	bne.n	8002f20 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 8002f18:	2380      	movs	r3, #128	@ 0x80
 8002f1a:	021b      	lsls	r3, r3, #8
 8002f1c:	617b      	str	r3, [r7, #20]
 8002f1e:	e26b      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8002f20:	4bc2      	ldr	r3, [pc, #776]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8002f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f24:	2202      	movs	r2, #2
 8002f26:	4013      	ands	r3, r2
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d108      	bne.n	8002f3e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	2380      	movs	r3, #128	@ 0x80
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d103      	bne.n	8002f3e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
    {
      frequency = LSI_VALUE;
 8002f36:	23fa      	movs	r3, #250	@ 0xfa
 8002f38:	01db      	lsls	r3, r3, #7
 8002f3a:	617b      	str	r3, [r7, #20]
 8002f3c:	e25c      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8002f3e:	4bbb      	ldr	r3, [pc, #748]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	2380      	movs	r3, #128	@ 0x80
 8002f44:	029b      	lsls	r3, r3, #10
 8002f46:	401a      	ands	r2, r3
 8002f48:	2380      	movs	r3, #128	@ 0x80
 8002f4a:	029b      	lsls	r3, r3, #10
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d000      	beq.n	8002f52 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 8002f50:	e252      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8002f52:	68fa      	ldr	r2, [r7, #12]
 8002f54:	23c0      	movs	r3, #192	@ 0xc0
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d000      	beq.n	8002f5e <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
 8002f5c:	e24c      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
    {
      frequency = HSE_VALUE / 32U;
 8002f5e:	4bb4      	ldr	r3, [pc, #720]	@ (8003230 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8002f60:	617b      	str	r3, [r7, #20]
 8002f62:	e249      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 8002f64:	4bb1      	ldr	r3, [pc, #708]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	2203      	movs	r2, #3
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d102      	bne.n	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
    {
      pllvco = HSI_VALUE;
 8002f70:	4bb0      	ldr	r3, [pc, #704]	@ (8003234 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8002f72:	613b      	str	r3, [r7, #16]
 8002f74:	e00a      	b.n	8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 8002f76:	4bad      	ldr	r3, [pc, #692]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	2203      	movs	r2, #3
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	2b03      	cmp	r3, #3
 8002f80:	d102      	bne.n	8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      pllvco = HSE_VALUE;
 8002f82:	4bac      	ldr	r3, [pc, #688]	@ (8003234 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8002f84:	613b      	str	r3, [r7, #16]
 8002f86:	e001      	b.n	8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else /* No source */
    {
      pllvco = 0U;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	613b      	str	r3, [r7, #16]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002f8c:	4ba7      	ldr	r3, [pc, #668]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	091b      	lsrs	r3, r3, #4
 8002f92:	2207      	movs	r2, #7
 8002f94:	4013      	ands	r3, r2
 8002f96:	3301      	adds	r3, #1
 8002f98:	0019      	movs	r1, r3
 8002f9a:	6938      	ldr	r0, [r7, #16]
 8002f9c:	f7fd f8b2 	bl	8000104 <__udivsi3>
 8002fa0:	0003      	movs	r3, r0
 8002fa2:	613b      	str	r3, [r7, #16]

    switch (PeriphClk)
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	2380      	movs	r3, #128	@ 0x80
 8002fa8:	039b      	lsls	r3, r3, #14
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d100      	bne.n	8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 8002fae:	e1e3      	b.n	8003378 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	2380      	movs	r3, #128	@ 0x80
 8002fb4:	039b      	lsls	r3, r3, #14
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d900      	bls.n	8002fbc <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8002fba:	e20c      	b.n	80033d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	2380      	movs	r3, #128	@ 0x80
 8002fc0:	01db      	lsls	r3, r3, #7
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d100      	bne.n	8002fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8002fc6:	e0a5      	b.n	8003114 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	2380      	movs	r3, #128	@ 0x80
 8002fcc:	01db      	lsls	r3, r3, #7
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d900      	bls.n	8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8002fd2:	e200      	b.n	80033d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8002fd4:	687a      	ldr	r2, [r7, #4]
 8002fd6:	2380      	movs	r3, #128	@ 0x80
 8002fd8:	011b      	lsls	r3, r3, #4
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d100      	bne.n	8002fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002fde:	e0fc      	b.n	80031da <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	2380      	movs	r3, #128	@ 0x80
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d900      	bls.n	8002fec <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8002fea:	e1f4      	b.n	80033d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	2380      	movs	r3, #128	@ 0x80
 8002ff0:	00db      	lsls	r3, r3, #3
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d100      	bne.n	8002ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 8002ff6:	e181      	b.n	80032fc <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	2380      	movs	r3, #128	@ 0x80
 8002ffc:	00db      	lsls	r3, r3, #3
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d900      	bls.n	8003004 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8003002:	e1e8      	b.n	80033d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	2380      	movs	r3, #128	@ 0x80
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	429a      	cmp	r2, r3
 800300c:	d100      	bne.n	8003010 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 800300e:	e135      	b.n	800327c <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	2380      	movs	r3, #128	@ 0x80
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	429a      	cmp	r2, r3
 8003018:	d900      	bls.n	800301c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 800301a:	e1dc      	b.n	80033d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2b20      	cmp	r3, #32
 8003020:	d100      	bne.n	8003024 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8003022:	e0af      	b.n	8003184 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b20      	cmp	r3, #32
 8003028:	d900      	bls.n	800302c <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 800302a:	e1d4      	b.n	80033d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b01      	cmp	r3, #1
 8003030:	d003      	beq.n	800303a <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2b10      	cmp	r3, #16
 8003036:	d033      	beq.n	80030a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
        }
        break;
#endif /* RCC_CCIPR2_FDCANSEL */

      default:
        break;
 8003038:	e1cd      	b.n	80033d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800303a:	4b7c      	ldr	r3, [pc, #496]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800303c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800303e:	2203      	movs	r2, #3
 8003040:	4013      	ands	r3, r2
 8003042:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d104      	bne.n	8003054 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
          frequency = HAL_RCC_GetPCLK1Freq();
 800304a:	f7ff fdb9 	bl	8002bc0 <HAL_RCC_GetPCLK1Freq>
 800304e:	0003      	movs	r3, r0
 8003050:	617b      	str	r3, [r7, #20]
        break;
 8003052:	e1c2      	b.n	80033da <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d104      	bne.n	8003064 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
          frequency = HAL_RCC_GetSysClockFreq();
 800305a:	f7ff fd27 	bl	8002aac <HAL_RCC_GetSysClockFreq>
 800305e:	0003      	movs	r3, r0
 8003060:	617b      	str	r3, [r7, #20]
        break;
 8003062:	e1ba      	b.n	80033da <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8003064:	4b71      	ldr	r3, [pc, #452]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	2380      	movs	r3, #128	@ 0x80
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	401a      	ands	r2, r3
 800306e:	2380      	movs	r3, #128	@ 0x80
 8003070:	00db      	lsls	r3, r3, #3
 8003072:	429a      	cmp	r2, r3
 8003074:	d105      	bne.n	8003082 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2b02      	cmp	r3, #2
 800307a:	d102      	bne.n	8003082 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
          frequency = HSI_VALUE;
 800307c:	4b6d      	ldr	r3, [pc, #436]	@ (8003234 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800307e:	617b      	str	r3, [r7, #20]
        break;
 8003080:	e1ab      	b.n	80033da <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8003082:	4b6a      	ldr	r3, [pc, #424]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8003084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003086:	2202      	movs	r2, #2
 8003088:	4013      	ands	r3, r2
 800308a:	2b02      	cmp	r3, #2
 800308c:	d000      	beq.n	8003090 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
 800308e:	e1a4      	b.n	80033da <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2b03      	cmp	r3, #3
 8003094:	d000      	beq.n	8003098 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 8003096:	e1a0      	b.n	80033da <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
          frequency = LSE_VALUE;
 8003098:	2380      	movs	r3, #128	@ 0x80
 800309a:	021b      	lsls	r3, r3, #8
 800309c:	617b      	str	r3, [r7, #20]
        break;
 800309e:	e19c      	b.n	80033da <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80030a0:	4b62      	ldr	r3, [pc, #392]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80030a2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80030a4:	23c0      	movs	r3, #192	@ 0xc0
 80030a6:	011b      	lsls	r3, r3, #4
 80030a8:	4013      	ands	r3, r2
 80030aa:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d104      	bne.n	80030bc <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
          frequency = HAL_RCC_GetPCLK1Freq();
 80030b2:	f7ff fd85 	bl	8002bc0 <HAL_RCC_GetPCLK1Freq>
 80030b6:	0003      	movs	r3, r0
 80030b8:	617b      	str	r3, [r7, #20]
        break;
 80030ba:	e190      	b.n	80033de <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80030bc:	68fa      	ldr	r2, [r7, #12]
 80030be:	2380      	movs	r3, #128	@ 0x80
 80030c0:	00db      	lsls	r3, r3, #3
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d104      	bne.n	80030d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
          frequency = HAL_RCC_GetSysClockFreq();
 80030c6:	f7ff fcf1 	bl	8002aac <HAL_RCC_GetSysClockFreq>
 80030ca:	0003      	movs	r3, r0
 80030cc:	617b      	str	r3, [r7, #20]
        break;
 80030ce:	e186      	b.n	80033de <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80030d0:	4b56      	ldr	r3, [pc, #344]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	2380      	movs	r3, #128	@ 0x80
 80030d6:	00db      	lsls	r3, r3, #3
 80030d8:	401a      	ands	r2, r3
 80030da:	2380      	movs	r3, #128	@ 0x80
 80030dc:	00db      	lsls	r3, r3, #3
 80030de:	429a      	cmp	r2, r3
 80030e0:	d107      	bne.n	80030f2 <HAL_RCCEx_GetPeriphCLKFreq+0x212>
 80030e2:	68fa      	ldr	r2, [r7, #12]
 80030e4:	2380      	movs	r3, #128	@ 0x80
 80030e6:	011b      	lsls	r3, r3, #4
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d102      	bne.n	80030f2 <HAL_RCCEx_GetPeriphCLKFreq+0x212>
          frequency = HSI_VALUE;
 80030ec:	4b51      	ldr	r3, [pc, #324]	@ (8003234 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80030ee:	617b      	str	r3, [r7, #20]
        break;
 80030f0:	e175      	b.n	80033de <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80030f2:	4b4e      	ldr	r3, [pc, #312]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80030f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f6:	2202      	movs	r2, #2
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d000      	beq.n	8003100 <HAL_RCCEx_GetPeriphCLKFreq+0x220>
 80030fe:	e16e      	b.n	80033de <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8003100:	68fa      	ldr	r2, [r7, #12]
 8003102:	23c0      	movs	r3, #192	@ 0xc0
 8003104:	011b      	lsls	r3, r3, #4
 8003106:	429a      	cmp	r2, r3
 8003108:	d000      	beq.n	800310c <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 800310a:	e168      	b.n	80033de <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
          frequency = LSE_VALUE;
 800310c:	2380      	movs	r3, #128	@ 0x80
 800310e:	021b      	lsls	r3, r3, #8
 8003110:	617b      	str	r3, [r7, #20]
        break;
 8003112:	e164      	b.n	80033de <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003114:	4b45      	ldr	r3, [pc, #276]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8003116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003118:	0f9b      	lsrs	r3, r3, #30
 800311a:	079b      	lsls	r3, r3, #30
 800311c:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d104      	bne.n	800312e <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
          frequency = HAL_RCC_GetSysClockFreq();
 8003124:	f7ff fcc2 	bl	8002aac <HAL_RCC_GetSysClockFreq>
 8003128:	0003      	movs	r3, r0
 800312a:	617b      	str	r3, [r7, #20]
        break;
 800312c:	e159      	b.n	80033e2 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	2380      	movs	r3, #128	@ 0x80
 8003132:	061b      	lsls	r3, r3, #24
 8003134:	429a      	cmp	r2, r3
 8003136:	d102      	bne.n	800313e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
          frequency = HSI_VALUE;
 8003138:	4b3e      	ldr	r3, [pc, #248]	@ (8003234 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800313a:	617b      	str	r3, [r7, #20]
        break;
 800313c:	e151      	b.n	80033e2 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 800313e:	68fa      	ldr	r2, [r7, #12]
 8003140:	2380      	movs	r3, #128	@ 0x80
 8003142:	05db      	lsls	r3, r3, #23
 8003144:	429a      	cmp	r2, r3
 8003146:	d000      	beq.n	800314a <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8003148:	e14b      	b.n	80033e2 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 800314a:	4b38      	ldr	r3, [pc, #224]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800314c:	68da      	ldr	r2, [r3, #12]
 800314e:	2380      	movs	r3, #128	@ 0x80
 8003150:	025b      	lsls	r3, r3, #9
 8003152:	4013      	ands	r3, r2
 8003154:	d100      	bne.n	8003158 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 8003156:	e144      	b.n	80033e2 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003158:	4b34      	ldr	r3, [pc, #208]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	0a1b      	lsrs	r3, r3, #8
 800315e:	227f      	movs	r2, #127	@ 0x7f
 8003160:	4013      	ands	r3, r2
 8003162:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	68ba      	ldr	r2, [r7, #8]
 8003168:	435a      	muls	r2, r3
 800316a:	4b30      	ldr	r3, [pc, #192]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	0c5b      	lsrs	r3, r3, #17
 8003170:	211f      	movs	r1, #31
 8003172:	400b      	ands	r3, r1
 8003174:	3301      	adds	r3, #1
 8003176:	0019      	movs	r1, r3
 8003178:	0010      	movs	r0, r2
 800317a:	f7fc ffc3 	bl	8000104 <__udivsi3>
 800317e:	0003      	movs	r3, r0
 8003180:	617b      	str	r3, [r7, #20]
        break;
 8003182:	e12e      	b.n	80033e2 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003184:	4b29      	ldr	r3, [pc, #164]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8003186:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003188:	23c0      	movs	r3, #192	@ 0xc0
 800318a:	019b      	lsls	r3, r3, #6
 800318c:	4013      	ands	r3, r2
 800318e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d104      	bne.n	80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003196:	f7ff fd13 	bl	8002bc0 <HAL_RCC_GetPCLK1Freq>
 800319a:	0003      	movs	r3, r0
 800319c:	617b      	str	r3, [r7, #20]
        break;
 800319e:	e122      	b.n	80033e6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 80031a0:	68fa      	ldr	r2, [r7, #12]
 80031a2:	2380      	movs	r3, #128	@ 0x80
 80031a4:	015b      	lsls	r3, r3, #5
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d104      	bne.n	80031b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>
          frequency = HAL_RCC_GetSysClockFreq();
 80031aa:	f7ff fc7f 	bl	8002aac <HAL_RCC_GetSysClockFreq>
 80031ae:	0003      	movs	r3, r0
 80031b0:	617b      	str	r3, [r7, #20]
        break;
 80031b2:	e118      	b.n	80033e6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80031b4:	4b1d      	ldr	r3, [pc, #116]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	2380      	movs	r3, #128	@ 0x80
 80031ba:	00db      	lsls	r3, r3, #3
 80031bc:	401a      	ands	r2, r3
 80031be:	2380      	movs	r3, #128	@ 0x80
 80031c0:	00db      	lsls	r3, r3, #3
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d000      	beq.n	80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80031c6:	e10e      	b.n	80033e6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80031c8:	68fa      	ldr	r2, [r7, #12]
 80031ca:	2380      	movs	r3, #128	@ 0x80
 80031cc:	019b      	lsls	r3, r3, #6
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d000      	beq.n	80031d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80031d2:	e108      	b.n	80033e6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          frequency = HSI_VALUE;
 80031d4:	4b17      	ldr	r3, [pc, #92]	@ (8003234 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80031d6:	617b      	str	r3, [r7, #20]
        break;
 80031d8:	e105      	b.n	80033e6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 80031da:	4b14      	ldr	r3, [pc, #80]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80031dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80031de:	23c0      	movs	r3, #192	@ 0xc0
 80031e0:	021b      	lsls	r3, r3, #8
 80031e2:	4013      	ands	r3, r2
 80031e4:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 80031e6:	68fa      	ldr	r2, [r7, #12]
 80031e8:	2380      	movs	r3, #128	@ 0x80
 80031ea:	01db      	lsls	r3, r3, #7
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d123      	bne.n	8003238 <HAL_RCCEx_GetPeriphCLKFreq+0x358>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 80031f0:	4b0e      	ldr	r3, [pc, #56]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80031f2:	68da      	ldr	r2, [r3, #12]
 80031f4:	2380      	movs	r3, #128	@ 0x80
 80031f6:	025b      	lsls	r3, r3, #9
 80031f8:	4013      	ands	r3, r2
 80031fa:	d100      	bne.n	80031fe <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 80031fc:	e0f5      	b.n	80033ea <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80031fe:	4b0b      	ldr	r3, [pc, #44]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	0a1b      	lsrs	r3, r3, #8
 8003204:	227f      	movs	r2, #127	@ 0x7f
 8003206:	4013      	ands	r3, r2
 8003208:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	435a      	muls	r2, r3
 8003210:	4b06      	ldr	r3, [pc, #24]	@ (800322c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	0c5b      	lsrs	r3, r3, #17
 8003216:	211f      	movs	r1, #31
 8003218:	400b      	ands	r3, r1
 800321a:	3301      	adds	r3, #1
 800321c:	0019      	movs	r1, r3
 800321e:	0010      	movs	r0, r2
 8003220:	f7fc ff70 	bl	8000104 <__udivsi3>
 8003224:	0003      	movs	r3, r0
 8003226:	617b      	str	r3, [r7, #20]
        break;
 8003228:	e0df      	b.n	80033ea <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 800322a:	46c0      	nop			@ (mov r8, r8)
 800322c:	40021000 	.word	0x40021000
 8003230:	0007a120 	.word	0x0007a120
 8003234:	00f42400 	.word	0x00f42400
        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d104      	bne.n	8003248 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
          frequency = HAL_RCC_GetSysClockFreq();
 800323e:	f7ff fc35 	bl	8002aac <HAL_RCC_GetSysClockFreq>
 8003242:	0003      	movs	r3, r0
 8003244:	617b      	str	r3, [r7, #20]
        break;
 8003246:	e0d0      	b.n	80033ea <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 8003248:	4b6e      	ldr	r3, [pc, #440]	@ (8003404 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	2380      	movs	r3, #128	@ 0x80
 800324e:	00db      	lsls	r3, r3, #3
 8003250:	401a      	ands	r2, r3
 8003252:	2380      	movs	r3, #128	@ 0x80
 8003254:	00db      	lsls	r3, r3, #3
 8003256:	429a      	cmp	r2, r3
 8003258:	d107      	bne.n	800326a <HAL_RCCEx_GetPeriphCLKFreq+0x38a>
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	2380      	movs	r3, #128	@ 0x80
 800325e:	021b      	lsls	r3, r3, #8
 8003260:	429a      	cmp	r2, r3
 8003262:	d102      	bne.n	800326a <HAL_RCCEx_GetPeriphCLKFreq+0x38a>
          frequency = HSI_VALUE;
 8003264:	4b68      	ldr	r3, [pc, #416]	@ (8003408 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8003266:	617b      	str	r3, [r7, #20]
        break;
 8003268:	e0bf      	b.n	80033ea <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	23c0      	movs	r3, #192	@ 0xc0
 800326e:	021b      	lsls	r3, r3, #8
 8003270:	429a      	cmp	r2, r3
 8003272:	d000      	beq.n	8003276 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8003274:	e0b9      	b.n	80033ea <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 8003276:	4b65      	ldr	r3, [pc, #404]	@ (800340c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8003278:	617b      	str	r3, [r7, #20]
        break;
 800327a:	e0b6      	b.n	80033ea <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800327c:	4b61      	ldr	r3, [pc, #388]	@ (8003404 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800327e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003280:	23c0      	movs	r3, #192	@ 0xc0
 8003282:	031b      	lsls	r3, r3, #12
 8003284:	4013      	ands	r3, r2
 8003286:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d104      	bne.n	8003298 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          frequency = HAL_RCC_GetPCLK1Freq();
 800328e:	f7ff fc97 	bl	8002bc0 <HAL_RCC_GetPCLK1Freq>
 8003292:	0003      	movs	r3, r0
 8003294:	617b      	str	r3, [r7, #20]
        break;
 8003296:	e0aa      	b.n	80033ee <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8003298:	4b5a      	ldr	r3, [pc, #360]	@ (8003404 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800329a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800329c:	2202      	movs	r2, #2
 800329e:	4013      	ands	r3, r2
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d108      	bne.n	80032b6 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 80032a4:	68fa      	ldr	r2, [r7, #12]
 80032a6:	2380      	movs	r3, #128	@ 0x80
 80032a8:	02db      	lsls	r3, r3, #11
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d103      	bne.n	80032b6 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          frequency = LSI_VALUE;
 80032ae:	23fa      	movs	r3, #250	@ 0xfa
 80032b0:	01db      	lsls	r3, r3, #7
 80032b2:	617b      	str	r3, [r7, #20]
 80032b4:	e021      	b.n	80032fa <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80032b6:	4b53      	ldr	r3, [pc, #332]	@ (8003404 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	2380      	movs	r3, #128	@ 0x80
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	401a      	ands	r2, r3
 80032c0:	2380      	movs	r3, #128	@ 0x80
 80032c2:	00db      	lsls	r3, r3, #3
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d107      	bne.n	80032d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	2380      	movs	r3, #128	@ 0x80
 80032cc:	031b      	lsls	r3, r3, #12
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d102      	bne.n	80032d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          frequency = HSI_VALUE;
 80032d2:	4b4d      	ldr	r3, [pc, #308]	@ (8003408 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80032d4:	617b      	str	r3, [r7, #20]
 80032d6:	e010      	b.n	80032fa <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 80032d8:	4b4a      	ldr	r3, [pc, #296]	@ (8003404 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80032da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032dc:	2202      	movs	r2, #2
 80032de:	4013      	ands	r3, r2
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d000      	beq.n	80032e6 <HAL_RCCEx_GetPeriphCLKFreq+0x406>
 80032e4:	e083      	b.n	80033ee <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	23c0      	movs	r3, #192	@ 0xc0
 80032ea:	031b      	lsls	r3, r3, #12
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d000      	beq.n	80032f2 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 80032f0:	e07d      	b.n	80033ee <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
          frequency = LSE_VALUE;
 80032f2:	2380      	movs	r3, #128	@ 0x80
 80032f4:	021b      	lsls	r3, r3, #8
 80032f6:	617b      	str	r3, [r7, #20]
        break;
 80032f8:	e079      	b.n	80033ee <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 80032fa:	e078      	b.n	80033ee <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80032fc:	4b41      	ldr	r3, [pc, #260]	@ (8003404 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80032fe:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003300:	23c0      	movs	r3, #192	@ 0xc0
 8003302:	039b      	lsls	r3, r3, #14
 8003304:	4013      	ands	r3, r2
 8003306:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d104      	bne.n	8003318 <HAL_RCCEx_GetPeriphCLKFreq+0x438>
          frequency = HAL_RCC_GetPCLK1Freq();
 800330e:	f7ff fc57 	bl	8002bc0 <HAL_RCC_GetPCLK1Freq>
 8003312:	0003      	movs	r3, r0
 8003314:	617b      	str	r3, [r7, #20]
        break;
 8003316:	e06c      	b.n	80033f2 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8003318:	4b3a      	ldr	r3, [pc, #232]	@ (8003404 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800331a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800331c:	2202      	movs	r2, #2
 800331e:	4013      	ands	r3, r2
 8003320:	2b02      	cmp	r3, #2
 8003322:	d108      	bne.n	8003336 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
 8003324:	68fa      	ldr	r2, [r7, #12]
 8003326:	2380      	movs	r3, #128	@ 0x80
 8003328:	035b      	lsls	r3, r3, #13
 800332a:	429a      	cmp	r2, r3
 800332c:	d103      	bne.n	8003336 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
          frequency = LSI_VALUE;
 800332e:	23fa      	movs	r3, #250	@ 0xfa
 8003330:	01db      	lsls	r3, r3, #7
 8003332:	617b      	str	r3, [r7, #20]
 8003334:	e01f      	b.n	8003376 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8003336:	4b33      	ldr	r3, [pc, #204]	@ (8003404 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	2380      	movs	r3, #128	@ 0x80
 800333c:	00db      	lsls	r3, r3, #3
 800333e:	401a      	ands	r2, r3
 8003340:	2380      	movs	r3, #128	@ 0x80
 8003342:	00db      	lsls	r3, r3, #3
 8003344:	429a      	cmp	r2, r3
 8003346:	d107      	bne.n	8003358 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
 8003348:	68fa      	ldr	r2, [r7, #12]
 800334a:	2380      	movs	r3, #128	@ 0x80
 800334c:	039b      	lsls	r3, r3, #14
 800334e:	429a      	cmp	r2, r3
 8003350:	d102      	bne.n	8003358 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          frequency = HSI_VALUE;
 8003352:	4b2d      	ldr	r3, [pc, #180]	@ (8003408 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8003354:	617b      	str	r3, [r7, #20]
 8003356:	e00e      	b.n	8003376 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8003358:	4b2a      	ldr	r3, [pc, #168]	@ (8003404 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800335a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800335c:	2202      	movs	r2, #2
 800335e:	4013      	ands	r3, r2
 8003360:	2b02      	cmp	r3, #2
 8003362:	d146      	bne.n	80033f2 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	23c0      	movs	r3, #192	@ 0xc0
 8003368:	039b      	lsls	r3, r3, #14
 800336a:	429a      	cmp	r2, r3
 800336c:	d141      	bne.n	80033f2 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
          frequency = LSE_VALUE;
 800336e:	2380      	movs	r3, #128	@ 0x80
 8003370:	021b      	lsls	r3, r3, #8
 8003372:	617b      	str	r3, [r7, #20]
        break;
 8003374:	e03d      	b.n	80033f2 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 8003376:	e03c      	b.n	80033f2 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 8003378:	4b22      	ldr	r3, [pc, #136]	@ (8003404 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800337a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800337c:	2380      	movs	r3, #128	@ 0x80
 800337e:	03db      	lsls	r3, r3, #15
 8003380:	4013      	ands	r3, r2
 8003382:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	2380      	movs	r3, #128	@ 0x80
 8003388:	03db      	lsls	r3, r3, #15
 800338a:	429a      	cmp	r2, r3
 800338c:	d11b      	bne.n	80033c6 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 800338e:	4b1d      	ldr	r3, [pc, #116]	@ (8003404 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8003390:	68da      	ldr	r2, [r3, #12]
 8003392:	2380      	movs	r3, #128	@ 0x80
 8003394:	045b      	lsls	r3, r3, #17
 8003396:	4013      	ands	r3, r2
 8003398:	d02d      	beq.n	80033f6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800339a:	4b1a      	ldr	r3, [pc, #104]	@ (8003404 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	0a1b      	lsrs	r3, r3, #8
 80033a0:	227f      	movs	r2, #127	@ 0x7f
 80033a2:	4013      	ands	r3, r2
 80033a4:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	435a      	muls	r2, r3
 80033ac:	4b15      	ldr	r3, [pc, #84]	@ (8003404 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	0e5b      	lsrs	r3, r3, #25
 80033b2:	2107      	movs	r1, #7
 80033b4:	400b      	ands	r3, r1
 80033b6:	3301      	adds	r3, #1
 80033b8:	0019      	movs	r1, r3
 80033ba:	0010      	movs	r0, r2
 80033bc:	f7fc fea2 	bl	8000104 <__udivsi3>
 80033c0:	0003      	movs	r3, r0
 80033c2:	617b      	str	r3, [r7, #20]
        break;
 80033c4:	e017      	b.n	80033f6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d114      	bne.n	80033f6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          frequency = HAL_RCC_GetPCLK1Freq();
 80033cc:	f7ff fbf8 	bl	8002bc0 <HAL_RCC_GetPCLK1Freq>
 80033d0:	0003      	movs	r3, r0
 80033d2:	617b      	str	r3, [r7, #20]
        break;
 80033d4:	e00f      	b.n	80033f6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        break;
 80033d6:	46c0      	nop			@ (mov r8, r8)
 80033d8:	e00e      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 80033da:	46c0      	nop			@ (mov r8, r8)
 80033dc:	e00c      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 80033de:	46c0      	nop			@ (mov r8, r8)
 80033e0:	e00a      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 80033e2:	46c0      	nop			@ (mov r8, r8)
 80033e4:	e008      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 80033e6:	46c0      	nop			@ (mov r8, r8)
 80033e8:	e006      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 80033ea:	46c0      	nop			@ (mov r8, r8)
 80033ec:	e004      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 80033ee:	46c0      	nop			@ (mov r8, r8)
 80033f0:	e002      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 80033f2:	46c0      	nop			@ (mov r8, r8)
 80033f4:	e000      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 80033f6:	46c0      	nop			@ (mov r8, r8)
    }
  }

  return (frequency);
 80033f8:	697b      	ldr	r3, [r7, #20]
}
 80033fa:	0018      	movs	r0, r3
 80033fc:	46bd      	mov	sp, r7
 80033fe:	b006      	add	sp, #24
 8003400:	bd80      	pop	{r7, pc}
 8003402:	46c0      	nop			@ (mov r8, r8)
 8003404:	40021000 	.word	0x40021000
 8003408:	00f42400 	.word	0x00f42400
 800340c:	00bb8000 	.word	0x00bb8000

08003410 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003410:	b5b0      	push	{r4, r5, r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003418:	230f      	movs	r3, #15
 800341a:	18fb      	adds	r3, r7, r3
 800341c:	2201      	movs	r2, #1
 800341e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d100      	bne.n	8003428 <HAL_RTC_Init+0x18>
 8003426:	e08c      	b.n	8003542 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2229      	movs	r2, #41	@ 0x29
 800342c:	5c9b      	ldrb	r3, [r3, r2]
 800342e:	b2db      	uxtb	r3, r3
 8003430:	2b00      	cmp	r3, #0
 8003432:	d10b      	bne.n	800344c <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2228      	movs	r2, #40	@ 0x28
 8003438:	2100      	movs	r1, #0
 800343a:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2288      	movs	r2, #136	@ 0x88
 8003440:	0212      	lsls	r2, r2, #8
 8003442:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	0018      	movs	r0, r3
 8003448:	f7fe f862 	bl	8001510 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2229      	movs	r2, #41	@ 0x29
 8003450:	2102      	movs	r1, #2
 8003452:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	2210      	movs	r2, #16
 800345c:	4013      	ands	r3, r2
 800345e:	2b10      	cmp	r3, #16
 8003460:	d062      	beq.n	8003528 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	22ca      	movs	r2, #202	@ 0xca
 8003468:	625a      	str	r2, [r3, #36]	@ 0x24
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2253      	movs	r2, #83	@ 0x53
 8003470:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8003472:	250f      	movs	r5, #15
 8003474:	197c      	adds	r4, r7, r5
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	0018      	movs	r0, r3
 800347a:	f000 faf1 	bl	8003a60 <RTC_EnterInitMode>
 800347e:	0003      	movs	r3, r0
 8003480:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8003482:	0028      	movs	r0, r5
 8003484:	183b      	adds	r3, r7, r0
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d12c      	bne.n	80034e6 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	699a      	ldr	r2, [r3, #24]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	492e      	ldr	r1, [pc, #184]	@ (8003550 <HAL_RTC_Init+0x140>)
 8003498:	400a      	ands	r2, r1
 800349a:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6999      	ldr	r1, [r3, #24]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	689a      	ldr	r2, [r3, #8]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	431a      	orrs	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	69db      	ldr	r3, [r3, #28]
 80034b0:	431a      	orrs	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	430a      	orrs	r2, r1
 80034b8:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	6912      	ldr	r2, [r2, #16]
 80034c2:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	6919      	ldr	r1, [r3, #16]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	041a      	lsls	r2, r3, #16
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	430a      	orrs	r2, r1
 80034d6:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 80034d8:	183c      	adds	r4, r7, r0
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	0018      	movs	r0, r3
 80034de:	f000 fb01 	bl	8003ae4 <RTC_ExitInitMode>
 80034e2:	0003      	movs	r3, r0
 80034e4:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 80034e6:	230f      	movs	r3, #15
 80034e8:	18fb      	adds	r3, r7, r3
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d116      	bne.n	800351e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	699a      	ldr	r2, [r3, #24]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	00d2      	lsls	r2, r2, #3
 80034fc:	08d2      	lsrs	r2, r2, #3
 80034fe:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6999      	ldr	r1, [r3, #24]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a1b      	ldr	r3, [r3, #32]
 800350e:	431a      	orrs	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	431a      	orrs	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	430a      	orrs	r2, r1
 800351c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	22ff      	movs	r2, #255	@ 0xff
 8003524:	625a      	str	r2, [r3, #36]	@ 0x24
 8003526:	e003      	b.n	8003530 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8003528:	230f      	movs	r3, #15
 800352a:	18fb      	adds	r3, r7, r3
 800352c:	2200      	movs	r2, #0
 800352e:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8003530:	230f      	movs	r3, #15
 8003532:	18fb      	adds	r3, r7, r3
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d103      	bne.n	8003542 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2229      	movs	r2, #41	@ 0x29
 800353e:	2101      	movs	r1, #1
 8003540:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8003542:	230f      	movs	r3, #15
 8003544:	18fb      	adds	r3, r7, r3
 8003546:	781b      	ldrb	r3, [r3, #0]
}
 8003548:	0018      	movs	r0, r3
 800354a:	46bd      	mov	sp, r7
 800354c:	b004      	add	sp, #16
 800354e:	bdb0      	pop	{r4, r5, r7, pc}
 8003550:	fb8fffbf 	.word	0xfb8fffbf

08003554 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003554:	b5b0      	push	{r4, r5, r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	60b9      	str	r1, [r7, #8]
 800355e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2228      	movs	r2, #40	@ 0x28
 8003564:	5c9b      	ldrb	r3, [r3, r2]
 8003566:	2b01      	cmp	r3, #1
 8003568:	d101      	bne.n	800356e <HAL_RTC_SetTime+0x1a>
 800356a:	2302      	movs	r3, #2
 800356c:	e092      	b.n	8003694 <HAL_RTC_SetTime+0x140>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2228      	movs	r2, #40	@ 0x28
 8003572:	2101      	movs	r1, #1
 8003574:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2229      	movs	r2, #41	@ 0x29
 800357a:	2102      	movs	r1, #2
 800357c:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	22ca      	movs	r2, #202	@ 0xca
 8003584:	625a      	str	r2, [r3, #36]	@ 0x24
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	2253      	movs	r2, #83	@ 0x53
 800358c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800358e:	2513      	movs	r5, #19
 8003590:	197c      	adds	r4, r7, r5
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	0018      	movs	r0, r3
 8003596:	f000 fa63 	bl	8003a60 <RTC_EnterInitMode>
 800359a:	0003      	movs	r3, r0
 800359c:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800359e:	197b      	adds	r3, r7, r5
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d162      	bne.n	800366c <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d125      	bne.n	80035f8 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	699b      	ldr	r3, [r3, #24]
 80035b2:	2240      	movs	r2, #64	@ 0x40
 80035b4:	4013      	ands	r3, r2
 80035b6:	d102      	bne.n	80035be <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	2200      	movs	r2, #0
 80035bc:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	0018      	movs	r0, r3
 80035c4:	f000 fad2 	bl	8003b6c <RTC_ByteToBcd2>
 80035c8:	0003      	movs	r3, r0
 80035ca:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	785b      	ldrb	r3, [r3, #1]
 80035d0:	0018      	movs	r0, r3
 80035d2:	f000 facb 	bl	8003b6c <RTC_ByteToBcd2>
 80035d6:	0003      	movs	r3, r0
 80035d8:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80035da:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	789b      	ldrb	r3, [r3, #2]
 80035e0:	0018      	movs	r0, r3
 80035e2:	f000 fac3 	bl	8003b6c <RTC_ByteToBcd2>
 80035e6:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80035e8:	0022      	movs	r2, r4
 80035ea:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	78db      	ldrb	r3, [r3, #3]
 80035f0:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80035f2:	4313      	orrs	r3, r2
 80035f4:	617b      	str	r3, [r7, #20]
 80035f6:	e017      	b.n	8003628 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	699b      	ldr	r3, [r3, #24]
 80035fe:	2240      	movs	r2, #64	@ 0x40
 8003600:	4013      	ands	r3, r2
 8003602:	d102      	bne.n	800360a <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	2200      	movs	r2, #0
 8003608:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	785b      	ldrb	r3, [r3, #1]
 8003614:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003616:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003618:	68ba      	ldr	r2, [r7, #8]
 800361a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800361c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	78db      	ldrb	r3, [r3, #3]
 8003622:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003624:	4313      	orrs	r3, r2
 8003626:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	697a      	ldr	r2, [r7, #20]
 800362e:	491b      	ldr	r1, [pc, #108]	@ (800369c <HAL_RTC_SetTime+0x148>)
 8003630:	400a      	ands	r2, r1
 8003632:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	699a      	ldr	r2, [r3, #24]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4918      	ldr	r1, [pc, #96]	@ (80036a0 <HAL_RTC_SetTime+0x14c>)
 8003640:	400a      	ands	r2, r1
 8003642:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	6999      	ldr	r1, [r3, #24]
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	68da      	ldr	r2, [r3, #12]
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	691b      	ldr	r3, [r3, #16]
 8003652:	431a      	orrs	r2, r3
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	430a      	orrs	r2, r1
 800365a:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800365c:	2313      	movs	r3, #19
 800365e:	18fc      	adds	r4, r7, r3
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	0018      	movs	r0, r3
 8003664:	f000 fa3e 	bl	8003ae4 <RTC_ExitInitMode>
 8003668:	0003      	movs	r3, r0
 800366a:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	22ff      	movs	r2, #255	@ 0xff
 8003672:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 8003674:	2313      	movs	r3, #19
 8003676:	18fb      	adds	r3, r7, r3
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d103      	bne.n	8003686 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2229      	movs	r2, #41	@ 0x29
 8003682:	2101      	movs	r1, #1
 8003684:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2228      	movs	r2, #40	@ 0x28
 800368a:	2100      	movs	r1, #0
 800368c:	5499      	strb	r1, [r3, r2]

  return status;
 800368e:	2313      	movs	r3, #19
 8003690:	18fb      	adds	r3, r7, r3
 8003692:	781b      	ldrb	r3, [r3, #0]
}
 8003694:	0018      	movs	r0, r3
 8003696:	46bd      	mov	sp, r7
 8003698:	b006      	add	sp, #24
 800369a:	bdb0      	pop	{r4, r5, r7, pc}
 800369c:	007f7f7f 	.word	0x007f7f7f
 80036a0:	fffbffff 	.word	0xfffbffff

080036a4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80036a4:	b5b0      	push	{r4, r5, r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2228      	movs	r2, #40	@ 0x28
 80036b4:	5c9b      	ldrb	r3, [r3, r2]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d101      	bne.n	80036be <HAL_RTC_SetDate+0x1a>
 80036ba:	2302      	movs	r3, #2
 80036bc:	e07e      	b.n	80037bc <HAL_RTC_SetDate+0x118>
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2228      	movs	r2, #40	@ 0x28
 80036c2:	2101      	movs	r1, #1
 80036c4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2229      	movs	r2, #41	@ 0x29
 80036ca:	2102      	movs	r1, #2
 80036cc:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d10e      	bne.n	80036f2 <HAL_RTC_SetDate+0x4e>
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	785b      	ldrb	r3, [r3, #1]
 80036d8:	001a      	movs	r2, r3
 80036da:	2310      	movs	r3, #16
 80036dc:	4013      	ands	r3, r2
 80036de:	d008      	beq.n	80036f2 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	785b      	ldrb	r3, [r3, #1]
 80036e4:	2210      	movs	r2, #16
 80036e6:	4393      	bics	r3, r2
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	330a      	adds	r3, #10
 80036ec:	b2da      	uxtb	r2, r3
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d11c      	bne.n	8003732 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	78db      	ldrb	r3, [r3, #3]
 80036fc:	0018      	movs	r0, r3
 80036fe:	f000 fa35 	bl	8003b6c <RTC_ByteToBcd2>
 8003702:	0003      	movs	r3, r0
 8003704:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	785b      	ldrb	r3, [r3, #1]
 800370a:	0018      	movs	r0, r3
 800370c:	f000 fa2e 	bl	8003b6c <RTC_ByteToBcd2>
 8003710:	0003      	movs	r3, r0
 8003712:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003714:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	789b      	ldrb	r3, [r3, #2]
 800371a:	0018      	movs	r0, r3
 800371c:	f000 fa26 	bl	8003b6c <RTC_ByteToBcd2>
 8003720:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003722:	0022      	movs	r2, r4
 8003724:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800372c:	4313      	orrs	r3, r2
 800372e:	617b      	str	r3, [r7, #20]
 8003730:	e00e      	b.n	8003750 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	78db      	ldrb	r3, [r3, #3]
 8003736:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	785b      	ldrb	r3, [r3, #1]
 800373c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800373e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8003740:	68ba      	ldr	r2, [r7, #8]
 8003742:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003744:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800374c:	4313      	orrs	r3, r2
 800374e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	22ca      	movs	r2, #202	@ 0xca
 8003756:	625a      	str	r2, [r3, #36]	@ 0x24
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2253      	movs	r2, #83	@ 0x53
 800375e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003760:	2513      	movs	r5, #19
 8003762:	197c      	adds	r4, r7, r5
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	0018      	movs	r0, r3
 8003768:	f000 f97a 	bl	8003a60 <RTC_EnterInitMode>
 800376c:	0003      	movs	r3, r0
 800376e:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8003770:	0028      	movs	r0, r5
 8003772:	183b      	adds	r3, r7, r0
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10c      	bne.n	8003794 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	697a      	ldr	r2, [r7, #20]
 8003780:	4910      	ldr	r1, [pc, #64]	@ (80037c4 <HAL_RTC_SetDate+0x120>)
 8003782:	400a      	ands	r2, r1
 8003784:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003786:	183c      	adds	r4, r7, r0
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	0018      	movs	r0, r3
 800378c:	f000 f9aa 	bl	8003ae4 <RTC_ExitInitMode>
 8003790:	0003      	movs	r3, r0
 8003792:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	22ff      	movs	r2, #255	@ 0xff
 800379a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800379c:	2313      	movs	r3, #19
 800379e:	18fb      	adds	r3, r7, r3
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d103      	bne.n	80037ae <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2229      	movs	r2, #41	@ 0x29
 80037aa:	2101      	movs	r1, #1
 80037ac:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2228      	movs	r2, #40	@ 0x28
 80037b2:	2100      	movs	r1, #0
 80037b4:	5499      	strb	r1, [r3, r2]

  return status;
 80037b6:	2313      	movs	r3, #19
 80037b8:	18fb      	adds	r3, r7, r3
 80037ba:	781b      	ldrb	r3, [r3, #0]
}
 80037bc:	0018      	movs	r0, r3
 80037be:	46bd      	mov	sp, r7
 80037c0:	b006      	add	sp, #24
 80037c2:	bdb0      	pop	{r4, r5, r7, pc}
 80037c4:	00ffff3f 	.word	0x00ffff3f

080037c8 <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80037c8:	b590      	push	{r4, r7, lr}
 80037ca:	b089      	sub	sp, #36	@ 0x24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2228      	movs	r2, #40	@ 0x28
 80037d8:	5c9b      	ldrb	r3, [r3, r2]
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d101      	bne.n	80037e2 <HAL_RTC_SetAlarm+0x1a>
 80037de:	2302      	movs	r3, #2
 80037e0:	e10c      	b.n	80039fc <HAL_RTC_SetAlarm+0x234>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2228      	movs	r2, #40	@ 0x28
 80037e6:	2101      	movs	r1, #1
 80037e8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2229      	movs	r2, #41	@ 0x29
 80037ee:	2102      	movs	r1, #2
 80037f0:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d136      	bne.n	8003866 <HAL_RTC_SetAlarm+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	699b      	ldr	r3, [r3, #24]
 80037fe:	2240      	movs	r2, #64	@ 0x40
 8003800:	4013      	ands	r3, r2
 8003802:	d102      	bne.n	800380a <HAL_RTC_SetAlarm+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	2200      	movs	r2, #0
 8003808:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	0018      	movs	r0, r3
 8003810:	f000 f9ac 	bl	8003b6c <RTC_ByteToBcd2>
 8003814:	0003      	movs	r3, r0
 8003816:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	785b      	ldrb	r3, [r3, #1]
 800381c:	0018      	movs	r0, r3
 800381e:	f000 f9a5 	bl	8003b6c <RTC_ByteToBcd2>
 8003822:	0003      	movs	r3, r0
 8003824:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003826:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	789b      	ldrb	r3, [r3, #2]
 800382c:	0018      	movs	r0, r3
 800382e:	f000 f99d 	bl	8003b6c <RTC_ByteToBcd2>
 8003832:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003834:	0022      	movs	r2, r4
 8003836:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	78db      	ldrb	r3, [r3, #3]
 800383c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800383e:	431a      	orrs	r2, r3
 8003840:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	2220      	movs	r2, #32
 8003846:	5c9b      	ldrb	r3, [r3, r2]
 8003848:	0018      	movs	r0, r3
 800384a:	f000 f98f 	bl	8003b6c <RTC_ByteToBcd2>
 800384e:	0003      	movs	r3, r0
 8003850:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003852:	0022      	movs	r2, r4
 8003854:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800385a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003860:	4313      	orrs	r3, r2
 8003862:	61fb      	str	r3, [r7, #28]
 8003864:	e022      	b.n	80038ac <HAL_RTC_SetAlarm+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	699b      	ldr	r3, [r3, #24]
 800386c:	2240      	movs	r2, #64	@ 0x40
 800386e:	4013      	ands	r3, r2
 8003870:	d102      	bne.n	8003878 <HAL_RTC_SetAlarm+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	2200      	movs	r2, #0
 8003876:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	785b      	ldrb	r3, [r3, #1]
 8003882:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003884:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003886:	68ba      	ldr	r2, [r7, #8]
 8003888:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800388a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	78db      	ldrb	r3, [r3, #3]
 8003890:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003892:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2120      	movs	r1, #32
 8003898:	5c5b      	ldrb	r3, [r3, r1]
 800389a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800389c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80038a2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80038a8:	4313      	orrs	r3, r2
 80038aa:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	685a      	ldr	r2, [r3, #4]
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	22ca      	movs	r2, #202	@ 0xca
 80038be:	625a      	str	r2, [r3, #36]	@ 0x24
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2253      	movs	r2, #83	@ 0x53
 80038c6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038cc:	2380      	movs	r3, #128	@ 0x80
 80038ce:	005b      	lsls	r3, r3, #1
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d143      	bne.n	800395c <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	699a      	ldr	r2, [r3, #24]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4949      	ldr	r1, [pc, #292]	@ (8003a04 <HAL_RTC_SetAlarm+0x23c>)
 80038e0:	400a      	ands	r2, r1
 80038e2:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	699a      	ldr	r2, [r3, #24]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4946      	ldr	r1, [pc, #280]	@ (8003a08 <HAL_RTC_SetAlarm+0x240>)
 80038f0:	400a      	ands	r2, r1
 80038f2:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 80038f4:	f7fd ffc6 	bl	8001884 <HAL_GetTick>
 80038f8:	0003      	movs	r3, r0
 80038fa:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80038fc:	e016      	b.n	800392c <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80038fe:	f7fd ffc1 	bl	8001884 <HAL_GetTick>
 8003902:	0002      	movs	r2, r0
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	1ad2      	subs	r2, r2, r3
 8003908:	23fa      	movs	r3, #250	@ 0xfa
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	429a      	cmp	r2, r3
 800390e:	d90d      	bls.n	800392c <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	22ff      	movs	r2, #255	@ 0xff
 8003916:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2229      	movs	r2, #41	@ 0x29
 800391c:	2103      	movs	r1, #3
 800391e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2228      	movs	r2, #40	@ 0x28
 8003924:	2100      	movs	r1, #0
 8003926:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e067      	b.n	80039fc <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	2201      	movs	r2, #1
 8003934:	4013      	ands	r3, r2
 8003936:	d0e2      	beq.n	80038fe <HAL_RTC_SetAlarm+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	69fa      	ldr	r2, [r7, #28]
 800393e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	699a      	ldr	r2, [r3, #24]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2180      	movs	r1, #128	@ 0x80
 8003954:	0049      	lsls	r1, r1, #1
 8003956:	430a      	orrs	r2, r1
 8003958:	619a      	str	r2, [r3, #24]
 800395a:	e042      	b.n	80039e2 <HAL_RTC_SetAlarm+0x21a>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	699a      	ldr	r2, [r3, #24]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4929      	ldr	r1, [pc, #164]	@ (8003a0c <HAL_RTC_SetAlarm+0x244>)
 8003968:	400a      	ands	r2, r1
 800396a:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	699a      	ldr	r2, [r3, #24]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4926      	ldr	r1, [pc, #152]	@ (8003a10 <HAL_RTC_SetAlarm+0x248>)
 8003978:	400a      	ands	r2, r1
 800397a:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 800397c:	f7fd ff82 	bl	8001884 <HAL_GetTick>
 8003980:	0003      	movs	r3, r0
 8003982:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003984:	e016      	b.n	80039b4 <HAL_RTC_SetAlarm+0x1ec>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003986:	f7fd ff7d 	bl	8001884 <HAL_GetTick>
 800398a:	0002      	movs	r2, r0
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	1ad2      	subs	r2, r2, r3
 8003990:	23fa      	movs	r3, #250	@ 0xfa
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	429a      	cmp	r2, r3
 8003996:	d90d      	bls.n	80039b4 <HAL_RTC_SetAlarm+0x1ec>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	22ff      	movs	r2, #255	@ 0xff
 800399e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2229      	movs	r2, #41	@ 0x29
 80039a4:	2103      	movs	r1, #3
 80039a6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2228      	movs	r2, #40	@ 0x28
 80039ac:	2100      	movs	r1, #0
 80039ae:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e023      	b.n	80039fc <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	2202      	movs	r2, #2
 80039bc:	4013      	ands	r3, r2
 80039be:	d0e2      	beq.n	8003986 <HAL_RTC_SetAlarm+0x1be>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	69fa      	ldr	r2, [r7, #28]
 80039c6:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	699a      	ldr	r2, [r3, #24]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2180      	movs	r1, #128	@ 0x80
 80039dc:	0089      	lsls	r1, r1, #2
 80039de:	430a      	orrs	r2, r1
 80039e0:	619a      	str	r2, [r3, #24]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	22ff      	movs	r2, #255	@ 0xff
 80039e8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2229      	movs	r2, #41	@ 0x29
 80039ee:	2101      	movs	r1, #1
 80039f0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2228      	movs	r2, #40	@ 0x28
 80039f6:	2100      	movs	r1, #0
 80039f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039fa:	2300      	movs	r3, #0
}
 80039fc:	0018      	movs	r0, r3
 80039fe:	46bd      	mov	sp, r7
 8003a00:	b009      	add	sp, #36	@ 0x24
 8003a02:	bd90      	pop	{r4, r7, pc}
 8003a04:	fffffeff 	.word	0xfffffeff
 8003a08:	ffffefff 	.word	0xffffefff
 8003a0c:	fffffdff 	.word	0xfffffdff
 8003a10:	ffffdfff 	.word	0xffffdfff

08003a14 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a0e      	ldr	r2, [pc, #56]	@ (8003a5c <HAL_RTC_WaitForSynchro+0x48>)
 8003a22:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003a24:	f7fd ff2e 	bl	8001884 <HAL_GetTick>
 8003a28:	0003      	movs	r3, r0
 8003a2a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003a2c:	e00a      	b.n	8003a44 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003a2e:	f7fd ff29 	bl	8001884 <HAL_GetTick>
 8003a32:	0002      	movs	r2, r0
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	1ad2      	subs	r2, r2, r3
 8003a38:	23fa      	movs	r3, #250	@ 0xfa
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d901      	bls.n	8003a44 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e006      	b.n	8003a52 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	d0ee      	beq.n	8003a2e <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	0018      	movs	r0, r3
 8003a54:	46bd      	mov	sp, r7
 8003a56:	b004      	add	sp, #16
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	46c0      	nop			@ (mov r8, r8)
 8003a5c:	0001005f 	.word	0x0001005f

08003a60 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8003a68:	230f      	movs	r3, #15
 8003a6a:	18fb      	adds	r3, r7, r3
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	2240      	movs	r2, #64	@ 0x40
 8003a78:	4013      	ands	r3, r2
 8003a7a:	d12c      	bne.n	8003ad6 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68da      	ldr	r2, [r3, #12]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	2180      	movs	r1, #128	@ 0x80
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003a8c:	f7fd fefa 	bl	8001884 <HAL_GetTick>
 8003a90:	0003      	movs	r3, r0
 8003a92:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003a94:	e014      	b.n	8003ac0 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8003a96:	f7fd fef5 	bl	8001884 <HAL_GetTick>
 8003a9a:	0002      	movs	r2, r0
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	1ad2      	subs	r2, r2, r3
 8003aa0:	200f      	movs	r0, #15
 8003aa2:	183b      	adds	r3, r7, r0
 8003aa4:	1839      	adds	r1, r7, r0
 8003aa6:	7809      	ldrb	r1, [r1, #0]
 8003aa8:	7019      	strb	r1, [r3, #0]
 8003aaa:	23fa      	movs	r3, #250	@ 0xfa
 8003aac:	009b      	lsls	r3, r3, #2
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d906      	bls.n	8003ac0 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8003ab2:	183b      	adds	r3, r7, r0
 8003ab4:	2203      	movs	r2, #3
 8003ab6:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2229      	movs	r2, #41	@ 0x29
 8003abc:	2103      	movs	r1, #3
 8003abe:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	2240      	movs	r2, #64	@ 0x40
 8003ac8:	4013      	ands	r3, r2
 8003aca:	d104      	bne.n	8003ad6 <RTC_EnterInitMode+0x76>
 8003acc:	230f      	movs	r3, #15
 8003ace:	18fb      	adds	r3, r7, r3
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	2b03      	cmp	r3, #3
 8003ad4:	d1df      	bne.n	8003a96 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003ad6:	230f      	movs	r3, #15
 8003ad8:	18fb      	adds	r3, r7, r3
 8003ada:	781b      	ldrb	r3, [r3, #0]
}
 8003adc:	0018      	movs	r0, r3
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	b004      	add	sp, #16
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003ae4:	b590      	push	{r4, r7, lr}
 8003ae6:	b085      	sub	sp, #20
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003aec:	240f      	movs	r4, #15
 8003aee:	193b      	adds	r3, r7, r4
 8003af0:	2200      	movs	r2, #0
 8003af2:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003af4:	4b1c      	ldr	r3, [pc, #112]	@ (8003b68 <RTC_ExitInitMode+0x84>)
 8003af6:	68da      	ldr	r2, [r3, #12]
 8003af8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b68 <RTC_ExitInitMode+0x84>)
 8003afa:	2180      	movs	r1, #128	@ 0x80
 8003afc:	438a      	bics	r2, r1
 8003afe:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003b00:	4b19      	ldr	r3, [pc, #100]	@ (8003b68 <RTC_ExitInitMode+0x84>)
 8003b02:	699b      	ldr	r3, [r3, #24]
 8003b04:	2220      	movs	r2, #32
 8003b06:	4013      	ands	r3, r2
 8003b08:	d10d      	bne.n	8003b26 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	0018      	movs	r0, r3
 8003b0e:	f7ff ff81 	bl	8003a14 <HAL_RTC_WaitForSynchro>
 8003b12:	1e03      	subs	r3, r0, #0
 8003b14:	d021      	beq.n	8003b5a <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2229      	movs	r2, #41	@ 0x29
 8003b1a:	2103      	movs	r1, #3
 8003b1c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8003b1e:	193b      	adds	r3, r7, r4
 8003b20:	2203      	movs	r2, #3
 8003b22:	701a      	strb	r2, [r3, #0]
 8003b24:	e019      	b.n	8003b5a <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003b26:	4b10      	ldr	r3, [pc, #64]	@ (8003b68 <RTC_ExitInitMode+0x84>)
 8003b28:	699a      	ldr	r2, [r3, #24]
 8003b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8003b68 <RTC_ExitInitMode+0x84>)
 8003b2c:	2120      	movs	r1, #32
 8003b2e:	438a      	bics	r2, r1
 8003b30:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	0018      	movs	r0, r3
 8003b36:	f7ff ff6d 	bl	8003a14 <HAL_RTC_WaitForSynchro>
 8003b3a:	1e03      	subs	r3, r0, #0
 8003b3c:	d007      	beq.n	8003b4e <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2229      	movs	r2, #41	@ 0x29
 8003b42:	2103      	movs	r1, #3
 8003b44:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8003b46:	230f      	movs	r3, #15
 8003b48:	18fb      	adds	r3, r7, r3
 8003b4a:	2203      	movs	r2, #3
 8003b4c:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003b4e:	4b06      	ldr	r3, [pc, #24]	@ (8003b68 <RTC_ExitInitMode+0x84>)
 8003b50:	699a      	ldr	r2, [r3, #24]
 8003b52:	4b05      	ldr	r3, [pc, #20]	@ (8003b68 <RTC_ExitInitMode+0x84>)
 8003b54:	2120      	movs	r1, #32
 8003b56:	430a      	orrs	r2, r1
 8003b58:	619a      	str	r2, [r3, #24]
  }

  return status;
 8003b5a:	230f      	movs	r3, #15
 8003b5c:	18fb      	adds	r3, r7, r3
 8003b5e:	781b      	ldrb	r3, [r3, #0]
}
 8003b60:	0018      	movs	r0, r3
 8003b62:	46bd      	mov	sp, r7
 8003b64:	b005      	add	sp, #20
 8003b66:	bd90      	pop	{r4, r7, pc}
 8003b68:	40002800 	.word	0x40002800

08003b6c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	0002      	movs	r2, r0
 8003b74:	1dfb      	adds	r3, r7, #7
 8003b76:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8003b7c:	230b      	movs	r3, #11
 8003b7e:	18fb      	adds	r3, r7, r3
 8003b80:	1dfa      	adds	r2, r7, #7
 8003b82:	7812      	ldrb	r2, [r2, #0]
 8003b84:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8003b86:	e008      	b.n	8003b9a <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8003b8e:	220b      	movs	r2, #11
 8003b90:	18bb      	adds	r3, r7, r2
 8003b92:	18ba      	adds	r2, r7, r2
 8003b94:	7812      	ldrb	r2, [r2, #0]
 8003b96:	3a0a      	subs	r2, #10
 8003b98:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8003b9a:	210b      	movs	r1, #11
 8003b9c:	187b      	adds	r3, r7, r1
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	2b09      	cmp	r3, #9
 8003ba2:	d8f1      	bhi.n	8003b88 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	011b      	lsls	r3, r3, #4
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	187b      	adds	r3, r7, r1
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	b2db      	uxtb	r3, r3
}
 8003bb4:	0018      	movs	r0, r3
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	b004      	add	sp, #16
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2228      	movs	r2, #40	@ 0x28
 8003bca:	5c9b      	ldrb	r3, [r3, r2]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d101      	bne.n	8003bd4 <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	e035      	b.n	8003c40 <HAL_RTCEx_SetCalibrationOutPut+0x84>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2228      	movs	r2, #40	@ 0x28
 8003bd8:	2101      	movs	r1, #1
 8003bda:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2229      	movs	r2, #41	@ 0x29
 8003be0:	2102      	movs	r1, #2
 8003be2:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	22ca      	movs	r2, #202	@ 0xca
 8003bea:	625a      	str	r2, [r3, #36]	@ 0x24
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2253      	movs	r2, #83	@ 0x53
 8003bf2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	699a      	ldr	r2, [r3, #24]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4912      	ldr	r1, [pc, #72]	@ (8003c48 <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 8003c00:	400a      	ands	r2, r1
 8003c02:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	6999      	ldr	r1, [r3, #24]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	683a      	ldr	r2, [r7, #0]
 8003c10:	430a      	orrs	r2, r1
 8003c12:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	699a      	ldr	r2, [r3, #24]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2180      	movs	r1, #128	@ 0x80
 8003c20:	0409      	lsls	r1, r1, #16
 8003c22:	430a      	orrs	r2, r1
 8003c24:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	22ff      	movs	r2, #255	@ 0xff
 8003c2c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2229      	movs	r2, #41	@ 0x29
 8003c32:	2101      	movs	r1, #1
 8003c34:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2228      	movs	r2, #40	@ 0x28
 8003c3a:	2100      	movs	r1, #0
 8003c3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	0018      	movs	r0, r3
 8003c42:	46bd      	mov	sp, r7
 8003c44:	b002      	add	sp, #8
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	fff7ffff 	.word	0xfff7ffff

08003c4c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e0a8      	b.n	8003db0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d109      	bne.n	8003c7a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685a      	ldr	r2, [r3, #4]
 8003c6a:	2382      	movs	r3, #130	@ 0x82
 8003c6c:	005b      	lsls	r3, r3, #1
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d009      	beq.n	8003c86 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	61da      	str	r2, [r3, #28]
 8003c78:	e005      	b.n	8003c86 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	225d      	movs	r2, #93	@ 0x5d
 8003c90:	5c9b      	ldrb	r3, [r3, r2]
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d107      	bne.n	8003ca8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	225c      	movs	r2, #92	@ 0x5c
 8003c9c:	2100      	movs	r1, #0
 8003c9e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f7fd fc72 	bl	800158c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	225d      	movs	r2, #93	@ 0x5d
 8003cac:	2102      	movs	r1, #2
 8003cae:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	2140      	movs	r1, #64	@ 0x40
 8003cbc:	438a      	bics	r2, r1
 8003cbe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	68da      	ldr	r2, [r3, #12]
 8003cc4:	23e0      	movs	r3, #224	@ 0xe0
 8003cc6:	00db      	lsls	r3, r3, #3
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d902      	bls.n	8003cd2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	e002      	b.n	8003cd8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003cd2:	2380      	movs	r3, #128	@ 0x80
 8003cd4:	015b      	lsls	r3, r3, #5
 8003cd6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	68da      	ldr	r2, [r3, #12]
 8003cdc:	23f0      	movs	r3, #240	@ 0xf0
 8003cde:	011b      	lsls	r3, r3, #4
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d008      	beq.n	8003cf6 <HAL_SPI_Init+0xaa>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68da      	ldr	r2, [r3, #12]
 8003ce8:	23e0      	movs	r3, #224	@ 0xe0
 8003cea:	00db      	lsls	r3, r3, #3
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d002      	beq.n	8003cf6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	2382      	movs	r3, #130	@ 0x82
 8003cfc:	005b      	lsls	r3, r3, #1
 8003cfe:	401a      	ands	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6899      	ldr	r1, [r3, #8]
 8003d04:	2384      	movs	r3, #132	@ 0x84
 8003d06:	021b      	lsls	r3, r3, #8
 8003d08:	400b      	ands	r3, r1
 8003d0a:	431a      	orrs	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	2102      	movs	r1, #2
 8003d12:	400b      	ands	r3, r1
 8003d14:	431a      	orrs	r2, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	695b      	ldr	r3, [r3, #20]
 8003d1a:	2101      	movs	r1, #1
 8003d1c:	400b      	ands	r3, r1
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6999      	ldr	r1, [r3, #24]
 8003d24:	2380      	movs	r3, #128	@ 0x80
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	400b      	ands	r3, r1
 8003d2a:	431a      	orrs	r2, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	69db      	ldr	r3, [r3, #28]
 8003d30:	2138      	movs	r1, #56	@ 0x38
 8003d32:	400b      	ands	r3, r1
 8003d34:	431a      	orrs	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a1b      	ldr	r3, [r3, #32]
 8003d3a:	2180      	movs	r1, #128	@ 0x80
 8003d3c:	400b      	ands	r3, r1
 8003d3e:	431a      	orrs	r2, r3
 8003d40:	0011      	movs	r1, r2
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d46:	2380      	movs	r3, #128	@ 0x80
 8003d48:	019b      	lsls	r3, r3, #6
 8003d4a:	401a      	ands	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	430a      	orrs	r2, r1
 8003d52:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	699b      	ldr	r3, [r3, #24]
 8003d58:	0c1b      	lsrs	r3, r3, #16
 8003d5a:	2204      	movs	r2, #4
 8003d5c:	401a      	ands	r2, r3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d62:	2110      	movs	r1, #16
 8003d64:	400b      	ands	r3, r1
 8003d66:	431a      	orrs	r2, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d6c:	2108      	movs	r1, #8
 8003d6e:	400b      	ands	r3, r1
 8003d70:	431a      	orrs	r2, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	68d9      	ldr	r1, [r3, #12]
 8003d76:	23f0      	movs	r3, #240	@ 0xf0
 8003d78:	011b      	lsls	r3, r3, #4
 8003d7a:	400b      	ands	r3, r1
 8003d7c:	431a      	orrs	r2, r3
 8003d7e:	0011      	movs	r1, r2
 8003d80:	68fa      	ldr	r2, [r7, #12]
 8003d82:	2380      	movs	r3, #128	@ 0x80
 8003d84:	015b      	lsls	r3, r3, #5
 8003d86:	401a      	ands	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	69da      	ldr	r2, [r3, #28]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4907      	ldr	r1, [pc, #28]	@ (8003db8 <HAL_SPI_Init+0x16c>)
 8003d9c:	400a      	ands	r2, r1
 8003d9e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	225d      	movs	r2, #93	@ 0x5d
 8003daa:	2101      	movs	r1, #1
 8003dac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	0018      	movs	r0, r3
 8003db2:	46bd      	mov	sp, r7
 8003db4:	b004      	add	sp, #16
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	fffff7ff 	.word	0xfffff7ff

08003dbc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b088      	sub	sp, #32
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	60f8      	str	r0, [r7, #12]
 8003dc4:	60b9      	str	r1, [r7, #8]
 8003dc6:	603b      	str	r3, [r7, #0]
 8003dc8:	1dbb      	adds	r3, r7, #6
 8003dca:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003dcc:	231f      	movs	r3, #31
 8003dce:	18fb      	adds	r3, r7, r3
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	225c      	movs	r2, #92	@ 0x5c
 8003dd8:	5c9b      	ldrb	r3, [r3, r2]
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d101      	bne.n	8003de2 <HAL_SPI_Transmit+0x26>
 8003dde:	2302      	movs	r3, #2
 8003de0:	e147      	b.n	8004072 <HAL_SPI_Transmit+0x2b6>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	225c      	movs	r2, #92	@ 0x5c
 8003de6:	2101      	movs	r1, #1
 8003de8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003dea:	f7fd fd4b 	bl	8001884 <HAL_GetTick>
 8003dee:	0003      	movs	r3, r0
 8003df0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003df2:	2316      	movs	r3, #22
 8003df4:	18fb      	adds	r3, r7, r3
 8003df6:	1dba      	adds	r2, r7, #6
 8003df8:	8812      	ldrh	r2, [r2, #0]
 8003dfa:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	225d      	movs	r2, #93	@ 0x5d
 8003e00:	5c9b      	ldrb	r3, [r3, r2]
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d004      	beq.n	8003e12 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8003e08:	231f      	movs	r3, #31
 8003e0a:	18fb      	adds	r3, r7, r3
 8003e0c:	2202      	movs	r2, #2
 8003e0e:	701a      	strb	r2, [r3, #0]
    goto error;
 8003e10:	e128      	b.n	8004064 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d003      	beq.n	8003e20 <HAL_SPI_Transmit+0x64>
 8003e18:	1dbb      	adds	r3, r7, #6
 8003e1a:	881b      	ldrh	r3, [r3, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d104      	bne.n	8003e2a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003e20:	231f      	movs	r3, #31
 8003e22:	18fb      	adds	r3, r7, r3
 8003e24:	2201      	movs	r2, #1
 8003e26:	701a      	strb	r2, [r3, #0]
    goto error;
 8003e28:	e11c      	b.n	8004064 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	225d      	movs	r2, #93	@ 0x5d
 8003e2e:	2103      	movs	r1, #3
 8003e30:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	68ba      	ldr	r2, [r7, #8]
 8003e3c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	1dba      	adds	r2, r7, #6
 8003e42:	8812      	ldrh	r2, [r2, #0]
 8003e44:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	1dba      	adds	r2, r7, #6
 8003e4a:	8812      	ldrh	r2, [r2, #0]
 8003e4c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2200      	movs	r2, #0
 8003e52:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2244      	movs	r2, #68	@ 0x44
 8003e58:	2100      	movs	r1, #0
 8003e5a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2246      	movs	r2, #70	@ 0x46
 8003e60:	2100      	movs	r1, #0
 8003e62:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	689a      	ldr	r2, [r3, #8]
 8003e74:	2380      	movs	r3, #128	@ 0x80
 8003e76:	021b      	lsls	r3, r3, #8
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d110      	bne.n	8003e9e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2140      	movs	r1, #64	@ 0x40
 8003e88:	438a      	bics	r2, r1
 8003e8a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	2180      	movs	r1, #128	@ 0x80
 8003e98:	01c9      	lsls	r1, r1, #7
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	2240      	movs	r2, #64	@ 0x40
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	2b40      	cmp	r3, #64	@ 0x40
 8003eaa:	d007      	beq.n	8003ebc <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	2140      	movs	r1, #64	@ 0x40
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	68da      	ldr	r2, [r3, #12]
 8003ec0:	23e0      	movs	r3, #224	@ 0xe0
 8003ec2:	00db      	lsls	r3, r3, #3
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d952      	bls.n	8003f6e <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d004      	beq.n	8003eda <HAL_SPI_Transmit+0x11e>
 8003ed0:	2316      	movs	r3, #22
 8003ed2:	18fb      	adds	r3, r7, r3
 8003ed4:	881b      	ldrh	r3, [r3, #0]
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d143      	bne.n	8003f62 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ede:	881a      	ldrh	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eea:	1c9a      	adds	r2, r3, #2
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	3b01      	subs	r3, #1
 8003ef8:	b29a      	uxth	r2, r3
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003efe:	e030      	b.n	8003f62 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	2202      	movs	r2, #2
 8003f08:	4013      	ands	r3, r2
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d112      	bne.n	8003f34 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f12:	881a      	ldrh	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f1e:	1c9a      	adds	r2, r3, #2
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f32:	e016      	b.n	8003f62 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f34:	f7fd fca6 	bl	8001884 <HAL_GetTick>
 8003f38:	0002      	movs	r2, r0
 8003f3a:	69bb      	ldr	r3, [r7, #24]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	683a      	ldr	r2, [r7, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d802      	bhi.n	8003f4a <HAL_SPI_Transmit+0x18e>
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	3301      	adds	r3, #1
 8003f48:	d102      	bne.n	8003f50 <HAL_SPI_Transmit+0x194>
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d108      	bne.n	8003f62 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8003f50:	231f      	movs	r3, #31
 8003f52:	18fb      	adds	r3, r7, r3
 8003f54:	2203      	movs	r2, #3
 8003f56:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	225d      	movs	r2, #93	@ 0x5d
 8003f5c:	2101      	movs	r1, #1
 8003f5e:	5499      	strb	r1, [r3, r2]
          goto error;
 8003f60:	e080      	b.n	8004064 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1c9      	bne.n	8003f00 <HAL_SPI_Transmit+0x144>
 8003f6c:	e053      	b.n	8004016 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d004      	beq.n	8003f80 <HAL_SPI_Transmit+0x1c4>
 8003f76:	2316      	movs	r3, #22
 8003f78:	18fb      	adds	r3, r7, r3
 8003f7a:	881b      	ldrh	r3, [r3, #0]
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d145      	bne.n	800400c <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	330c      	adds	r3, #12
 8003f8a:	7812      	ldrb	r2, [r2, #0]
 8003f8c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f92:	1c5a      	adds	r2, r3, #1
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8003fa6:	e031      	b.n	800400c <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	2202      	movs	r2, #2
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d113      	bne.n	8003fde <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	330c      	adds	r3, #12
 8003fc0:	7812      	ldrb	r2, [r2, #0]
 8003fc2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fc8:	1c5a      	adds	r2, r3, #1
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	b29a      	uxth	r2, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003fdc:	e016      	b.n	800400c <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fde:	f7fd fc51 	bl	8001884 <HAL_GetTick>
 8003fe2:	0002      	movs	r2, r0
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	683a      	ldr	r2, [r7, #0]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d802      	bhi.n	8003ff4 <HAL_SPI_Transmit+0x238>
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	d102      	bne.n	8003ffa <HAL_SPI_Transmit+0x23e>
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d108      	bne.n	800400c <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8003ffa:	231f      	movs	r3, #31
 8003ffc:	18fb      	adds	r3, r7, r3
 8003ffe:	2203      	movs	r2, #3
 8004000:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	225d      	movs	r2, #93	@ 0x5d
 8004006:	2101      	movs	r1, #1
 8004008:	5499      	strb	r1, [r3, r2]
          goto error;
 800400a:	e02b      	b.n	8004064 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004010:	b29b      	uxth	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d1c8      	bne.n	8003fa8 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004016:	69ba      	ldr	r2, [r7, #24]
 8004018:	6839      	ldr	r1, [r7, #0]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	0018      	movs	r0, r3
 800401e:	f000 fcef 	bl	8004a00 <SPI_EndRxTxTransaction>
 8004022:	1e03      	subs	r3, r0, #0
 8004024:	d002      	beq.n	800402c <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2220      	movs	r2, #32
 800402a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d10a      	bne.n	800404a <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004034:	2300      	movs	r3, #0
 8004036:	613b      	str	r3, [r7, #16]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	613b      	str	r3, [r7, #16]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	613b      	str	r3, [r7, #16]
 8004048:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800404e:	2b00      	cmp	r3, #0
 8004050:	d004      	beq.n	800405c <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8004052:	231f      	movs	r3, #31
 8004054:	18fb      	adds	r3, r7, r3
 8004056:	2201      	movs	r2, #1
 8004058:	701a      	strb	r2, [r3, #0]
 800405a:	e003      	b.n	8004064 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	225d      	movs	r2, #93	@ 0x5d
 8004060:	2101      	movs	r1, #1
 8004062:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	225c      	movs	r2, #92	@ 0x5c
 8004068:	2100      	movs	r1, #0
 800406a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800406c:	231f      	movs	r3, #31
 800406e:	18fb      	adds	r3, r7, r3
 8004070:	781b      	ldrb	r3, [r3, #0]
}
 8004072:	0018      	movs	r0, r3
 8004074:	46bd      	mov	sp, r7
 8004076:	b008      	add	sp, #32
 8004078:	bd80      	pop	{r7, pc}
	...

0800407c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800407c:	b590      	push	{r4, r7, lr}
 800407e:	b089      	sub	sp, #36	@ 0x24
 8004080:	af02      	add	r7, sp, #8
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	603b      	str	r3, [r7, #0]
 8004088:	1dbb      	adds	r3, r7, #6
 800408a:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800408c:	2117      	movs	r1, #23
 800408e:	187b      	adds	r3, r7, r1
 8004090:	2200      	movs	r2, #0
 8004092:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	225d      	movs	r2, #93	@ 0x5d
 8004098:	5c9b      	ldrb	r3, [r3, r2]
 800409a:	b2db      	uxtb	r3, r3
 800409c:	2b01      	cmp	r3, #1
 800409e:	d003      	beq.n	80040a8 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 80040a0:	187b      	adds	r3, r7, r1
 80040a2:	2202      	movs	r2, #2
 80040a4:	701a      	strb	r2, [r3, #0]
    goto error;
 80040a6:	e12b      	b.n	8004300 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	685a      	ldr	r2, [r3, #4]
 80040ac:	2382      	movs	r3, #130	@ 0x82
 80040ae:	005b      	lsls	r3, r3, #1
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d113      	bne.n	80040dc <HAL_SPI_Receive+0x60>
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d10f      	bne.n	80040dc <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	225d      	movs	r2, #93	@ 0x5d
 80040c0:	2104      	movs	r1, #4
 80040c2:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80040c4:	1dbb      	adds	r3, r7, #6
 80040c6:	881c      	ldrh	r4, [r3, #0]
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	68b9      	ldr	r1, [r7, #8]
 80040cc:	68f8      	ldr	r0, [r7, #12]
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	9300      	str	r3, [sp, #0]
 80040d2:	0023      	movs	r3, r4
 80040d4:	f000 f924 	bl	8004320 <HAL_SPI_TransmitReceive>
 80040d8:	0003      	movs	r3, r0
 80040da:	e118      	b.n	800430e <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	225c      	movs	r2, #92	@ 0x5c
 80040e0:	5c9b      	ldrb	r3, [r3, r2]
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d101      	bne.n	80040ea <HAL_SPI_Receive+0x6e>
 80040e6:	2302      	movs	r3, #2
 80040e8:	e111      	b.n	800430e <HAL_SPI_Receive+0x292>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	225c      	movs	r2, #92	@ 0x5c
 80040ee:	2101      	movs	r1, #1
 80040f0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040f2:	f7fd fbc7 	bl	8001884 <HAL_GetTick>
 80040f6:	0003      	movs	r3, r0
 80040f8:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d003      	beq.n	8004108 <HAL_SPI_Receive+0x8c>
 8004100:	1dbb      	adds	r3, r7, #6
 8004102:	881b      	ldrh	r3, [r3, #0]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d104      	bne.n	8004112 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8004108:	2317      	movs	r3, #23
 800410a:	18fb      	adds	r3, r7, r3
 800410c:	2201      	movs	r2, #1
 800410e:	701a      	strb	r2, [r3, #0]
    goto error;
 8004110:	e0f6      	b.n	8004300 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	225d      	movs	r2, #93	@ 0x5d
 8004116:	2104      	movs	r1, #4
 8004118:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	68ba      	ldr	r2, [r7, #8]
 8004124:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	1dba      	adds	r2, r7, #6
 800412a:	2144      	movs	r1, #68	@ 0x44
 800412c:	8812      	ldrh	r2, [r2, #0]
 800412e:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	1dba      	adds	r2, r7, #6
 8004134:	2146      	movs	r1, #70	@ 0x46
 8004136:	8812      	ldrh	r2, [r2, #0]
 8004138:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2200      	movs	r2, #0
 800413e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2200      	movs	r2, #0
 8004144:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2200      	movs	r2, #0
 8004150:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	68da      	ldr	r2, [r3, #12]
 800415c:	23e0      	movs	r3, #224	@ 0xe0
 800415e:	00db      	lsls	r3, r3, #3
 8004160:	429a      	cmp	r2, r3
 8004162:	d908      	bls.n	8004176 <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	685a      	ldr	r2, [r3, #4]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	496a      	ldr	r1, [pc, #424]	@ (8004318 <HAL_SPI_Receive+0x29c>)
 8004170:	400a      	ands	r2, r1
 8004172:	605a      	str	r2, [r3, #4]
 8004174:	e008      	b.n	8004188 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	685a      	ldr	r2, [r3, #4]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2180      	movs	r1, #128	@ 0x80
 8004182:	0149      	lsls	r1, r1, #5
 8004184:	430a      	orrs	r2, r1
 8004186:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	689a      	ldr	r2, [r3, #8]
 800418c:	2380      	movs	r3, #128	@ 0x80
 800418e:	021b      	lsls	r3, r3, #8
 8004190:	429a      	cmp	r2, r3
 8004192:	d10f      	bne.n	80041b4 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2140      	movs	r1, #64	@ 0x40
 80041a0:	438a      	bics	r2, r1
 80041a2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	495b      	ldr	r1, [pc, #364]	@ (800431c <HAL_SPI_Receive+0x2a0>)
 80041b0:	400a      	ands	r2, r1
 80041b2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2240      	movs	r2, #64	@ 0x40
 80041bc:	4013      	ands	r3, r2
 80041be:	2b40      	cmp	r3, #64	@ 0x40
 80041c0:	d007      	beq.n	80041d2 <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2140      	movs	r1, #64	@ 0x40
 80041ce:	430a      	orrs	r2, r1
 80041d0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	68da      	ldr	r2, [r3, #12]
 80041d6:	23e0      	movs	r3, #224	@ 0xe0
 80041d8:	00db      	lsls	r3, r3, #3
 80041da:	429a      	cmp	r2, r3
 80041dc:	d900      	bls.n	80041e0 <HAL_SPI_Receive+0x164>
 80041de:	e071      	b.n	80042c4 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80041e0:	e035      	b.n	800424e <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	2201      	movs	r2, #1
 80041ea:	4013      	ands	r3, r2
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d117      	bne.n	8004220 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	330c      	adds	r3, #12
 80041f6:	001a      	movs	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fc:	7812      	ldrb	r2, [r2, #0]
 80041fe:	b2d2      	uxtb	r2, r2
 8004200:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004206:	1c5a      	adds	r2, r3, #1
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2246      	movs	r2, #70	@ 0x46
 8004210:	5a9b      	ldrh	r3, [r3, r2]
 8004212:	b29b      	uxth	r3, r3
 8004214:	3b01      	subs	r3, #1
 8004216:	b299      	uxth	r1, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2246      	movs	r2, #70	@ 0x46
 800421c:	5299      	strh	r1, [r3, r2]
 800421e:	e016      	b.n	800424e <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004220:	f7fd fb30 	bl	8001884 <HAL_GetTick>
 8004224:	0002      	movs	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	683a      	ldr	r2, [r7, #0]
 800422c:	429a      	cmp	r2, r3
 800422e:	d802      	bhi.n	8004236 <HAL_SPI_Receive+0x1ba>
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	3301      	adds	r3, #1
 8004234:	d102      	bne.n	800423c <HAL_SPI_Receive+0x1c0>
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d108      	bne.n	800424e <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 800423c:	2317      	movs	r3, #23
 800423e:	18fb      	adds	r3, r7, r3
 8004240:	2203      	movs	r2, #3
 8004242:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	225d      	movs	r2, #93	@ 0x5d
 8004248:	2101      	movs	r1, #1
 800424a:	5499      	strb	r1, [r3, r2]
          goto error;
 800424c:	e058      	b.n	8004300 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2246      	movs	r2, #70	@ 0x46
 8004252:	5a9b      	ldrh	r3, [r3, r2]
 8004254:	b29b      	uxth	r3, r3
 8004256:	2b00      	cmp	r3, #0
 8004258:	d1c3      	bne.n	80041e2 <HAL_SPI_Receive+0x166>
 800425a:	e039      	b.n	80042d0 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	2201      	movs	r2, #1
 8004264:	4013      	ands	r3, r2
 8004266:	2b01      	cmp	r3, #1
 8004268:	d115      	bne.n	8004296 <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68da      	ldr	r2, [r3, #12]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004274:	b292      	uxth	r2, r2
 8004276:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427c:	1c9a      	adds	r2, r3, #2
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2246      	movs	r2, #70	@ 0x46
 8004286:	5a9b      	ldrh	r3, [r3, r2]
 8004288:	b29b      	uxth	r3, r3
 800428a:	3b01      	subs	r3, #1
 800428c:	b299      	uxth	r1, r3
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2246      	movs	r2, #70	@ 0x46
 8004292:	5299      	strh	r1, [r3, r2]
 8004294:	e016      	b.n	80042c4 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004296:	f7fd faf5 	bl	8001884 <HAL_GetTick>
 800429a:	0002      	movs	r2, r0
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	683a      	ldr	r2, [r7, #0]
 80042a2:	429a      	cmp	r2, r3
 80042a4:	d802      	bhi.n	80042ac <HAL_SPI_Receive+0x230>
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	3301      	adds	r3, #1
 80042aa:	d102      	bne.n	80042b2 <HAL_SPI_Receive+0x236>
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d108      	bne.n	80042c4 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 80042b2:	2317      	movs	r3, #23
 80042b4:	18fb      	adds	r3, r7, r3
 80042b6:	2203      	movs	r2, #3
 80042b8:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	225d      	movs	r2, #93	@ 0x5d
 80042be:	2101      	movs	r1, #1
 80042c0:	5499      	strb	r1, [r3, r2]
          goto error;
 80042c2:	e01d      	b.n	8004300 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2246      	movs	r2, #70	@ 0x46
 80042c8:	5a9b      	ldrh	r3, [r3, r2]
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d1c5      	bne.n	800425c <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042d0:	693a      	ldr	r2, [r7, #16]
 80042d2:	6839      	ldr	r1, [r7, #0]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	0018      	movs	r0, r3
 80042d8:	f000 fb34 	bl	8004944 <SPI_EndRxTransaction>
 80042dc:	1e03      	subs	r3, r0, #0
 80042de:	d002      	beq.n	80042e6 <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2220      	movs	r2, #32
 80042e4:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d004      	beq.n	80042f8 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 80042ee:	2317      	movs	r3, #23
 80042f0:	18fb      	adds	r3, r7, r3
 80042f2:	2201      	movs	r2, #1
 80042f4:	701a      	strb	r2, [r3, #0]
 80042f6:	e003      	b.n	8004300 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	225d      	movs	r2, #93	@ 0x5d
 80042fc:	2101      	movs	r1, #1
 80042fe:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	225c      	movs	r2, #92	@ 0x5c
 8004304:	2100      	movs	r1, #0
 8004306:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004308:	2317      	movs	r3, #23
 800430a:	18fb      	adds	r3, r7, r3
 800430c:	781b      	ldrb	r3, [r3, #0]
}
 800430e:	0018      	movs	r0, r3
 8004310:	46bd      	mov	sp, r7
 8004312:	b007      	add	sp, #28
 8004314:	bd90      	pop	{r4, r7, pc}
 8004316:	46c0      	nop			@ (mov r8, r8)
 8004318:	ffffefff 	.word	0xffffefff
 800431c:	ffffbfff 	.word	0xffffbfff

08004320 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b08a      	sub	sp, #40	@ 0x28
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]
 800432c:	001a      	movs	r2, r3
 800432e:	1cbb      	adds	r3, r7, #2
 8004330:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004332:	2301      	movs	r3, #1
 8004334:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004336:	2323      	movs	r3, #35	@ 0x23
 8004338:	18fb      	adds	r3, r7, r3
 800433a:	2200      	movs	r2, #0
 800433c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	225c      	movs	r2, #92	@ 0x5c
 8004342:	5c9b      	ldrb	r3, [r3, r2]
 8004344:	2b01      	cmp	r3, #1
 8004346:	d101      	bne.n	800434c <HAL_SPI_TransmitReceive+0x2c>
 8004348:	2302      	movs	r3, #2
 800434a:	e1c4      	b.n	80046d6 <HAL_SPI_TransmitReceive+0x3b6>
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	225c      	movs	r2, #92	@ 0x5c
 8004350:	2101      	movs	r1, #1
 8004352:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004354:	f7fd fa96 	bl	8001884 <HAL_GetTick>
 8004358:	0003      	movs	r3, r0
 800435a:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800435c:	201b      	movs	r0, #27
 800435e:	183b      	adds	r3, r7, r0
 8004360:	68fa      	ldr	r2, [r7, #12]
 8004362:	215d      	movs	r1, #93	@ 0x5d
 8004364:	5c52      	ldrb	r2, [r2, r1]
 8004366:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800436e:	2312      	movs	r3, #18
 8004370:	18fb      	adds	r3, r7, r3
 8004372:	1cba      	adds	r2, r7, #2
 8004374:	8812      	ldrh	r2, [r2, #0]
 8004376:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004378:	183b      	adds	r3, r7, r0
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	2b01      	cmp	r3, #1
 800437e:	d011      	beq.n	80043a4 <HAL_SPI_TransmitReceive+0x84>
 8004380:	697a      	ldr	r2, [r7, #20]
 8004382:	2382      	movs	r3, #130	@ 0x82
 8004384:	005b      	lsls	r3, r3, #1
 8004386:	429a      	cmp	r2, r3
 8004388:	d107      	bne.n	800439a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d103      	bne.n	800439a <HAL_SPI_TransmitReceive+0x7a>
 8004392:	183b      	adds	r3, r7, r0
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	2b04      	cmp	r3, #4
 8004398:	d004      	beq.n	80043a4 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800439a:	2323      	movs	r3, #35	@ 0x23
 800439c:	18fb      	adds	r3, r7, r3
 800439e:	2202      	movs	r2, #2
 80043a0:	701a      	strb	r2, [r3, #0]
    goto error;
 80043a2:	e191      	b.n	80046c8 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d006      	beq.n	80043b8 <HAL_SPI_TransmitReceive+0x98>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d003      	beq.n	80043b8 <HAL_SPI_TransmitReceive+0x98>
 80043b0:	1cbb      	adds	r3, r7, #2
 80043b2:	881b      	ldrh	r3, [r3, #0]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d104      	bne.n	80043c2 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80043b8:	2323      	movs	r3, #35	@ 0x23
 80043ba:	18fb      	adds	r3, r7, r3
 80043bc:	2201      	movs	r2, #1
 80043be:	701a      	strb	r2, [r3, #0]
    goto error;
 80043c0:	e182      	b.n	80046c8 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	225d      	movs	r2, #93	@ 0x5d
 80043c6:	5c9b      	ldrb	r3, [r3, r2]
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b04      	cmp	r3, #4
 80043cc:	d003      	beq.n	80043d6 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	225d      	movs	r2, #93	@ 0x5d
 80043d2:	2105      	movs	r1, #5
 80043d4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2200      	movs	r2, #0
 80043da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	1cba      	adds	r2, r7, #2
 80043e6:	2146      	movs	r1, #70	@ 0x46
 80043e8:	8812      	ldrh	r2, [r2, #0]
 80043ea:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	1cba      	adds	r2, r7, #2
 80043f0:	2144      	movs	r1, #68	@ 0x44
 80043f2:	8812      	ldrh	r2, [r2, #0]
 80043f4:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	68ba      	ldr	r2, [r7, #8]
 80043fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	1cba      	adds	r2, r7, #2
 8004400:	8812      	ldrh	r2, [r2, #0]
 8004402:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	1cba      	adds	r2, r7, #2
 8004408:	8812      	ldrh	r2, [r2, #0]
 800440a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2200      	movs	r2, #0
 8004416:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	68da      	ldr	r2, [r3, #12]
 800441c:	23e0      	movs	r3, #224	@ 0xe0
 800441e:	00db      	lsls	r3, r3, #3
 8004420:	429a      	cmp	r2, r3
 8004422:	d908      	bls.n	8004436 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	685a      	ldr	r2, [r3, #4]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	49ac      	ldr	r1, [pc, #688]	@ (80046e0 <HAL_SPI_TransmitReceive+0x3c0>)
 8004430:	400a      	ands	r2, r1
 8004432:	605a      	str	r2, [r3, #4]
 8004434:	e008      	b.n	8004448 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	685a      	ldr	r2, [r3, #4]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2180      	movs	r1, #128	@ 0x80
 8004442:	0149      	lsls	r1, r1, #5
 8004444:	430a      	orrs	r2, r1
 8004446:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2240      	movs	r2, #64	@ 0x40
 8004450:	4013      	ands	r3, r2
 8004452:	2b40      	cmp	r3, #64	@ 0x40
 8004454:	d007      	beq.n	8004466 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2140      	movs	r1, #64	@ 0x40
 8004462:	430a      	orrs	r2, r1
 8004464:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	68da      	ldr	r2, [r3, #12]
 800446a:	23e0      	movs	r3, #224	@ 0xe0
 800446c:	00db      	lsls	r3, r3, #3
 800446e:	429a      	cmp	r2, r3
 8004470:	d800      	bhi.n	8004474 <HAL_SPI_TransmitReceive+0x154>
 8004472:	e083      	b.n	800457c <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d005      	beq.n	8004488 <HAL_SPI_TransmitReceive+0x168>
 800447c:	2312      	movs	r3, #18
 800447e:	18fb      	adds	r3, r7, r3
 8004480:	881b      	ldrh	r3, [r3, #0]
 8004482:	2b01      	cmp	r3, #1
 8004484:	d000      	beq.n	8004488 <HAL_SPI_TransmitReceive+0x168>
 8004486:	e06d      	b.n	8004564 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800448c:	881a      	ldrh	r2, [r3, #0]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004498:	1c9a      	adds	r2, r3, #2
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	3b01      	subs	r3, #1
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044ac:	e05a      	b.n	8004564 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	2202      	movs	r2, #2
 80044b6:	4013      	ands	r3, r2
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d11b      	bne.n	80044f4 <HAL_SPI_TransmitReceive+0x1d4>
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d016      	beq.n	80044f4 <HAL_SPI_TransmitReceive+0x1d4>
 80044c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d113      	bne.n	80044f4 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d0:	881a      	ldrh	r2, [r3, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044dc:	1c9a      	adds	r2, r3, #2
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	3b01      	subs	r3, #1
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044f0:	2300      	movs	r3, #0
 80044f2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	2201      	movs	r2, #1
 80044fc:	4013      	ands	r3, r2
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d11c      	bne.n	800453c <HAL_SPI_TransmitReceive+0x21c>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2246      	movs	r2, #70	@ 0x46
 8004506:	5a9b      	ldrh	r3, [r3, r2]
 8004508:	b29b      	uxth	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d016      	beq.n	800453c <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	68da      	ldr	r2, [r3, #12]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004518:	b292      	uxth	r2, r2
 800451a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004520:	1c9a      	adds	r2, r3, #2
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2246      	movs	r2, #70	@ 0x46
 800452a:	5a9b      	ldrh	r3, [r3, r2]
 800452c:	b29b      	uxth	r3, r3
 800452e:	3b01      	subs	r3, #1
 8004530:	b299      	uxth	r1, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2246      	movs	r2, #70	@ 0x46
 8004536:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004538:	2301      	movs	r3, #1
 800453a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800453c:	f7fd f9a2 	bl	8001884 <HAL_GetTick>
 8004540:	0002      	movs	r2, r0
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004548:	429a      	cmp	r2, r3
 800454a:	d80b      	bhi.n	8004564 <HAL_SPI_TransmitReceive+0x244>
 800454c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800454e:	3301      	adds	r3, #1
 8004550:	d008      	beq.n	8004564 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8004552:	2323      	movs	r3, #35	@ 0x23
 8004554:	18fb      	adds	r3, r7, r3
 8004556:	2203      	movs	r2, #3
 8004558:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	225d      	movs	r2, #93	@ 0x5d
 800455e:	2101      	movs	r1, #1
 8004560:	5499      	strb	r1, [r3, r2]
        goto error;
 8004562:	e0b1      	b.n	80046c8 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004568:	b29b      	uxth	r3, r3
 800456a:	2b00      	cmp	r3, #0
 800456c:	d19f      	bne.n	80044ae <HAL_SPI_TransmitReceive+0x18e>
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2246      	movs	r2, #70	@ 0x46
 8004572:	5a9b      	ldrh	r3, [r3, r2]
 8004574:	b29b      	uxth	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d199      	bne.n	80044ae <HAL_SPI_TransmitReceive+0x18e>
 800457a:	e089      	b.n	8004690 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d005      	beq.n	8004590 <HAL_SPI_TransmitReceive+0x270>
 8004584:	2312      	movs	r3, #18
 8004586:	18fb      	adds	r3, r7, r3
 8004588:	881b      	ldrh	r3, [r3, #0]
 800458a:	2b01      	cmp	r3, #1
 800458c:	d000      	beq.n	8004590 <HAL_SPI_TransmitReceive+0x270>
 800458e:	e074      	b.n	800467a <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	330c      	adds	r3, #12
 800459a:	7812      	ldrb	r2, [r2, #0]
 800459c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045a2:	1c5a      	adds	r2, r3, #1
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	3b01      	subs	r3, #1
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045b6:	e060      	b.n	800467a <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	2202      	movs	r2, #2
 80045c0:	4013      	ands	r3, r2
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d11c      	bne.n	8004600 <HAL_SPI_TransmitReceive+0x2e0>
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d017      	beq.n	8004600 <HAL_SPI_TransmitReceive+0x2e0>
 80045d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d114      	bne.n	8004600 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	330c      	adds	r3, #12
 80045e0:	7812      	ldrb	r2, [r2, #0]
 80045e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e8:	1c5a      	adds	r2, r3, #1
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	3b01      	subs	r3, #1
 80045f6:	b29a      	uxth	r2, r3
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80045fc:	2300      	movs	r3, #0
 80045fe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	2201      	movs	r2, #1
 8004608:	4013      	ands	r3, r2
 800460a:	2b01      	cmp	r3, #1
 800460c:	d11e      	bne.n	800464c <HAL_SPI_TransmitReceive+0x32c>
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2246      	movs	r2, #70	@ 0x46
 8004612:	5a9b      	ldrh	r3, [r3, r2]
 8004614:	b29b      	uxth	r3, r3
 8004616:	2b00      	cmp	r3, #0
 8004618:	d018      	beq.n	800464c <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	330c      	adds	r3, #12
 8004620:	001a      	movs	r2, r3
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004626:	7812      	ldrb	r2, [r2, #0]
 8004628:	b2d2      	uxtb	r2, r2
 800462a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004630:	1c5a      	adds	r2, r3, #1
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2246      	movs	r2, #70	@ 0x46
 800463a:	5a9b      	ldrh	r3, [r3, r2]
 800463c:	b29b      	uxth	r3, r3
 800463e:	3b01      	subs	r3, #1
 8004640:	b299      	uxth	r1, r3
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2246      	movs	r2, #70	@ 0x46
 8004646:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004648:	2301      	movs	r3, #1
 800464a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800464c:	f7fd f91a 	bl	8001884 <HAL_GetTick>
 8004650:	0002      	movs	r2, r0
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004658:	429a      	cmp	r2, r3
 800465a:	d802      	bhi.n	8004662 <HAL_SPI_TransmitReceive+0x342>
 800465c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800465e:	3301      	adds	r3, #1
 8004660:	d102      	bne.n	8004668 <HAL_SPI_TransmitReceive+0x348>
 8004662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004664:	2b00      	cmp	r3, #0
 8004666:	d108      	bne.n	800467a <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8004668:	2323      	movs	r3, #35	@ 0x23
 800466a:	18fb      	adds	r3, r7, r3
 800466c:	2203      	movs	r2, #3
 800466e:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	225d      	movs	r2, #93	@ 0x5d
 8004674:	2101      	movs	r1, #1
 8004676:	5499      	strb	r1, [r3, r2]
        goto error;
 8004678:	e026      	b.n	80046c8 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800467e:	b29b      	uxth	r3, r3
 8004680:	2b00      	cmp	r3, #0
 8004682:	d199      	bne.n	80045b8 <HAL_SPI_TransmitReceive+0x298>
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2246      	movs	r2, #70	@ 0x46
 8004688:	5a9b      	ldrh	r3, [r3, r2]
 800468a:	b29b      	uxth	r3, r3
 800468c:	2b00      	cmp	r3, #0
 800468e:	d193      	bne.n	80045b8 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004690:	69fa      	ldr	r2, [r7, #28]
 8004692:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	0018      	movs	r0, r3
 8004698:	f000 f9b2 	bl	8004a00 <SPI_EndRxTxTransaction>
 800469c:	1e03      	subs	r3, r0, #0
 800469e:	d006      	beq.n	80046ae <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 80046a0:	2323      	movs	r3, #35	@ 0x23
 80046a2:	18fb      	adds	r3, r7, r3
 80046a4:	2201      	movs	r2, #1
 80046a6:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2220      	movs	r2, #32
 80046ac:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d004      	beq.n	80046c0 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 80046b6:	2323      	movs	r3, #35	@ 0x23
 80046b8:	18fb      	adds	r3, r7, r3
 80046ba:	2201      	movs	r2, #1
 80046bc:	701a      	strb	r2, [r3, #0]
 80046be:	e003      	b.n	80046c8 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	225d      	movs	r2, #93	@ 0x5d
 80046c4:	2101      	movs	r1, #1
 80046c6:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	225c      	movs	r2, #92	@ 0x5c
 80046cc:	2100      	movs	r1, #0
 80046ce:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80046d0:	2323      	movs	r3, #35	@ 0x23
 80046d2:	18fb      	adds	r3, r7, r3
 80046d4:	781b      	ldrb	r3, [r3, #0]
}
 80046d6:	0018      	movs	r0, r3
 80046d8:	46bd      	mov	sp, r7
 80046da:	b00a      	add	sp, #40	@ 0x28
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	46c0      	nop			@ (mov r8, r8)
 80046e0:	ffffefff 	.word	0xffffefff

080046e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b088      	sub	sp, #32
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	603b      	str	r3, [r7, #0]
 80046f0:	1dfb      	adds	r3, r7, #7
 80046f2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80046f4:	f7fd f8c6 	bl	8001884 <HAL_GetTick>
 80046f8:	0002      	movs	r2, r0
 80046fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046fc:	1a9b      	subs	r3, r3, r2
 80046fe:	683a      	ldr	r2, [r7, #0]
 8004700:	18d3      	adds	r3, r2, r3
 8004702:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004704:	f7fd f8be 	bl	8001884 <HAL_GetTick>
 8004708:	0003      	movs	r3, r0
 800470a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800470c:	4b3a      	ldr	r3, [pc, #232]	@ (80047f8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	015b      	lsls	r3, r3, #5
 8004712:	0d1b      	lsrs	r3, r3, #20
 8004714:	69fa      	ldr	r2, [r7, #28]
 8004716:	4353      	muls	r3, r2
 8004718:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800471a:	e058      	b.n	80047ce <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	3301      	adds	r3, #1
 8004720:	d055      	beq.n	80047ce <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004722:	f7fd f8af 	bl	8001884 <HAL_GetTick>
 8004726:	0002      	movs	r2, r0
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	69fa      	ldr	r2, [r7, #28]
 800472e:	429a      	cmp	r2, r3
 8004730:	d902      	bls.n	8004738 <SPI_WaitFlagStateUntilTimeout+0x54>
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d142      	bne.n	80047be <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	685a      	ldr	r2, [r3, #4]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	21e0      	movs	r1, #224	@ 0xe0
 8004744:	438a      	bics	r2, r1
 8004746:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	685a      	ldr	r2, [r3, #4]
 800474c:	2382      	movs	r3, #130	@ 0x82
 800474e:	005b      	lsls	r3, r3, #1
 8004750:	429a      	cmp	r2, r3
 8004752:	d113      	bne.n	800477c <SPI_WaitFlagStateUntilTimeout+0x98>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	689a      	ldr	r2, [r3, #8]
 8004758:	2380      	movs	r3, #128	@ 0x80
 800475a:	021b      	lsls	r3, r3, #8
 800475c:	429a      	cmp	r2, r3
 800475e:	d005      	beq.n	800476c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	689a      	ldr	r2, [r3, #8]
 8004764:	2380      	movs	r3, #128	@ 0x80
 8004766:	00db      	lsls	r3, r3, #3
 8004768:	429a      	cmp	r2, r3
 800476a:	d107      	bne.n	800477c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2140      	movs	r1, #64	@ 0x40
 8004778:	438a      	bics	r2, r1
 800477a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004780:	2380      	movs	r3, #128	@ 0x80
 8004782:	019b      	lsls	r3, r3, #6
 8004784:	429a      	cmp	r2, r3
 8004786:	d110      	bne.n	80047aa <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	491a      	ldr	r1, [pc, #104]	@ (80047fc <SPI_WaitFlagStateUntilTimeout+0x118>)
 8004794:	400a      	ands	r2, r1
 8004796:	601a      	str	r2, [r3, #0]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	2180      	movs	r1, #128	@ 0x80
 80047a4:	0189      	lsls	r1, r1, #6
 80047a6:	430a      	orrs	r2, r1
 80047a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	225d      	movs	r2, #93	@ 0x5d
 80047ae:	2101      	movs	r1, #1
 80047b0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	225c      	movs	r2, #92	@ 0x5c
 80047b6:	2100      	movs	r1, #0
 80047b8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e017      	b.n	80047ee <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d101      	bne.n	80047c8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80047c4:	2300      	movs	r3, #0
 80047c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	3b01      	subs	r3, #1
 80047cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	4013      	ands	r3, r2
 80047d8:	68ba      	ldr	r2, [r7, #8]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	425a      	negs	r2, r3
 80047de:	4153      	adcs	r3, r2
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	001a      	movs	r2, r3
 80047e4:	1dfb      	adds	r3, r7, #7
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d197      	bne.n	800471c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80047ec:	2300      	movs	r3, #0
}
 80047ee:	0018      	movs	r0, r3
 80047f0:	46bd      	mov	sp, r7
 80047f2:	b008      	add	sp, #32
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	46c0      	nop			@ (mov r8, r8)
 80047f8:	20000000 	.word	0x20000000
 80047fc:	ffffdfff 	.word	0xffffdfff

08004800 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b08a      	sub	sp, #40	@ 0x28
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
 800480c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800480e:	2317      	movs	r3, #23
 8004810:	18fb      	adds	r3, r7, r3
 8004812:	2200      	movs	r2, #0
 8004814:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004816:	f7fd f835 	bl	8001884 <HAL_GetTick>
 800481a:	0002      	movs	r2, r0
 800481c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800481e:	1a9b      	subs	r3, r3, r2
 8004820:	683a      	ldr	r2, [r7, #0]
 8004822:	18d3      	adds	r3, r2, r3
 8004824:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004826:	f7fd f82d 	bl	8001884 <HAL_GetTick>
 800482a:	0003      	movs	r3, r0
 800482c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	330c      	adds	r3, #12
 8004834:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004836:	4b41      	ldr	r3, [pc, #260]	@ (800493c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	0013      	movs	r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	189b      	adds	r3, r3, r2
 8004840:	00da      	lsls	r2, r3, #3
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	0d1b      	lsrs	r3, r3, #20
 8004846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004848:	4353      	muls	r3, r2
 800484a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800484c:	e068      	b.n	8004920 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	23c0      	movs	r3, #192	@ 0xc0
 8004852:	00db      	lsls	r3, r3, #3
 8004854:	429a      	cmp	r2, r3
 8004856:	d10a      	bne.n	800486e <SPI_WaitFifoStateUntilTimeout+0x6e>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d107      	bne.n	800486e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	b2da      	uxtb	r2, r3
 8004864:	2117      	movs	r1, #23
 8004866:	187b      	adds	r3, r7, r1
 8004868:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800486a:	187b      	adds	r3, r7, r1
 800486c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	3301      	adds	r3, #1
 8004872:	d055      	beq.n	8004920 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004874:	f7fd f806 	bl	8001884 <HAL_GetTick>
 8004878:	0002      	movs	r2, r0
 800487a:	6a3b      	ldr	r3, [r7, #32]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004880:	429a      	cmp	r2, r3
 8004882:	d902      	bls.n	800488a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8004884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004886:	2b00      	cmp	r3, #0
 8004888:	d142      	bne.n	8004910 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	685a      	ldr	r2, [r3, #4]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	21e0      	movs	r1, #224	@ 0xe0
 8004896:	438a      	bics	r2, r1
 8004898:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	685a      	ldr	r2, [r3, #4]
 800489e:	2382      	movs	r3, #130	@ 0x82
 80048a0:	005b      	lsls	r3, r3, #1
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d113      	bne.n	80048ce <SPI_WaitFifoStateUntilTimeout+0xce>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	689a      	ldr	r2, [r3, #8]
 80048aa:	2380      	movs	r3, #128	@ 0x80
 80048ac:	021b      	lsls	r3, r3, #8
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d005      	beq.n	80048be <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	689a      	ldr	r2, [r3, #8]
 80048b6:	2380      	movs	r3, #128	@ 0x80
 80048b8:	00db      	lsls	r3, r3, #3
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d107      	bne.n	80048ce <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	2140      	movs	r1, #64	@ 0x40
 80048ca:	438a      	bics	r2, r1
 80048cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80048d2:	2380      	movs	r3, #128	@ 0x80
 80048d4:	019b      	lsls	r3, r3, #6
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d110      	bne.n	80048fc <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4916      	ldr	r1, [pc, #88]	@ (8004940 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80048e6:	400a      	ands	r2, r1
 80048e8:	601a      	str	r2, [r3, #0]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2180      	movs	r1, #128	@ 0x80
 80048f6:	0189      	lsls	r1, r1, #6
 80048f8:	430a      	orrs	r2, r1
 80048fa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	225d      	movs	r2, #93	@ 0x5d
 8004900:	2101      	movs	r1, #1
 8004902:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	225c      	movs	r2, #92	@ 0x5c
 8004908:	2100      	movs	r1, #0
 800490a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800490c:	2303      	movs	r3, #3
 800490e:	e010      	b.n	8004932 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d101      	bne.n	800491a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8004916:	2300      	movs	r3, #0
 8004918:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	3b01      	subs	r3, #1
 800491e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	68ba      	ldr	r2, [r7, #8]
 8004928:	4013      	ands	r3, r2
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	429a      	cmp	r2, r3
 800492e:	d18e      	bne.n	800484e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	0018      	movs	r0, r3
 8004934:	46bd      	mov	sp, r7
 8004936:	b00a      	add	sp, #40	@ 0x28
 8004938:	bd80      	pop	{r7, pc}
 800493a:	46c0      	nop			@ (mov r8, r8)
 800493c:	20000000 	.word	0x20000000
 8004940:	ffffdfff 	.word	0xffffdfff

08004944 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af02      	add	r7, sp, #8
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	60b9      	str	r1, [r7, #8]
 800494e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	685a      	ldr	r2, [r3, #4]
 8004954:	2382      	movs	r3, #130	@ 0x82
 8004956:	005b      	lsls	r3, r3, #1
 8004958:	429a      	cmp	r2, r3
 800495a:	d113      	bne.n	8004984 <SPI_EndRxTransaction+0x40>
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	689a      	ldr	r2, [r3, #8]
 8004960:	2380      	movs	r3, #128	@ 0x80
 8004962:	021b      	lsls	r3, r3, #8
 8004964:	429a      	cmp	r2, r3
 8004966:	d005      	beq.n	8004974 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	689a      	ldr	r2, [r3, #8]
 800496c:	2380      	movs	r3, #128	@ 0x80
 800496e:	00db      	lsls	r3, r3, #3
 8004970:	429a      	cmp	r2, r3
 8004972:	d107      	bne.n	8004984 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2140      	movs	r1, #64	@ 0x40
 8004980:	438a      	bics	r2, r1
 8004982:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004984:	68ba      	ldr	r2, [r7, #8]
 8004986:	68f8      	ldr	r0, [r7, #12]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	9300      	str	r3, [sp, #0]
 800498c:	0013      	movs	r3, r2
 800498e:	2200      	movs	r2, #0
 8004990:	2180      	movs	r1, #128	@ 0x80
 8004992:	f7ff fea7 	bl	80046e4 <SPI_WaitFlagStateUntilTimeout>
 8004996:	1e03      	subs	r3, r0, #0
 8004998:	d007      	beq.n	80049aa <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800499e:	2220      	movs	r2, #32
 80049a0:	431a      	orrs	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e026      	b.n	80049f8 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	685a      	ldr	r2, [r3, #4]
 80049ae:	2382      	movs	r3, #130	@ 0x82
 80049b0:	005b      	lsls	r3, r3, #1
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d11f      	bne.n	80049f6 <SPI_EndRxTransaction+0xb2>
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	689a      	ldr	r2, [r3, #8]
 80049ba:	2380      	movs	r3, #128	@ 0x80
 80049bc:	021b      	lsls	r3, r3, #8
 80049be:	429a      	cmp	r2, r3
 80049c0:	d005      	beq.n	80049ce <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	689a      	ldr	r2, [r3, #8]
 80049c6:	2380      	movs	r3, #128	@ 0x80
 80049c8:	00db      	lsls	r3, r3, #3
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d113      	bne.n	80049f6 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80049ce:	68ba      	ldr	r2, [r7, #8]
 80049d0:	23c0      	movs	r3, #192	@ 0xc0
 80049d2:	00d9      	lsls	r1, r3, #3
 80049d4:	68f8      	ldr	r0, [r7, #12]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	9300      	str	r3, [sp, #0]
 80049da:	0013      	movs	r3, r2
 80049dc:	2200      	movs	r2, #0
 80049de:	f7ff ff0f 	bl	8004800 <SPI_WaitFifoStateUntilTimeout>
 80049e2:	1e03      	subs	r3, r0, #0
 80049e4:	d007      	beq.n	80049f6 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049ea:	2220      	movs	r2, #32
 80049ec:	431a      	orrs	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e000      	b.n	80049f8 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80049f6:	2300      	movs	r3, #0
}
 80049f8:	0018      	movs	r0, r3
 80049fa:	46bd      	mov	sp, r7
 80049fc:	b004      	add	sp, #16
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b086      	sub	sp, #24
 8004a04:	af02      	add	r7, sp, #8
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a0c:	68ba      	ldr	r2, [r7, #8]
 8004a0e:	23c0      	movs	r3, #192	@ 0xc0
 8004a10:	0159      	lsls	r1, r3, #5
 8004a12:	68f8      	ldr	r0, [r7, #12]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	9300      	str	r3, [sp, #0]
 8004a18:	0013      	movs	r3, r2
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f7ff fef0 	bl	8004800 <SPI_WaitFifoStateUntilTimeout>
 8004a20:	1e03      	subs	r3, r0, #0
 8004a22:	d007      	beq.n	8004a34 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a28:	2220      	movs	r2, #32
 8004a2a:	431a      	orrs	r2, r3
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a30:	2303      	movs	r3, #3
 8004a32:	e027      	b.n	8004a84 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a34:	68ba      	ldr	r2, [r7, #8]
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	9300      	str	r3, [sp, #0]
 8004a3c:	0013      	movs	r3, r2
 8004a3e:	2200      	movs	r2, #0
 8004a40:	2180      	movs	r1, #128	@ 0x80
 8004a42:	f7ff fe4f 	bl	80046e4 <SPI_WaitFlagStateUntilTimeout>
 8004a46:	1e03      	subs	r3, r0, #0
 8004a48:	d007      	beq.n	8004a5a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a4e:	2220      	movs	r2, #32
 8004a50:	431a      	orrs	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e014      	b.n	8004a84 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a5a:	68ba      	ldr	r2, [r7, #8]
 8004a5c:	23c0      	movs	r3, #192	@ 0xc0
 8004a5e:	00d9      	lsls	r1, r3, #3
 8004a60:	68f8      	ldr	r0, [r7, #12]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	9300      	str	r3, [sp, #0]
 8004a66:	0013      	movs	r3, r2
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f7ff fec9 	bl	8004800 <SPI_WaitFifoStateUntilTimeout>
 8004a6e:	1e03      	subs	r3, r0, #0
 8004a70:	d007      	beq.n	8004a82 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a76:	2220      	movs	r2, #32
 8004a78:	431a      	orrs	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e000      	b.n	8004a84 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004a82:	2300      	movs	r3, #0
}
 8004a84:	0018      	movs	r0, r3
 8004a86:	46bd      	mov	sp, r7
 8004a88:	b004      	add	sp, #16
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d101      	bne.n	8004a9e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e04a      	b.n	8004b34 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	223d      	movs	r2, #61	@ 0x3d
 8004aa2:	5c9b      	ldrb	r3, [r3, r2]
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d107      	bne.n	8004aba <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	223c      	movs	r2, #60	@ 0x3c
 8004aae:	2100      	movs	r1, #0
 8004ab0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	0018      	movs	r0, r3
 8004ab6:	f7fc fdc9 	bl	800164c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	223d      	movs	r2, #61	@ 0x3d
 8004abe:	2102      	movs	r1, #2
 8004ac0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	3304      	adds	r3, #4
 8004aca:	0019      	movs	r1, r3
 8004acc:	0010      	movs	r0, r2
 8004ace:	f000 fa13 	bl	8004ef8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2248      	movs	r2, #72	@ 0x48
 8004ad6:	2101      	movs	r1, #1
 8004ad8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	223e      	movs	r2, #62	@ 0x3e
 8004ade:	2101      	movs	r1, #1
 8004ae0:	5499      	strb	r1, [r3, r2]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	223f      	movs	r2, #63	@ 0x3f
 8004ae6:	2101      	movs	r1, #1
 8004ae8:	5499      	strb	r1, [r3, r2]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2240      	movs	r2, #64	@ 0x40
 8004aee:	2101      	movs	r1, #1
 8004af0:	5499      	strb	r1, [r3, r2]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2241      	movs	r2, #65	@ 0x41
 8004af6:	2101      	movs	r1, #1
 8004af8:	5499      	strb	r1, [r3, r2]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2242      	movs	r2, #66	@ 0x42
 8004afe:	2101      	movs	r1, #1
 8004b00:	5499      	strb	r1, [r3, r2]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2243      	movs	r2, #67	@ 0x43
 8004b06:	2101      	movs	r1, #1
 8004b08:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2244      	movs	r2, #68	@ 0x44
 8004b0e:	2101      	movs	r1, #1
 8004b10:	5499      	strb	r1, [r3, r2]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2245      	movs	r2, #69	@ 0x45
 8004b16:	2101      	movs	r1, #1
 8004b18:	5499      	strb	r1, [r3, r2]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2246      	movs	r2, #70	@ 0x46
 8004b1e:	2101      	movs	r1, #1
 8004b20:	5499      	strb	r1, [r3, r2]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2247      	movs	r2, #71	@ 0x47
 8004b26:	2101      	movs	r1, #1
 8004b28:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	223d      	movs	r2, #61	@ 0x3d
 8004b2e:	2101      	movs	r1, #1
 8004b30:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b32:	2300      	movs	r3, #0
}
 8004b34:	0018      	movs	r0, r3
 8004b36:	46bd      	mov	sp, r7
 8004b38:	b002      	add	sp, #8
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d108      	bne.n	8004b5e <HAL_TIM_PWM_Start+0x22>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	223e      	movs	r2, #62	@ 0x3e
 8004b50:	5c9b      	ldrb	r3, [r3, r2]
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	3b01      	subs	r3, #1
 8004b56:	1e5a      	subs	r2, r3, #1
 8004b58:	4193      	sbcs	r3, r2
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	e037      	b.n	8004bce <HAL_TIM_PWM_Start+0x92>
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	2b04      	cmp	r3, #4
 8004b62:	d108      	bne.n	8004b76 <HAL_TIM_PWM_Start+0x3a>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	223f      	movs	r2, #63	@ 0x3f
 8004b68:	5c9b      	ldrb	r3, [r3, r2]
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	3b01      	subs	r3, #1
 8004b6e:	1e5a      	subs	r2, r3, #1
 8004b70:	4193      	sbcs	r3, r2
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	e02b      	b.n	8004bce <HAL_TIM_PWM_Start+0x92>
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	2b08      	cmp	r3, #8
 8004b7a:	d108      	bne.n	8004b8e <HAL_TIM_PWM_Start+0x52>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2240      	movs	r2, #64	@ 0x40
 8004b80:	5c9b      	ldrb	r3, [r3, r2]
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	3b01      	subs	r3, #1
 8004b86:	1e5a      	subs	r2, r3, #1
 8004b88:	4193      	sbcs	r3, r2
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	e01f      	b.n	8004bce <HAL_TIM_PWM_Start+0x92>
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	2b0c      	cmp	r3, #12
 8004b92:	d108      	bne.n	8004ba6 <HAL_TIM_PWM_Start+0x6a>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2241      	movs	r2, #65	@ 0x41
 8004b98:	5c9b      	ldrb	r3, [r3, r2]
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	1e5a      	subs	r2, r3, #1
 8004ba0:	4193      	sbcs	r3, r2
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	e013      	b.n	8004bce <HAL_TIM_PWM_Start+0x92>
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	2b10      	cmp	r3, #16
 8004baa:	d108      	bne.n	8004bbe <HAL_TIM_PWM_Start+0x82>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2242      	movs	r2, #66	@ 0x42
 8004bb0:	5c9b      	ldrb	r3, [r3, r2]
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	1e5a      	subs	r2, r3, #1
 8004bb8:	4193      	sbcs	r3, r2
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	e007      	b.n	8004bce <HAL_TIM_PWM_Start+0x92>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2243      	movs	r2, #67	@ 0x43
 8004bc2:	5c9b      	ldrb	r3, [r3, r2]
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	1e5a      	subs	r2, r3, #1
 8004bca:	4193      	sbcs	r3, r2
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d001      	beq.n	8004bd6 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e081      	b.n	8004cda <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d104      	bne.n	8004be6 <HAL_TIM_PWM_Start+0xaa>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	223e      	movs	r2, #62	@ 0x3e
 8004be0:	2102      	movs	r1, #2
 8004be2:	5499      	strb	r1, [r3, r2]
 8004be4:	e023      	b.n	8004c2e <HAL_TIM_PWM_Start+0xf2>
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	2b04      	cmp	r3, #4
 8004bea:	d104      	bne.n	8004bf6 <HAL_TIM_PWM_Start+0xba>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	223f      	movs	r2, #63	@ 0x3f
 8004bf0:	2102      	movs	r1, #2
 8004bf2:	5499      	strb	r1, [r3, r2]
 8004bf4:	e01b      	b.n	8004c2e <HAL_TIM_PWM_Start+0xf2>
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	2b08      	cmp	r3, #8
 8004bfa:	d104      	bne.n	8004c06 <HAL_TIM_PWM_Start+0xca>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2240      	movs	r2, #64	@ 0x40
 8004c00:	2102      	movs	r1, #2
 8004c02:	5499      	strb	r1, [r3, r2]
 8004c04:	e013      	b.n	8004c2e <HAL_TIM_PWM_Start+0xf2>
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	2b0c      	cmp	r3, #12
 8004c0a:	d104      	bne.n	8004c16 <HAL_TIM_PWM_Start+0xda>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2241      	movs	r2, #65	@ 0x41
 8004c10:	2102      	movs	r1, #2
 8004c12:	5499      	strb	r1, [r3, r2]
 8004c14:	e00b      	b.n	8004c2e <HAL_TIM_PWM_Start+0xf2>
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	2b10      	cmp	r3, #16
 8004c1a:	d104      	bne.n	8004c26 <HAL_TIM_PWM_Start+0xea>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2242      	movs	r2, #66	@ 0x42
 8004c20:	2102      	movs	r1, #2
 8004c22:	5499      	strb	r1, [r3, r2]
 8004c24:	e003      	b.n	8004c2e <HAL_TIM_PWM_Start+0xf2>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2243      	movs	r2, #67	@ 0x43
 8004c2a:	2102      	movs	r1, #2
 8004c2c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	6839      	ldr	r1, [r7, #0]
 8004c34:	2201      	movs	r2, #1
 8004c36:	0018      	movs	r0, r3
 8004c38:	f000 fc7e 	bl	8005538 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a28      	ldr	r2, [pc, #160]	@ (8004ce4 <HAL_TIM_PWM_Start+0x1a8>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d009      	beq.n	8004c5a <HAL_TIM_PWM_Start+0x11e>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a27      	ldr	r2, [pc, #156]	@ (8004ce8 <HAL_TIM_PWM_Start+0x1ac>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d004      	beq.n	8004c5a <HAL_TIM_PWM_Start+0x11e>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a25      	ldr	r2, [pc, #148]	@ (8004cec <HAL_TIM_PWM_Start+0x1b0>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d101      	bne.n	8004c5e <HAL_TIM_PWM_Start+0x122>
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e000      	b.n	8004c60 <HAL_TIM_PWM_Start+0x124>
 8004c5e:	2300      	movs	r3, #0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d008      	beq.n	8004c76 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2180      	movs	r1, #128	@ 0x80
 8004c70:	0209      	lsls	r1, r1, #8
 8004c72:	430a      	orrs	r2, r1
 8004c74:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a1a      	ldr	r2, [pc, #104]	@ (8004ce4 <HAL_TIM_PWM_Start+0x1a8>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d00a      	beq.n	8004c96 <HAL_TIM_PWM_Start+0x15a>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	2380      	movs	r3, #128	@ 0x80
 8004c86:	05db      	lsls	r3, r3, #23
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d004      	beq.n	8004c96 <HAL_TIM_PWM_Start+0x15a>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a17      	ldr	r2, [pc, #92]	@ (8004cf0 <HAL_TIM_PWM_Start+0x1b4>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d116      	bne.n	8004cc4 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	4a15      	ldr	r2, [pc, #84]	@ (8004cf4 <HAL_TIM_PWM_Start+0x1b8>)
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2b06      	cmp	r3, #6
 8004ca6:	d016      	beq.n	8004cd6 <HAL_TIM_PWM_Start+0x19a>
 8004ca8:	68fa      	ldr	r2, [r7, #12]
 8004caa:	2380      	movs	r3, #128	@ 0x80
 8004cac:	025b      	lsls	r3, r3, #9
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d011      	beq.n	8004cd6 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2101      	movs	r1, #1
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cc2:	e008      	b.n	8004cd6 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2101      	movs	r1, #1
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	e000      	b.n	8004cd8 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cd6:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	0018      	movs	r0, r3
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	b004      	add	sp, #16
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	46c0      	nop			@ (mov r8, r8)
 8004ce4:	40012c00 	.word	0x40012c00
 8004ce8:	40014400 	.word	0x40014400
 8004cec:	40014800 	.word	0x40014800
 8004cf0:	40000400 	.word	0x40000400
 8004cf4:	00010007 	.word	0x00010007

08004cf8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d04:	2317      	movs	r3, #23
 8004d06:	18fb      	adds	r3, r7, r3
 8004d08:	2200      	movs	r2, #0
 8004d0a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	223c      	movs	r2, #60	@ 0x3c
 8004d10:	5c9b      	ldrb	r3, [r3, r2]
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d101      	bne.n	8004d1a <HAL_TIM_PWM_ConfigChannel+0x22>
 8004d16:	2302      	movs	r3, #2
 8004d18:	e0e5      	b.n	8004ee6 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	223c      	movs	r2, #60	@ 0x3c
 8004d1e:	2101      	movs	r1, #1
 8004d20:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2b14      	cmp	r3, #20
 8004d26:	d900      	bls.n	8004d2a <HAL_TIM_PWM_ConfigChannel+0x32>
 8004d28:	e0d1      	b.n	8004ece <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	009a      	lsls	r2, r3, #2
 8004d2e:	4b70      	ldr	r3, [pc, #448]	@ (8004ef0 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8004d30:	18d3      	adds	r3, r2, r3
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68ba      	ldr	r2, [r7, #8]
 8004d3c:	0011      	movs	r1, r2
 8004d3e:	0018      	movs	r0, r3
 8004d40:	f000 f95e 	bl	8005000 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	699a      	ldr	r2, [r3, #24]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2108      	movs	r1, #8
 8004d50:	430a      	orrs	r2, r1
 8004d52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	699a      	ldr	r2, [r3, #24]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2104      	movs	r1, #4
 8004d60:	438a      	bics	r2, r1
 8004d62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6999      	ldr	r1, [r3, #24]
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	691a      	ldr	r2, [r3, #16]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	430a      	orrs	r2, r1
 8004d74:	619a      	str	r2, [r3, #24]
      break;
 8004d76:	e0af      	b.n	8004ed8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	68ba      	ldr	r2, [r7, #8]
 8004d7e:	0011      	movs	r1, r2
 8004d80:	0018      	movs	r0, r3
 8004d82:	f000 f9bd 	bl	8005100 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	699a      	ldr	r2, [r3, #24]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2180      	movs	r1, #128	@ 0x80
 8004d92:	0109      	lsls	r1, r1, #4
 8004d94:	430a      	orrs	r2, r1
 8004d96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	699a      	ldr	r2, [r3, #24]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4954      	ldr	r1, [pc, #336]	@ (8004ef4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004da4:	400a      	ands	r2, r1
 8004da6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	6999      	ldr	r1, [r3, #24]
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	691b      	ldr	r3, [r3, #16]
 8004db2:	021a      	lsls	r2, r3, #8
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	430a      	orrs	r2, r1
 8004dba:	619a      	str	r2, [r3, #24]
      break;
 8004dbc:	e08c      	b.n	8004ed8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	68ba      	ldr	r2, [r7, #8]
 8004dc4:	0011      	movs	r1, r2
 8004dc6:	0018      	movs	r0, r3
 8004dc8:	f000 fa18 	bl	80051fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	69da      	ldr	r2, [r3, #28]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2108      	movs	r1, #8
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	69da      	ldr	r2, [r3, #28]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2104      	movs	r1, #4
 8004de8:	438a      	bics	r2, r1
 8004dea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	69d9      	ldr	r1, [r3, #28]
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	691a      	ldr	r2, [r3, #16]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	430a      	orrs	r2, r1
 8004dfc:	61da      	str	r2, [r3, #28]
      break;
 8004dfe:	e06b      	b.n	8004ed8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68ba      	ldr	r2, [r7, #8]
 8004e06:	0011      	movs	r1, r2
 8004e08:	0018      	movs	r0, r3
 8004e0a:	f000 fa79 	bl	8005300 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	69da      	ldr	r2, [r3, #28]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2180      	movs	r1, #128	@ 0x80
 8004e1a:	0109      	lsls	r1, r1, #4
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	69da      	ldr	r2, [r3, #28]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4932      	ldr	r1, [pc, #200]	@ (8004ef4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004e2c:	400a      	ands	r2, r1
 8004e2e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	69d9      	ldr	r1, [r3, #28]
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	691b      	ldr	r3, [r3, #16]
 8004e3a:	021a      	lsls	r2, r3, #8
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	430a      	orrs	r2, r1
 8004e42:	61da      	str	r2, [r3, #28]
      break;
 8004e44:	e048      	b.n	8004ed8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68ba      	ldr	r2, [r7, #8]
 8004e4c:	0011      	movs	r1, r2
 8004e4e:	0018      	movs	r0, r3
 8004e50:	f000 faba 	bl	80053c8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2108      	movs	r1, #8
 8004e60:	430a      	orrs	r2, r1
 8004e62:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	2104      	movs	r1, #4
 8004e70:	438a      	bics	r2, r1
 8004e72:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	691a      	ldr	r2, [r3, #16]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	430a      	orrs	r2, r1
 8004e84:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004e86:	e027      	b.n	8004ed8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68ba      	ldr	r2, [r7, #8]
 8004e8e:	0011      	movs	r1, r2
 8004e90:	0018      	movs	r0, r3
 8004e92:	f000 faf3 	bl	800547c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2180      	movs	r1, #128	@ 0x80
 8004ea2:	0109      	lsls	r1, r1, #4
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4910      	ldr	r1, [pc, #64]	@ (8004ef4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004eb4:	400a      	ands	r2, r1
 8004eb6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	691b      	ldr	r3, [r3, #16]
 8004ec2:	021a      	lsls	r2, r3, #8
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	430a      	orrs	r2, r1
 8004eca:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004ecc:	e004      	b.n	8004ed8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8004ece:	2317      	movs	r3, #23
 8004ed0:	18fb      	adds	r3, r7, r3
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	701a      	strb	r2, [r3, #0]
      break;
 8004ed6:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	223c      	movs	r2, #60	@ 0x3c
 8004edc:	2100      	movs	r1, #0
 8004ede:	5499      	strb	r1, [r3, r2]

  return status;
 8004ee0:	2317      	movs	r3, #23
 8004ee2:	18fb      	adds	r3, r7, r3
 8004ee4:	781b      	ldrb	r3, [r3, #0]
}
 8004ee6:	0018      	movs	r0, r3
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	b006      	add	sp, #24
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	46c0      	nop			@ (mov r8, r8)
 8004ef0:	0800572c 	.word	0x0800572c
 8004ef4:	fffffbff 	.word	0xfffffbff

08004ef8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a37      	ldr	r2, [pc, #220]	@ (8004fe8 <TIM_Base_SetConfig+0xf0>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d008      	beq.n	8004f22 <TIM_Base_SetConfig+0x2a>
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	2380      	movs	r3, #128	@ 0x80
 8004f14:	05db      	lsls	r3, r3, #23
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d003      	beq.n	8004f22 <TIM_Base_SetConfig+0x2a>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	4a33      	ldr	r2, [pc, #204]	@ (8004fec <TIM_Base_SetConfig+0xf4>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d108      	bne.n	8004f34 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2270      	movs	r2, #112	@ 0x70
 8004f26:	4393      	bics	r3, r2
 8004f28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	68fa      	ldr	r2, [r7, #12]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a2c      	ldr	r2, [pc, #176]	@ (8004fe8 <TIM_Base_SetConfig+0xf0>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d014      	beq.n	8004f66 <TIM_Base_SetConfig+0x6e>
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	2380      	movs	r3, #128	@ 0x80
 8004f40:	05db      	lsls	r3, r3, #23
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d00f      	beq.n	8004f66 <TIM_Base_SetConfig+0x6e>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4a28      	ldr	r2, [pc, #160]	@ (8004fec <TIM_Base_SetConfig+0xf4>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d00b      	beq.n	8004f66 <TIM_Base_SetConfig+0x6e>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a27      	ldr	r2, [pc, #156]	@ (8004ff0 <TIM_Base_SetConfig+0xf8>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d007      	beq.n	8004f66 <TIM_Base_SetConfig+0x6e>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a26      	ldr	r2, [pc, #152]	@ (8004ff4 <TIM_Base_SetConfig+0xfc>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d003      	beq.n	8004f66 <TIM_Base_SetConfig+0x6e>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a25      	ldr	r2, [pc, #148]	@ (8004ff8 <TIM_Base_SetConfig+0x100>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d108      	bne.n	8004f78 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	4a24      	ldr	r2, [pc, #144]	@ (8004ffc <TIM_Base_SetConfig+0x104>)
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2280      	movs	r2, #128	@ 0x80
 8004f7c:	4393      	bics	r3, r2
 8004f7e:	001a      	movs	r2, r3
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	689a      	ldr	r2, [r3, #8]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4a11      	ldr	r2, [pc, #68]	@ (8004fe8 <TIM_Base_SetConfig+0xf0>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d007      	beq.n	8004fb6 <TIM_Base_SetConfig+0xbe>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a12      	ldr	r2, [pc, #72]	@ (8004ff4 <TIM_Base_SetConfig+0xfc>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d003      	beq.n	8004fb6 <TIM_Base_SetConfig+0xbe>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a11      	ldr	r2, [pc, #68]	@ (8004ff8 <TIM_Base_SetConfig+0x100>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d103      	bne.n	8004fbe <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	691a      	ldr	r2, [r3, #16]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	691b      	ldr	r3, [r3, #16]
 8004fc8:	2201      	movs	r2, #1
 8004fca:	4013      	ands	r3, r2
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d106      	bne.n	8004fde <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	691b      	ldr	r3, [r3, #16]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	4393      	bics	r3, r2
 8004fd8:	001a      	movs	r2, r3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	611a      	str	r2, [r3, #16]
  }
}
 8004fde:	46c0      	nop			@ (mov r8, r8)
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	b004      	add	sp, #16
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	46c0      	nop			@ (mov r8, r8)
 8004fe8:	40012c00 	.word	0x40012c00
 8004fec:	40000400 	.word	0x40000400
 8004ff0:	40002000 	.word	0x40002000
 8004ff4:	40014400 	.word	0x40014400
 8004ff8:	40014800 	.word	0x40014800
 8004ffc:	fffffcff 	.word	0xfffffcff

08005000 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b086      	sub	sp, #24
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a1b      	ldr	r3, [r3, #32]
 800500e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	2201      	movs	r2, #1
 8005016:	4393      	bics	r3, r2
 8005018:	001a      	movs	r2, r3
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	4a2e      	ldr	r2, [pc, #184]	@ (80050e8 <TIM_OC1_SetConfig+0xe8>)
 800502e:	4013      	ands	r3, r2
 8005030:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2203      	movs	r2, #3
 8005036:	4393      	bics	r3, r2
 8005038:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	68fa      	ldr	r2, [r7, #12]
 8005040:	4313      	orrs	r3, r2
 8005042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	2202      	movs	r2, #2
 8005048:	4393      	bics	r3, r2
 800504a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	4313      	orrs	r3, r2
 8005054:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a24      	ldr	r2, [pc, #144]	@ (80050ec <TIM_OC1_SetConfig+0xec>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d007      	beq.n	800506e <TIM_OC1_SetConfig+0x6e>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a23      	ldr	r2, [pc, #140]	@ (80050f0 <TIM_OC1_SetConfig+0xf0>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d003      	beq.n	800506e <TIM_OC1_SetConfig+0x6e>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a22      	ldr	r2, [pc, #136]	@ (80050f4 <TIM_OC1_SetConfig+0xf4>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d10c      	bne.n	8005088 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	2208      	movs	r2, #8
 8005072:	4393      	bics	r3, r2
 8005074:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	697a      	ldr	r2, [r7, #20]
 800507c:	4313      	orrs	r3, r2
 800507e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	2204      	movs	r2, #4
 8005084:	4393      	bics	r3, r2
 8005086:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	4a18      	ldr	r2, [pc, #96]	@ (80050ec <TIM_OC1_SetConfig+0xec>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d007      	beq.n	80050a0 <TIM_OC1_SetConfig+0xa0>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a17      	ldr	r2, [pc, #92]	@ (80050f0 <TIM_OC1_SetConfig+0xf0>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d003      	beq.n	80050a0 <TIM_OC1_SetConfig+0xa0>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a16      	ldr	r2, [pc, #88]	@ (80050f4 <TIM_OC1_SetConfig+0xf4>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d111      	bne.n	80050c4 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	4a15      	ldr	r2, [pc, #84]	@ (80050f8 <TIM_OC1_SetConfig+0xf8>)
 80050a4:	4013      	ands	r3, r2
 80050a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	4a14      	ldr	r2, [pc, #80]	@ (80050fc <TIM_OC1_SetConfig+0xfc>)
 80050ac:	4013      	ands	r3, r2
 80050ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	693a      	ldr	r2, [r7, #16]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	699b      	ldr	r3, [r3, #24]
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	693a      	ldr	r2, [r7, #16]
 80050c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	685a      	ldr	r2, [r3, #4]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	697a      	ldr	r2, [r7, #20]
 80050dc:	621a      	str	r2, [r3, #32]
}
 80050de:	46c0      	nop			@ (mov r8, r8)
 80050e0:	46bd      	mov	sp, r7
 80050e2:	b006      	add	sp, #24
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	46c0      	nop			@ (mov r8, r8)
 80050e8:	fffeff8f 	.word	0xfffeff8f
 80050ec:	40012c00 	.word	0x40012c00
 80050f0:	40014400 	.word	0x40014400
 80050f4:	40014800 	.word	0x40014800
 80050f8:	fffffeff 	.word	0xfffffeff
 80050fc:	fffffdff 	.word	0xfffffdff

08005100 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b086      	sub	sp, #24
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a1b      	ldr	r3, [r3, #32]
 8005114:	2210      	movs	r2, #16
 8005116:	4393      	bics	r3, r2
 8005118:	001a      	movs	r2, r3
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	699b      	ldr	r3, [r3, #24]
 8005128:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	4a2c      	ldr	r2, [pc, #176]	@ (80051e0 <TIM_OC2_SetConfig+0xe0>)
 800512e:	4013      	ands	r3, r2
 8005130:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	4a2b      	ldr	r2, [pc, #172]	@ (80051e4 <TIM_OC2_SetConfig+0xe4>)
 8005136:	4013      	ands	r3, r2
 8005138:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	021b      	lsls	r3, r3, #8
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	4313      	orrs	r3, r2
 8005144:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	2220      	movs	r2, #32
 800514a:	4393      	bics	r3, r2
 800514c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	011b      	lsls	r3, r3, #4
 8005154:	697a      	ldr	r2, [r7, #20]
 8005156:	4313      	orrs	r3, r2
 8005158:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a22      	ldr	r2, [pc, #136]	@ (80051e8 <TIM_OC2_SetConfig+0xe8>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d10d      	bne.n	800517e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	2280      	movs	r2, #128	@ 0x80
 8005166:	4393      	bics	r3, r2
 8005168:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	011b      	lsls	r3, r3, #4
 8005170:	697a      	ldr	r2, [r7, #20]
 8005172:	4313      	orrs	r3, r2
 8005174:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	2240      	movs	r2, #64	@ 0x40
 800517a:	4393      	bics	r3, r2
 800517c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a19      	ldr	r2, [pc, #100]	@ (80051e8 <TIM_OC2_SetConfig+0xe8>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d007      	beq.n	8005196 <TIM_OC2_SetConfig+0x96>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a18      	ldr	r2, [pc, #96]	@ (80051ec <TIM_OC2_SetConfig+0xec>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d003      	beq.n	8005196 <TIM_OC2_SetConfig+0x96>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a17      	ldr	r2, [pc, #92]	@ (80051f0 <TIM_OC2_SetConfig+0xf0>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d113      	bne.n	80051be <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	4a16      	ldr	r2, [pc, #88]	@ (80051f4 <TIM_OC2_SetConfig+0xf4>)
 800519a:	4013      	ands	r3, r2
 800519c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	4a15      	ldr	r2, [pc, #84]	@ (80051f8 <TIM_OC2_SetConfig+0xf8>)
 80051a2:	4013      	ands	r3, r2
 80051a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	693a      	ldr	r2, [r7, #16]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	699b      	ldr	r3, [r3, #24]
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	68fa      	ldr	r2, [r7, #12]
 80051c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	685a      	ldr	r2, [r3, #4]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	621a      	str	r2, [r3, #32]
}
 80051d8:	46c0      	nop			@ (mov r8, r8)
 80051da:	46bd      	mov	sp, r7
 80051dc:	b006      	add	sp, #24
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	feff8fff 	.word	0xfeff8fff
 80051e4:	fffffcff 	.word	0xfffffcff
 80051e8:	40012c00 	.word	0x40012c00
 80051ec:	40014400 	.word	0x40014400
 80051f0:	40014800 	.word	0x40014800
 80051f4:	fffffbff 	.word	0xfffffbff
 80051f8:	fffff7ff 	.word	0xfffff7ff

080051fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b086      	sub	sp, #24
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6a1b      	ldr	r3, [r3, #32]
 8005210:	4a31      	ldr	r2, [pc, #196]	@ (80052d8 <TIM_OC3_SetConfig+0xdc>)
 8005212:	401a      	ands	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	69db      	ldr	r3, [r3, #28]
 8005222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	4a2d      	ldr	r2, [pc, #180]	@ (80052dc <TIM_OC3_SetConfig+0xe0>)
 8005228:	4013      	ands	r3, r2
 800522a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2203      	movs	r2, #3
 8005230:	4393      	bics	r3, r2
 8005232:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	4313      	orrs	r3, r2
 800523c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	4a27      	ldr	r2, [pc, #156]	@ (80052e0 <TIM_OC3_SetConfig+0xe4>)
 8005242:	4013      	ands	r3, r2
 8005244:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	021b      	lsls	r3, r3, #8
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	4313      	orrs	r3, r2
 8005250:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4a23      	ldr	r2, [pc, #140]	@ (80052e4 <TIM_OC3_SetConfig+0xe8>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d10d      	bne.n	8005276 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	4a22      	ldr	r2, [pc, #136]	@ (80052e8 <TIM_OC3_SetConfig+0xec>)
 800525e:	4013      	ands	r3, r2
 8005260:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	021b      	lsls	r3, r3, #8
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	4313      	orrs	r3, r2
 800526c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	4a1e      	ldr	r2, [pc, #120]	@ (80052ec <TIM_OC3_SetConfig+0xf0>)
 8005272:	4013      	ands	r3, r2
 8005274:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a1a      	ldr	r2, [pc, #104]	@ (80052e4 <TIM_OC3_SetConfig+0xe8>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d007      	beq.n	800528e <TIM_OC3_SetConfig+0x92>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a1b      	ldr	r2, [pc, #108]	@ (80052f0 <TIM_OC3_SetConfig+0xf4>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d003      	beq.n	800528e <TIM_OC3_SetConfig+0x92>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a1a      	ldr	r2, [pc, #104]	@ (80052f4 <TIM_OC3_SetConfig+0xf8>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d113      	bne.n	80052b6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	4a19      	ldr	r2, [pc, #100]	@ (80052f8 <TIM_OC3_SetConfig+0xfc>)
 8005292:	4013      	ands	r3, r2
 8005294:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	4a18      	ldr	r2, [pc, #96]	@ (80052fc <TIM_OC3_SetConfig+0x100>)
 800529a:	4013      	ands	r3, r2
 800529c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	695b      	ldr	r3, [r3, #20]
 80052a2:	011b      	lsls	r3, r3, #4
 80052a4:	693a      	ldr	r2, [r7, #16]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	011b      	lsls	r3, r3, #4
 80052b0:	693a      	ldr	r2, [r7, #16]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	693a      	ldr	r2, [r7, #16]
 80052ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	68fa      	ldr	r2, [r7, #12]
 80052c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	685a      	ldr	r2, [r3, #4]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	697a      	ldr	r2, [r7, #20]
 80052ce:	621a      	str	r2, [r3, #32]
}
 80052d0:	46c0      	nop			@ (mov r8, r8)
 80052d2:	46bd      	mov	sp, r7
 80052d4:	b006      	add	sp, #24
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	fffffeff 	.word	0xfffffeff
 80052dc:	fffeff8f 	.word	0xfffeff8f
 80052e0:	fffffdff 	.word	0xfffffdff
 80052e4:	40012c00 	.word	0x40012c00
 80052e8:	fffff7ff 	.word	0xfffff7ff
 80052ec:	fffffbff 	.word	0xfffffbff
 80052f0:	40014400 	.word	0x40014400
 80052f4:	40014800 	.word	0x40014800
 80052f8:	ffffefff 	.word	0xffffefff
 80052fc:	ffffdfff 	.word	0xffffdfff

08005300 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b086      	sub	sp, #24
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a1b      	ldr	r3, [r3, #32]
 800530e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a1b      	ldr	r3, [r3, #32]
 8005314:	4a24      	ldr	r2, [pc, #144]	@ (80053a8 <TIM_OC4_SetConfig+0xa8>)
 8005316:	401a      	ands	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	69db      	ldr	r3, [r3, #28]
 8005326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	4a20      	ldr	r2, [pc, #128]	@ (80053ac <TIM_OC4_SetConfig+0xac>)
 800532c:	4013      	ands	r3, r2
 800532e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	4a1f      	ldr	r2, [pc, #124]	@ (80053b0 <TIM_OC4_SetConfig+0xb0>)
 8005334:	4013      	ands	r3, r2
 8005336:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	021b      	lsls	r3, r3, #8
 800533e:	68fa      	ldr	r2, [r7, #12]
 8005340:	4313      	orrs	r3, r2
 8005342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	4a1b      	ldr	r2, [pc, #108]	@ (80053b4 <TIM_OC4_SetConfig+0xb4>)
 8005348:	4013      	ands	r3, r2
 800534a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	031b      	lsls	r3, r3, #12
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	4313      	orrs	r3, r2
 8005356:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a17      	ldr	r2, [pc, #92]	@ (80053b8 <TIM_OC4_SetConfig+0xb8>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d007      	beq.n	8005370 <TIM_OC4_SetConfig+0x70>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a16      	ldr	r2, [pc, #88]	@ (80053bc <TIM_OC4_SetConfig+0xbc>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d003      	beq.n	8005370 <TIM_OC4_SetConfig+0x70>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a15      	ldr	r2, [pc, #84]	@ (80053c0 <TIM_OC4_SetConfig+0xc0>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d109      	bne.n	8005384 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	4a14      	ldr	r2, [pc, #80]	@ (80053c4 <TIM_OC4_SetConfig+0xc4>)
 8005374:	4013      	ands	r3, r2
 8005376:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	695b      	ldr	r3, [r3, #20]
 800537c:	019b      	lsls	r3, r3, #6
 800537e:	697a      	ldr	r2, [r7, #20]
 8005380:	4313      	orrs	r3, r2
 8005382:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	697a      	ldr	r2, [r7, #20]
 8005388:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	685a      	ldr	r2, [r3, #4]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	693a      	ldr	r2, [r7, #16]
 800539c:	621a      	str	r2, [r3, #32]
}
 800539e:	46c0      	nop			@ (mov r8, r8)
 80053a0:	46bd      	mov	sp, r7
 80053a2:	b006      	add	sp, #24
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	46c0      	nop			@ (mov r8, r8)
 80053a8:	ffffefff 	.word	0xffffefff
 80053ac:	feff8fff 	.word	0xfeff8fff
 80053b0:	fffffcff 	.word	0xfffffcff
 80053b4:	ffffdfff 	.word	0xffffdfff
 80053b8:	40012c00 	.word	0x40012c00
 80053bc:	40014400 	.word	0x40014400
 80053c0:	40014800 	.word	0x40014800
 80053c4:	ffffbfff 	.word	0xffffbfff

080053c8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b086      	sub	sp, #24
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a1b      	ldr	r3, [r3, #32]
 80053dc:	4a21      	ldr	r2, [pc, #132]	@ (8005464 <TIM_OC5_SetConfig+0x9c>)
 80053de:	401a      	ands	r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	4a1d      	ldr	r2, [pc, #116]	@ (8005468 <TIM_OC5_SetConfig+0xa0>)
 80053f4:	4013      	ands	r3, r2
 80053f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68fa      	ldr	r2, [r7, #12]
 80053fe:	4313      	orrs	r3, r2
 8005400:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	4a19      	ldr	r2, [pc, #100]	@ (800546c <TIM_OC5_SetConfig+0xa4>)
 8005406:	4013      	ands	r3, r2
 8005408:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	041b      	lsls	r3, r3, #16
 8005410:	693a      	ldr	r2, [r7, #16]
 8005412:	4313      	orrs	r3, r2
 8005414:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a15      	ldr	r2, [pc, #84]	@ (8005470 <TIM_OC5_SetConfig+0xa8>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d007      	beq.n	800542e <TIM_OC5_SetConfig+0x66>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a14      	ldr	r2, [pc, #80]	@ (8005474 <TIM_OC5_SetConfig+0xac>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d003      	beq.n	800542e <TIM_OC5_SetConfig+0x66>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a13      	ldr	r2, [pc, #76]	@ (8005478 <TIM_OC5_SetConfig+0xb0>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d109      	bne.n	8005442 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	4a0c      	ldr	r2, [pc, #48]	@ (8005464 <TIM_OC5_SetConfig+0x9c>)
 8005432:	4013      	ands	r3, r2
 8005434:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	021b      	lsls	r3, r3, #8
 800543c:	697a      	ldr	r2, [r7, #20]
 800543e:	4313      	orrs	r3, r2
 8005440:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	697a      	ldr	r2, [r7, #20]
 8005446:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	685a      	ldr	r2, [r3, #4]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	693a      	ldr	r2, [r7, #16]
 800545a:	621a      	str	r2, [r3, #32]
}
 800545c:	46c0      	nop			@ (mov r8, r8)
 800545e:	46bd      	mov	sp, r7
 8005460:	b006      	add	sp, #24
 8005462:	bd80      	pop	{r7, pc}
 8005464:	fffeffff 	.word	0xfffeffff
 8005468:	fffeff8f 	.word	0xfffeff8f
 800546c:	fffdffff 	.word	0xfffdffff
 8005470:	40012c00 	.word	0x40012c00
 8005474:	40014400 	.word	0x40014400
 8005478:	40014800 	.word	0x40014800

0800547c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b086      	sub	sp, #24
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6a1b      	ldr	r3, [r3, #32]
 800548a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a1b      	ldr	r3, [r3, #32]
 8005490:	4a22      	ldr	r2, [pc, #136]	@ (800551c <TIM_OC6_SetConfig+0xa0>)
 8005492:	401a      	ands	r2, r3
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	4a1e      	ldr	r2, [pc, #120]	@ (8005520 <TIM_OC6_SetConfig+0xa4>)
 80054a8:	4013      	ands	r3, r2
 80054aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	021b      	lsls	r3, r3, #8
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	4a1a      	ldr	r2, [pc, #104]	@ (8005524 <TIM_OC6_SetConfig+0xa8>)
 80054bc:	4013      	ands	r3, r2
 80054be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	051b      	lsls	r3, r3, #20
 80054c6:	693a      	ldr	r2, [r7, #16]
 80054c8:	4313      	orrs	r3, r2
 80054ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a16      	ldr	r2, [pc, #88]	@ (8005528 <TIM_OC6_SetConfig+0xac>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d007      	beq.n	80054e4 <TIM_OC6_SetConfig+0x68>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	4a15      	ldr	r2, [pc, #84]	@ (800552c <TIM_OC6_SetConfig+0xb0>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d003      	beq.n	80054e4 <TIM_OC6_SetConfig+0x68>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a14      	ldr	r2, [pc, #80]	@ (8005530 <TIM_OC6_SetConfig+0xb4>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d109      	bne.n	80054f8 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	4a13      	ldr	r2, [pc, #76]	@ (8005534 <TIM_OC6_SetConfig+0xb8>)
 80054e8:	4013      	ands	r3, r2
 80054ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	695b      	ldr	r3, [r3, #20]
 80054f0:	029b      	lsls	r3, r3, #10
 80054f2:	697a      	ldr	r2, [r7, #20]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	697a      	ldr	r2, [r7, #20]
 80054fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	68fa      	ldr	r2, [r7, #12]
 8005502:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	685a      	ldr	r2, [r3, #4]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	693a      	ldr	r2, [r7, #16]
 8005510:	621a      	str	r2, [r3, #32]
}
 8005512:	46c0      	nop			@ (mov r8, r8)
 8005514:	46bd      	mov	sp, r7
 8005516:	b006      	add	sp, #24
 8005518:	bd80      	pop	{r7, pc}
 800551a:	46c0      	nop			@ (mov r8, r8)
 800551c:	ffefffff 	.word	0xffefffff
 8005520:	feff8fff 	.word	0xfeff8fff
 8005524:	ffdfffff 	.word	0xffdfffff
 8005528:	40012c00 	.word	0x40012c00
 800552c:	40014400 	.word	0x40014400
 8005530:	40014800 	.word	0x40014800
 8005534:	fffbffff 	.word	0xfffbffff

08005538 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b086      	sub	sp, #24
 800553c:	af00      	add	r7, sp, #0
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	221f      	movs	r2, #31
 8005548:	4013      	ands	r3, r2
 800554a:	2201      	movs	r2, #1
 800554c:	409a      	lsls	r2, r3
 800554e:	0013      	movs	r3, r2
 8005550:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6a1b      	ldr	r3, [r3, #32]
 8005556:	697a      	ldr	r2, [r7, #20]
 8005558:	43d2      	mvns	r2, r2
 800555a:	401a      	ands	r2, r3
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6a1a      	ldr	r2, [r3, #32]
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	211f      	movs	r1, #31
 8005568:	400b      	ands	r3, r1
 800556a:	6879      	ldr	r1, [r7, #4]
 800556c:	4099      	lsls	r1, r3
 800556e:	000b      	movs	r3, r1
 8005570:	431a      	orrs	r2, r3
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	621a      	str	r2, [r3, #32]
}
 8005576:	46c0      	nop			@ (mov r8, r8)
 8005578:	46bd      	mov	sp, r7
 800557a:	b006      	add	sp, #24
 800557c:	bd80      	pop	{r7, pc}
	...

08005580 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	223c      	movs	r2, #60	@ 0x3c
 800558e:	5c9b      	ldrb	r3, [r3, r2]
 8005590:	2b01      	cmp	r3, #1
 8005592:	d101      	bne.n	8005598 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005594:	2302      	movs	r3, #2
 8005596:	e050      	b.n	800563a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	223c      	movs	r2, #60	@ 0x3c
 800559c:	2101      	movs	r1, #1
 800559e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	223d      	movs	r2, #61	@ 0x3d
 80055a4:	2102      	movs	r1, #2
 80055a6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a21      	ldr	r2, [pc, #132]	@ (8005644 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d108      	bne.n	80055d4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	4a20      	ldr	r2, [pc, #128]	@ (8005648 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80055c6:	4013      	ands	r3, r2
 80055c8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2270      	movs	r2, #112	@ 0x70
 80055d8:	4393      	bics	r3, r2
 80055da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a14      	ldr	r2, [pc, #80]	@ (8005644 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d00a      	beq.n	800560e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	2380      	movs	r3, #128	@ 0x80
 80055fe:	05db      	lsls	r3, r3, #23
 8005600:	429a      	cmp	r2, r3
 8005602:	d004      	beq.n	800560e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a10      	ldr	r2, [pc, #64]	@ (800564c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d10c      	bne.n	8005628 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	2280      	movs	r2, #128	@ 0x80
 8005612:	4393      	bics	r3, r2
 8005614:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	68ba      	ldr	r2, [r7, #8]
 800561c:	4313      	orrs	r3, r2
 800561e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68ba      	ldr	r2, [r7, #8]
 8005626:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	223d      	movs	r2, #61	@ 0x3d
 800562c:	2101      	movs	r1, #1
 800562e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	223c      	movs	r2, #60	@ 0x3c
 8005634:	2100      	movs	r1, #0
 8005636:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	0018      	movs	r0, r3
 800563c:	46bd      	mov	sp, r7
 800563e:	b004      	add	sp, #16
 8005640:	bd80      	pop	{r7, pc}
 8005642:	46c0      	nop			@ (mov r8, r8)
 8005644:	40012c00 	.word	0x40012c00
 8005648:	ff0fffff 	.word	0xff0fffff
 800564c:	40000400 	.word	0x40000400

08005650 <memset>:
 8005650:	0003      	movs	r3, r0
 8005652:	1882      	adds	r2, r0, r2
 8005654:	4293      	cmp	r3, r2
 8005656:	d100      	bne.n	800565a <memset+0xa>
 8005658:	4770      	bx	lr
 800565a:	7019      	strb	r1, [r3, #0]
 800565c:	3301      	adds	r3, #1
 800565e:	e7f9      	b.n	8005654 <memset+0x4>

08005660 <__libc_init_array>:
 8005660:	b570      	push	{r4, r5, r6, lr}
 8005662:	2600      	movs	r6, #0
 8005664:	4c0c      	ldr	r4, [pc, #48]	@ (8005698 <__libc_init_array+0x38>)
 8005666:	4d0d      	ldr	r5, [pc, #52]	@ (800569c <__libc_init_array+0x3c>)
 8005668:	1b64      	subs	r4, r4, r5
 800566a:	10a4      	asrs	r4, r4, #2
 800566c:	42a6      	cmp	r6, r4
 800566e:	d109      	bne.n	8005684 <__libc_init_array+0x24>
 8005670:	2600      	movs	r6, #0
 8005672:	f000 f819 	bl	80056a8 <_init>
 8005676:	4c0a      	ldr	r4, [pc, #40]	@ (80056a0 <__libc_init_array+0x40>)
 8005678:	4d0a      	ldr	r5, [pc, #40]	@ (80056a4 <__libc_init_array+0x44>)
 800567a:	1b64      	subs	r4, r4, r5
 800567c:	10a4      	asrs	r4, r4, #2
 800567e:	42a6      	cmp	r6, r4
 8005680:	d105      	bne.n	800568e <__libc_init_array+0x2e>
 8005682:	bd70      	pop	{r4, r5, r6, pc}
 8005684:	00b3      	lsls	r3, r6, #2
 8005686:	58eb      	ldr	r3, [r5, r3]
 8005688:	4798      	blx	r3
 800568a:	3601      	adds	r6, #1
 800568c:	e7ee      	b.n	800566c <__libc_init_array+0xc>
 800568e:	00b3      	lsls	r3, r6, #2
 8005690:	58eb      	ldr	r3, [r5, r3]
 8005692:	4798      	blx	r3
 8005694:	3601      	adds	r6, #1
 8005696:	e7f2      	b.n	800567e <__libc_init_array+0x1e>
 8005698:	08005780 	.word	0x08005780
 800569c:	08005780 	.word	0x08005780
 80056a0:	08005784 	.word	0x08005784
 80056a4:	08005780 	.word	0x08005780

080056a8 <_init>:
 80056a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056aa:	46c0      	nop			@ (mov r8, r8)
 80056ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056ae:	bc08      	pop	{r3}
 80056b0:	469e      	mov	lr, r3
 80056b2:	4770      	bx	lr

080056b4 <_fini>:
 80056b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056b6:	46c0      	nop			@ (mov r8, r8)
 80056b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056ba:	bc08      	pop	{r3}
 80056bc:	469e      	mov	lr, r3
 80056be:	4770      	bx	lr
