// Seed: 2371291681
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input supply1 id_2
    , id_9,
    output uwire id_3,
    output wand id_4,
    input wire id_5,
    input tri0 id_6,
    output tri id_7
);
  assign id_7 = id_1;
  logic id_10;
  wire  id_11;
endmodule
module module_1 #(
    parameter id_2 = 32'd77,
    parameter id_4 = 32'd75,
    parameter id_6 = 32'd5,
    parameter id_8 = 32'd26
) (
    input wire id_0,
    output supply1 id_1,
    input wire _id_2,
    input supply1 id_3,
    input tri _id_4,
    output supply0 id_5,
    input supply0 _id_6,
    input wand id_7,
    input tri1 _id_8
);
  assign id_5 = id_0;
  logic [-1 : id_8  -  id_4] id_10;
  ;
  logic id_11;
  wire  id_12;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_1,
      id_5,
      id_3,
      id_3,
      id_5
  );
  integer [id_2  ?  id_6 : -1 : ""] id_13 = id_4;
  logic [id_8 : id_2] id_14;
endmodule
