<module name="L1_SCACHE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SCACHE_CONFIG" acronym="SCACHE_CONFIG" offset="0x4" width="32" description="Configuration Register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCK_MAIN" width="1" begin="4" end="4" resetval="1" description="Lock access to maintenance registers" range="" rwaccess="RW">
      <bitenum value="0" id="Locked" token="LOCK_MAIN_0" description="Locked"/>
      <bitenum value="1" id="Not_locked" token="LOCK_MAIN_1" description="Not locked"/>
    </bitfield>
    <bitfield id="LOCK_PORT" width="1" begin="3" end="3" resetval="1" description="Lock access to interface registers" range="" rwaccess="RW">
      <bitenum value="0" id="Locked" token="LOCK_PORT_0" description="Locked"/>
      <bitenum value="1" id="Not_locked" token="LOCK_PORT_1" description="Not locked"/>
    </bitfield>
    <bitfield id="LOCK_INT" width="1" begin="2" end="2" resetval="1" description="Lock access to interrupt registers" range="" rwaccess="RW">
      <bitenum value="0" id="Locked" token="LOCK_INT_0" description="Locked"/>
      <bitenum value="1" id="Not_locked" token="LOCK_INT_1" description="Not locked"/>
    </bitfield>
    <bitfield id="BYPASS" width="1" begin="1" end="1" resetval="0" description="Bypass cache" range="" rwaccess="RW">
      <bitenum value="0" id="Everything_is_non-cacheable." token="BYPASS_0" description="Everything is non-cacheable."/>
      <bitenum value="1" id="Everything_is_cacheable." token="BYPASS_1" description="Everything is cacheable."/>
    </bitfield>
    <bitfield id="SCACHE_LOCK" width="1" begin="0" end="0" resetval="0" description="SCACHE lock. Once this bit is set only debugger or hardware reset can clear." range="" rwaccess="RW">
      <bitenum value="0" id="No_effect" token="SCACHE_LOCK_0" description="No effect"/>
      <bitenum value="1" id="Only_debug_accesses_allowed" token="SCACHE_LOCK_1" description="Only debug accesses allowed"/>
    </bitfield>
  </register>
  <register id="SCACHE_INT" acronym="SCACHE_INT" offset="0x8" width="32" description="Interrupt Register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PORT" width="4" begin="8" end="5" resetval="0x0" description="slave interface number that has recorded an error" range="" rwaccess="RW W1toClr"/>
    <bitfield id="READ" width="1" begin="4" end="4" resetval="0" description="interface read response error" range="" rwaccess="RW W1toClr"/>
    <bitfield id="WRITE" width="1" begin="3" end="3" resetval="0" description="interface write response error" range="" rwaccess="RW W1toClr"/>
    <bitfield id="MAINT" width="1" begin="2" end="2" resetval="0" description="maintenance is completed" range="" rwaccess="RW W1toClr"/>
    <bitfield id="PAGEFAULT" width="1" begin="1" end="1" resetval="0" description="AMMU page fault" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CONFIG" width="1" begin="0" end="0" resetval="0" description="configuration error" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="SCACHE_OCP" acronym="SCACHE_OCP" offset="0xC" width="32" description="Interface Configuration Register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CLEANBUF" width="1" begin="5" end="5" resetval="0" description="clean write and prefetch buffers in cache" range="" rwaccess="RW">
      <bitenum value="0" id="do_not_clean" token="CLEANBUF_0" description="do not clean"/>
      <bitenum value="1" id="clean" token="CLEANBUF_1" description="clean"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="4" end="4" resetval="0" description="always prefetch data" range="" rwaccess="RW">
      <bitenum value="0" id="follow_MMU_policies" token="PREFETCH_0" description="follow MMU policies"/>
      <bitenum value="1" id="always_prefetch" token="PREFETCH_1" description="always prefetch"/>
    </bitfield>
    <bitfield id="CACHED" width="1" begin="3" end="3" resetval="1" description="follow cacheable sideband signals" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CACHED_0" description="reads always not allocated, writes write through if cached"/>
      <bitenum value="1" id="slave_sideband_signals_determine_policy" token="CACHED_1" description="slave sideband signals determine policy"/>
    </bitfield>
    <bitfield id="WRALLOCATE" width="1" begin="2" end="2" resetval="0" description="follow write allocate sideband signals" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRALLOCATE_0" description="no writes are allocated independent to sideband"/>
      <bitenum value="1" id="follow_sideband" token="WRALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="WRBUFFER" width="1" begin="1" end="1" resetval="0" description="write throughs and write back no allocate are buffered" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRBUFFER_0" description="write throughs and write back no allocated are not buffered"/>
      <bitenum value="1" id="1" token="WRBUFFER_1" description="write throughs and write back no allocated are buffered"/>
    </bitfield>
    <bitfield id="WRAP" width="1" begin="0" end="0" resetval="0" description="OCP wrap mode (critical word first)" range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="WRAP_0" description="disabled"/>
      <bitenum value="1" id="enabled" token="WRAP_1" description="enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MAINT" acronym="SCACHE_MAINT" offset="0x10" width="32" description="Maintenance Configuration Register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INTERRUPT" width="1" begin="5" end="5" resetval="0" description="generate interrupt when maintenance operation is complete" range="" rwaccess="RW">
      <bitenum value="0" id="do_not_generate_interrupt" token="INTERRUPT_0" description="do not generate interrupt"/>
      <bitenum value="1" id="generate_interrupt" token="INTERRUPT_1" description="generate interrupt"/>
    </bitfield>
    <bitfield id="INVALIDATE" width="1" begin="4" end="4" resetval="0" description="invalidate lines in region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="do_nothing" token="INVALIDATE_0" description="do nothing"/>
      <bitenum value="1" id="invalidate" token="INVALIDATE_1" description="invalidate"/>
    </bitfield>
    <bitfield id="CLEAN" width="1" begin="3" end="3" resetval="0" description="evict dirty lines in region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="do_nothing" token="CLEAN_0" description="do nothing"/>
      <bitenum value="1" id="clean" token="CLEAN_1" description="clean"/>
    </bitfield>
    <bitfield id="UNLOCK" width="1" begin="2" end="2" resetval="0" description="unlock region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="do_nothing" token="UNLOCK_0" description="do nothing"/>
      <bitenum value="1" id="unlock" token="UNLOCK_1" description="unlock"/>
    </bitfield>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="lock region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="do_nothing" token="LOCK_0" description="do nothing"/>
      <bitenum value="1" id="lock" token="LOCK_1" description="lock"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="preload region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="do_nothing" token="PRELOAD_0" description="do nothing"/>
      <bitenum value="1" id="preload" token="PRELOAD_1" description="preload"/>
    </bitfield>
  </register>
  <register id="SCACHE_MTSTART" acronym="SCACHE_MTSTART" offset="0x14" width="32" description="Maintenance Start Configuration Register">
    <bitfield id="START_ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="start address of maintenance operations, reset to 0x0000 when finished" range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MTEND" acronym="SCACHE_MTEND" offset="0x18" width="32" description="Maintenance End Configuration Register">
    <bitfield id="END_ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="end address of maintenance operations, resets to 0x0000 when finished" range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_CTADDR" acronym="SCACHE_CTADDR" offset="0x1C" width="32" description="Cache Test Address Register">
    <bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0000 0000" description="address of cache visibility when read CTDATA register, autoincrements" range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_CTDATA" acronym="SCACHE_CTDATA" offset="0x20" width="32" description="Cache Test Data Register">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="cache data at address of CTADDR register, CTADDR autoincrements each time CTDATA is read" range="" rwaccess="RW"/>
  </register>
</module>
