|PD_ASP_TopLevel
clock => tdmamin:tdma_min.clock
clock => pd_asp:PD_ASP.clk
clock => in_pd:in_PD.clk
clock => nios_to_pd:nios_to_PD.clk
correlation[0] => in_pd:in_PD.correlation[0]
correlation[1] => in_pd:in_PD.correlation[1]
correlation[2] => in_pd:in_PD.correlation[2]
correlation[3] => in_pd:in_PD.correlation[3]
correlation[4] => in_pd:in_PD.correlation[4]
correlation[5] => in_pd:in_PD.correlation[5]
correlation[6] => in_pd:in_PD.correlation[6]
correlation[7] => in_pd:in_PD.correlation[7]
correlation[8] => in_pd:in_PD.correlation[8]
correlation[9] => in_pd:in_PD.correlation[9]
correlation[10] => in_pd:in_PD.correlation[10]
correlation[11] => in_pd:in_PD.correlation[11]
correlation[12] => in_pd:in_PD.correlation[12]
correlation[13] => in_pd:in_PD.correlation[13]
correlation[14] => in_pd:in_PD.correlation[14]
correlation[15] => in_pd:in_PD.correlation[15]
enable_config => nios_to_pd:nios_to_PD.enable_config
flag => in_pd:in_PD.flag


|PD_ASP_TopLevel|TdmaMin:tdma_min
clock => tdmaminslots:slots.clock
clock => tdmamininterface:interfaces:0:interface.clock
clock => tdmamininterface:interfaces:1:interface.clock
clock => tdmamininterface:interfaces:2:interface.clock
clock => tdmamininterface:interfaces:3:interface.clock
sends[3].data[0] => tdmamininterface:interfaces:3:interface.send.data[0]
sends[3].data[1] => tdmamininterface:interfaces:3:interface.send.data[1]
sends[3].data[2] => tdmamininterface:interfaces:3:interface.send.data[2]
sends[3].data[3] => tdmamininterface:interfaces:3:interface.send.data[3]
sends[3].data[4] => tdmamininterface:interfaces:3:interface.send.data[4]
sends[3].data[5] => tdmamininterface:interfaces:3:interface.send.data[5]
sends[3].data[6] => tdmamininterface:interfaces:3:interface.send.data[6]
sends[3].data[7] => tdmamininterface:interfaces:3:interface.send.data[7]
sends[3].data[8] => tdmamininterface:interfaces:3:interface.send.data[8]
sends[3].data[9] => tdmamininterface:interfaces:3:interface.send.data[9]
sends[3].data[10] => tdmamininterface:interfaces:3:interface.send.data[10]
sends[3].data[11] => tdmamininterface:interfaces:3:interface.send.data[11]
sends[3].data[12] => tdmamininterface:interfaces:3:interface.send.data[12]
sends[3].data[13] => tdmamininterface:interfaces:3:interface.send.data[13]
sends[3].data[14] => tdmamininterface:interfaces:3:interface.send.data[14]
sends[3].data[15] => tdmamininterface:interfaces:3:interface.send.data[15]
sends[3].data[16] => tdmamininterface:interfaces:3:interface.send.data[16]
sends[3].data[17] => tdmamininterface:interfaces:3:interface.send.data[17]
sends[3].data[18] => tdmamininterface:interfaces:3:interface.send.data[18]
sends[3].data[19] => tdmamininterface:interfaces:3:interface.send.data[19]
sends[3].data[20] => tdmamininterface:interfaces:3:interface.send.data[20]
sends[3].data[21] => tdmamininterface:interfaces:3:interface.send.data[21]
sends[3].data[22] => tdmamininterface:interfaces:3:interface.send.data[22]
sends[3].data[23] => tdmamininterface:interfaces:3:interface.send.data[23]
sends[3].data[24] => tdmamininterface:interfaces:3:interface.send.data[24]
sends[3].data[25] => tdmamininterface:interfaces:3:interface.send.data[25]
sends[3].data[26] => tdmamininterface:interfaces:3:interface.send.data[26]
sends[3].data[27] => tdmamininterface:interfaces:3:interface.send.data[27]
sends[3].data[28] => tdmamininterface:interfaces:3:interface.send.data[28]
sends[3].data[29] => tdmamininterface:interfaces:3:interface.send.data[29]
sends[3].data[30] => tdmamininterface:interfaces:3:interface.send.data[30]
sends[3].data[31] => tdmamininterface:interfaces:3:interface.send.data[31]
sends[3].addr[0] => tdmamininterface:interfaces:3:interface.send.addr[0]
sends[3].addr[1] => tdmamininterface:interfaces:3:interface.send.addr[1]
sends[3].addr[2] => tdmamininterface:interfaces:3:interface.send.addr[2]
sends[3].addr[3] => tdmamininterface:interfaces:3:interface.send.addr[3]
sends[3].addr[4] => tdmamininterface:interfaces:3:interface.send.addr[4]
sends[3].addr[5] => tdmamininterface:interfaces:3:interface.send.addr[5]
sends[3].addr[6] => tdmamininterface:interfaces:3:interface.send.addr[6]
sends[3].addr[7] => tdmamininterface:interfaces:3:interface.send.addr[7]
sends[2].data[0] => tdmamininterface:interfaces:2:interface.send.data[0]
sends[2].data[1] => tdmamininterface:interfaces:2:interface.send.data[1]
sends[2].data[2] => tdmamininterface:interfaces:2:interface.send.data[2]
sends[2].data[3] => tdmamininterface:interfaces:2:interface.send.data[3]
sends[2].data[4] => tdmamininterface:interfaces:2:interface.send.data[4]
sends[2].data[5] => tdmamininterface:interfaces:2:interface.send.data[5]
sends[2].data[6] => tdmamininterface:interfaces:2:interface.send.data[6]
sends[2].data[7] => tdmamininterface:interfaces:2:interface.send.data[7]
sends[2].data[8] => tdmamininterface:interfaces:2:interface.send.data[8]
sends[2].data[9] => tdmamininterface:interfaces:2:interface.send.data[9]
sends[2].data[10] => tdmamininterface:interfaces:2:interface.send.data[10]
sends[2].data[11] => tdmamininterface:interfaces:2:interface.send.data[11]
sends[2].data[12] => tdmamininterface:interfaces:2:interface.send.data[12]
sends[2].data[13] => tdmamininterface:interfaces:2:interface.send.data[13]
sends[2].data[14] => tdmamininterface:interfaces:2:interface.send.data[14]
sends[2].data[15] => tdmamininterface:interfaces:2:interface.send.data[15]
sends[2].data[16] => tdmamininterface:interfaces:2:interface.send.data[16]
sends[2].data[17] => tdmamininterface:interfaces:2:interface.send.data[17]
sends[2].data[18] => tdmamininterface:interfaces:2:interface.send.data[18]
sends[2].data[19] => tdmamininterface:interfaces:2:interface.send.data[19]
sends[2].data[20] => tdmamininterface:interfaces:2:interface.send.data[20]
sends[2].data[21] => tdmamininterface:interfaces:2:interface.send.data[21]
sends[2].data[22] => tdmamininterface:interfaces:2:interface.send.data[22]
sends[2].data[23] => tdmamininterface:interfaces:2:interface.send.data[23]
sends[2].data[24] => tdmamininterface:interfaces:2:interface.send.data[24]
sends[2].data[25] => tdmamininterface:interfaces:2:interface.send.data[25]
sends[2].data[26] => tdmamininterface:interfaces:2:interface.send.data[26]
sends[2].data[27] => tdmamininterface:interfaces:2:interface.send.data[27]
sends[2].data[28] => tdmamininterface:interfaces:2:interface.send.data[28]
sends[2].data[29] => tdmamininterface:interfaces:2:interface.send.data[29]
sends[2].data[30] => tdmamininterface:interfaces:2:interface.send.data[30]
sends[2].data[31] => tdmamininterface:interfaces:2:interface.send.data[31]
sends[2].addr[0] => tdmamininterface:interfaces:2:interface.send.addr[0]
sends[2].addr[1] => tdmamininterface:interfaces:2:interface.send.addr[1]
sends[2].addr[2] => tdmamininterface:interfaces:2:interface.send.addr[2]
sends[2].addr[3] => tdmamininterface:interfaces:2:interface.send.addr[3]
sends[2].addr[4] => tdmamininterface:interfaces:2:interface.send.addr[4]
sends[2].addr[5] => tdmamininterface:interfaces:2:interface.send.addr[5]
sends[2].addr[6] => tdmamininterface:interfaces:2:interface.send.addr[6]
sends[2].addr[7] => tdmamininterface:interfaces:2:interface.send.addr[7]
sends[1].data[0] => tdmamininterface:interfaces:1:interface.send.data[0]
sends[1].data[1] => tdmamininterface:interfaces:1:interface.send.data[1]
sends[1].data[2] => tdmamininterface:interfaces:1:interface.send.data[2]
sends[1].data[3] => tdmamininterface:interfaces:1:interface.send.data[3]
sends[1].data[4] => tdmamininterface:interfaces:1:interface.send.data[4]
sends[1].data[5] => tdmamininterface:interfaces:1:interface.send.data[5]
sends[1].data[6] => tdmamininterface:interfaces:1:interface.send.data[6]
sends[1].data[7] => tdmamininterface:interfaces:1:interface.send.data[7]
sends[1].data[8] => tdmamininterface:interfaces:1:interface.send.data[8]
sends[1].data[9] => tdmamininterface:interfaces:1:interface.send.data[9]
sends[1].data[10] => tdmamininterface:interfaces:1:interface.send.data[10]
sends[1].data[11] => tdmamininterface:interfaces:1:interface.send.data[11]
sends[1].data[12] => tdmamininterface:interfaces:1:interface.send.data[12]
sends[1].data[13] => tdmamininterface:interfaces:1:interface.send.data[13]
sends[1].data[14] => tdmamininterface:interfaces:1:interface.send.data[14]
sends[1].data[15] => tdmamininterface:interfaces:1:interface.send.data[15]
sends[1].data[16] => tdmamininterface:interfaces:1:interface.send.data[16]
sends[1].data[17] => tdmamininterface:interfaces:1:interface.send.data[17]
sends[1].data[18] => tdmamininterface:interfaces:1:interface.send.data[18]
sends[1].data[19] => tdmamininterface:interfaces:1:interface.send.data[19]
sends[1].data[20] => tdmamininterface:interfaces:1:interface.send.data[20]
sends[1].data[21] => tdmamininterface:interfaces:1:interface.send.data[21]
sends[1].data[22] => tdmamininterface:interfaces:1:interface.send.data[22]
sends[1].data[23] => tdmamininterface:interfaces:1:interface.send.data[23]
sends[1].data[24] => tdmamininterface:interfaces:1:interface.send.data[24]
sends[1].data[25] => tdmamininterface:interfaces:1:interface.send.data[25]
sends[1].data[26] => tdmamininterface:interfaces:1:interface.send.data[26]
sends[1].data[27] => tdmamininterface:interfaces:1:interface.send.data[27]
sends[1].data[28] => tdmamininterface:interfaces:1:interface.send.data[28]
sends[1].data[29] => tdmamininterface:interfaces:1:interface.send.data[29]
sends[1].data[30] => tdmamininterface:interfaces:1:interface.send.data[30]
sends[1].data[31] => tdmamininterface:interfaces:1:interface.send.data[31]
sends[1].addr[0] => tdmamininterface:interfaces:1:interface.send.addr[0]
sends[1].addr[1] => tdmamininterface:interfaces:1:interface.send.addr[1]
sends[1].addr[2] => tdmamininterface:interfaces:1:interface.send.addr[2]
sends[1].addr[3] => tdmamininterface:interfaces:1:interface.send.addr[3]
sends[1].addr[4] => tdmamininterface:interfaces:1:interface.send.addr[4]
sends[1].addr[5] => tdmamininterface:interfaces:1:interface.send.addr[5]
sends[1].addr[6] => tdmamininterface:interfaces:1:interface.send.addr[6]
sends[1].addr[7] => tdmamininterface:interfaces:1:interface.send.addr[7]
sends[0].data[0] => tdmamininterface:interfaces:0:interface.send.data[0]
sends[0].data[1] => tdmamininterface:interfaces:0:interface.send.data[1]
sends[0].data[2] => tdmamininterface:interfaces:0:interface.send.data[2]
sends[0].data[3] => tdmamininterface:interfaces:0:interface.send.data[3]
sends[0].data[4] => tdmamininterface:interfaces:0:interface.send.data[4]
sends[0].data[5] => tdmamininterface:interfaces:0:interface.send.data[5]
sends[0].data[6] => tdmamininterface:interfaces:0:interface.send.data[6]
sends[0].data[7] => tdmamininterface:interfaces:0:interface.send.data[7]
sends[0].data[8] => tdmamininterface:interfaces:0:interface.send.data[8]
sends[0].data[9] => tdmamininterface:interfaces:0:interface.send.data[9]
sends[0].data[10] => tdmamininterface:interfaces:0:interface.send.data[10]
sends[0].data[11] => tdmamininterface:interfaces:0:interface.send.data[11]
sends[0].data[12] => tdmamininterface:interfaces:0:interface.send.data[12]
sends[0].data[13] => tdmamininterface:interfaces:0:interface.send.data[13]
sends[0].data[14] => tdmamininterface:interfaces:0:interface.send.data[14]
sends[0].data[15] => tdmamininterface:interfaces:0:interface.send.data[15]
sends[0].data[16] => tdmamininterface:interfaces:0:interface.send.data[16]
sends[0].data[17] => tdmamininterface:interfaces:0:interface.send.data[17]
sends[0].data[18] => tdmamininterface:interfaces:0:interface.send.data[18]
sends[0].data[19] => tdmamininterface:interfaces:0:interface.send.data[19]
sends[0].data[20] => tdmamininterface:interfaces:0:interface.send.data[20]
sends[0].data[21] => tdmamininterface:interfaces:0:interface.send.data[21]
sends[0].data[22] => tdmamininterface:interfaces:0:interface.send.data[22]
sends[0].data[23] => tdmamininterface:interfaces:0:interface.send.data[23]
sends[0].data[24] => tdmamininterface:interfaces:0:interface.send.data[24]
sends[0].data[25] => tdmamininterface:interfaces:0:interface.send.data[25]
sends[0].data[26] => tdmamininterface:interfaces:0:interface.send.data[26]
sends[0].data[27] => tdmamininterface:interfaces:0:interface.send.data[27]
sends[0].data[28] => tdmamininterface:interfaces:0:interface.send.data[28]
sends[0].data[29] => tdmamininterface:interfaces:0:interface.send.data[29]
sends[0].data[30] => tdmamininterface:interfaces:0:interface.send.data[30]
sends[0].data[31] => tdmamininterface:interfaces:0:interface.send.data[31]
sends[0].addr[0] => tdmamininterface:interfaces:0:interface.send.addr[0]
sends[0].addr[1] => tdmamininterface:interfaces:0:interface.send.addr[1]
sends[0].addr[2] => tdmamininterface:interfaces:0:interface.send.addr[2]
sends[0].addr[3] => tdmamininterface:interfaces:0:interface.send.addr[3]
sends[0].addr[4] => tdmamininterface:interfaces:0:interface.send.addr[4]
sends[0].addr[5] => tdmamininterface:interfaces:0:interface.send.addr[5]
sends[0].addr[6] => tdmamininterface:interfaces:0:interface.send.addr[6]
sends[0].addr[7] => tdmamininterface:interfaces:0:interface.send.addr[7]
recvs[3].data[0] <= tdmamininterface:interfaces:3:interface.recv.data[0]
recvs[3].data[1] <= tdmamininterface:interfaces:3:interface.recv.data[1]
recvs[3].data[2] <= tdmamininterface:interfaces:3:interface.recv.data[2]
recvs[3].data[3] <= tdmamininterface:interfaces:3:interface.recv.data[3]
recvs[3].data[4] <= tdmamininterface:interfaces:3:interface.recv.data[4]
recvs[3].data[5] <= tdmamininterface:interfaces:3:interface.recv.data[5]
recvs[3].data[6] <= tdmamininterface:interfaces:3:interface.recv.data[6]
recvs[3].data[7] <= tdmamininterface:interfaces:3:interface.recv.data[7]
recvs[3].data[8] <= tdmamininterface:interfaces:3:interface.recv.data[8]
recvs[3].data[9] <= tdmamininterface:interfaces:3:interface.recv.data[9]
recvs[3].data[10] <= tdmamininterface:interfaces:3:interface.recv.data[10]
recvs[3].data[11] <= tdmamininterface:interfaces:3:interface.recv.data[11]
recvs[3].data[12] <= tdmamininterface:interfaces:3:interface.recv.data[12]
recvs[3].data[13] <= tdmamininterface:interfaces:3:interface.recv.data[13]
recvs[3].data[14] <= tdmamininterface:interfaces:3:interface.recv.data[14]
recvs[3].data[15] <= tdmamininterface:interfaces:3:interface.recv.data[15]
recvs[3].data[16] <= tdmamininterface:interfaces:3:interface.recv.data[16]
recvs[3].data[17] <= tdmamininterface:interfaces:3:interface.recv.data[17]
recvs[3].data[18] <= tdmamininterface:interfaces:3:interface.recv.data[18]
recvs[3].data[19] <= tdmamininterface:interfaces:3:interface.recv.data[19]
recvs[3].data[20] <= tdmamininterface:interfaces:3:interface.recv.data[20]
recvs[3].data[21] <= tdmamininterface:interfaces:3:interface.recv.data[21]
recvs[3].data[22] <= tdmamininterface:interfaces:3:interface.recv.data[22]
recvs[3].data[23] <= tdmamininterface:interfaces:3:interface.recv.data[23]
recvs[3].data[24] <= tdmamininterface:interfaces:3:interface.recv.data[24]
recvs[3].data[25] <= tdmamininterface:interfaces:3:interface.recv.data[25]
recvs[3].data[26] <= tdmamininterface:interfaces:3:interface.recv.data[26]
recvs[3].data[27] <= tdmamininterface:interfaces:3:interface.recv.data[27]
recvs[3].data[28] <= tdmamininterface:interfaces:3:interface.recv.data[28]
recvs[3].data[29] <= tdmamininterface:interfaces:3:interface.recv.data[29]
recvs[3].data[30] <= tdmamininterface:interfaces:3:interface.recv.data[30]
recvs[3].data[31] <= tdmamininterface:interfaces:3:interface.recv.data[31]
recvs[3].addr[0] <= tdmamininterface:interfaces:3:interface.recv.addr[0]
recvs[3].addr[1] <= tdmamininterface:interfaces:3:interface.recv.addr[1]
recvs[3].addr[2] <= tdmamininterface:interfaces:3:interface.recv.addr[2]
recvs[3].addr[3] <= tdmamininterface:interfaces:3:interface.recv.addr[3]
recvs[3].addr[4] <= tdmamininterface:interfaces:3:interface.recv.addr[4]
recvs[3].addr[5] <= tdmamininterface:interfaces:3:interface.recv.addr[5]
recvs[3].addr[6] <= tdmamininterface:interfaces:3:interface.recv.addr[6]
recvs[3].addr[7] <= tdmamininterface:interfaces:3:interface.recv.addr[7]
recvs[2].data[0] <= tdmamininterface:interfaces:2:interface.recv.data[0]
recvs[2].data[1] <= tdmamininterface:interfaces:2:interface.recv.data[1]
recvs[2].data[2] <= tdmamininterface:interfaces:2:interface.recv.data[2]
recvs[2].data[3] <= tdmamininterface:interfaces:2:interface.recv.data[3]
recvs[2].data[4] <= tdmamininterface:interfaces:2:interface.recv.data[4]
recvs[2].data[5] <= tdmamininterface:interfaces:2:interface.recv.data[5]
recvs[2].data[6] <= tdmamininterface:interfaces:2:interface.recv.data[6]
recvs[2].data[7] <= tdmamininterface:interfaces:2:interface.recv.data[7]
recvs[2].data[8] <= tdmamininterface:interfaces:2:interface.recv.data[8]
recvs[2].data[9] <= tdmamininterface:interfaces:2:interface.recv.data[9]
recvs[2].data[10] <= tdmamininterface:interfaces:2:interface.recv.data[10]
recvs[2].data[11] <= tdmamininterface:interfaces:2:interface.recv.data[11]
recvs[2].data[12] <= tdmamininterface:interfaces:2:interface.recv.data[12]
recvs[2].data[13] <= tdmamininterface:interfaces:2:interface.recv.data[13]
recvs[2].data[14] <= tdmamininterface:interfaces:2:interface.recv.data[14]
recvs[2].data[15] <= tdmamininterface:interfaces:2:interface.recv.data[15]
recvs[2].data[16] <= tdmamininterface:interfaces:2:interface.recv.data[16]
recvs[2].data[17] <= tdmamininterface:interfaces:2:interface.recv.data[17]
recvs[2].data[18] <= tdmamininterface:interfaces:2:interface.recv.data[18]
recvs[2].data[19] <= tdmamininterface:interfaces:2:interface.recv.data[19]
recvs[2].data[20] <= tdmamininterface:interfaces:2:interface.recv.data[20]
recvs[2].data[21] <= tdmamininterface:interfaces:2:interface.recv.data[21]
recvs[2].data[22] <= tdmamininterface:interfaces:2:interface.recv.data[22]
recvs[2].data[23] <= tdmamininterface:interfaces:2:interface.recv.data[23]
recvs[2].data[24] <= tdmamininterface:interfaces:2:interface.recv.data[24]
recvs[2].data[25] <= tdmamininterface:interfaces:2:interface.recv.data[25]
recvs[2].data[26] <= tdmamininterface:interfaces:2:interface.recv.data[26]
recvs[2].data[27] <= tdmamininterface:interfaces:2:interface.recv.data[27]
recvs[2].data[28] <= tdmamininterface:interfaces:2:interface.recv.data[28]
recvs[2].data[29] <= tdmamininterface:interfaces:2:interface.recv.data[29]
recvs[2].data[30] <= tdmamininterface:interfaces:2:interface.recv.data[30]
recvs[2].data[31] <= tdmamininterface:interfaces:2:interface.recv.data[31]
recvs[2].addr[0] <= tdmamininterface:interfaces:2:interface.recv.addr[0]
recvs[2].addr[1] <= tdmamininterface:interfaces:2:interface.recv.addr[1]
recvs[2].addr[2] <= tdmamininterface:interfaces:2:interface.recv.addr[2]
recvs[2].addr[3] <= tdmamininterface:interfaces:2:interface.recv.addr[3]
recvs[2].addr[4] <= tdmamininterface:interfaces:2:interface.recv.addr[4]
recvs[2].addr[5] <= tdmamininterface:interfaces:2:interface.recv.addr[5]
recvs[2].addr[6] <= tdmamininterface:interfaces:2:interface.recv.addr[6]
recvs[2].addr[7] <= tdmamininterface:interfaces:2:interface.recv.addr[7]
recvs[1].data[0] <= tdmamininterface:interfaces:1:interface.recv.data[0]
recvs[1].data[1] <= tdmamininterface:interfaces:1:interface.recv.data[1]
recvs[1].data[2] <= tdmamininterface:interfaces:1:interface.recv.data[2]
recvs[1].data[3] <= tdmamininterface:interfaces:1:interface.recv.data[3]
recvs[1].data[4] <= tdmamininterface:interfaces:1:interface.recv.data[4]
recvs[1].data[5] <= tdmamininterface:interfaces:1:interface.recv.data[5]
recvs[1].data[6] <= tdmamininterface:interfaces:1:interface.recv.data[6]
recvs[1].data[7] <= tdmamininterface:interfaces:1:interface.recv.data[7]
recvs[1].data[8] <= tdmamininterface:interfaces:1:interface.recv.data[8]
recvs[1].data[9] <= tdmamininterface:interfaces:1:interface.recv.data[9]
recvs[1].data[10] <= tdmamininterface:interfaces:1:interface.recv.data[10]
recvs[1].data[11] <= tdmamininterface:interfaces:1:interface.recv.data[11]
recvs[1].data[12] <= tdmamininterface:interfaces:1:interface.recv.data[12]
recvs[1].data[13] <= tdmamininterface:interfaces:1:interface.recv.data[13]
recvs[1].data[14] <= tdmamininterface:interfaces:1:interface.recv.data[14]
recvs[1].data[15] <= tdmamininterface:interfaces:1:interface.recv.data[15]
recvs[1].data[16] <= tdmamininterface:interfaces:1:interface.recv.data[16]
recvs[1].data[17] <= tdmamininterface:interfaces:1:interface.recv.data[17]
recvs[1].data[18] <= tdmamininterface:interfaces:1:interface.recv.data[18]
recvs[1].data[19] <= tdmamininterface:interfaces:1:interface.recv.data[19]
recvs[1].data[20] <= tdmamininterface:interfaces:1:interface.recv.data[20]
recvs[1].data[21] <= tdmamininterface:interfaces:1:interface.recv.data[21]
recvs[1].data[22] <= tdmamininterface:interfaces:1:interface.recv.data[22]
recvs[1].data[23] <= tdmamininterface:interfaces:1:interface.recv.data[23]
recvs[1].data[24] <= tdmamininterface:interfaces:1:interface.recv.data[24]
recvs[1].data[25] <= tdmamininterface:interfaces:1:interface.recv.data[25]
recvs[1].data[26] <= tdmamininterface:interfaces:1:interface.recv.data[26]
recvs[1].data[27] <= tdmamininterface:interfaces:1:interface.recv.data[27]
recvs[1].data[28] <= tdmamininterface:interfaces:1:interface.recv.data[28]
recvs[1].data[29] <= tdmamininterface:interfaces:1:interface.recv.data[29]
recvs[1].data[30] <= tdmamininterface:interfaces:1:interface.recv.data[30]
recvs[1].data[31] <= tdmamininterface:interfaces:1:interface.recv.data[31]
recvs[1].addr[0] <= tdmamininterface:interfaces:1:interface.recv.addr[0]
recvs[1].addr[1] <= tdmamininterface:interfaces:1:interface.recv.addr[1]
recvs[1].addr[2] <= tdmamininterface:interfaces:1:interface.recv.addr[2]
recvs[1].addr[3] <= tdmamininterface:interfaces:1:interface.recv.addr[3]
recvs[1].addr[4] <= tdmamininterface:interfaces:1:interface.recv.addr[4]
recvs[1].addr[5] <= tdmamininterface:interfaces:1:interface.recv.addr[5]
recvs[1].addr[6] <= tdmamininterface:interfaces:1:interface.recv.addr[6]
recvs[1].addr[7] <= tdmamininterface:interfaces:1:interface.recv.addr[7]
recvs[0].data[0] <= tdmamininterface:interfaces:0:interface.recv.data[0]
recvs[0].data[1] <= tdmamininterface:interfaces:0:interface.recv.data[1]
recvs[0].data[2] <= tdmamininterface:interfaces:0:interface.recv.data[2]
recvs[0].data[3] <= tdmamininterface:interfaces:0:interface.recv.data[3]
recvs[0].data[4] <= tdmamininterface:interfaces:0:interface.recv.data[4]
recvs[0].data[5] <= tdmamininterface:interfaces:0:interface.recv.data[5]
recvs[0].data[6] <= tdmamininterface:interfaces:0:interface.recv.data[6]
recvs[0].data[7] <= tdmamininterface:interfaces:0:interface.recv.data[7]
recvs[0].data[8] <= tdmamininterface:interfaces:0:interface.recv.data[8]
recvs[0].data[9] <= tdmamininterface:interfaces:0:interface.recv.data[9]
recvs[0].data[10] <= tdmamininterface:interfaces:0:interface.recv.data[10]
recvs[0].data[11] <= tdmamininterface:interfaces:0:interface.recv.data[11]
recvs[0].data[12] <= tdmamininterface:interfaces:0:interface.recv.data[12]
recvs[0].data[13] <= tdmamininterface:interfaces:0:interface.recv.data[13]
recvs[0].data[14] <= tdmamininterface:interfaces:0:interface.recv.data[14]
recvs[0].data[15] <= tdmamininterface:interfaces:0:interface.recv.data[15]
recvs[0].data[16] <= tdmamininterface:interfaces:0:interface.recv.data[16]
recvs[0].data[17] <= tdmamininterface:interfaces:0:interface.recv.data[17]
recvs[0].data[18] <= tdmamininterface:interfaces:0:interface.recv.data[18]
recvs[0].data[19] <= tdmamininterface:interfaces:0:interface.recv.data[19]
recvs[0].data[20] <= tdmamininterface:interfaces:0:interface.recv.data[20]
recvs[0].data[21] <= tdmamininterface:interfaces:0:interface.recv.data[21]
recvs[0].data[22] <= tdmamininterface:interfaces:0:interface.recv.data[22]
recvs[0].data[23] <= tdmamininterface:interfaces:0:interface.recv.data[23]
recvs[0].data[24] <= tdmamininterface:interfaces:0:interface.recv.data[24]
recvs[0].data[25] <= tdmamininterface:interfaces:0:interface.recv.data[25]
recvs[0].data[26] <= tdmamininterface:interfaces:0:interface.recv.data[26]
recvs[0].data[27] <= tdmamininterface:interfaces:0:interface.recv.data[27]
recvs[0].data[28] <= tdmamininterface:interfaces:0:interface.recv.data[28]
recvs[0].data[29] <= tdmamininterface:interfaces:0:interface.recv.data[29]
recvs[0].data[30] <= tdmamininterface:interfaces:0:interface.recv.data[30]
recvs[0].data[31] <= tdmamininterface:interfaces:0:interface.recv.data[31]
recvs[0].addr[0] <= tdmamininterface:interfaces:0:interface.recv.addr[0]
recvs[0].addr[1] <= tdmamininterface:interfaces:0:interface.recv.addr[1]
recvs[0].addr[2] <= tdmamininterface:interfaces:0:interface.recv.addr[2]
recvs[0].addr[3] <= tdmamininterface:interfaces:0:interface.recv.addr[3]
recvs[0].addr[4] <= tdmamininterface:interfaces:0:interface.recv.addr[4]
recvs[0].addr[5] <= tdmamininterface:interfaces:0:interface.recv.addr[5]
recvs[0].addr[6] <= tdmamininterface:interfaces:0:interface.recv.addr[6]
recvs[0].addr[7] <= tdmamininterface:interfaces:0:interface.recv.addr[7]


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinSlots:slots
clock => count[0].CLK
clock => count[1].CLK
slot[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
slot[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric
slot[0] => tdmaminstage:staging:0:stage.s
slot[1] => tdmaminstage:staging:1:stage.s
push[3][0] => tdmaminstage:staging:1:stage.i[3][0]
push[3][1] => tdmaminstage:staging:1:stage.i[3][1]
push[3][2] => tdmaminstage:staging:1:stage.i[3][2]
push[3][3] => tdmaminstage:staging:1:stage.i[3][3]
push[3][4] => tdmaminstage:staging:1:stage.i[3][4]
push[3][5] => tdmaminstage:staging:1:stage.i[3][5]
push[3][6] => tdmaminstage:staging:1:stage.i[3][6]
push[3][7] => tdmaminstage:staging:1:stage.i[3][7]
push[3][8] => tdmaminstage:staging:1:stage.i[3][8]
push[3][9] => tdmaminstage:staging:1:stage.i[3][9]
push[3][10] => tdmaminstage:staging:1:stage.i[3][10]
push[3][11] => tdmaminstage:staging:1:stage.i[3][11]
push[3][12] => tdmaminstage:staging:1:stage.i[3][12]
push[3][13] => tdmaminstage:staging:1:stage.i[3][13]
push[3][14] => tdmaminstage:staging:1:stage.i[3][14]
push[3][15] => tdmaminstage:staging:1:stage.i[3][15]
push[3][16] => tdmaminstage:staging:1:stage.i[3][16]
push[3][17] => tdmaminstage:staging:1:stage.i[3][17]
push[3][18] => tdmaminstage:staging:1:stage.i[3][18]
push[3][19] => tdmaminstage:staging:1:stage.i[3][19]
push[3][20] => tdmaminstage:staging:1:stage.i[3][20]
push[3][21] => tdmaminstage:staging:1:stage.i[3][21]
push[3][22] => tdmaminstage:staging:1:stage.i[3][22]
push[3][23] => tdmaminstage:staging:1:stage.i[3][23]
push[3][24] => tdmaminstage:staging:1:stage.i[3][24]
push[3][25] => tdmaminstage:staging:1:stage.i[3][25]
push[3][26] => tdmaminstage:staging:1:stage.i[3][26]
push[3][27] => tdmaminstage:staging:1:stage.i[3][27]
push[3][28] => tdmaminstage:staging:1:stage.i[3][28]
push[3][29] => tdmaminstage:staging:1:stage.i[3][29]
push[3][30] => tdmaminstage:staging:1:stage.i[3][30]
push[3][31] => tdmaminstage:staging:1:stage.i[3][31]
push[2][0] => tdmaminstage:staging:1:stage.i[2][0]
push[2][1] => tdmaminstage:staging:1:stage.i[2][1]
push[2][2] => tdmaminstage:staging:1:stage.i[2][2]
push[2][3] => tdmaminstage:staging:1:stage.i[2][3]
push[2][4] => tdmaminstage:staging:1:stage.i[2][4]
push[2][5] => tdmaminstage:staging:1:stage.i[2][5]
push[2][6] => tdmaminstage:staging:1:stage.i[2][6]
push[2][7] => tdmaminstage:staging:1:stage.i[2][7]
push[2][8] => tdmaminstage:staging:1:stage.i[2][8]
push[2][9] => tdmaminstage:staging:1:stage.i[2][9]
push[2][10] => tdmaminstage:staging:1:stage.i[2][10]
push[2][11] => tdmaminstage:staging:1:stage.i[2][11]
push[2][12] => tdmaminstage:staging:1:stage.i[2][12]
push[2][13] => tdmaminstage:staging:1:stage.i[2][13]
push[2][14] => tdmaminstage:staging:1:stage.i[2][14]
push[2][15] => tdmaminstage:staging:1:stage.i[2][15]
push[2][16] => tdmaminstage:staging:1:stage.i[2][16]
push[2][17] => tdmaminstage:staging:1:stage.i[2][17]
push[2][18] => tdmaminstage:staging:1:stage.i[2][18]
push[2][19] => tdmaminstage:staging:1:stage.i[2][19]
push[2][20] => tdmaminstage:staging:1:stage.i[2][20]
push[2][21] => tdmaminstage:staging:1:stage.i[2][21]
push[2][22] => tdmaminstage:staging:1:stage.i[2][22]
push[2][23] => tdmaminstage:staging:1:stage.i[2][23]
push[2][24] => tdmaminstage:staging:1:stage.i[2][24]
push[2][25] => tdmaminstage:staging:1:stage.i[2][25]
push[2][26] => tdmaminstage:staging:1:stage.i[2][26]
push[2][27] => tdmaminstage:staging:1:stage.i[2][27]
push[2][28] => tdmaminstage:staging:1:stage.i[2][28]
push[2][29] => tdmaminstage:staging:1:stage.i[2][29]
push[2][30] => tdmaminstage:staging:1:stage.i[2][30]
push[2][31] => tdmaminstage:staging:1:stage.i[2][31]
push[1][0] => tdmaminstage:staging:1:stage.i[1][0]
push[1][1] => tdmaminstage:staging:1:stage.i[1][1]
push[1][2] => tdmaminstage:staging:1:stage.i[1][2]
push[1][3] => tdmaminstage:staging:1:stage.i[1][3]
push[1][4] => tdmaminstage:staging:1:stage.i[1][4]
push[1][5] => tdmaminstage:staging:1:stage.i[1][5]
push[1][6] => tdmaminstage:staging:1:stage.i[1][6]
push[1][7] => tdmaminstage:staging:1:stage.i[1][7]
push[1][8] => tdmaminstage:staging:1:stage.i[1][8]
push[1][9] => tdmaminstage:staging:1:stage.i[1][9]
push[1][10] => tdmaminstage:staging:1:stage.i[1][10]
push[1][11] => tdmaminstage:staging:1:stage.i[1][11]
push[1][12] => tdmaminstage:staging:1:stage.i[1][12]
push[1][13] => tdmaminstage:staging:1:stage.i[1][13]
push[1][14] => tdmaminstage:staging:1:stage.i[1][14]
push[1][15] => tdmaminstage:staging:1:stage.i[1][15]
push[1][16] => tdmaminstage:staging:1:stage.i[1][16]
push[1][17] => tdmaminstage:staging:1:stage.i[1][17]
push[1][18] => tdmaminstage:staging:1:stage.i[1][18]
push[1][19] => tdmaminstage:staging:1:stage.i[1][19]
push[1][20] => tdmaminstage:staging:1:stage.i[1][20]
push[1][21] => tdmaminstage:staging:1:stage.i[1][21]
push[1][22] => tdmaminstage:staging:1:stage.i[1][22]
push[1][23] => tdmaminstage:staging:1:stage.i[1][23]
push[1][24] => tdmaminstage:staging:1:stage.i[1][24]
push[1][25] => tdmaminstage:staging:1:stage.i[1][25]
push[1][26] => tdmaminstage:staging:1:stage.i[1][26]
push[1][27] => tdmaminstage:staging:1:stage.i[1][27]
push[1][28] => tdmaminstage:staging:1:stage.i[1][28]
push[1][29] => tdmaminstage:staging:1:stage.i[1][29]
push[1][30] => tdmaminstage:staging:1:stage.i[1][30]
push[1][31] => tdmaminstage:staging:1:stage.i[1][31]
push[0][0] => tdmaminstage:staging:1:stage.i[0][0]
push[0][1] => tdmaminstage:staging:1:stage.i[0][1]
push[0][2] => tdmaminstage:staging:1:stage.i[0][2]
push[0][3] => tdmaminstage:staging:1:stage.i[0][3]
push[0][4] => tdmaminstage:staging:1:stage.i[0][4]
push[0][5] => tdmaminstage:staging:1:stage.i[0][5]
push[0][6] => tdmaminstage:staging:1:stage.i[0][6]
push[0][7] => tdmaminstage:staging:1:stage.i[0][7]
push[0][8] => tdmaminstage:staging:1:stage.i[0][8]
push[0][9] => tdmaminstage:staging:1:stage.i[0][9]
push[0][10] => tdmaminstage:staging:1:stage.i[0][10]
push[0][11] => tdmaminstage:staging:1:stage.i[0][11]
push[0][12] => tdmaminstage:staging:1:stage.i[0][12]
push[0][13] => tdmaminstage:staging:1:stage.i[0][13]
push[0][14] => tdmaminstage:staging:1:stage.i[0][14]
push[0][15] => tdmaminstage:staging:1:stage.i[0][15]
push[0][16] => tdmaminstage:staging:1:stage.i[0][16]
push[0][17] => tdmaminstage:staging:1:stage.i[0][17]
push[0][18] => tdmaminstage:staging:1:stage.i[0][18]
push[0][19] => tdmaminstage:staging:1:stage.i[0][19]
push[0][20] => tdmaminstage:staging:1:stage.i[0][20]
push[0][21] => tdmaminstage:staging:1:stage.i[0][21]
push[0][22] => tdmaminstage:staging:1:stage.i[0][22]
push[0][23] => tdmaminstage:staging:1:stage.i[0][23]
push[0][24] => tdmaminstage:staging:1:stage.i[0][24]
push[0][25] => tdmaminstage:staging:1:stage.i[0][25]
push[0][26] => tdmaminstage:staging:1:stage.i[0][26]
push[0][27] => tdmaminstage:staging:1:stage.i[0][27]
push[0][28] => tdmaminstage:staging:1:stage.i[0][28]
push[0][29] => tdmaminstage:staging:1:stage.i[0][29]
push[0][30] => tdmaminstage:staging:1:stage.i[0][30]
push[0][31] => tdmaminstage:staging:1:stage.i[0][31]
pull[3][0] <= tdmaminstage:staging:0:stage.o[3][0]
pull[3][1] <= tdmaminstage:staging:0:stage.o[3][1]
pull[3][2] <= tdmaminstage:staging:0:stage.o[3][2]
pull[3][3] <= tdmaminstage:staging:0:stage.o[3][3]
pull[3][4] <= tdmaminstage:staging:0:stage.o[3][4]
pull[3][5] <= tdmaminstage:staging:0:stage.o[3][5]
pull[3][6] <= tdmaminstage:staging:0:stage.o[3][6]
pull[3][7] <= tdmaminstage:staging:0:stage.o[3][7]
pull[3][8] <= tdmaminstage:staging:0:stage.o[3][8]
pull[3][9] <= tdmaminstage:staging:0:stage.o[3][9]
pull[3][10] <= tdmaminstage:staging:0:stage.o[3][10]
pull[3][11] <= tdmaminstage:staging:0:stage.o[3][11]
pull[3][12] <= tdmaminstage:staging:0:stage.o[3][12]
pull[3][13] <= tdmaminstage:staging:0:stage.o[3][13]
pull[3][14] <= tdmaminstage:staging:0:stage.o[3][14]
pull[3][15] <= tdmaminstage:staging:0:stage.o[3][15]
pull[3][16] <= tdmaminstage:staging:0:stage.o[3][16]
pull[3][17] <= tdmaminstage:staging:0:stage.o[3][17]
pull[3][18] <= tdmaminstage:staging:0:stage.o[3][18]
pull[3][19] <= tdmaminstage:staging:0:stage.o[3][19]
pull[3][20] <= tdmaminstage:staging:0:stage.o[3][20]
pull[3][21] <= tdmaminstage:staging:0:stage.o[3][21]
pull[3][22] <= tdmaminstage:staging:0:stage.o[3][22]
pull[3][23] <= tdmaminstage:staging:0:stage.o[3][23]
pull[3][24] <= tdmaminstage:staging:0:stage.o[3][24]
pull[3][25] <= tdmaminstage:staging:0:stage.o[3][25]
pull[3][26] <= tdmaminstage:staging:0:stage.o[3][26]
pull[3][27] <= tdmaminstage:staging:0:stage.o[3][27]
pull[3][28] <= tdmaminstage:staging:0:stage.o[3][28]
pull[3][29] <= tdmaminstage:staging:0:stage.o[3][29]
pull[3][30] <= tdmaminstage:staging:0:stage.o[3][30]
pull[3][31] <= tdmaminstage:staging:0:stage.o[3][31]
pull[2][0] <= tdmaminstage:staging:0:stage.o[2][0]
pull[2][1] <= tdmaminstage:staging:0:stage.o[2][1]
pull[2][2] <= tdmaminstage:staging:0:stage.o[2][2]
pull[2][3] <= tdmaminstage:staging:0:stage.o[2][3]
pull[2][4] <= tdmaminstage:staging:0:stage.o[2][4]
pull[2][5] <= tdmaminstage:staging:0:stage.o[2][5]
pull[2][6] <= tdmaminstage:staging:0:stage.o[2][6]
pull[2][7] <= tdmaminstage:staging:0:stage.o[2][7]
pull[2][8] <= tdmaminstage:staging:0:stage.o[2][8]
pull[2][9] <= tdmaminstage:staging:0:stage.o[2][9]
pull[2][10] <= tdmaminstage:staging:0:stage.o[2][10]
pull[2][11] <= tdmaminstage:staging:0:stage.o[2][11]
pull[2][12] <= tdmaminstage:staging:0:stage.o[2][12]
pull[2][13] <= tdmaminstage:staging:0:stage.o[2][13]
pull[2][14] <= tdmaminstage:staging:0:stage.o[2][14]
pull[2][15] <= tdmaminstage:staging:0:stage.o[2][15]
pull[2][16] <= tdmaminstage:staging:0:stage.o[2][16]
pull[2][17] <= tdmaminstage:staging:0:stage.o[2][17]
pull[2][18] <= tdmaminstage:staging:0:stage.o[2][18]
pull[2][19] <= tdmaminstage:staging:0:stage.o[2][19]
pull[2][20] <= tdmaminstage:staging:0:stage.o[2][20]
pull[2][21] <= tdmaminstage:staging:0:stage.o[2][21]
pull[2][22] <= tdmaminstage:staging:0:stage.o[2][22]
pull[2][23] <= tdmaminstage:staging:0:stage.o[2][23]
pull[2][24] <= tdmaminstage:staging:0:stage.o[2][24]
pull[2][25] <= tdmaminstage:staging:0:stage.o[2][25]
pull[2][26] <= tdmaminstage:staging:0:stage.o[2][26]
pull[2][27] <= tdmaminstage:staging:0:stage.o[2][27]
pull[2][28] <= tdmaminstage:staging:0:stage.o[2][28]
pull[2][29] <= tdmaminstage:staging:0:stage.o[2][29]
pull[2][30] <= tdmaminstage:staging:0:stage.o[2][30]
pull[2][31] <= tdmaminstage:staging:0:stage.o[2][31]
pull[1][0] <= tdmaminstage:staging:0:stage.o[1][0]
pull[1][1] <= tdmaminstage:staging:0:stage.o[1][1]
pull[1][2] <= tdmaminstage:staging:0:stage.o[1][2]
pull[1][3] <= tdmaminstage:staging:0:stage.o[1][3]
pull[1][4] <= tdmaminstage:staging:0:stage.o[1][4]
pull[1][5] <= tdmaminstage:staging:0:stage.o[1][5]
pull[1][6] <= tdmaminstage:staging:0:stage.o[1][6]
pull[1][7] <= tdmaminstage:staging:0:stage.o[1][7]
pull[1][8] <= tdmaminstage:staging:0:stage.o[1][8]
pull[1][9] <= tdmaminstage:staging:0:stage.o[1][9]
pull[1][10] <= tdmaminstage:staging:0:stage.o[1][10]
pull[1][11] <= tdmaminstage:staging:0:stage.o[1][11]
pull[1][12] <= tdmaminstage:staging:0:stage.o[1][12]
pull[1][13] <= tdmaminstage:staging:0:stage.o[1][13]
pull[1][14] <= tdmaminstage:staging:0:stage.o[1][14]
pull[1][15] <= tdmaminstage:staging:0:stage.o[1][15]
pull[1][16] <= tdmaminstage:staging:0:stage.o[1][16]
pull[1][17] <= tdmaminstage:staging:0:stage.o[1][17]
pull[1][18] <= tdmaminstage:staging:0:stage.o[1][18]
pull[1][19] <= tdmaminstage:staging:0:stage.o[1][19]
pull[1][20] <= tdmaminstage:staging:0:stage.o[1][20]
pull[1][21] <= tdmaminstage:staging:0:stage.o[1][21]
pull[1][22] <= tdmaminstage:staging:0:stage.o[1][22]
pull[1][23] <= tdmaminstage:staging:0:stage.o[1][23]
pull[1][24] <= tdmaminstage:staging:0:stage.o[1][24]
pull[1][25] <= tdmaminstage:staging:0:stage.o[1][25]
pull[1][26] <= tdmaminstage:staging:0:stage.o[1][26]
pull[1][27] <= tdmaminstage:staging:0:stage.o[1][27]
pull[1][28] <= tdmaminstage:staging:0:stage.o[1][28]
pull[1][29] <= tdmaminstage:staging:0:stage.o[1][29]
pull[1][30] <= tdmaminstage:staging:0:stage.o[1][30]
pull[1][31] <= tdmaminstage:staging:0:stage.o[1][31]
pull[0][0] <= tdmaminstage:staging:0:stage.o[0][0]
pull[0][1] <= tdmaminstage:staging:0:stage.o[0][1]
pull[0][2] <= tdmaminstage:staging:0:stage.o[0][2]
pull[0][3] <= tdmaminstage:staging:0:stage.o[0][3]
pull[0][4] <= tdmaminstage:staging:0:stage.o[0][4]
pull[0][5] <= tdmaminstage:staging:0:stage.o[0][5]
pull[0][6] <= tdmaminstage:staging:0:stage.o[0][6]
pull[0][7] <= tdmaminstage:staging:0:stage.o[0][7]
pull[0][8] <= tdmaminstage:staging:0:stage.o[0][8]
pull[0][9] <= tdmaminstage:staging:0:stage.o[0][9]
pull[0][10] <= tdmaminstage:staging:0:stage.o[0][10]
pull[0][11] <= tdmaminstage:staging:0:stage.o[0][11]
pull[0][12] <= tdmaminstage:staging:0:stage.o[0][12]
pull[0][13] <= tdmaminstage:staging:0:stage.o[0][13]
pull[0][14] <= tdmaminstage:staging:0:stage.o[0][14]
pull[0][15] <= tdmaminstage:staging:0:stage.o[0][15]
pull[0][16] <= tdmaminstage:staging:0:stage.o[0][16]
pull[0][17] <= tdmaminstage:staging:0:stage.o[0][17]
pull[0][18] <= tdmaminstage:staging:0:stage.o[0][18]
pull[0][19] <= tdmaminstage:staging:0:stage.o[0][19]
pull[0][20] <= tdmaminstage:staging:0:stage.o[0][20]
pull[0][21] <= tdmaminstage:staging:0:stage.o[0][21]
pull[0][22] <= tdmaminstage:staging:0:stage.o[0][22]
pull[0][23] <= tdmaminstage:staging:0:stage.o[0][23]
pull[0][24] <= tdmaminstage:staging:0:stage.o[0][24]
pull[0][25] <= tdmaminstage:staging:0:stage.o[0][25]
pull[0][26] <= tdmaminstage:staging:0:stage.o[0][26]
pull[0][27] <= tdmaminstage:staging:0:stage.o[0][27]
pull[0][28] <= tdmaminstage:staging:0:stage.o[0][28]
pull[0][29] <= tdmaminstage:staging:0:stage.o[0][29]
pull[0][30] <= tdmaminstage:staging:0:stage.o[0][30]
pull[0][31] <= tdmaminstage:staging:0:stage.o[0][31]


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage
s => tdmaminswitch:switches:0:switch.s
s => tdmaminswitch:switches:1:switch.s
i[3][0] => tdmaminswitch:switches:1:switch.b[0]
i[3][1] => tdmaminswitch:switches:1:switch.b[1]
i[3][2] => tdmaminswitch:switches:1:switch.b[2]
i[3][3] => tdmaminswitch:switches:1:switch.b[3]
i[3][4] => tdmaminswitch:switches:1:switch.b[4]
i[3][5] => tdmaminswitch:switches:1:switch.b[5]
i[3][6] => tdmaminswitch:switches:1:switch.b[6]
i[3][7] => tdmaminswitch:switches:1:switch.b[7]
i[3][8] => tdmaminswitch:switches:1:switch.b[8]
i[3][9] => tdmaminswitch:switches:1:switch.b[9]
i[3][10] => tdmaminswitch:switches:1:switch.b[10]
i[3][11] => tdmaminswitch:switches:1:switch.b[11]
i[3][12] => tdmaminswitch:switches:1:switch.b[12]
i[3][13] => tdmaminswitch:switches:1:switch.b[13]
i[3][14] => tdmaminswitch:switches:1:switch.b[14]
i[3][15] => tdmaminswitch:switches:1:switch.b[15]
i[3][16] => tdmaminswitch:switches:1:switch.b[16]
i[3][17] => tdmaminswitch:switches:1:switch.b[17]
i[3][18] => tdmaminswitch:switches:1:switch.b[18]
i[3][19] => tdmaminswitch:switches:1:switch.b[19]
i[3][20] => tdmaminswitch:switches:1:switch.b[20]
i[3][21] => tdmaminswitch:switches:1:switch.b[21]
i[3][22] => tdmaminswitch:switches:1:switch.b[22]
i[3][23] => tdmaminswitch:switches:1:switch.b[23]
i[3][24] => tdmaminswitch:switches:1:switch.b[24]
i[3][25] => tdmaminswitch:switches:1:switch.b[25]
i[3][26] => tdmaminswitch:switches:1:switch.b[26]
i[3][27] => tdmaminswitch:switches:1:switch.b[27]
i[3][28] => tdmaminswitch:switches:1:switch.b[28]
i[3][29] => tdmaminswitch:switches:1:switch.b[29]
i[3][30] => tdmaminswitch:switches:1:switch.b[30]
i[3][31] => tdmaminswitch:switches:1:switch.b[31]
i[2][0] => tdmaminswitch:switches:0:switch.b[0]
i[2][1] => tdmaminswitch:switches:0:switch.b[1]
i[2][2] => tdmaminswitch:switches:0:switch.b[2]
i[2][3] => tdmaminswitch:switches:0:switch.b[3]
i[2][4] => tdmaminswitch:switches:0:switch.b[4]
i[2][5] => tdmaminswitch:switches:0:switch.b[5]
i[2][6] => tdmaminswitch:switches:0:switch.b[6]
i[2][7] => tdmaminswitch:switches:0:switch.b[7]
i[2][8] => tdmaminswitch:switches:0:switch.b[8]
i[2][9] => tdmaminswitch:switches:0:switch.b[9]
i[2][10] => tdmaminswitch:switches:0:switch.b[10]
i[2][11] => tdmaminswitch:switches:0:switch.b[11]
i[2][12] => tdmaminswitch:switches:0:switch.b[12]
i[2][13] => tdmaminswitch:switches:0:switch.b[13]
i[2][14] => tdmaminswitch:switches:0:switch.b[14]
i[2][15] => tdmaminswitch:switches:0:switch.b[15]
i[2][16] => tdmaminswitch:switches:0:switch.b[16]
i[2][17] => tdmaminswitch:switches:0:switch.b[17]
i[2][18] => tdmaminswitch:switches:0:switch.b[18]
i[2][19] => tdmaminswitch:switches:0:switch.b[19]
i[2][20] => tdmaminswitch:switches:0:switch.b[20]
i[2][21] => tdmaminswitch:switches:0:switch.b[21]
i[2][22] => tdmaminswitch:switches:0:switch.b[22]
i[2][23] => tdmaminswitch:switches:0:switch.b[23]
i[2][24] => tdmaminswitch:switches:0:switch.b[24]
i[2][25] => tdmaminswitch:switches:0:switch.b[25]
i[2][26] => tdmaminswitch:switches:0:switch.b[26]
i[2][27] => tdmaminswitch:switches:0:switch.b[27]
i[2][28] => tdmaminswitch:switches:0:switch.b[28]
i[2][29] => tdmaminswitch:switches:0:switch.b[29]
i[2][30] => tdmaminswitch:switches:0:switch.b[30]
i[2][31] => tdmaminswitch:switches:0:switch.b[31]
i[1][0] => tdmaminswitch:switches:1:switch.a[0]
i[1][1] => tdmaminswitch:switches:1:switch.a[1]
i[1][2] => tdmaminswitch:switches:1:switch.a[2]
i[1][3] => tdmaminswitch:switches:1:switch.a[3]
i[1][4] => tdmaminswitch:switches:1:switch.a[4]
i[1][5] => tdmaminswitch:switches:1:switch.a[5]
i[1][6] => tdmaminswitch:switches:1:switch.a[6]
i[1][7] => tdmaminswitch:switches:1:switch.a[7]
i[1][8] => tdmaminswitch:switches:1:switch.a[8]
i[1][9] => tdmaminswitch:switches:1:switch.a[9]
i[1][10] => tdmaminswitch:switches:1:switch.a[10]
i[1][11] => tdmaminswitch:switches:1:switch.a[11]
i[1][12] => tdmaminswitch:switches:1:switch.a[12]
i[1][13] => tdmaminswitch:switches:1:switch.a[13]
i[1][14] => tdmaminswitch:switches:1:switch.a[14]
i[1][15] => tdmaminswitch:switches:1:switch.a[15]
i[1][16] => tdmaminswitch:switches:1:switch.a[16]
i[1][17] => tdmaminswitch:switches:1:switch.a[17]
i[1][18] => tdmaminswitch:switches:1:switch.a[18]
i[1][19] => tdmaminswitch:switches:1:switch.a[19]
i[1][20] => tdmaminswitch:switches:1:switch.a[20]
i[1][21] => tdmaminswitch:switches:1:switch.a[21]
i[1][22] => tdmaminswitch:switches:1:switch.a[22]
i[1][23] => tdmaminswitch:switches:1:switch.a[23]
i[1][24] => tdmaminswitch:switches:1:switch.a[24]
i[1][25] => tdmaminswitch:switches:1:switch.a[25]
i[1][26] => tdmaminswitch:switches:1:switch.a[26]
i[1][27] => tdmaminswitch:switches:1:switch.a[27]
i[1][28] => tdmaminswitch:switches:1:switch.a[28]
i[1][29] => tdmaminswitch:switches:1:switch.a[29]
i[1][30] => tdmaminswitch:switches:1:switch.a[30]
i[1][31] => tdmaminswitch:switches:1:switch.a[31]
i[0][0] => tdmaminswitch:switches:0:switch.a[0]
i[0][1] => tdmaminswitch:switches:0:switch.a[1]
i[0][2] => tdmaminswitch:switches:0:switch.a[2]
i[0][3] => tdmaminswitch:switches:0:switch.a[3]
i[0][4] => tdmaminswitch:switches:0:switch.a[4]
i[0][5] => tdmaminswitch:switches:0:switch.a[5]
i[0][6] => tdmaminswitch:switches:0:switch.a[6]
i[0][7] => tdmaminswitch:switches:0:switch.a[7]
i[0][8] => tdmaminswitch:switches:0:switch.a[8]
i[0][9] => tdmaminswitch:switches:0:switch.a[9]
i[0][10] => tdmaminswitch:switches:0:switch.a[10]
i[0][11] => tdmaminswitch:switches:0:switch.a[11]
i[0][12] => tdmaminswitch:switches:0:switch.a[12]
i[0][13] => tdmaminswitch:switches:0:switch.a[13]
i[0][14] => tdmaminswitch:switches:0:switch.a[14]
i[0][15] => tdmaminswitch:switches:0:switch.a[15]
i[0][16] => tdmaminswitch:switches:0:switch.a[16]
i[0][17] => tdmaminswitch:switches:0:switch.a[17]
i[0][18] => tdmaminswitch:switches:0:switch.a[18]
i[0][19] => tdmaminswitch:switches:0:switch.a[19]
i[0][20] => tdmaminswitch:switches:0:switch.a[20]
i[0][21] => tdmaminswitch:switches:0:switch.a[21]
i[0][22] => tdmaminswitch:switches:0:switch.a[22]
i[0][23] => tdmaminswitch:switches:0:switch.a[23]
i[0][24] => tdmaminswitch:switches:0:switch.a[24]
i[0][25] => tdmaminswitch:switches:0:switch.a[25]
i[0][26] => tdmaminswitch:switches:0:switch.a[26]
i[0][27] => tdmaminswitch:switches:0:switch.a[27]
i[0][28] => tdmaminswitch:switches:0:switch.a[28]
i[0][29] => tdmaminswitch:switches:0:switch.a[29]
i[0][30] => tdmaminswitch:switches:0:switch.a[30]
i[0][31] => tdmaminswitch:switches:0:switch.a[31]
o[3][0] <= tdmaminswitch:switches:1:switch.y[0]
o[3][1] <= tdmaminswitch:switches:1:switch.y[1]
o[3][2] <= tdmaminswitch:switches:1:switch.y[2]
o[3][3] <= tdmaminswitch:switches:1:switch.y[3]
o[3][4] <= tdmaminswitch:switches:1:switch.y[4]
o[3][5] <= tdmaminswitch:switches:1:switch.y[5]
o[3][6] <= tdmaminswitch:switches:1:switch.y[6]
o[3][7] <= tdmaminswitch:switches:1:switch.y[7]
o[3][8] <= tdmaminswitch:switches:1:switch.y[8]
o[3][9] <= tdmaminswitch:switches:1:switch.y[9]
o[3][10] <= tdmaminswitch:switches:1:switch.y[10]
o[3][11] <= tdmaminswitch:switches:1:switch.y[11]
o[3][12] <= tdmaminswitch:switches:1:switch.y[12]
o[3][13] <= tdmaminswitch:switches:1:switch.y[13]
o[3][14] <= tdmaminswitch:switches:1:switch.y[14]
o[3][15] <= tdmaminswitch:switches:1:switch.y[15]
o[3][16] <= tdmaminswitch:switches:1:switch.y[16]
o[3][17] <= tdmaminswitch:switches:1:switch.y[17]
o[3][18] <= tdmaminswitch:switches:1:switch.y[18]
o[3][19] <= tdmaminswitch:switches:1:switch.y[19]
o[3][20] <= tdmaminswitch:switches:1:switch.y[20]
o[3][21] <= tdmaminswitch:switches:1:switch.y[21]
o[3][22] <= tdmaminswitch:switches:1:switch.y[22]
o[3][23] <= tdmaminswitch:switches:1:switch.y[23]
o[3][24] <= tdmaminswitch:switches:1:switch.y[24]
o[3][25] <= tdmaminswitch:switches:1:switch.y[25]
o[3][26] <= tdmaminswitch:switches:1:switch.y[26]
o[3][27] <= tdmaminswitch:switches:1:switch.y[27]
o[3][28] <= tdmaminswitch:switches:1:switch.y[28]
o[3][29] <= tdmaminswitch:switches:1:switch.y[29]
o[3][30] <= tdmaminswitch:switches:1:switch.y[30]
o[3][31] <= tdmaminswitch:switches:1:switch.y[31]
o[2][0] <= tdmaminswitch:switches:1:switch.x[0]
o[2][1] <= tdmaminswitch:switches:1:switch.x[1]
o[2][2] <= tdmaminswitch:switches:1:switch.x[2]
o[2][3] <= tdmaminswitch:switches:1:switch.x[3]
o[2][4] <= tdmaminswitch:switches:1:switch.x[4]
o[2][5] <= tdmaminswitch:switches:1:switch.x[5]
o[2][6] <= tdmaminswitch:switches:1:switch.x[6]
o[2][7] <= tdmaminswitch:switches:1:switch.x[7]
o[2][8] <= tdmaminswitch:switches:1:switch.x[8]
o[2][9] <= tdmaminswitch:switches:1:switch.x[9]
o[2][10] <= tdmaminswitch:switches:1:switch.x[10]
o[2][11] <= tdmaminswitch:switches:1:switch.x[11]
o[2][12] <= tdmaminswitch:switches:1:switch.x[12]
o[2][13] <= tdmaminswitch:switches:1:switch.x[13]
o[2][14] <= tdmaminswitch:switches:1:switch.x[14]
o[2][15] <= tdmaminswitch:switches:1:switch.x[15]
o[2][16] <= tdmaminswitch:switches:1:switch.x[16]
o[2][17] <= tdmaminswitch:switches:1:switch.x[17]
o[2][18] <= tdmaminswitch:switches:1:switch.x[18]
o[2][19] <= tdmaminswitch:switches:1:switch.x[19]
o[2][20] <= tdmaminswitch:switches:1:switch.x[20]
o[2][21] <= tdmaminswitch:switches:1:switch.x[21]
o[2][22] <= tdmaminswitch:switches:1:switch.x[22]
o[2][23] <= tdmaminswitch:switches:1:switch.x[23]
o[2][24] <= tdmaminswitch:switches:1:switch.x[24]
o[2][25] <= tdmaminswitch:switches:1:switch.x[25]
o[2][26] <= tdmaminswitch:switches:1:switch.x[26]
o[2][27] <= tdmaminswitch:switches:1:switch.x[27]
o[2][28] <= tdmaminswitch:switches:1:switch.x[28]
o[2][29] <= tdmaminswitch:switches:1:switch.x[29]
o[2][30] <= tdmaminswitch:switches:1:switch.x[30]
o[2][31] <= tdmaminswitch:switches:1:switch.x[31]
o[1][0] <= tdmaminswitch:switches:0:switch.y[0]
o[1][1] <= tdmaminswitch:switches:0:switch.y[1]
o[1][2] <= tdmaminswitch:switches:0:switch.y[2]
o[1][3] <= tdmaminswitch:switches:0:switch.y[3]
o[1][4] <= tdmaminswitch:switches:0:switch.y[4]
o[1][5] <= tdmaminswitch:switches:0:switch.y[5]
o[1][6] <= tdmaminswitch:switches:0:switch.y[6]
o[1][7] <= tdmaminswitch:switches:0:switch.y[7]
o[1][8] <= tdmaminswitch:switches:0:switch.y[8]
o[1][9] <= tdmaminswitch:switches:0:switch.y[9]
o[1][10] <= tdmaminswitch:switches:0:switch.y[10]
o[1][11] <= tdmaminswitch:switches:0:switch.y[11]
o[1][12] <= tdmaminswitch:switches:0:switch.y[12]
o[1][13] <= tdmaminswitch:switches:0:switch.y[13]
o[1][14] <= tdmaminswitch:switches:0:switch.y[14]
o[1][15] <= tdmaminswitch:switches:0:switch.y[15]
o[1][16] <= tdmaminswitch:switches:0:switch.y[16]
o[1][17] <= tdmaminswitch:switches:0:switch.y[17]
o[1][18] <= tdmaminswitch:switches:0:switch.y[18]
o[1][19] <= tdmaminswitch:switches:0:switch.y[19]
o[1][20] <= tdmaminswitch:switches:0:switch.y[20]
o[1][21] <= tdmaminswitch:switches:0:switch.y[21]
o[1][22] <= tdmaminswitch:switches:0:switch.y[22]
o[1][23] <= tdmaminswitch:switches:0:switch.y[23]
o[1][24] <= tdmaminswitch:switches:0:switch.y[24]
o[1][25] <= tdmaminswitch:switches:0:switch.y[25]
o[1][26] <= tdmaminswitch:switches:0:switch.y[26]
o[1][27] <= tdmaminswitch:switches:0:switch.y[27]
o[1][28] <= tdmaminswitch:switches:0:switch.y[28]
o[1][29] <= tdmaminswitch:switches:0:switch.y[29]
o[1][30] <= tdmaminswitch:switches:0:switch.y[30]
o[1][31] <= tdmaminswitch:switches:0:switch.y[31]
o[0][0] <= tdmaminswitch:switches:0:switch.x[0]
o[0][1] <= tdmaminswitch:switches:0:switch.x[1]
o[0][2] <= tdmaminswitch:switches:0:switch.x[2]
o[0][3] <= tdmaminswitch:switches:0:switch.x[3]
o[0][4] <= tdmaminswitch:switches:0:switch.x[4]
o[0][5] <= tdmaminswitch:switches:0:switch.x[5]
o[0][6] <= tdmaminswitch:switches:0:switch.x[6]
o[0][7] <= tdmaminswitch:switches:0:switch.x[7]
o[0][8] <= tdmaminswitch:switches:0:switch.x[8]
o[0][9] <= tdmaminswitch:switches:0:switch.x[9]
o[0][10] <= tdmaminswitch:switches:0:switch.x[10]
o[0][11] <= tdmaminswitch:switches:0:switch.x[11]
o[0][12] <= tdmaminswitch:switches:0:switch.x[12]
o[0][13] <= tdmaminswitch:switches:0:switch.x[13]
o[0][14] <= tdmaminswitch:switches:0:switch.x[14]
o[0][15] <= tdmaminswitch:switches:0:switch.x[15]
o[0][16] <= tdmaminswitch:switches:0:switch.x[16]
o[0][17] <= tdmaminswitch:switches:0:switch.x[17]
o[0][18] <= tdmaminswitch:switches:0:switch.x[18]
o[0][19] <= tdmaminswitch:switches:0:switch.x[19]
o[0][20] <= tdmaminswitch:switches:0:switch.x[20]
o[0][21] <= tdmaminswitch:switches:0:switch.x[21]
o[0][22] <= tdmaminswitch:switches:0:switch.x[22]
o[0][23] <= tdmaminswitch:switches:0:switch.x[23]
o[0][24] <= tdmaminswitch:switches:0:switch.x[24]
o[0][25] <= tdmaminswitch:switches:0:switch.x[25]
o[0][26] <= tdmaminswitch:switches:0:switch.x[26]
o[0][27] <= tdmaminswitch:switches:0:switch.x[27]
o[0][28] <= tdmaminswitch:switches:0:switch.x[28]
o[0][29] <= tdmaminswitch:switches:0:switch.x[29]
o[0][30] <= tdmaminswitch:switches:0:switch.x[30]
o[0][31] <= tdmaminswitch:switches:0:switch.x[31]


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage|TdmaMinSwitch:\switches:0:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage|TdmaMinSwitch:\switches:1:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage
s => tdmaminswitch:switches:0:switch.s
s => tdmaminswitch:switches:1:switch.s
i[3][0] => tdmaminswitch:switches:1:switch.b[0]
i[3][1] => tdmaminswitch:switches:1:switch.b[1]
i[3][2] => tdmaminswitch:switches:1:switch.b[2]
i[3][3] => tdmaminswitch:switches:1:switch.b[3]
i[3][4] => tdmaminswitch:switches:1:switch.b[4]
i[3][5] => tdmaminswitch:switches:1:switch.b[5]
i[3][6] => tdmaminswitch:switches:1:switch.b[6]
i[3][7] => tdmaminswitch:switches:1:switch.b[7]
i[3][8] => tdmaminswitch:switches:1:switch.b[8]
i[3][9] => tdmaminswitch:switches:1:switch.b[9]
i[3][10] => tdmaminswitch:switches:1:switch.b[10]
i[3][11] => tdmaminswitch:switches:1:switch.b[11]
i[3][12] => tdmaminswitch:switches:1:switch.b[12]
i[3][13] => tdmaminswitch:switches:1:switch.b[13]
i[3][14] => tdmaminswitch:switches:1:switch.b[14]
i[3][15] => tdmaminswitch:switches:1:switch.b[15]
i[3][16] => tdmaminswitch:switches:1:switch.b[16]
i[3][17] => tdmaminswitch:switches:1:switch.b[17]
i[3][18] => tdmaminswitch:switches:1:switch.b[18]
i[3][19] => tdmaminswitch:switches:1:switch.b[19]
i[3][20] => tdmaminswitch:switches:1:switch.b[20]
i[3][21] => tdmaminswitch:switches:1:switch.b[21]
i[3][22] => tdmaminswitch:switches:1:switch.b[22]
i[3][23] => tdmaminswitch:switches:1:switch.b[23]
i[3][24] => tdmaminswitch:switches:1:switch.b[24]
i[3][25] => tdmaminswitch:switches:1:switch.b[25]
i[3][26] => tdmaminswitch:switches:1:switch.b[26]
i[3][27] => tdmaminswitch:switches:1:switch.b[27]
i[3][28] => tdmaminswitch:switches:1:switch.b[28]
i[3][29] => tdmaminswitch:switches:1:switch.b[29]
i[3][30] => tdmaminswitch:switches:1:switch.b[30]
i[3][31] => tdmaminswitch:switches:1:switch.b[31]
i[2][0] => tdmaminswitch:switches:0:switch.b[0]
i[2][1] => tdmaminswitch:switches:0:switch.b[1]
i[2][2] => tdmaminswitch:switches:0:switch.b[2]
i[2][3] => tdmaminswitch:switches:0:switch.b[3]
i[2][4] => tdmaminswitch:switches:0:switch.b[4]
i[2][5] => tdmaminswitch:switches:0:switch.b[5]
i[2][6] => tdmaminswitch:switches:0:switch.b[6]
i[2][7] => tdmaminswitch:switches:0:switch.b[7]
i[2][8] => tdmaminswitch:switches:0:switch.b[8]
i[2][9] => tdmaminswitch:switches:0:switch.b[9]
i[2][10] => tdmaminswitch:switches:0:switch.b[10]
i[2][11] => tdmaminswitch:switches:0:switch.b[11]
i[2][12] => tdmaminswitch:switches:0:switch.b[12]
i[2][13] => tdmaminswitch:switches:0:switch.b[13]
i[2][14] => tdmaminswitch:switches:0:switch.b[14]
i[2][15] => tdmaminswitch:switches:0:switch.b[15]
i[2][16] => tdmaminswitch:switches:0:switch.b[16]
i[2][17] => tdmaminswitch:switches:0:switch.b[17]
i[2][18] => tdmaminswitch:switches:0:switch.b[18]
i[2][19] => tdmaminswitch:switches:0:switch.b[19]
i[2][20] => tdmaminswitch:switches:0:switch.b[20]
i[2][21] => tdmaminswitch:switches:0:switch.b[21]
i[2][22] => tdmaminswitch:switches:0:switch.b[22]
i[2][23] => tdmaminswitch:switches:0:switch.b[23]
i[2][24] => tdmaminswitch:switches:0:switch.b[24]
i[2][25] => tdmaminswitch:switches:0:switch.b[25]
i[2][26] => tdmaminswitch:switches:0:switch.b[26]
i[2][27] => tdmaminswitch:switches:0:switch.b[27]
i[2][28] => tdmaminswitch:switches:0:switch.b[28]
i[2][29] => tdmaminswitch:switches:0:switch.b[29]
i[2][30] => tdmaminswitch:switches:0:switch.b[30]
i[2][31] => tdmaminswitch:switches:0:switch.b[31]
i[1][0] => tdmaminswitch:switches:1:switch.a[0]
i[1][1] => tdmaminswitch:switches:1:switch.a[1]
i[1][2] => tdmaminswitch:switches:1:switch.a[2]
i[1][3] => tdmaminswitch:switches:1:switch.a[3]
i[1][4] => tdmaminswitch:switches:1:switch.a[4]
i[1][5] => tdmaminswitch:switches:1:switch.a[5]
i[1][6] => tdmaminswitch:switches:1:switch.a[6]
i[1][7] => tdmaminswitch:switches:1:switch.a[7]
i[1][8] => tdmaminswitch:switches:1:switch.a[8]
i[1][9] => tdmaminswitch:switches:1:switch.a[9]
i[1][10] => tdmaminswitch:switches:1:switch.a[10]
i[1][11] => tdmaminswitch:switches:1:switch.a[11]
i[1][12] => tdmaminswitch:switches:1:switch.a[12]
i[1][13] => tdmaminswitch:switches:1:switch.a[13]
i[1][14] => tdmaminswitch:switches:1:switch.a[14]
i[1][15] => tdmaminswitch:switches:1:switch.a[15]
i[1][16] => tdmaminswitch:switches:1:switch.a[16]
i[1][17] => tdmaminswitch:switches:1:switch.a[17]
i[1][18] => tdmaminswitch:switches:1:switch.a[18]
i[1][19] => tdmaminswitch:switches:1:switch.a[19]
i[1][20] => tdmaminswitch:switches:1:switch.a[20]
i[1][21] => tdmaminswitch:switches:1:switch.a[21]
i[1][22] => tdmaminswitch:switches:1:switch.a[22]
i[1][23] => tdmaminswitch:switches:1:switch.a[23]
i[1][24] => tdmaminswitch:switches:1:switch.a[24]
i[1][25] => tdmaminswitch:switches:1:switch.a[25]
i[1][26] => tdmaminswitch:switches:1:switch.a[26]
i[1][27] => tdmaminswitch:switches:1:switch.a[27]
i[1][28] => tdmaminswitch:switches:1:switch.a[28]
i[1][29] => tdmaminswitch:switches:1:switch.a[29]
i[1][30] => tdmaminswitch:switches:1:switch.a[30]
i[1][31] => tdmaminswitch:switches:1:switch.a[31]
i[0][0] => tdmaminswitch:switches:0:switch.a[0]
i[0][1] => tdmaminswitch:switches:0:switch.a[1]
i[0][2] => tdmaminswitch:switches:0:switch.a[2]
i[0][3] => tdmaminswitch:switches:0:switch.a[3]
i[0][4] => tdmaminswitch:switches:0:switch.a[4]
i[0][5] => tdmaminswitch:switches:0:switch.a[5]
i[0][6] => tdmaminswitch:switches:0:switch.a[6]
i[0][7] => tdmaminswitch:switches:0:switch.a[7]
i[0][8] => tdmaminswitch:switches:0:switch.a[8]
i[0][9] => tdmaminswitch:switches:0:switch.a[9]
i[0][10] => tdmaminswitch:switches:0:switch.a[10]
i[0][11] => tdmaminswitch:switches:0:switch.a[11]
i[0][12] => tdmaminswitch:switches:0:switch.a[12]
i[0][13] => tdmaminswitch:switches:0:switch.a[13]
i[0][14] => tdmaminswitch:switches:0:switch.a[14]
i[0][15] => tdmaminswitch:switches:0:switch.a[15]
i[0][16] => tdmaminswitch:switches:0:switch.a[16]
i[0][17] => tdmaminswitch:switches:0:switch.a[17]
i[0][18] => tdmaminswitch:switches:0:switch.a[18]
i[0][19] => tdmaminswitch:switches:0:switch.a[19]
i[0][20] => tdmaminswitch:switches:0:switch.a[20]
i[0][21] => tdmaminswitch:switches:0:switch.a[21]
i[0][22] => tdmaminswitch:switches:0:switch.a[22]
i[0][23] => tdmaminswitch:switches:0:switch.a[23]
i[0][24] => tdmaminswitch:switches:0:switch.a[24]
i[0][25] => tdmaminswitch:switches:0:switch.a[25]
i[0][26] => tdmaminswitch:switches:0:switch.a[26]
i[0][27] => tdmaminswitch:switches:0:switch.a[27]
i[0][28] => tdmaminswitch:switches:0:switch.a[28]
i[0][29] => tdmaminswitch:switches:0:switch.a[29]
i[0][30] => tdmaminswitch:switches:0:switch.a[30]
i[0][31] => tdmaminswitch:switches:0:switch.a[31]
o[3][0] <= tdmaminswitch:switches:1:switch.y[0]
o[3][1] <= tdmaminswitch:switches:1:switch.y[1]
o[3][2] <= tdmaminswitch:switches:1:switch.y[2]
o[3][3] <= tdmaminswitch:switches:1:switch.y[3]
o[3][4] <= tdmaminswitch:switches:1:switch.y[4]
o[3][5] <= tdmaminswitch:switches:1:switch.y[5]
o[3][6] <= tdmaminswitch:switches:1:switch.y[6]
o[3][7] <= tdmaminswitch:switches:1:switch.y[7]
o[3][8] <= tdmaminswitch:switches:1:switch.y[8]
o[3][9] <= tdmaminswitch:switches:1:switch.y[9]
o[3][10] <= tdmaminswitch:switches:1:switch.y[10]
o[3][11] <= tdmaminswitch:switches:1:switch.y[11]
o[3][12] <= tdmaminswitch:switches:1:switch.y[12]
o[3][13] <= tdmaminswitch:switches:1:switch.y[13]
o[3][14] <= tdmaminswitch:switches:1:switch.y[14]
o[3][15] <= tdmaminswitch:switches:1:switch.y[15]
o[3][16] <= tdmaminswitch:switches:1:switch.y[16]
o[3][17] <= tdmaminswitch:switches:1:switch.y[17]
o[3][18] <= tdmaminswitch:switches:1:switch.y[18]
o[3][19] <= tdmaminswitch:switches:1:switch.y[19]
o[3][20] <= tdmaminswitch:switches:1:switch.y[20]
o[3][21] <= tdmaminswitch:switches:1:switch.y[21]
o[3][22] <= tdmaminswitch:switches:1:switch.y[22]
o[3][23] <= tdmaminswitch:switches:1:switch.y[23]
o[3][24] <= tdmaminswitch:switches:1:switch.y[24]
o[3][25] <= tdmaminswitch:switches:1:switch.y[25]
o[3][26] <= tdmaminswitch:switches:1:switch.y[26]
o[3][27] <= tdmaminswitch:switches:1:switch.y[27]
o[3][28] <= tdmaminswitch:switches:1:switch.y[28]
o[3][29] <= tdmaminswitch:switches:1:switch.y[29]
o[3][30] <= tdmaminswitch:switches:1:switch.y[30]
o[3][31] <= tdmaminswitch:switches:1:switch.y[31]
o[2][0] <= tdmaminswitch:switches:1:switch.x[0]
o[2][1] <= tdmaminswitch:switches:1:switch.x[1]
o[2][2] <= tdmaminswitch:switches:1:switch.x[2]
o[2][3] <= tdmaminswitch:switches:1:switch.x[3]
o[2][4] <= tdmaminswitch:switches:1:switch.x[4]
o[2][5] <= tdmaminswitch:switches:1:switch.x[5]
o[2][6] <= tdmaminswitch:switches:1:switch.x[6]
o[2][7] <= tdmaminswitch:switches:1:switch.x[7]
o[2][8] <= tdmaminswitch:switches:1:switch.x[8]
o[2][9] <= tdmaminswitch:switches:1:switch.x[9]
o[2][10] <= tdmaminswitch:switches:1:switch.x[10]
o[2][11] <= tdmaminswitch:switches:1:switch.x[11]
o[2][12] <= tdmaminswitch:switches:1:switch.x[12]
o[2][13] <= tdmaminswitch:switches:1:switch.x[13]
o[2][14] <= tdmaminswitch:switches:1:switch.x[14]
o[2][15] <= tdmaminswitch:switches:1:switch.x[15]
o[2][16] <= tdmaminswitch:switches:1:switch.x[16]
o[2][17] <= tdmaminswitch:switches:1:switch.x[17]
o[2][18] <= tdmaminswitch:switches:1:switch.x[18]
o[2][19] <= tdmaminswitch:switches:1:switch.x[19]
o[2][20] <= tdmaminswitch:switches:1:switch.x[20]
o[2][21] <= tdmaminswitch:switches:1:switch.x[21]
o[2][22] <= tdmaminswitch:switches:1:switch.x[22]
o[2][23] <= tdmaminswitch:switches:1:switch.x[23]
o[2][24] <= tdmaminswitch:switches:1:switch.x[24]
o[2][25] <= tdmaminswitch:switches:1:switch.x[25]
o[2][26] <= tdmaminswitch:switches:1:switch.x[26]
o[2][27] <= tdmaminswitch:switches:1:switch.x[27]
o[2][28] <= tdmaminswitch:switches:1:switch.x[28]
o[2][29] <= tdmaminswitch:switches:1:switch.x[29]
o[2][30] <= tdmaminswitch:switches:1:switch.x[30]
o[2][31] <= tdmaminswitch:switches:1:switch.x[31]
o[1][0] <= tdmaminswitch:switches:0:switch.y[0]
o[1][1] <= tdmaminswitch:switches:0:switch.y[1]
o[1][2] <= tdmaminswitch:switches:0:switch.y[2]
o[1][3] <= tdmaminswitch:switches:0:switch.y[3]
o[1][4] <= tdmaminswitch:switches:0:switch.y[4]
o[1][5] <= tdmaminswitch:switches:0:switch.y[5]
o[1][6] <= tdmaminswitch:switches:0:switch.y[6]
o[1][7] <= tdmaminswitch:switches:0:switch.y[7]
o[1][8] <= tdmaminswitch:switches:0:switch.y[8]
o[1][9] <= tdmaminswitch:switches:0:switch.y[9]
o[1][10] <= tdmaminswitch:switches:0:switch.y[10]
o[1][11] <= tdmaminswitch:switches:0:switch.y[11]
o[1][12] <= tdmaminswitch:switches:0:switch.y[12]
o[1][13] <= tdmaminswitch:switches:0:switch.y[13]
o[1][14] <= tdmaminswitch:switches:0:switch.y[14]
o[1][15] <= tdmaminswitch:switches:0:switch.y[15]
o[1][16] <= tdmaminswitch:switches:0:switch.y[16]
o[1][17] <= tdmaminswitch:switches:0:switch.y[17]
o[1][18] <= tdmaminswitch:switches:0:switch.y[18]
o[1][19] <= tdmaminswitch:switches:0:switch.y[19]
o[1][20] <= tdmaminswitch:switches:0:switch.y[20]
o[1][21] <= tdmaminswitch:switches:0:switch.y[21]
o[1][22] <= tdmaminswitch:switches:0:switch.y[22]
o[1][23] <= tdmaminswitch:switches:0:switch.y[23]
o[1][24] <= tdmaminswitch:switches:0:switch.y[24]
o[1][25] <= tdmaminswitch:switches:0:switch.y[25]
o[1][26] <= tdmaminswitch:switches:0:switch.y[26]
o[1][27] <= tdmaminswitch:switches:0:switch.y[27]
o[1][28] <= tdmaminswitch:switches:0:switch.y[28]
o[1][29] <= tdmaminswitch:switches:0:switch.y[29]
o[1][30] <= tdmaminswitch:switches:0:switch.y[30]
o[1][31] <= tdmaminswitch:switches:0:switch.y[31]
o[0][0] <= tdmaminswitch:switches:0:switch.x[0]
o[0][1] <= tdmaminswitch:switches:0:switch.x[1]
o[0][2] <= tdmaminswitch:switches:0:switch.x[2]
o[0][3] <= tdmaminswitch:switches:0:switch.x[3]
o[0][4] <= tdmaminswitch:switches:0:switch.x[4]
o[0][5] <= tdmaminswitch:switches:0:switch.x[5]
o[0][6] <= tdmaminswitch:switches:0:switch.x[6]
o[0][7] <= tdmaminswitch:switches:0:switch.x[7]
o[0][8] <= tdmaminswitch:switches:0:switch.x[8]
o[0][9] <= tdmaminswitch:switches:0:switch.x[9]
o[0][10] <= tdmaminswitch:switches:0:switch.x[10]
o[0][11] <= tdmaminswitch:switches:0:switch.x[11]
o[0][12] <= tdmaminswitch:switches:0:switch.x[12]
o[0][13] <= tdmaminswitch:switches:0:switch.x[13]
o[0][14] <= tdmaminswitch:switches:0:switch.x[14]
o[0][15] <= tdmaminswitch:switches:0:switch.x[15]
o[0][16] <= tdmaminswitch:switches:0:switch.x[16]
o[0][17] <= tdmaminswitch:switches:0:switch.x[17]
o[0][18] <= tdmaminswitch:switches:0:switch.x[18]
o[0][19] <= tdmaminswitch:switches:0:switch.x[19]
o[0][20] <= tdmaminswitch:switches:0:switch.x[20]
o[0][21] <= tdmaminswitch:switches:0:switch.x[21]
o[0][22] <= tdmaminswitch:switches:0:switch.x[22]
o[0][23] <= tdmaminswitch:switches:0:switch.x[23]
o[0][24] <= tdmaminswitch:switches:0:switch.x[24]
o[0][25] <= tdmaminswitch:switches:0:switch.x[25]
o[0][26] <= tdmaminswitch:switches:0:switch.x[26]
o[0][27] <= tdmaminswitch:switches:0:switch.x[27]
o[0][28] <= tdmaminswitch:switches:0:switch.x[28]
o[0][29] <= tdmaminswitch:switches:0:switch.x[29]
o[0][30] <= tdmaminswitch:switches:0:switch.x[30]
o[0][31] <= tdmaminswitch:switches:0:switch.x[31]


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage|TdmaMinSwitch:\switches:0:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage|TdmaMinSwitch:\switches:1:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|PD_ASP_TopLevel|PD_ASP:PD_ASP
clk => first.CLK
clk => switch.CLK
clk => corre_curr[0].CLK
clk => corre_curr[1].CLK
clk => corre_curr[2].CLK
clk => corre_curr[3].CLK
clk => corre_curr[4].CLK
clk => corre_curr[5].CLK
clk => corre_curr[6].CLK
clk => corre_curr[7].CLK
clk => corre_curr[8].CLK
clk => corre_curr[9].CLK
clk => corre_curr[10].CLK
clk => corre_curr[11].CLK
clk => corre_curr[12].CLK
clk => corre_curr[13].CLK
clk => corre_curr[14].CLK
clk => corre_curr[15].CLK
clk => corre_curr[16].CLK
clk => corre_curr[17].CLK
clk => corre_curr[18].CLK
clk => corre_curr[19].CLK
clk => corre_curr[20].CLK
clk => corre_curr[21].CLK
clk => corre_curr[22].CLK
clk => corre_curr[23].CLK
clk => corre_curr[24].CLK
clk => corre_curr[25].CLK
clk => corre_curr[26].CLK
clk => corre_curr[27].CLK
clk => corre_curr[28].CLK
clk => corre_curr[29].CLK
clk => corre_prev[0].CLK
clk => corre_prev[1].CLK
clk => corre_prev[2].CLK
clk => corre_prev[3].CLK
clk => corre_prev[4].CLK
clk => corre_prev[5].CLK
clk => corre_prev[6].CLK
clk => corre_prev[7].CLK
clk => corre_prev[8].CLK
clk => corre_prev[9].CLK
clk => corre_prev[10].CLK
clk => corre_prev[11].CLK
clk => corre_prev[12].CLK
clk => corre_prev[13].CLK
clk => corre_prev[14].CLK
clk => corre_prev[15].CLK
clk => corre_prev[16].CLK
clk => corre_prev[17].CLK
clk => corre_prev[18].CLK
clk => corre_prev[19].CLK
clk => corre_prev[20].CLK
clk => corre_prev[21].CLK
clk => corre_prev[22].CLK
clk => corre_prev[23].CLK
clk => corre_prev[24].CLK
clk => corre_prev[25].CLK
clk => corre_prev[26].CLK
clk => corre_prev[27].CLK
clk => corre_prev[28].CLK
clk => corre_prev[29].CLK
clk => send.data[0]~reg0.CLK
clk => send.data[1]~reg0.CLK
clk => send.data[2]~reg0.CLK
clk => send.data[3]~reg0.CLK
clk => send.data[4]~reg0.CLK
clk => send.data[5]~reg0.CLK
clk => send.data[6]~reg0.CLK
clk => send.data[7]~reg0.CLK
clk => send.data[8]~reg0.CLK
clk => send.data[9]~reg0.CLK
clk => send.data[10]~reg0.CLK
clk => send.data[11]~reg0.CLK
clk => send.data[12]~reg0.CLK
clk => send.data[13]~reg0.CLK
clk => send.data[14]~reg0.CLK
clk => send.data[15]~reg0.CLK
clk => send.data[16]~reg0.CLK
clk => send.data[17]~reg0.CLK
clk => send.data[18]~reg0.CLK
clk => send.data[19]~reg0.CLK
clk => send.data[20]~reg0.CLK
clk => send.data[21]~reg0.CLK
clk => send.data[22]~reg0.CLK
clk => send.data[23]~reg0.CLK
clk => send.data[24]~reg0.CLK
clk => send.data[25]~reg0.CLK
clk => send.data[26]~reg0.CLK
clk => send.data[27]~reg0.CLK
clk => send.data[28]~reg0.CLK
clk => send.data[29]~reg0.CLK
clk => send.data[30]~reg0.CLK
clk => send.data[31]~reg0.CLK
clk => send.addr[0]~reg0.CLK
clk => send.addr[1]~reg0.CLK
clk => send.addr[2]~reg0.CLK
clk => send.addr[3]~reg0.CLK
clk => send.addr[4]~reg0.CLK
clk => send.addr[5]~reg0.CLK
clk => send.addr[6]~reg0.CLK
clk => send.addr[7]~reg0.CLK
clk => enable.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
recv.data[0] => corre_curr.DATAB
recv.data[1] => corre_curr.DATAB
recv.data[2] => corre_curr.DATAB
recv.data[3] => corre_curr.DATAB
recv.data[4] => corre_curr.DATAB
recv.data[5] => corre_curr.DATAB
recv.data[6] => corre_curr.DATAB
recv.data[7] => corre_curr.DATAB
recv.data[8] => corre_curr.DATAB
recv.data[9] => corre_curr.DATAB
recv.data[10] => corre_curr.DATAB
recv.data[11] => corre_curr.DATAB
recv.data[12] => corre_curr.DATAB
recv.data[13] => corre_curr.DATAB
recv.data[14] => corre_curr.DATAB
recv.data[15] => corre_curr.DATAB
recv.data[16] => corre_curr.DATAB
recv.data[17] => enable.DATAB
recv.data[17] => corre_curr.DATAB
recv.data[18] => corre_curr.DATAB
recv.data[19] => corre_curr.DATAB
recv.data[20] => send.DATAB
recv.data[20] => corre_curr.DATAB
recv.data[21] => send.DATAB
recv.data[21] => corre_curr.DATAB
recv.data[22] => send.DATAB
recv.data[22] => corre_curr.DATAB
recv.data[23] => send.DATAB
recv.data[23] => corre_curr.DATAB
recv.data[24] => corre_curr.DATAB
recv.data[25] => corre_curr.DATAB
recv.data[26] => corre_curr.DATAB
recv.data[27] => corre_curr.DATAB
recv.data[28] => corre_curr.DATAB
recv.data[28] => Equal0.IN3
recv.data[29] => corre_curr.DATAB
recv.data[29] => Equal0.IN2
recv.data[30] => Equal0.IN1
recv.data[30] => Equal1.IN1
recv.data[31] => Equal0.IN0
recv.data[31] => Equal1.IN0
recv.addr[0] => Mux0.IN8
recv.addr[0] => Mux1.IN9
recv.addr[0] => Mux2.IN9
recv.addr[0] => Mux3.IN9
recv.addr[0] => Mux4.IN9
recv.addr[0] => Mux5.IN9
recv.addr[0] => Mux6.IN9
recv.addr[0] => Mux7.IN9
recv.addr[0] => Mux8.IN9
recv.addr[0] => Mux9.IN8
recv.addr[0] => Mux10.IN8
recv.addr[0] => Mux11.IN8
recv.addr[0] => Mux12.IN8
recv.addr[0] => Mux13.IN8
recv.addr[0] => Mux14.IN8
recv.addr[0] => Mux15.IN8
recv.addr[0] => Mux16.IN8
recv.addr[0] => Mux17.IN8
recv.addr[0] => Mux18.IN8
recv.addr[0] => Mux19.IN8
recv.addr[0] => Mux20.IN8
recv.addr[0] => Mux21.IN8
recv.addr[0] => Mux22.IN8
recv.addr[0] => Mux23.IN8
recv.addr[0] => Mux24.IN8
recv.addr[0] => Mux25.IN8
recv.addr[0] => Mux26.IN8
recv.addr[0] => Mux27.IN8
recv.addr[0] => Mux28.IN8
recv.addr[0] => Mux29.IN8
recv.addr[0] => Mux30.IN8
recv.addr[0] => Mux31.IN8
recv.addr[0] => Mux32.IN8
recv.addr[0] => Mux33.IN8
recv.addr[0] => Mux34.IN8
recv.addr[0] => Mux35.IN8
recv.addr[0] => Mux36.IN8
recv.addr[0] => Mux37.IN8
recv.addr[0] => Mux38.IN8
recv.addr[0] => Mux39.IN8
recv.addr[0] => Mux40.IN8
recv.addr[0] => Mux41.IN8
recv.addr[0] => Mux42.IN8
recv.addr[0] => Mux43.IN8
recv.addr[0] => Mux44.IN8
recv.addr[0] => Mux45.IN8
recv.addr[0] => Mux46.IN8
recv.addr[0] => Mux47.IN8
recv.addr[0] => Mux48.IN8
recv.addr[0] => Mux49.IN8
recv.addr[0] => Mux50.IN8
recv.addr[0] => Mux51.IN8
recv.addr[0] => Mux52.IN8
recv.addr[0] => Mux53.IN8
recv.addr[0] => Mux54.IN8
recv.addr[0] => Mux55.IN8
recv.addr[0] => Mux56.IN8
recv.addr[0] => Mux57.IN8
recv.addr[0] => Mux58.IN8
recv.addr[0] => Mux59.IN8
recv.addr[0] => Mux60.IN8
recv.addr[0] => Mux61.IN8
recv.addr[0] => Mux62.IN8
recv.addr[0] => Mux63.IN8
recv.addr[0] => Mux64.IN8
recv.addr[0] => Mux65.IN8
recv.addr[0] => Mux66.IN8
recv.addr[0] => Mux67.IN8
recv.addr[0] => Mux68.IN8
recv.addr[0] => Mux69.IN8
recv.addr[0] => Mux70.IN8
recv.addr[0] => Mux71.IN8
recv.addr[0] => Mux72.IN8
recv.addr[0] => Mux73.IN8
recv.addr[0] => Mux74.IN8
recv.addr[0] => Mux75.IN8
recv.addr[0] => Mux76.IN8
recv.addr[0] => Mux77.IN8
recv.addr[0] => Mux78.IN8
recv.addr[0] => Mux79.IN8
recv.addr[0] => Mux80.IN8
recv.addr[0] => Mux81.IN8
recv.addr[0] => Mux82.IN8
recv.addr[0] => Mux83.IN8
recv.addr[0] => Mux84.IN8
recv.addr[0] => Mux85.IN8
recv.addr[0] => Mux86.IN8
recv.addr[0] => Mux87.IN8
recv.addr[0] => Mux88.IN8
recv.addr[0] => Mux89.IN8
recv.addr[0] => Mux90.IN8
recv.addr[0] => Mux91.IN8
recv.addr[0] => Mux92.IN8
recv.addr[0] => Mux93.IN8
recv.addr[0] => Mux94.IN8
recv.addr[0] => Mux95.IN8
recv.addr[0] => Mux96.IN8
recv.addr[0] => Mux97.IN8
recv.addr[0] => Mux98.IN8
recv.addr[0] => Mux99.IN8
recv.addr[0] => Mux100.IN8
recv.addr[0] => Mux101.IN8
recv.addr[0] => Mux102.IN8
recv.addr[0] => Mux103.IN8
recv.addr[0] => Mux104.IN8
recv.addr[0] => Mux105.IN8
recv.addr[0] => Mux106.IN8
recv.addr[0] => Mux107.IN8
recv.addr[0] => Mux108.IN8
recv.addr[0] => Mux109.IN8
recv.addr[0] => Mux110.IN8
recv.addr[0] => Mux111.IN8
recv.addr[0] => Mux112.IN8
recv.addr[0] => Mux113.IN8
recv.addr[0] => Mux114.IN8
recv.addr[0] => Mux115.IN8
recv.addr[0] => Mux116.IN8
recv.addr[0] => Mux117.IN8
recv.addr[0] => Mux118.IN8
recv.addr[0] => Mux119.IN8
recv.addr[0] => Mux120.IN8
recv.addr[0] => Mux121.IN8
recv.addr[0] => Mux122.IN8
recv.addr[1] => Mux0.IN7
recv.addr[1] => Mux1.IN8
recv.addr[1] => Mux2.IN8
recv.addr[1] => Mux3.IN8
recv.addr[1] => Mux4.IN8
recv.addr[1] => Mux5.IN8
recv.addr[1] => Mux6.IN8
recv.addr[1] => Mux7.IN8
recv.addr[1] => Mux8.IN8
recv.addr[1] => Mux9.IN7
recv.addr[1] => Mux10.IN7
recv.addr[1] => Mux11.IN7
recv.addr[1] => Mux12.IN7
recv.addr[1] => Mux13.IN7
recv.addr[1] => Mux14.IN7
recv.addr[1] => Mux15.IN7
recv.addr[1] => Mux16.IN7
recv.addr[1] => Mux17.IN7
recv.addr[1] => Mux18.IN7
recv.addr[1] => Mux19.IN7
recv.addr[1] => Mux20.IN7
recv.addr[1] => Mux21.IN7
recv.addr[1] => Mux22.IN7
recv.addr[1] => Mux23.IN7
recv.addr[1] => Mux24.IN7
recv.addr[1] => Mux25.IN7
recv.addr[1] => Mux26.IN7
recv.addr[1] => Mux27.IN7
recv.addr[1] => Mux28.IN7
recv.addr[1] => Mux29.IN7
recv.addr[1] => Mux30.IN7
recv.addr[1] => Mux31.IN7
recv.addr[1] => Mux32.IN7
recv.addr[1] => Mux33.IN7
recv.addr[1] => Mux34.IN7
recv.addr[1] => Mux35.IN7
recv.addr[1] => Mux36.IN7
recv.addr[1] => Mux37.IN7
recv.addr[1] => Mux38.IN7
recv.addr[1] => Mux39.IN7
recv.addr[1] => Mux40.IN7
recv.addr[1] => Mux41.IN7
recv.addr[1] => Mux42.IN7
recv.addr[1] => Mux43.IN7
recv.addr[1] => Mux44.IN7
recv.addr[1] => Mux45.IN7
recv.addr[1] => Mux46.IN7
recv.addr[1] => Mux47.IN7
recv.addr[1] => Mux48.IN7
recv.addr[1] => Mux49.IN7
recv.addr[1] => Mux50.IN7
recv.addr[1] => Mux51.IN7
recv.addr[1] => Mux52.IN7
recv.addr[1] => Mux53.IN7
recv.addr[1] => Mux54.IN7
recv.addr[1] => Mux55.IN7
recv.addr[1] => Mux56.IN7
recv.addr[1] => Mux57.IN7
recv.addr[1] => Mux58.IN7
recv.addr[1] => Mux59.IN7
recv.addr[1] => Mux60.IN7
recv.addr[1] => Mux61.IN7
recv.addr[1] => Mux62.IN7
recv.addr[1] => Mux63.IN7
recv.addr[1] => Mux64.IN7
recv.addr[1] => Mux65.IN7
recv.addr[1] => Mux66.IN7
recv.addr[1] => Mux67.IN7
recv.addr[1] => Mux68.IN7
recv.addr[1] => Mux69.IN7
recv.addr[1] => Mux70.IN7
recv.addr[1] => Mux71.IN7
recv.addr[1] => Mux72.IN7
recv.addr[1] => Mux73.IN7
recv.addr[1] => Mux74.IN7
recv.addr[1] => Mux75.IN7
recv.addr[1] => Mux76.IN7
recv.addr[1] => Mux77.IN7
recv.addr[1] => Mux78.IN7
recv.addr[1] => Mux79.IN7
recv.addr[1] => Mux80.IN7
recv.addr[1] => Mux81.IN7
recv.addr[1] => Mux82.IN7
recv.addr[1] => Mux83.IN7
recv.addr[1] => Mux84.IN7
recv.addr[1] => Mux85.IN7
recv.addr[1] => Mux86.IN7
recv.addr[1] => Mux87.IN7
recv.addr[1] => Mux88.IN7
recv.addr[1] => Mux89.IN7
recv.addr[1] => Mux90.IN7
recv.addr[1] => Mux91.IN7
recv.addr[1] => Mux92.IN7
recv.addr[1] => Mux93.IN7
recv.addr[1] => Mux94.IN7
recv.addr[1] => Mux95.IN7
recv.addr[1] => Mux96.IN7
recv.addr[1] => Mux97.IN7
recv.addr[1] => Mux98.IN7
recv.addr[1] => Mux99.IN7
recv.addr[1] => Mux100.IN7
recv.addr[1] => Mux101.IN7
recv.addr[1] => Mux102.IN7
recv.addr[1] => Mux103.IN7
recv.addr[1] => Mux104.IN7
recv.addr[1] => Mux105.IN7
recv.addr[1] => Mux106.IN7
recv.addr[1] => Mux107.IN7
recv.addr[1] => Mux108.IN7
recv.addr[1] => Mux109.IN7
recv.addr[1] => Mux110.IN7
recv.addr[1] => Mux111.IN7
recv.addr[1] => Mux112.IN7
recv.addr[1] => Mux113.IN7
recv.addr[1] => Mux114.IN7
recv.addr[1] => Mux115.IN7
recv.addr[1] => Mux116.IN7
recv.addr[1] => Mux117.IN7
recv.addr[1] => Mux118.IN7
recv.addr[1] => Mux119.IN7
recv.addr[1] => Mux120.IN7
recv.addr[1] => Mux121.IN7
recv.addr[1] => Mux122.IN7
recv.addr[2] => Mux0.IN6
recv.addr[2] => Mux1.IN7
recv.addr[2] => Mux2.IN7
recv.addr[2] => Mux3.IN7
recv.addr[2] => Mux4.IN7
recv.addr[2] => Mux5.IN7
recv.addr[2] => Mux6.IN7
recv.addr[2] => Mux7.IN7
recv.addr[2] => Mux8.IN7
recv.addr[2] => Mux9.IN6
recv.addr[2] => Mux10.IN6
recv.addr[2] => Mux11.IN6
recv.addr[2] => Mux12.IN6
recv.addr[2] => Mux13.IN6
recv.addr[2] => Mux14.IN6
recv.addr[2] => Mux15.IN6
recv.addr[2] => Mux16.IN6
recv.addr[2] => Mux17.IN6
recv.addr[2] => Mux18.IN6
recv.addr[2] => Mux19.IN6
recv.addr[2] => Mux20.IN6
recv.addr[2] => Mux21.IN6
recv.addr[2] => Mux22.IN6
recv.addr[2] => Mux23.IN6
recv.addr[2] => Mux24.IN6
recv.addr[2] => Mux25.IN6
recv.addr[2] => Mux26.IN6
recv.addr[2] => Mux27.IN6
recv.addr[2] => Mux28.IN6
recv.addr[2] => Mux29.IN6
recv.addr[2] => Mux30.IN6
recv.addr[2] => Mux31.IN6
recv.addr[2] => Mux32.IN6
recv.addr[2] => Mux33.IN6
recv.addr[2] => Mux34.IN6
recv.addr[2] => Mux35.IN6
recv.addr[2] => Mux36.IN6
recv.addr[2] => Mux37.IN6
recv.addr[2] => Mux38.IN6
recv.addr[2] => Mux39.IN6
recv.addr[2] => Mux40.IN6
recv.addr[2] => Mux41.IN6
recv.addr[2] => Mux42.IN6
recv.addr[2] => Mux43.IN6
recv.addr[2] => Mux44.IN6
recv.addr[2] => Mux45.IN6
recv.addr[2] => Mux46.IN6
recv.addr[2] => Mux47.IN6
recv.addr[2] => Mux48.IN6
recv.addr[2] => Mux49.IN6
recv.addr[2] => Mux50.IN6
recv.addr[2] => Mux51.IN6
recv.addr[2] => Mux52.IN6
recv.addr[2] => Mux53.IN6
recv.addr[2] => Mux54.IN6
recv.addr[2] => Mux55.IN6
recv.addr[2] => Mux56.IN6
recv.addr[2] => Mux57.IN6
recv.addr[2] => Mux58.IN6
recv.addr[2] => Mux59.IN6
recv.addr[2] => Mux60.IN6
recv.addr[2] => Mux61.IN6
recv.addr[2] => Mux62.IN6
recv.addr[2] => Mux63.IN6
recv.addr[2] => Mux64.IN6
recv.addr[2] => Mux65.IN6
recv.addr[2] => Mux66.IN6
recv.addr[2] => Mux67.IN6
recv.addr[2] => Mux68.IN6
recv.addr[2] => Mux69.IN6
recv.addr[2] => Mux70.IN6
recv.addr[2] => Mux71.IN6
recv.addr[2] => Mux72.IN6
recv.addr[2] => Mux73.IN6
recv.addr[2] => Mux74.IN6
recv.addr[2] => Mux75.IN6
recv.addr[2] => Mux76.IN6
recv.addr[2] => Mux77.IN6
recv.addr[2] => Mux78.IN6
recv.addr[2] => Mux79.IN6
recv.addr[2] => Mux80.IN6
recv.addr[2] => Mux81.IN6
recv.addr[2] => Mux82.IN6
recv.addr[2] => Mux83.IN6
recv.addr[2] => Mux84.IN6
recv.addr[2] => Mux85.IN6
recv.addr[2] => Mux86.IN6
recv.addr[2] => Mux87.IN6
recv.addr[2] => Mux88.IN6
recv.addr[2] => Mux89.IN6
recv.addr[2] => Mux90.IN6
recv.addr[2] => Mux91.IN6
recv.addr[2] => Mux92.IN6
recv.addr[2] => Mux93.IN6
recv.addr[2] => Mux94.IN6
recv.addr[2] => Mux95.IN6
recv.addr[2] => Mux96.IN6
recv.addr[2] => Mux97.IN6
recv.addr[2] => Mux98.IN6
recv.addr[2] => Mux99.IN6
recv.addr[2] => Mux100.IN6
recv.addr[2] => Mux101.IN6
recv.addr[2] => Mux102.IN6
recv.addr[2] => Mux103.IN6
recv.addr[2] => Mux104.IN6
recv.addr[2] => Mux105.IN6
recv.addr[2] => Mux106.IN6
recv.addr[2] => Mux107.IN6
recv.addr[2] => Mux108.IN6
recv.addr[2] => Mux109.IN6
recv.addr[2] => Mux110.IN6
recv.addr[2] => Mux111.IN6
recv.addr[2] => Mux112.IN6
recv.addr[2] => Mux113.IN6
recv.addr[2] => Mux114.IN6
recv.addr[2] => Mux115.IN6
recv.addr[2] => Mux116.IN6
recv.addr[2] => Mux117.IN6
recv.addr[2] => Mux118.IN6
recv.addr[2] => Mux119.IN6
recv.addr[2] => Mux120.IN6
recv.addr[2] => Mux121.IN6
recv.addr[2] => Mux122.IN6
recv.addr[3] => Mux0.IN5
recv.addr[3] => Mux1.IN6
recv.addr[3] => Mux2.IN6
recv.addr[3] => Mux3.IN6
recv.addr[3] => Mux4.IN6
recv.addr[3] => Mux5.IN6
recv.addr[3] => Mux6.IN6
recv.addr[3] => Mux7.IN6
recv.addr[3] => Mux8.IN6
recv.addr[3] => Mux9.IN5
recv.addr[3] => Mux10.IN5
recv.addr[3] => Mux11.IN5
recv.addr[3] => Mux12.IN5
recv.addr[3] => Mux13.IN5
recv.addr[3] => Mux14.IN5
recv.addr[3] => Mux15.IN5
recv.addr[3] => Mux16.IN5
recv.addr[3] => Mux17.IN5
recv.addr[3] => Mux18.IN5
recv.addr[3] => Mux19.IN5
recv.addr[3] => Mux20.IN5
recv.addr[3] => Mux21.IN5
recv.addr[3] => Mux22.IN5
recv.addr[3] => Mux23.IN5
recv.addr[3] => Mux24.IN5
recv.addr[3] => Mux25.IN5
recv.addr[3] => Mux26.IN5
recv.addr[3] => Mux27.IN5
recv.addr[3] => Mux28.IN5
recv.addr[3] => Mux29.IN5
recv.addr[3] => Mux30.IN5
recv.addr[3] => Mux31.IN5
recv.addr[3] => Mux32.IN5
recv.addr[3] => Mux33.IN5
recv.addr[3] => Mux34.IN5
recv.addr[3] => Mux35.IN5
recv.addr[3] => Mux36.IN5
recv.addr[3] => Mux37.IN5
recv.addr[3] => Mux38.IN5
recv.addr[3] => Mux39.IN5
recv.addr[3] => Mux40.IN5
recv.addr[3] => Mux41.IN5
recv.addr[3] => Mux42.IN5
recv.addr[3] => Mux43.IN5
recv.addr[3] => Mux44.IN5
recv.addr[3] => Mux45.IN5
recv.addr[3] => Mux46.IN5
recv.addr[3] => Mux47.IN5
recv.addr[3] => Mux48.IN5
recv.addr[3] => Mux49.IN5
recv.addr[3] => Mux50.IN5
recv.addr[3] => Mux51.IN5
recv.addr[3] => Mux52.IN5
recv.addr[3] => Mux53.IN5
recv.addr[3] => Mux54.IN5
recv.addr[3] => Mux55.IN5
recv.addr[3] => Mux56.IN5
recv.addr[3] => Mux57.IN5
recv.addr[3] => Mux58.IN5
recv.addr[3] => Mux59.IN5
recv.addr[3] => Mux60.IN5
recv.addr[3] => Mux61.IN5
recv.addr[3] => Mux62.IN5
recv.addr[3] => Mux63.IN5
recv.addr[3] => Mux64.IN5
recv.addr[3] => Mux65.IN5
recv.addr[3] => Mux66.IN5
recv.addr[3] => Mux67.IN5
recv.addr[3] => Mux68.IN5
recv.addr[3] => Mux69.IN5
recv.addr[3] => Mux70.IN5
recv.addr[3] => Mux71.IN5
recv.addr[3] => Mux72.IN5
recv.addr[3] => Mux73.IN5
recv.addr[3] => Mux74.IN5
recv.addr[3] => Mux75.IN5
recv.addr[3] => Mux76.IN5
recv.addr[3] => Mux77.IN5
recv.addr[3] => Mux78.IN5
recv.addr[3] => Mux79.IN5
recv.addr[3] => Mux80.IN5
recv.addr[3] => Mux81.IN5
recv.addr[3] => Mux82.IN5
recv.addr[3] => Mux83.IN5
recv.addr[3] => Mux84.IN5
recv.addr[3] => Mux85.IN5
recv.addr[3] => Mux86.IN5
recv.addr[3] => Mux87.IN5
recv.addr[3] => Mux88.IN5
recv.addr[3] => Mux89.IN5
recv.addr[3] => Mux90.IN5
recv.addr[3] => Mux91.IN5
recv.addr[3] => Mux92.IN5
recv.addr[3] => Mux93.IN5
recv.addr[3] => Mux94.IN5
recv.addr[3] => Mux95.IN5
recv.addr[3] => Mux96.IN5
recv.addr[3] => Mux97.IN5
recv.addr[3] => Mux98.IN5
recv.addr[3] => Mux99.IN5
recv.addr[3] => Mux100.IN5
recv.addr[3] => Mux101.IN5
recv.addr[3] => Mux102.IN5
recv.addr[3] => Mux103.IN5
recv.addr[3] => Mux104.IN5
recv.addr[3] => Mux105.IN5
recv.addr[3] => Mux106.IN5
recv.addr[3] => Mux107.IN5
recv.addr[3] => Mux108.IN5
recv.addr[3] => Mux109.IN5
recv.addr[3] => Mux110.IN5
recv.addr[3] => Mux111.IN5
recv.addr[3] => Mux112.IN5
recv.addr[3] => Mux113.IN5
recv.addr[3] => Mux114.IN5
recv.addr[3] => Mux115.IN5
recv.addr[3] => Mux116.IN5
recv.addr[3] => Mux117.IN5
recv.addr[3] => Mux118.IN5
recv.addr[3] => Mux119.IN5
recv.addr[3] => Mux120.IN5
recv.addr[3] => Mux121.IN5
recv.addr[3] => Mux122.IN5
recv.addr[4] => Mux0.IN4
recv.addr[4] => Mux1.IN5
recv.addr[4] => Mux2.IN5
recv.addr[4] => Mux3.IN5
recv.addr[4] => Mux4.IN5
recv.addr[4] => Mux5.IN5
recv.addr[4] => Mux6.IN5
recv.addr[4] => Mux7.IN5
recv.addr[4] => Mux8.IN5
recv.addr[4] => Mux9.IN4
recv.addr[4] => Mux10.IN4
recv.addr[4] => Mux11.IN4
recv.addr[4] => Mux12.IN4
recv.addr[4] => Mux13.IN4
recv.addr[4] => Mux14.IN4
recv.addr[4] => Mux15.IN4
recv.addr[4] => Mux16.IN4
recv.addr[4] => Mux17.IN4
recv.addr[4] => Mux18.IN4
recv.addr[4] => Mux19.IN4
recv.addr[4] => Mux20.IN4
recv.addr[4] => Mux21.IN4
recv.addr[4] => Mux22.IN4
recv.addr[4] => Mux23.IN4
recv.addr[4] => Mux24.IN4
recv.addr[4] => Mux25.IN4
recv.addr[4] => Mux26.IN4
recv.addr[4] => Mux27.IN4
recv.addr[4] => Mux28.IN4
recv.addr[4] => Mux29.IN4
recv.addr[4] => Mux30.IN4
recv.addr[4] => Mux31.IN4
recv.addr[4] => Mux32.IN4
recv.addr[4] => Mux33.IN4
recv.addr[4] => Mux34.IN4
recv.addr[4] => Mux35.IN4
recv.addr[4] => Mux36.IN4
recv.addr[4] => Mux37.IN4
recv.addr[4] => Mux38.IN4
recv.addr[4] => Mux39.IN4
recv.addr[4] => Mux40.IN4
recv.addr[4] => Mux41.IN4
recv.addr[4] => Mux42.IN4
recv.addr[4] => Mux43.IN4
recv.addr[4] => Mux44.IN4
recv.addr[4] => Mux45.IN4
recv.addr[4] => Mux46.IN4
recv.addr[4] => Mux47.IN4
recv.addr[4] => Mux48.IN4
recv.addr[4] => Mux49.IN4
recv.addr[4] => Mux50.IN4
recv.addr[4] => Mux51.IN4
recv.addr[4] => Mux52.IN4
recv.addr[4] => Mux53.IN4
recv.addr[4] => Mux54.IN4
recv.addr[4] => Mux55.IN4
recv.addr[4] => Mux56.IN4
recv.addr[4] => Mux57.IN4
recv.addr[4] => Mux58.IN4
recv.addr[4] => Mux59.IN4
recv.addr[4] => Mux60.IN4
recv.addr[4] => Mux61.IN4
recv.addr[4] => Mux62.IN4
recv.addr[4] => Mux63.IN4
recv.addr[4] => Mux64.IN4
recv.addr[4] => Mux65.IN4
recv.addr[4] => Mux66.IN4
recv.addr[4] => Mux67.IN4
recv.addr[4] => Mux68.IN4
recv.addr[4] => Mux69.IN4
recv.addr[4] => Mux70.IN4
recv.addr[4] => Mux71.IN4
recv.addr[4] => Mux72.IN4
recv.addr[4] => Mux73.IN4
recv.addr[4] => Mux74.IN4
recv.addr[4] => Mux75.IN4
recv.addr[4] => Mux76.IN4
recv.addr[4] => Mux77.IN4
recv.addr[4] => Mux78.IN4
recv.addr[4] => Mux79.IN4
recv.addr[4] => Mux80.IN4
recv.addr[4] => Mux81.IN4
recv.addr[4] => Mux82.IN4
recv.addr[4] => Mux83.IN4
recv.addr[4] => Mux84.IN4
recv.addr[4] => Mux85.IN4
recv.addr[4] => Mux86.IN4
recv.addr[4] => Mux87.IN4
recv.addr[4] => Mux88.IN4
recv.addr[4] => Mux89.IN4
recv.addr[4] => Mux90.IN4
recv.addr[4] => Mux91.IN4
recv.addr[4] => Mux92.IN4
recv.addr[4] => Mux93.IN4
recv.addr[4] => Mux94.IN4
recv.addr[4] => Mux95.IN4
recv.addr[4] => Mux96.IN4
recv.addr[4] => Mux97.IN4
recv.addr[4] => Mux98.IN4
recv.addr[4] => Mux99.IN4
recv.addr[4] => Mux100.IN4
recv.addr[4] => Mux101.IN4
recv.addr[4] => Mux102.IN4
recv.addr[4] => Mux103.IN4
recv.addr[4] => Mux104.IN4
recv.addr[4] => Mux105.IN4
recv.addr[4] => Mux106.IN4
recv.addr[4] => Mux107.IN4
recv.addr[4] => Mux108.IN4
recv.addr[4] => Mux109.IN4
recv.addr[4] => Mux110.IN4
recv.addr[4] => Mux111.IN4
recv.addr[4] => Mux112.IN4
recv.addr[4] => Mux113.IN4
recv.addr[4] => Mux114.IN4
recv.addr[4] => Mux115.IN4
recv.addr[4] => Mux116.IN4
recv.addr[4] => Mux117.IN4
recv.addr[4] => Mux118.IN4
recv.addr[4] => Mux119.IN4
recv.addr[4] => Mux120.IN4
recv.addr[4] => Mux121.IN4
recv.addr[4] => Mux122.IN4
recv.addr[5] => Mux0.IN3
recv.addr[5] => Mux1.IN4
recv.addr[5] => Mux2.IN4
recv.addr[5] => Mux3.IN4
recv.addr[5] => Mux4.IN4
recv.addr[5] => Mux5.IN4
recv.addr[5] => Mux6.IN4
recv.addr[5] => Mux7.IN4
recv.addr[5] => Mux8.IN4
recv.addr[5] => Mux9.IN3
recv.addr[5] => Mux10.IN3
recv.addr[5] => Mux11.IN3
recv.addr[5] => Mux12.IN3
recv.addr[5] => Mux13.IN3
recv.addr[5] => Mux14.IN3
recv.addr[5] => Mux15.IN3
recv.addr[5] => Mux16.IN3
recv.addr[5] => Mux17.IN3
recv.addr[5] => Mux18.IN3
recv.addr[5] => Mux19.IN3
recv.addr[5] => Mux20.IN3
recv.addr[5] => Mux21.IN3
recv.addr[5] => Mux22.IN3
recv.addr[5] => Mux23.IN3
recv.addr[5] => Mux24.IN3
recv.addr[5] => Mux25.IN3
recv.addr[5] => Mux26.IN3
recv.addr[5] => Mux27.IN3
recv.addr[5] => Mux28.IN3
recv.addr[5] => Mux29.IN3
recv.addr[5] => Mux30.IN3
recv.addr[5] => Mux31.IN3
recv.addr[5] => Mux32.IN3
recv.addr[5] => Mux33.IN3
recv.addr[5] => Mux34.IN3
recv.addr[5] => Mux35.IN3
recv.addr[5] => Mux36.IN3
recv.addr[5] => Mux37.IN3
recv.addr[5] => Mux38.IN3
recv.addr[5] => Mux39.IN3
recv.addr[5] => Mux40.IN3
recv.addr[5] => Mux41.IN3
recv.addr[5] => Mux42.IN3
recv.addr[5] => Mux43.IN3
recv.addr[5] => Mux44.IN3
recv.addr[5] => Mux45.IN3
recv.addr[5] => Mux46.IN3
recv.addr[5] => Mux47.IN3
recv.addr[5] => Mux48.IN3
recv.addr[5] => Mux49.IN3
recv.addr[5] => Mux50.IN3
recv.addr[5] => Mux51.IN3
recv.addr[5] => Mux52.IN3
recv.addr[5] => Mux53.IN3
recv.addr[5] => Mux54.IN3
recv.addr[5] => Mux55.IN3
recv.addr[5] => Mux56.IN3
recv.addr[5] => Mux57.IN3
recv.addr[5] => Mux58.IN3
recv.addr[5] => Mux59.IN3
recv.addr[5] => Mux60.IN3
recv.addr[5] => Mux61.IN3
recv.addr[5] => Mux62.IN3
recv.addr[5] => Mux63.IN3
recv.addr[5] => Mux64.IN3
recv.addr[5] => Mux65.IN3
recv.addr[5] => Mux66.IN3
recv.addr[5] => Mux67.IN3
recv.addr[5] => Mux68.IN3
recv.addr[5] => Mux69.IN3
recv.addr[5] => Mux70.IN3
recv.addr[5] => Mux71.IN3
recv.addr[5] => Mux72.IN3
recv.addr[5] => Mux73.IN3
recv.addr[5] => Mux74.IN3
recv.addr[5] => Mux75.IN3
recv.addr[5] => Mux76.IN3
recv.addr[5] => Mux77.IN3
recv.addr[5] => Mux78.IN3
recv.addr[5] => Mux79.IN3
recv.addr[5] => Mux80.IN3
recv.addr[5] => Mux81.IN3
recv.addr[5] => Mux82.IN3
recv.addr[5] => Mux83.IN3
recv.addr[5] => Mux84.IN3
recv.addr[5] => Mux85.IN3
recv.addr[5] => Mux86.IN3
recv.addr[5] => Mux87.IN3
recv.addr[5] => Mux88.IN3
recv.addr[5] => Mux89.IN3
recv.addr[5] => Mux90.IN3
recv.addr[5] => Mux91.IN3
recv.addr[5] => Mux92.IN3
recv.addr[5] => Mux93.IN3
recv.addr[5] => Mux94.IN3
recv.addr[5] => Mux95.IN3
recv.addr[5] => Mux96.IN3
recv.addr[5] => Mux97.IN3
recv.addr[5] => Mux98.IN3
recv.addr[5] => Mux99.IN3
recv.addr[5] => Mux100.IN3
recv.addr[5] => Mux101.IN3
recv.addr[5] => Mux102.IN3
recv.addr[5] => Mux103.IN3
recv.addr[5] => Mux104.IN3
recv.addr[5] => Mux105.IN3
recv.addr[5] => Mux106.IN3
recv.addr[5] => Mux107.IN3
recv.addr[5] => Mux108.IN3
recv.addr[5] => Mux109.IN3
recv.addr[5] => Mux110.IN3
recv.addr[5] => Mux111.IN3
recv.addr[5] => Mux112.IN3
recv.addr[5] => Mux113.IN3
recv.addr[5] => Mux114.IN3
recv.addr[5] => Mux115.IN3
recv.addr[5] => Mux116.IN3
recv.addr[5] => Mux117.IN3
recv.addr[5] => Mux118.IN3
recv.addr[5] => Mux119.IN3
recv.addr[5] => Mux120.IN3
recv.addr[5] => Mux121.IN3
recv.addr[5] => Mux122.IN3
recv.addr[6] => Mux0.IN2
recv.addr[6] => Mux1.IN3
recv.addr[6] => Mux2.IN3
recv.addr[6] => Mux3.IN3
recv.addr[6] => Mux4.IN3
recv.addr[6] => Mux5.IN3
recv.addr[6] => Mux6.IN3
recv.addr[6] => Mux7.IN3
recv.addr[6] => Mux8.IN3
recv.addr[6] => Mux9.IN2
recv.addr[6] => Mux10.IN2
recv.addr[6] => Mux11.IN2
recv.addr[6] => Mux12.IN2
recv.addr[6] => Mux13.IN2
recv.addr[6] => Mux14.IN2
recv.addr[6] => Mux15.IN2
recv.addr[6] => Mux16.IN2
recv.addr[6] => Mux17.IN2
recv.addr[6] => Mux18.IN2
recv.addr[6] => Mux19.IN2
recv.addr[6] => Mux20.IN2
recv.addr[6] => Mux21.IN2
recv.addr[6] => Mux22.IN2
recv.addr[6] => Mux23.IN2
recv.addr[6] => Mux24.IN2
recv.addr[6] => Mux25.IN2
recv.addr[6] => Mux26.IN2
recv.addr[6] => Mux27.IN2
recv.addr[6] => Mux28.IN2
recv.addr[6] => Mux29.IN2
recv.addr[6] => Mux30.IN2
recv.addr[6] => Mux31.IN2
recv.addr[6] => Mux32.IN2
recv.addr[6] => Mux33.IN2
recv.addr[6] => Mux34.IN2
recv.addr[6] => Mux35.IN2
recv.addr[6] => Mux36.IN2
recv.addr[6] => Mux37.IN2
recv.addr[6] => Mux38.IN2
recv.addr[6] => Mux39.IN2
recv.addr[6] => Mux40.IN2
recv.addr[6] => Mux41.IN2
recv.addr[6] => Mux42.IN2
recv.addr[6] => Mux43.IN2
recv.addr[6] => Mux44.IN2
recv.addr[6] => Mux45.IN2
recv.addr[6] => Mux46.IN2
recv.addr[6] => Mux47.IN2
recv.addr[6] => Mux48.IN2
recv.addr[6] => Mux49.IN2
recv.addr[6] => Mux50.IN2
recv.addr[6] => Mux51.IN2
recv.addr[6] => Mux52.IN2
recv.addr[6] => Mux53.IN2
recv.addr[6] => Mux54.IN2
recv.addr[6] => Mux55.IN2
recv.addr[6] => Mux56.IN2
recv.addr[6] => Mux57.IN2
recv.addr[6] => Mux58.IN2
recv.addr[6] => Mux59.IN2
recv.addr[6] => Mux60.IN2
recv.addr[6] => Mux61.IN2
recv.addr[6] => Mux62.IN2
recv.addr[6] => Mux63.IN2
recv.addr[6] => Mux64.IN2
recv.addr[6] => Mux65.IN2
recv.addr[6] => Mux66.IN2
recv.addr[6] => Mux67.IN2
recv.addr[6] => Mux68.IN2
recv.addr[6] => Mux69.IN2
recv.addr[6] => Mux70.IN2
recv.addr[6] => Mux71.IN2
recv.addr[6] => Mux72.IN2
recv.addr[6] => Mux73.IN2
recv.addr[6] => Mux74.IN2
recv.addr[6] => Mux75.IN2
recv.addr[6] => Mux76.IN2
recv.addr[6] => Mux77.IN2
recv.addr[6] => Mux78.IN2
recv.addr[6] => Mux79.IN2
recv.addr[6] => Mux80.IN2
recv.addr[6] => Mux81.IN2
recv.addr[6] => Mux82.IN2
recv.addr[6] => Mux83.IN2
recv.addr[6] => Mux84.IN2
recv.addr[6] => Mux85.IN2
recv.addr[6] => Mux86.IN2
recv.addr[6] => Mux87.IN2
recv.addr[6] => Mux88.IN2
recv.addr[6] => Mux89.IN2
recv.addr[6] => Mux90.IN2
recv.addr[6] => Mux91.IN2
recv.addr[6] => Mux92.IN2
recv.addr[6] => Mux93.IN2
recv.addr[6] => Mux94.IN2
recv.addr[6] => Mux95.IN2
recv.addr[6] => Mux96.IN2
recv.addr[6] => Mux97.IN2
recv.addr[6] => Mux98.IN2
recv.addr[6] => Mux99.IN2
recv.addr[6] => Mux100.IN2
recv.addr[6] => Mux101.IN2
recv.addr[6] => Mux102.IN2
recv.addr[6] => Mux103.IN2
recv.addr[6] => Mux104.IN2
recv.addr[6] => Mux105.IN2
recv.addr[6] => Mux106.IN2
recv.addr[6] => Mux107.IN2
recv.addr[6] => Mux108.IN2
recv.addr[6] => Mux109.IN2
recv.addr[6] => Mux110.IN2
recv.addr[6] => Mux111.IN2
recv.addr[6] => Mux112.IN2
recv.addr[6] => Mux113.IN2
recv.addr[6] => Mux114.IN2
recv.addr[6] => Mux115.IN2
recv.addr[6] => Mux116.IN2
recv.addr[6] => Mux117.IN2
recv.addr[6] => Mux118.IN2
recv.addr[6] => Mux119.IN2
recv.addr[6] => Mux120.IN2
recv.addr[6] => Mux121.IN2
recv.addr[6] => Mux122.IN2
recv.addr[7] => Mux0.IN1
recv.addr[7] => Mux1.IN2
recv.addr[7] => Mux2.IN2
recv.addr[7] => Mux3.IN2
recv.addr[7] => Mux4.IN2
recv.addr[7] => Mux5.IN2
recv.addr[7] => Mux6.IN2
recv.addr[7] => Mux7.IN2
recv.addr[7] => Mux8.IN2
recv.addr[7] => Mux9.IN1
recv.addr[7] => Mux10.IN1
recv.addr[7] => Mux11.IN1
recv.addr[7] => Mux12.IN1
recv.addr[7] => Mux13.IN1
recv.addr[7] => Mux14.IN1
recv.addr[7] => Mux15.IN1
recv.addr[7] => Mux16.IN1
recv.addr[7] => Mux17.IN1
recv.addr[7] => Mux18.IN1
recv.addr[7] => Mux19.IN1
recv.addr[7] => Mux20.IN1
recv.addr[7] => Mux21.IN1
recv.addr[7] => Mux22.IN1
recv.addr[7] => Mux23.IN1
recv.addr[7] => Mux24.IN1
recv.addr[7] => Mux25.IN1
recv.addr[7] => Mux26.IN1
recv.addr[7] => Mux27.IN1
recv.addr[7] => Mux28.IN1
recv.addr[7] => Mux29.IN1
recv.addr[7] => Mux30.IN1
recv.addr[7] => Mux31.IN1
recv.addr[7] => Mux32.IN1
recv.addr[7] => Mux33.IN1
recv.addr[7] => Mux34.IN1
recv.addr[7] => Mux35.IN1
recv.addr[7] => Mux36.IN1
recv.addr[7] => Mux37.IN1
recv.addr[7] => Mux38.IN1
recv.addr[7] => Mux39.IN1
recv.addr[7] => Mux40.IN1
recv.addr[7] => Mux41.IN1
recv.addr[7] => Mux42.IN1
recv.addr[7] => Mux43.IN1
recv.addr[7] => Mux44.IN1
recv.addr[7] => Mux45.IN1
recv.addr[7] => Mux46.IN1
recv.addr[7] => Mux47.IN1
recv.addr[7] => Mux48.IN1
recv.addr[7] => Mux49.IN1
recv.addr[7] => Mux50.IN1
recv.addr[7] => Mux51.IN1
recv.addr[7] => Mux52.IN1
recv.addr[7] => Mux53.IN1
recv.addr[7] => Mux54.IN1
recv.addr[7] => Mux55.IN1
recv.addr[7] => Mux56.IN1
recv.addr[7] => Mux57.IN1
recv.addr[7] => Mux58.IN1
recv.addr[7] => Mux59.IN1
recv.addr[7] => Mux60.IN1
recv.addr[7] => Mux61.IN1
recv.addr[7] => Mux62.IN1
recv.addr[7] => Mux63.IN1
recv.addr[7] => Mux64.IN1
recv.addr[7] => Mux65.IN1
recv.addr[7] => Mux66.IN1
recv.addr[7] => Mux67.IN1
recv.addr[7] => Mux68.IN1
recv.addr[7] => Mux69.IN1
recv.addr[7] => Mux70.IN1
recv.addr[7] => Mux71.IN1
recv.addr[7] => Mux72.IN1
recv.addr[7] => Mux73.IN1
recv.addr[7] => Mux74.IN1
recv.addr[7] => Mux75.IN1
recv.addr[7] => Mux76.IN1
recv.addr[7] => Mux77.IN1
recv.addr[7] => Mux78.IN1
recv.addr[7] => Mux79.IN1
recv.addr[7] => Mux80.IN1
recv.addr[7] => Mux81.IN1
recv.addr[7] => Mux82.IN1
recv.addr[7] => Mux83.IN1
recv.addr[7] => Mux84.IN1
recv.addr[7] => Mux85.IN1
recv.addr[7] => Mux86.IN1
recv.addr[7] => Mux87.IN1
recv.addr[7] => Mux88.IN1
recv.addr[7] => Mux89.IN1
recv.addr[7] => Mux90.IN1
recv.addr[7] => Mux91.IN1
recv.addr[7] => Mux92.IN1
recv.addr[7] => Mux93.IN1
recv.addr[7] => Mux94.IN1
recv.addr[7] => Mux95.IN1
recv.addr[7] => Mux96.IN1
recv.addr[7] => Mux97.IN1
recv.addr[7] => Mux98.IN1
recv.addr[7] => Mux99.IN1
recv.addr[7] => Mux100.IN1
recv.addr[7] => Mux101.IN1
recv.addr[7] => Mux102.IN1
recv.addr[7] => Mux103.IN1
recv.addr[7] => Mux104.IN1
recv.addr[7] => Mux105.IN1
recv.addr[7] => Mux106.IN1
recv.addr[7] => Mux107.IN1
recv.addr[7] => Mux108.IN1
recv.addr[7] => Mux109.IN1
recv.addr[7] => Mux110.IN1
recv.addr[7] => Mux111.IN1
recv.addr[7] => Mux112.IN1
recv.addr[7] => Mux113.IN1
recv.addr[7] => Mux114.IN1
recv.addr[7] => Mux115.IN1
recv.addr[7] => Mux116.IN1
recv.addr[7] => Mux117.IN1
recv.addr[7] => Mux118.IN1
recv.addr[7] => Mux119.IN1
recv.addr[7] => Mux120.IN1
recv.addr[7] => Mux121.IN1
recv.addr[7] => Mux122.IN1
correlation_count_read => ~NO_FANOUT~
send.data[0] <= send.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[1] <= send.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[2] <= send.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[3] <= send.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[4] <= send.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[5] <= send.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[6] <= send.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[7] <= send.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[8] <= send.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[9] <= send.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[10] <= send.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[11] <= send.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[12] <= send.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[13] <= send.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[14] <= send.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[15] <= send.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[16] <= send.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[17] <= send.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[18] <= send.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[19] <= send.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[20] <= send.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[21] <= send.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[22] <= send.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[23] <= send.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[24] <= send.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[25] <= send.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[26] <= send.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[27] <= send.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[28] <= send.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[29] <= send.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[30] <= send.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[31] <= send.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[0] <= send.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[1] <= send.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[2] <= send.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[3] <= send.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[4] <= send.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[5] <= send.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[6] <= send.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[7] <= send.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PD_ASP_TopLevel|in_PD:in_PD
clk => delay[0].CLK
clk => delay[1].CLK
clk => delay[2].CLK
clk => delay[3].CLK
clk => delay[4].CLK
clk => delay[5].CLK
clk => delay[6].CLK
clk => delay[7].CLK
clk => delay[8].CLK
clk => delay[9].CLK
clk => delay[10].CLK
clk => delay[11].CLK
clk => delay[12].CLK
clk => delay[13].CLK
clk => delay[14].CLK
clk => delay[15].CLK
clk => delay[16].CLK
clk => delay[17].CLK
clk => delay[18].CLK
clk => delay[19].CLK
clk => delay[20].CLK
clk => delay[21].CLK
clk => delay[22].CLK
clk => delay[23].CLK
clk => delay[24].CLK
clk => delay[25].CLK
clk => delay[26].CLK
clk => delay[27].CLK
clk => delay[28].CLK
clk => delay[29].CLK
clk => delay[30].CLK
clk => delay[31].CLK
clk => send.data[0]~reg0.CLK
clk => send.data[1]~reg0.CLK
clk => send.data[2]~reg0.CLK
clk => send.data[3]~reg0.CLK
clk => send.data[4]~reg0.CLK
clk => send.data[5]~reg0.CLK
clk => send.data[6]~reg0.CLK
clk => send.data[7]~reg0.CLK
clk => send.data[8]~reg0.CLK
clk => send.data[9]~reg0.CLK
clk => send.data[10]~reg0.CLK
clk => send.data[11]~reg0.CLK
clk => send.data[12]~reg0.CLK
clk => send.data[13]~reg0.CLK
clk => send.data[14]~reg0.CLK
clk => send.data[15]~reg0.CLK
clk => send.data[16]~reg0.CLK
clk => send.data[17]~reg0.CLK
clk => send.data[18]~reg0.CLK
clk => send.data[19]~reg0.CLK
clk => send.data[20]~reg0.CLK
clk => send.data[21]~reg0.CLK
clk => send.data[22]~reg0.CLK
clk => send.data[23]~reg0.CLK
clk => send.data[24]~reg0.CLK
clk => send.data[25]~reg0.CLK
clk => send.data[26]~reg0.CLK
clk => send.data[27]~reg0.CLK
clk => send.data[28]~reg0.CLK
clk => send.data[29]~reg0.CLK
clk => send.data[30]~reg0.CLK
clk => send.data[31]~reg0.CLK
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => send.OUTPUTSELECT
flag => delay[6].ENA
flag => delay[5].ENA
flag => delay[4].ENA
flag => delay[3].ENA
flag => delay[2].ENA
flag => delay[1].ENA
flag => delay[0].ENA
flag => delay[7].ENA
flag => delay[8].ENA
flag => delay[9].ENA
flag => delay[10].ENA
flag => delay[11].ENA
flag => delay[12].ENA
flag => delay[13].ENA
flag => delay[14].ENA
flag => delay[15].ENA
flag => delay[16].ENA
flag => delay[17].ENA
flag => delay[18].ENA
flag => delay[19].ENA
flag => delay[20].ENA
flag => delay[21].ENA
flag => delay[22].ENA
flag => delay[23].ENA
flag => delay[24].ENA
flag => delay[25].ENA
flag => delay[26].ENA
flag => delay[27].ENA
flag => delay[28].ENA
flag => delay[29].ENA
flag => delay[30].ENA
flag => delay[31].ENA
send.data[0] <= send.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[1] <= send.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[2] <= send.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[3] <= send.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[4] <= send.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[5] <= send.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[6] <= send.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[7] <= send.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[8] <= send.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[9] <= send.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[10] <= send.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[11] <= send.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[12] <= send.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[13] <= send.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[14] <= send.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[15] <= send.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[16] <= send.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[17] <= send.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[18] <= send.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[19] <= send.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[20] <= send.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[21] <= send.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[22] <= send.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[23] <= send.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[24] <= send.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[25] <= send.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[26] <= send.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[27] <= send.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[28] <= send.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[29] <= send.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[30] <= send.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[31] <= send.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[0] <= <GND>
send.addr[1] <= <VCC>
send.addr[2] <= <GND>
send.addr[3] <= <GND>
send.addr[4] <= <GND>
send.addr[5] <= <GND>
send.addr[6] <= <GND>
send.addr[7] <= <GND>
recv.data[0] => ~NO_FANOUT~
recv.data[1] => ~NO_FANOUT~
recv.data[2] => ~NO_FANOUT~
recv.data[3] => ~NO_FANOUT~
recv.data[4] => ~NO_FANOUT~
recv.data[5] => ~NO_FANOUT~
recv.data[6] => ~NO_FANOUT~
recv.data[7] => ~NO_FANOUT~
recv.data[8] => ~NO_FANOUT~
recv.data[9] => ~NO_FANOUT~
recv.data[10] => ~NO_FANOUT~
recv.data[11] => ~NO_FANOUT~
recv.data[12] => ~NO_FANOUT~
recv.data[13] => ~NO_FANOUT~
recv.data[14] => ~NO_FANOUT~
recv.data[15] => ~NO_FANOUT~
recv.data[16] => ~NO_FANOUT~
recv.data[17] => ~NO_FANOUT~
recv.data[18] => ~NO_FANOUT~
recv.data[19] => ~NO_FANOUT~
recv.data[20] => ~NO_FANOUT~
recv.data[21] => ~NO_FANOUT~
recv.data[22] => ~NO_FANOUT~
recv.data[23] => ~NO_FANOUT~
recv.data[24] => ~NO_FANOUT~
recv.data[25] => ~NO_FANOUT~
recv.data[26] => ~NO_FANOUT~
recv.data[27] => ~NO_FANOUT~
recv.data[28] => ~NO_FANOUT~
recv.data[29] => ~NO_FANOUT~
recv.data[30] => ~NO_FANOUT~
recv.data[31] => ~NO_FANOUT~
recv.addr[0] => ~NO_FANOUT~
recv.addr[1] => ~NO_FANOUT~
recv.addr[2] => ~NO_FANOUT~
recv.addr[3] => ~NO_FANOUT~
recv.addr[4] => ~NO_FANOUT~
recv.addr[5] => ~NO_FANOUT~
recv.addr[6] => ~NO_FANOUT~
recv.addr[7] => ~NO_FANOUT~
correlation[0] => send.DATAB
correlation[0] => send.DATAB
correlation[1] => send.DATAB
correlation[1] => send.DATAB
correlation[2] => send.DATAB
correlation[2] => send.DATAB
correlation[3] => send.DATAB
correlation[3] => send.DATAB
correlation[4] => send.DATAB
correlation[4] => send.DATAB
correlation[5] => send.DATAB
correlation[5] => send.DATAB
correlation[6] => send.DATAB
correlation[6] => send.DATAB
correlation[7] => send.DATAB
correlation[7] => send.DATAB
correlation[8] => send.DATAB
correlation[8] => send.DATAB
correlation[9] => send.DATAB
correlation[9] => send.DATAB
correlation[10] => send.DATAB
correlation[10] => send.DATAB
correlation[11] => send.DATAB
correlation[11] => send.DATAB
correlation[12] => send.DATAB
correlation[12] => send.DATAB
correlation[13] => send.DATAB
correlation[13] => send.DATAB
correlation[14] => send.DATAB
correlation[14] => send.DATAB
correlation[15] => send.DATAB
correlation[15] => send.DATAB


|PD_ASP_TopLevel|nios_to_PD:nios_to_PD
clk => empty[0].CLK
clk => empty[1].CLK
clk => empty[2].CLK
clk => empty[3].CLK
clk => empty[4].CLK
clk => empty[5].CLK
clk => empty[6].CLK
clk => empty[7].CLK
clk => empty[8].CLK
clk => empty[9].CLK
clk => empty[10].CLK
clk => empty[11].CLK
clk => empty[12].CLK
clk => empty[13].CLK
clk => empty[14].CLK
clk => empty[15].CLK
clk => empty[16].CLK
clk => empty[17].CLK
clk => empty[18].CLK
clk => empty[19].CLK
clk => empty[20].CLK
clk => empty[21].CLK
clk => empty[22].CLK
clk => empty[23].CLK
clk => empty[24].CLK
clk => empty[25].CLK
clk => empty[26].CLK
clk => empty[27].CLK
clk => empty[28].CLK
clk => empty[29].CLK
clk => empty[30].CLK
clk => empty[31].CLK
clk => send.data[0]~reg0.CLK
clk => send.data[1]~reg0.CLK
clk => send.data[2]~reg0.CLK
clk => send.data[3]~reg0.CLK
clk => send.data[4]~reg0.CLK
clk => send.data[5]~reg0.CLK
clk => send.data[6]~reg0.CLK
clk => send.data[7]~reg0.CLK
clk => send.data[8]~reg0.CLK
clk => send.data[9]~reg0.CLK
clk => send.data[10]~reg0.CLK
clk => send.data[11]~reg0.CLK
clk => send.data[12]~reg0.CLK
clk => send.data[13]~reg0.CLK
clk => send.data[14]~reg0.CLK
clk => send.data[15]~reg0.CLK
clk => send.data[16]~reg0.CLK
clk => send.data[17]~reg0.CLK
clk => send.data[18]~reg0.CLK
clk => send.data[19]~reg0.CLK
clk => send.data[20]~reg0.CLK
clk => send.data[21]~reg0.CLK
clk => send.data[22]~reg0.CLK
clk => send.data[23]~reg0.CLK
clk => send.data[24]~reg0.CLK
clk => send.data[25]~reg0.CLK
clk => send.data[26]~reg0.CLK
clk => send.data[27]~reg0.CLK
clk => send.data[28]~reg0.CLK
clk => send.data[29]~reg0.CLK
clk => send.data[30]~reg0.CLK
clk => send.data[31]~reg0.CLK
send.data[0] <= send.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[1] <= send.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[2] <= send.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[3] <= send.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[4] <= send.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[5] <= send.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[6] <= send.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[7] <= send.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[8] <= send.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[9] <= send.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[10] <= send.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[11] <= send.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[12] <= send.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[13] <= send.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[14] <= send.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[15] <= send.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[16] <= send.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[17] <= send.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[18] <= send.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[19] <= send.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[20] <= send.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[21] <= send.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[22] <= send.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[23] <= send.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[24] <= send.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[25] <= send.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[26] <= send.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[27] <= send.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[28] <= send.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[29] <= send.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[30] <= send.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[31] <= send.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[0] <= <GND>
send.addr[1] <= <VCC>
send.addr[2] <= <GND>
send.addr[3] <= <GND>
send.addr[4] <= <GND>
send.addr[5] <= <GND>
send.addr[6] <= <GND>
send.addr[7] <= <GND>
recv.data[0] => ~NO_FANOUT~
recv.data[1] => ~NO_FANOUT~
recv.data[2] => ~NO_FANOUT~
recv.data[3] => ~NO_FANOUT~
recv.data[4] => ~NO_FANOUT~
recv.data[5] => ~NO_FANOUT~
recv.data[6] => ~NO_FANOUT~
recv.data[7] => ~NO_FANOUT~
recv.data[8] => ~NO_FANOUT~
recv.data[9] => ~NO_FANOUT~
recv.data[10] => ~NO_FANOUT~
recv.data[11] => ~NO_FANOUT~
recv.data[12] => ~NO_FANOUT~
recv.data[13] => ~NO_FANOUT~
recv.data[14] => ~NO_FANOUT~
recv.data[15] => ~NO_FANOUT~
recv.data[16] => ~NO_FANOUT~
recv.data[17] => ~NO_FANOUT~
recv.data[18] => ~NO_FANOUT~
recv.data[19] => ~NO_FANOUT~
recv.data[20] => ~NO_FANOUT~
recv.data[21] => ~NO_FANOUT~
recv.data[22] => ~NO_FANOUT~
recv.data[23] => ~NO_FANOUT~
recv.data[24] => ~NO_FANOUT~
recv.data[25] => ~NO_FANOUT~
recv.data[26] => ~NO_FANOUT~
recv.data[27] => ~NO_FANOUT~
recv.data[28] => ~NO_FANOUT~
recv.data[29] => ~NO_FANOUT~
recv.data[30] => ~NO_FANOUT~
recv.data[31] => ~NO_FANOUT~
recv.addr[0] => ~NO_FANOUT~
recv.addr[1] => ~NO_FANOUT~
recv.addr[2] => ~NO_FANOUT~
recv.addr[3] => ~NO_FANOUT~
recv.addr[4] => ~NO_FANOUT~
recv.addr[5] => ~NO_FANOUT~
recv.addr[6] => ~NO_FANOUT~
recv.addr[7] => ~NO_FANOUT~
enable_config => send.DATAA


