{"vcs1":{"timestamp_begin":1684268249.121176929, "rt":1.41, "ut":0.48, "st":0.22}}
{"vcselab":{"timestamp_begin":1684268250.618305015, "rt":1.28, "ut":0.51, "st":0.16}}
{"link":{"timestamp_begin":1684268251.970493165, "rt":0.55, "ut":0.26, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684268248.431694019}
{"VCS_COMP_START_TIME": 1684268248.431694019}
{"VCS_COMP_END_TIME": 1684268254.132366240}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331072}}
{"stitch_vcselab": {"peak_mem": 220992}}
