Reading netlist file: "C:\workspace\00_projects_git\T-FPGA\example\FPGA\spi-blink\impl\gwsynthesis\spi-blink.vg"
Parsing netlist file "C:\workspace\00_projects_git\T-FPGA\example\FPGA\spi-blink\impl\gwsynthesis\spi-blink.vg" completed
Processing netlist completed
Reading constraint file: "C:\workspace\00_projects_git\T-FPGA\example\FPGA\spi-blink\src\spi-blink.cst"
ERROR  (CT1136) : Bank 1 vccio(3.3) is locked by other constraint or embedded port, conflicting BANK_VCCIO set by 'gowin_ibuf_clk' : IO_TYPE = LVCMOS12 in the same bank
Physical Constraint parsed completed with errors
