

================================================================
== Vivado HLS Report for 'Conv1DMac_new319'
================================================================
* Date:           Tue May  9 01:01:49 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        3_3_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.255|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4194308|  4194308|  4194308|  4194308|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  4194306|  4194306|         4|          1|          1|  4194304|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     429|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     260|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      45|
|Register         |        0|      -|     340|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      0|     340|     830|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |computeS1_mux_164DeQ_U42  |computeS1_mux_164DeQ  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_U43  |computeS1_mux_164DeQ  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_U44  |computeS1_mux_164DeQ  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_U45  |computeS1_mux_164DeQ  |        0|      0|  0|  65|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0| 260|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |weights1_m_weights_V_1_U  |Conv1DMac_new319_Aem  |        1|  0|   0|  1024|    8|     1|         8192|
    |weights1_m_weights_V_2_U  |Conv1DMac_new319_Bew  |        1|  0|   0|  1024|    8|     1|         8192|
    |weights1_m_weights_V_3_U  |Conv1DMac_new319_CeG  |        1|  0|   0|  1024|    8|     1|         8192|
    |weights1_m_weights_V_U    |Conv1DMac_new319_zec  |        1|  0|   0|  1024|    8|     1|         8192|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                      |        4|  0|   0|  4096|   32|     4|        32768|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_140_1_fu_559_p2               |     *    |      0|  0|  41|           8|           8|
    |tmp_140_2_fu_617_p2               |     *    |      0|  0|  41|           8|           8|
    |tmp_140_3_fu_675_p2               |     *    |      0|  0|  41|           8|           8|
    |tmp_65_fu_501_p2                  |     *    |      0|  0|  41|           8|           8|
    |indvar_flatten_next5_fu_341_p2    |     +    |      0|  0|  23|           1|          23|
    |indvar_flatten_op_fu_473_p2       |     +    |      0|  0|  12|          12|           1|
    |macRegisters_0_V_fu_749_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_763_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_777_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_791_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_1_fu_395_p2                    |     +    |      0|  0|   7|           1|           5|
    |result_V_1_fu_897_p2              |     +    |      0|  0|   8|           8|           8|
    |result_V_2_fu_940_p2              |     +    |      0|  0|   8|           8|           8|
    |result_V_3_fu_983_p2              |     +    |      0|  0|   8|           8|           8|
    |result_V_fu_854_p2                |     +    |      0|  0|   8|           8|           8|
    |sf_1_fu_467_p2                    |     +    |      0|  0|   7|           7|           1|
    |tmp1_fu_744_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_758_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_772_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_786_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_62_fu_455_p2                  |     +    |      0|  0|  10|          10|          10|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   1|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   1|           1|           1|
    |tmp_147_1_fu_607_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_147_2_fu_665_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_147_3_fu_723_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_61_mid_fu_389_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp_68_fu_549_p2                  |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten5_fu_335_p2       |   icmp   |      0|  0|   9|          23|          24|
    |exitcond_flatten_fu_347_p2        |   icmp   |      0|  0|   5|          12|          11|
    |p_1_fu_587_p2                     |   icmp   |      0|  0|   3|           6|           1|
    |p_2_fu_645_p2                     |   icmp   |      0|  0|   3|           6|           1|
    |p_3_fu_703_p2                     |   icmp   |      0|  0|   3|           6|           1|
    |p_s_fu_529_p2                     |   icmp   |      0|  0|   3|           6|           1|
    |tmp_357_fu_383_p2                 |   icmp   |      0|  0|   4|           7|           8|
    |tmp_69_fu_461_p2                  |   icmp   |      0|  0|   3|           7|           6|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   1|           1|           1|
    |tmp_143_1_fu_593_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_143_2_fu_651_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_143_3_fu_709_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_358_fu_401_p2                 |    or    |      0|  0|   1|           1|           1|
    |tmp_67_fu_535_p2                  |    or    |      0|  0|   1|           1|           1|
    |indvar_flatten_next_fu_479_p3     |  select  |      0|  0|  12|           1|           1|
    |nm_mid2_fu_443_p3                 |  select  |      0|  0|   5|           1|           5|
    |nm_mid_fu_353_p3                  |  select  |      0|  0|   5|           1|           1|
    |nm_t_mid2_fu_435_p3               |  select  |      0|  0|   4|           1|           4|
    |nm_t_mid_fu_369_p3                |  select  |      0|  0|   4|           1|           1|
    |sf_mid2_fu_407_p3                 |  select  |      0|  0|   7|           1|           1|
    |tmp_60_mid2_fu_427_p3             |  select  |      0|  0|  10|           1|          10|
    |tmp_60_mid_fu_361_p3              |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_377_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 429|         258|         264|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   3|          4|    1|          4|
    |ap_done                    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   3|          2|    1|          2|
    |in_V_V_blk_n               |   3|          2|    1|          2|
    |indvar_flatten5_reg_259    |   3|          2|   23|         46|
    |indvar_flatten_reg_270     |   3|          2|   12|         24|
    |macRegisters_0_V_3_fu_178  |   3|          2|    8|         16|
    |macRegisters_1_V_3_fu_182  |   3|          2|    8|         16|
    |macRegisters_2_V_3_fu_186  |   3|          2|    8|         16|
    |macRegisters_3_V_3_fu_190  |   3|          2|    8|         16|
    |nm_reg_281                 |   3|          2|    5|         10|
    |out_V_V_blk_n              |   3|          2|    1|          2|
    |real_start                 |   3|          2|    1|          2|
    |sf_reg_292                 |   3|          2|    7|         14|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         32|   86|        174|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |exitcond_flatten5_reg_1030  |   1|   0|    1|          0|
    |indvar_flatten5_reg_259     |  23|   0|   23|          0|
    |indvar_flatten_reg_270      |  12|   0|   12|          0|
    |macRegisters_0_V_3_fu_178   |   8|   0|    8|          0|
    |macRegisters_1_V_3_fu_182   |   8|   0|    8|          0|
    |macRegisters_2_V_3_fu_186   |   8|   0|    8|          0|
    |macRegisters_3_V_3_fu_190   |   8|   0|    8|          0|
    |nm_reg_281                  |   5|   0|    5|          0|
    |nm_t_mid2_reg_1039          |   4|   0|    4|          0|
    |sf_reg_292                  |   7|   0|    7|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |tmp_142_1_reg_1106          |   8|   0|    8|          0|
    |tmp_142_2_reg_1116          |   8|   0|    8|          0|
    |tmp_142_3_reg_1126          |   8|   0|    8|          0|
    |tmp_147_1_reg_1111          |   1|   0|    1|          0|
    |tmp_147_2_reg_1121          |   1|   0|    1|          0|
    |tmp_147_3_reg_1131          |   1|   0|    1|          0|
    |tmp_62_reg_1052             |  10|   0|   10|          0|
    |tmp_66_reg_1096             |   8|   0|    8|          0|
    |tmp_68_reg_1101             |   1|   0|    1|          0|
    |tmp_69_reg_1057             |   1|   0|    1|          0|
    |tmp_V_50_reg_1071           |   8|   0|    8|          0|
    |exitcond_flatten5_reg_1030  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1039          |  64|  32|    4|          0|
    |tmp_69_reg_1057             |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 340|  96|  154|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new319 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new319 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new319 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new319 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new319 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new319 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new319 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new319 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new319 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new319 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten5)
	3  / (!exitcond_flatten5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%macRegisters_0_V_3 = alloca i8"   --->   Operation 7 'alloca' 'macRegisters_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_1_V_3 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_2_V_3 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_2_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_3_V_3 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str412, i32 0, i32 0, [1 x i8]* @p_str413, [1 x i8]* @p_str414, [1 x i8]* @p_str415, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str416, [1 x i8]* @p_str417)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str405, i32 0, i32 0, [1 x i8]* @p_str406, [1 x i8]* @p_str407, [1 x i8]* @p_str408, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str409, [1 x i8]* @p_str410)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_3_V_3"   --->   Operation 13 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_2_V_3"   --->   Operation 14 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_1_V_3"   --->   Operation 15 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_0_V_3"   --->   Operation 16 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "br label %0" [3_3_3/conv1d.h:782]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 5.23>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i23 [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode1EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %indvar_flatten_next5, %._crit_edge ]"   --->   Operation 18 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode1EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%nm = phi i5 [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode1EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %nm_mid2, %._crit_edge ]" [3_3_3/conv1d.h:784]   --->   Operation 20 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sf = phi i7 [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode1EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %sf_1, %._crit_edge ]"   --->   Operation 21 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = trunc i5 %nm to i4" [3_3_3/conv1d.h:784]   --->   Operation 22 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp, i6 0)" [3_3_3/conv1d.h:808]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.02ns)   --->   "%exitcond_flatten5 = icmp eq i23 %indvar_flatten5, -4194304"   --->   Operation 24 'icmp' 'exitcond_flatten5' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.66ns)   --->   "%indvar_flatten_next5 = add i23 1, %indvar_flatten5"   --->   Operation 25 'add' 'indvar_flatten_next5' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten5, label %1, label %.preheader401"   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%exitcond_flatten = icmp eq i12 %indvar_flatten, 1024"   --->   Operation 27 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten5)> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i5 0, i5 %nm" [3_3_3/conv1d.h:784]   --->   Operation 28 'select' 'nm_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_60_mid = select i1 %exitcond_flatten, i10 0, i10 %tmp_s" [3_3_3/conv1d.h:808]   --->   Operation 29 'select' 'tmp_60_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i4 0, i4 %tmp" [3_3_3/conv1d.h:848]   --->   Operation 30 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_61_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [3_3_3/conv1d.h:784]   --->   Operation 31 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.06ns)   --->   "%tmp_357 = icmp eq i7 %sf, -64" [3_3_3/conv1d.h:784]   --->   Operation 32 'icmp' 'tmp_357' <Predicate = (!exitcond_flatten5)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_61_mid = and i1 %tmp_357, %not_exitcond_flatten" [3_3_3/conv1d.h:784]   --->   Operation 33 'and' 'tmp_61_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.02ns)   --->   "%nm_1 = add i5 1, %nm_mid" [3_3_3/conv1d.h:783]   --->   Operation 34 'add' 'nm_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_358 = or i1 %tmp_61_mid, %exitcond_flatten" [3_3_3/conv1d.h:784]   --->   Operation 35 'or' 'tmp_358' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_358, i7 0, i7 %sf" [3_3_3/conv1d.h:784]   --->   Operation 36 'select' 'sf_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_716 = trunc i5 %nm_1 to i4" [3_3_3/conv1d.h:783]   --->   Operation 37 'trunc' 'tmp_716' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_60_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_716, i6 0)" [3_3_3/conv1d.h:808]   --->   Operation 38 'bitconcatenate' 'tmp_60_mid1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_60_mid2 = select i1 %tmp_61_mid, i10 %tmp_60_mid1, i10 %tmp_60_mid" [3_3_3/conv1d.h:808]   --->   Operation 39 'select' 'tmp_60_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.83ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_61_mid, i4 %tmp_716, i4 %nm_t_mid" [3_3_3/conv1d.h:848]   --->   Operation 40 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_61_mid, i5 %nm_1, i5 %nm_mid" [3_3_3/conv1d.h:784]   --->   Operation 41 'select' 'nm_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%sf_cast1 = zext i7 %sf_mid2 to i10" [3_3_3/conv1d.h:784]   --->   Operation 42 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.41ns) (out node of the LUT)   --->   "%tmp_62 = add i10 %sf_cast1, %tmp_60_mid2" [3_3_3/conv1d.h:808]   --->   Operation 43 'add' 'tmp_62' <Predicate = (!exitcond_flatten5)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.06ns)   --->   "%tmp_69 = icmp eq i7 %sf_mid2, 63" [3_3_3/conv1d.h:838]   --->   Operation 44 'icmp' 'tmp_69' <Predicate = (!exitcond_flatten5)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_69, label %_ZN13ap_fixed_baseILi9ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi1ELb1ELS0_1ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0, label %.preheader401.._crit_edge_crit_edge" [3_3_3/conv1d.h:838]   --->   Operation 45 'br' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.31ns)   --->   "%sf_1 = add i7 %sf_mid2, 1" [3_3_3/conv1d.h:784]   --->   Operation 46 'add' 'sf_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.54ns)   --->   "%indvar_flatten_op = add i12 %indvar_flatten, 1"   --->   Operation 47 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten5)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.59ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i12 1, i12 %indvar_flatten_op"   --->   Operation 48 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten5)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 49 [1/1] (3.40ns)   --->   "%tmp_V_50 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [3_3_3/conv1d.h:787]   --->   Operation 49 'read' 'tmp_V_50' <Predicate = (!exitcond_flatten5)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_63 = zext i10 %tmp_62 to i64" [3_3_3/conv1d.h:808]   --->   Operation 50 'zext' 'tmp_63' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights1_m_weights_V_4 = getelementptr [1024 x i8]* @weights1_m_weights_V, i64 0, i64 %tmp_63" [3_3_3/conv1d.h:808]   --->   Operation 51 'getelementptr' 'weights1_m_weights_V_4' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights1_m_weights_V_5 = load i8* %weights1_m_weights_V_4, align 1" [3_3_3/conv1d.h:808]   --->   Operation 52 'load' 'weights1_m_weights_V_5' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights1_m_weights_V_6 = getelementptr [1024 x i8]* @weights1_m_weights_V_1, i64 0, i64 %tmp_63" [3_3_3/conv1d.h:808]   --->   Operation 53 'getelementptr' 'weights1_m_weights_V_6' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights1_m_weights_V_7 = load i8* %weights1_m_weights_V_6, align 1" [3_3_3/conv1d.h:808]   --->   Operation 54 'load' 'weights1_m_weights_V_7' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights1_m_weights_V_8 = getelementptr [1024 x i8]* @weights1_m_weights_V_2, i64 0, i64 %tmp_63" [3_3_3/conv1d.h:808]   --->   Operation 55 'getelementptr' 'weights1_m_weights_V_8' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights1_m_weights_V_9 = load i8* %weights1_m_weights_V_8, align 1" [3_3_3/conv1d.h:808]   --->   Operation 56 'load' 'weights1_m_weights_V_9' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights1_m_weights_V_10 = getelementptr [1024 x i8]* @weights1_m_weights_V_3, i64 0, i64 %tmp_63" [3_3_3/conv1d.h:808]   --->   Operation 57 'getelementptr' 'weights1_m_weights_V_10' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights1_m_weights_V_11 = load i8* %weights1_m_weights_V_10, align 1" [3_3_3/conv1d.h:808]   --->   Operation 58 'load' 'weights1_m_weights_V_11' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 8.25>
ST_4 : Operation 59 [1/2] (2.77ns)   --->   "%weights1_m_weights_V_5 = load i8* %weights1_m_weights_V_4, align 1" [3_3_3/conv1d.h:808]   --->   Operation 59 'load' 'weights1_m_weights_V_5' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_071_assign_1 = sext i8 %tmp_V_50 to i16" [3_3_3/conv1d.h:814]   --->   Operation 60 'sext' 'p_071_assign_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_64 = sext i8 %weights1_m_weights_V_5 to i16" [3_3_3/conv1d.h:814]   --->   Operation 61 'sext' 'tmp_64' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.61ns)   --->   "%tmp_65 = mul i16 %tmp_64, %p_071_assign_1" [3_3_3/conv1d.h:814]   --->   Operation 62 'mul' 'tmp_65' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_717 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_65, i32 15)" [3_3_3/conv1d.h:814]   --->   Operation 63 'bitselect' 'tmp_717' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_65, i32 7, i32 14)" [3_3_3/conv1d.h:814]   --->   Operation 64 'partselect' 'tmp_66' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_718 = trunc i16 %tmp_65 to i6" [3_3_3/conv1d.h:814]   --->   Operation 65 'trunc' 'tmp_718' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.07ns)   --->   "%p_s = icmp ne i6 %tmp_718, 0" [3_3_3/conv1d.h:814]   --->   Operation 66 'icmp' 'p_s' <Predicate = (!exitcond_flatten5)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_67 = or i1 %tmp_717, %p_s" [3_3_3/conv1d.h:814]   --->   Operation 67 'or' 'tmp_67' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_719 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_65, i32 6)" [3_3_3/conv1d.h:814]   --->   Operation 68 'bitselect' 'tmp_719' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_68 = and i1 %tmp_67, %tmp_719" [3_3_3/conv1d.h:814]   --->   Operation 69 'and' 'tmp_68' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/2] (2.77ns)   --->   "%weights1_m_weights_V_7 = load i8* %weights1_m_weights_V_6, align 1" [3_3_3/conv1d.h:808]   --->   Operation 70 'load' 'weights1_m_weights_V_7' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_139_1 = sext i8 %weights1_m_weights_V_7 to i16" [3_3_3/conv1d.h:814]   --->   Operation 71 'sext' 'tmp_139_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (3.61ns)   --->   "%tmp_140_1 = mul i16 %tmp_139_1, %p_071_assign_1" [3_3_3/conv1d.h:814]   --->   Operation 72 'mul' 'tmp_140_1' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_147_1)   --->   "%tmp_720 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_140_1, i32 14)" [3_3_3/conv1d.h:814]   --->   Operation 73 'bitselect' 'tmp_720' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_142_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_140_1, i32 7, i32 14)" [3_3_3/conv1d.h:814]   --->   Operation 74 'partselect' 'tmp_142_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_721 = trunc i16 %tmp_140_1 to i6" [3_3_3/conv1d.h:814]   --->   Operation 75 'trunc' 'tmp_721' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.07ns)   --->   "%p_1 = icmp ne i6 %tmp_721, 0" [3_3_3/conv1d.h:814]   --->   Operation 76 'icmp' 'p_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_147_1)   --->   "%tmp_143_1 = or i1 %tmp_720, %p_1" [3_3_3/conv1d.h:814]   --->   Operation 77 'or' 'tmp_143_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_147_1)   --->   "%tmp_722 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_140_1, i32 6)" [3_3_3/conv1d.h:814]   --->   Operation 78 'bitselect' 'tmp_722' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_147_1 = and i1 %tmp_143_1, %tmp_722" [3_3_3/conv1d.h:814]   --->   Operation 79 'and' 'tmp_147_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (2.77ns)   --->   "%weights1_m_weights_V_9 = load i8* %weights1_m_weights_V_8, align 1" [3_3_3/conv1d.h:808]   --->   Operation 80 'load' 'weights1_m_weights_V_9' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_139_2 = sext i8 %weights1_m_weights_V_9 to i16" [3_3_3/conv1d.h:814]   --->   Operation 81 'sext' 'tmp_139_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (3.61ns)   --->   "%tmp_140_2 = mul i16 %tmp_139_2, %p_071_assign_1" [3_3_3/conv1d.h:814]   --->   Operation 82 'mul' 'tmp_140_2' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_147_2)   --->   "%tmp_723 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_140_2, i32 15)" [3_3_3/conv1d.h:814]   --->   Operation 83 'bitselect' 'tmp_723' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_142_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_140_2, i32 7, i32 14)" [3_3_3/conv1d.h:814]   --->   Operation 84 'partselect' 'tmp_142_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_724 = trunc i16 %tmp_140_2 to i6" [3_3_3/conv1d.h:814]   --->   Operation 85 'trunc' 'tmp_724' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.07ns)   --->   "%p_2 = icmp ne i6 %tmp_724, 0" [3_3_3/conv1d.h:814]   --->   Operation 86 'icmp' 'p_2' <Predicate = (!exitcond_flatten5)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_147_2)   --->   "%tmp_143_2 = or i1 %tmp_723, %p_2" [3_3_3/conv1d.h:814]   --->   Operation 87 'or' 'tmp_143_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_147_2)   --->   "%tmp_725 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_140_2, i32 6)" [3_3_3/conv1d.h:814]   --->   Operation 88 'bitselect' 'tmp_725' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_147_2 = and i1 %tmp_143_2, %tmp_725" [3_3_3/conv1d.h:814]   --->   Operation 89 'and' 'tmp_147_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/2] (2.77ns)   --->   "%weights1_m_weights_V_11 = load i8* %weights1_m_weights_V_10, align 1" [3_3_3/conv1d.h:808]   --->   Operation 90 'load' 'weights1_m_weights_V_11' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_139_3 = sext i8 %weights1_m_weights_V_11 to i16" [3_3_3/conv1d.h:814]   --->   Operation 91 'sext' 'tmp_139_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (3.61ns)   --->   "%tmp_140_3 = mul i16 %tmp_139_3, %p_071_assign_1" [3_3_3/conv1d.h:814]   --->   Operation 92 'mul' 'tmp_140_3' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_147_3)   --->   "%tmp_726 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_140_3, i32 14)" [3_3_3/conv1d.h:814]   --->   Operation 93 'bitselect' 'tmp_726' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_142_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_140_3, i32 7, i32 14)" [3_3_3/conv1d.h:814]   --->   Operation 94 'partselect' 'tmp_142_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_727 = trunc i16 %tmp_140_3 to i6" [3_3_3/conv1d.h:814]   --->   Operation 95 'trunc' 'tmp_727' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.07ns)   --->   "%p_3 = icmp ne i6 %tmp_727, 0" [3_3_3/conv1d.h:814]   --->   Operation 96 'icmp' 'p_3' <Predicate = (!exitcond_flatten5)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_147_3)   --->   "%tmp_143_3 = or i1 %tmp_726, %p_3" [3_3_3/conv1d.h:814]   --->   Operation 97 'or' 'tmp_143_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_147_3)   --->   "%tmp_728 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_140_3, i32 6)" [3_3_3/conv1d.h:814]   --->   Operation 98 'bitselect' 'tmp_728' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_147_3 = and i1 %tmp_143_3, %tmp_728" [3_3_3/conv1d.h:814]   --->   Operation 99 'and' 'tmp_147_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.04>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%macRegisters_0_V_3_s = load i8* %macRegisters_0_V_3" [3_3_3/conv1d.h:827]   --->   Operation 100 'load' 'macRegisters_0_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%macRegisters_1_V_3_s = load i8* %macRegisters_1_V_3" [3_3_3/conv1d.h:827]   --->   Operation 101 'load' 'macRegisters_1_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%macRegisters_2_V_3_s = load i8* %macRegisters_2_V_3" [3_3_3/conv1d.h:827]   --->   Operation 102 'load' 'macRegisters_2_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%macRegisters_3_V_3_s = load i8* %macRegisters_3_V_3" [3_3_3/conv1d.h:827]   --->   Operation 103 'load' 'macRegisters_3_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 104 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 105 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str58) nounwind" [3_3_3/conv1d.h:784]   --->   Operation 106 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str58)" [3_3_3/conv1d.h:784]   --->   Operation 107 'specregionbegin' 'tmp_61' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [3_3_3/conv1d.h:785]   --->   Operation 108 'specpipeline' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_147_cast = zext i1 %tmp_68 to i8" [3_3_3/conv1d.h:814]   --->   Operation 109 'zext' 'tmp_147_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_147_cast, %tmp_66" [3_3_3/conv1d.h:827]   --->   Operation 110 'add' 'tmp1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %macRegisters_0_V_3_s, %tmp1" [3_3_3/conv1d.h:827]   --->   Operation 111 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_147_1_cast = zext i1 %tmp_147_1 to i8" [3_3_3/conv1d.h:814]   --->   Operation 112 'zext' 'tmp_147_1_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_147_1_cast, %tmp_142_1" [3_3_3/conv1d.h:827]   --->   Operation 113 'add' 'tmp2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %macRegisters_1_V_3_s, %tmp2" [3_3_3/conv1d.h:827]   --->   Operation 114 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_147_2_cast = zext i1 %tmp_147_2 to i8" [3_3_3/conv1d.h:814]   --->   Operation 115 'zext' 'tmp_147_2_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_147_2_cast, %tmp_142_2" [3_3_3/conv1d.h:827]   --->   Operation 116 'add' 'tmp3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %macRegisters_2_V_3_s, %tmp3" [3_3_3/conv1d.h:827]   --->   Operation 117 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_147_3_cast = zext i1 %tmp_147_3 to i8" [3_3_3/conv1d.h:814]   --->   Operation 118 'zext' 'tmp_147_3_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_147_3_cast, %tmp_142_3" [3_3_3/conv1d.h:827]   --->   Operation 119 'add' 'tmp4' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %macRegisters_3_V_3_s, %tmp4" [3_3_3/conv1d.h:827]   --->   Operation 120 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.46ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_3" [3_3_3/conv1d.h:835]   --->   Operation 121 'store' <Predicate = (!tmp_69)> <Delay = 0.46>
ST_5 : Operation 122 [1/1] (0.46ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_3" [3_3_3/conv1d.h:835]   --->   Operation 122 'store' <Predicate = (!tmp_69)> <Delay = 0.46>
ST_5 : Operation 123 [1/1] (0.46ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_3" [3_3_3/conv1d.h:835]   --->   Operation 123 'store' <Predicate = (!tmp_69)> <Delay = 0.46>
ST_5 : Operation 124 [1/1] (0.46ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_3" [3_3_3/conv1d.h:835]   --->   Operation 124 'store' <Predicate = (!tmp_69)> <Delay = 0.46>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge" [3_3_3/conv1d.h:838]   --->   Operation 125 'br' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node result_V)   --->   "%tmp_70 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 0, i8 18, i8 0, i8 0, i8 40, i8 22, i8 0, i8 12, i8 -3, i8 24, i8 27, i8 -14, i8 0, i8 21, i8 0, i4 %nm_t_mid2)" [3_3_3/conv1d.h:848]   --->   Operation 126 'mux' 'tmp_70' <Predicate = (tmp_69)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.67ns) (out node of the LUT)   --->   "%result_V = add i8 %macRegisters_0_V, %tmp_70" [3_3_3/conv1d.h:850]   --->   Operation 127 'add' 'result_V' <Predicate = (tmp_69)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node result_V_1)   --->   "%tmp_71 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 34, i8 18, i8 0, i8 37, i8 -4, i8 0, i8 10, i8 0, i8 16, i8 0, i8 18, i8 0, i8 16, i8 -1, i8 5, i8 16, i4 %nm_t_mid2)" [3_3_3/conv1d.h:848]   --->   Operation 128 'mux' 'tmp_71' <Predicate = (tmp_69)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.67ns) (out node of the LUT)   --->   "%result_V_1 = add i8 %macRegisters_1_V, %tmp_71" [3_3_3/conv1d.h:850]   --->   Operation 129 'add' 'result_V_1' <Predicate = (tmp_69)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node result_V_2)   --->   "%tmp_72 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 30, i8 29, i8 0, i8 0, i8 0, i8 19, i8 4, i8 0, i8 20, i8 6, i8 36, i8 13, i8 0, i8 15, i8 32, i4 %nm_t_mid2)" [3_3_3/conv1d.h:848]   --->   Operation 130 'mux' 'tmp_72' <Predicate = (tmp_69)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (1.67ns) (out node of the LUT)   --->   "%result_V_2 = add i8 %macRegisters_2_V, %tmp_72" [3_3_3/conv1d.h:850]   --->   Operation 131 'add' 'result_V_2' <Predicate = (tmp_69)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node result_V_3)   --->   "%tmp_73 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 19, i8 17, i8 0, i8 0, i8 4, i8 34, i8 30, i8 32, i8 6, i8 26, i8 37, i8 26, i8 0, i8 22, i8 0, i8 26, i4 %nm_t_mid2)" [3_3_3/conv1d.h:848]   --->   Operation 132 'mux' 'tmp_73' <Predicate = (tmp_69)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.67ns) (out node of the LUT)   --->   "%result_V_3 = add i8 %macRegisters_3_V, %tmp_73" [3_3_3/conv1d.h:850]   --->   Operation 133 'add' 'result_V_3' <Predicate = (tmp_69)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_V = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %result_V_3, i8 %result_V_2, i8 %result_V_1, i8 %result_V)" [3_3_3/conv1d.h:861]   --->   Operation 134 'bitconcatenate' 'tmp_V' <Predicate = (tmp_69)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [3_3_3/conv1d.h:867]   --->   Operation 135 'write' <Predicate = (tmp_69)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_5 : Operation 136 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_3_V_3"   --->   Operation 136 'store' <Predicate = (tmp_69)> <Delay = 0.46>
ST_5 : Operation 137 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_2_V_3"   --->   Operation 137 'store' <Predicate = (tmp_69)> <Delay = 0.46>
ST_5 : Operation 138 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_1_V_3"   --->   Operation 138 'store' <Predicate = (tmp_69)> <Delay = 0.46>
ST_5 : Operation 139 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_0_V_3"   --->   Operation 139 'store' <Predicate = (tmp_69)> <Delay = 0.46>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br label %._crit_edge" [3_3_3/conv1d.h:868]   --->   Operation 140 'br' <Predicate = (tmp_69)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str58, i32 %tmp_61)" [3_3_3/conv1d.h:869]   --->   Operation 141 'specregionend' 'empty' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 142 'br' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "ret void" [3_3_3/conv1d.h:875]   --->   Operation 143 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights1_m_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights1_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights1_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights1_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_3      (alloca         ) [ 0111110]
macRegisters_1_V_3      (alloca         ) [ 0111110]
macRegisters_2_V_3      (alloca         ) [ 0111110]
macRegisters_3_V_3      (alloca         ) [ 0111110]
StgValue_11             (specinterface  ) [ 0000000]
StgValue_12             (specinterface  ) [ 0000000]
StgValue_13             (store          ) [ 0000000]
StgValue_14             (store          ) [ 0000000]
StgValue_15             (store          ) [ 0000000]
StgValue_16             (store          ) [ 0000000]
StgValue_17             (br             ) [ 0111110]
indvar_flatten5         (phi            ) [ 0010000]
indvar_flatten          (phi            ) [ 0010000]
nm                      (phi            ) [ 0010000]
sf                      (phi            ) [ 0010000]
tmp                     (trunc          ) [ 0000000]
tmp_s                   (bitconcatenate ) [ 0000000]
exitcond_flatten5       (icmp           ) [ 0011110]
indvar_flatten_next5    (add            ) [ 0111110]
StgValue_26             (br             ) [ 0000000]
exitcond_flatten        (icmp           ) [ 0000000]
nm_mid                  (select         ) [ 0000000]
tmp_60_mid              (select         ) [ 0000000]
nm_t_mid                (select         ) [ 0000000]
not_exitcond_flatten    (xor            ) [ 0000000]
tmp_357                 (icmp           ) [ 0000000]
tmp_61_mid              (and            ) [ 0000000]
nm_1                    (add            ) [ 0000000]
tmp_358                 (or             ) [ 0000000]
sf_mid2                 (select         ) [ 0000000]
tmp_716                 (trunc          ) [ 0000000]
tmp_60_mid1             (bitconcatenate ) [ 0000000]
tmp_60_mid2             (select         ) [ 0000000]
nm_t_mid2               (select         ) [ 0011110]
nm_mid2                 (select         ) [ 0111110]
sf_cast1                (zext           ) [ 0000000]
tmp_62                  (add            ) [ 0011000]
tmp_69                  (icmp           ) [ 0011110]
StgValue_45             (br             ) [ 0000000]
sf_1                    (add            ) [ 0111110]
indvar_flatten_op       (add            ) [ 0000000]
indvar_flatten_next     (select         ) [ 0111110]
tmp_V_50                (read           ) [ 0010100]
tmp_63                  (zext           ) [ 0000000]
weights1_m_weights_V_4  (getelementptr  ) [ 0010100]
weights1_m_weights_V_6  (getelementptr  ) [ 0010100]
weights1_m_weights_V_8  (getelementptr  ) [ 0010100]
weights1_m_weights_V_10 (getelementptr  ) [ 0010100]
weights1_m_weights_V_5  (load           ) [ 0000000]
p_071_assign_1          (sext           ) [ 0000000]
tmp_64                  (sext           ) [ 0000000]
tmp_65                  (mul            ) [ 0000000]
tmp_717                 (bitselect      ) [ 0000000]
tmp_66                  (partselect     ) [ 0010010]
tmp_718                 (trunc          ) [ 0000000]
p_s                     (icmp           ) [ 0000000]
tmp_67                  (or             ) [ 0000000]
tmp_719                 (bitselect      ) [ 0000000]
tmp_68                  (and            ) [ 0010010]
weights1_m_weights_V_7  (load           ) [ 0000000]
tmp_139_1               (sext           ) [ 0000000]
tmp_140_1               (mul            ) [ 0000000]
tmp_720                 (bitselect      ) [ 0000000]
tmp_142_1               (partselect     ) [ 0010010]
tmp_721                 (trunc          ) [ 0000000]
p_1                     (icmp           ) [ 0000000]
tmp_143_1               (or             ) [ 0000000]
tmp_722                 (bitselect      ) [ 0000000]
tmp_147_1               (and            ) [ 0010010]
weights1_m_weights_V_9  (load           ) [ 0000000]
tmp_139_2               (sext           ) [ 0000000]
tmp_140_2               (mul            ) [ 0000000]
tmp_723                 (bitselect      ) [ 0000000]
tmp_142_2               (partselect     ) [ 0010010]
tmp_724                 (trunc          ) [ 0000000]
p_2                     (icmp           ) [ 0000000]
tmp_143_2               (or             ) [ 0000000]
tmp_725                 (bitselect      ) [ 0000000]
tmp_147_2               (and            ) [ 0010010]
weights1_m_weights_V_11 (load           ) [ 0000000]
tmp_139_3               (sext           ) [ 0000000]
tmp_140_3               (mul            ) [ 0000000]
tmp_726                 (bitselect      ) [ 0000000]
tmp_142_3               (partselect     ) [ 0010010]
tmp_727                 (trunc          ) [ 0000000]
p_3                     (icmp           ) [ 0000000]
tmp_143_3               (or             ) [ 0000000]
tmp_728                 (bitselect      ) [ 0000000]
tmp_147_3               (and            ) [ 0010010]
macRegisters_0_V_3_s    (load           ) [ 0000000]
macRegisters_1_V_3_s    (load           ) [ 0000000]
macRegisters_2_V_3_s    (load           ) [ 0000000]
macRegisters_3_V_3_s    (load           ) [ 0000000]
StgValue_104            (specloopname   ) [ 0000000]
StgValue_105            (specloopname   ) [ 0000000]
StgValue_106            (specloopname   ) [ 0000000]
tmp_61                  (specregionbegin) [ 0000000]
StgValue_108            (specpipeline   ) [ 0000000]
tmp_147_cast            (zext           ) [ 0000000]
tmp1                    (add            ) [ 0000000]
macRegisters_0_V        (add            ) [ 0000000]
tmp_147_1_cast          (zext           ) [ 0000000]
tmp2                    (add            ) [ 0000000]
macRegisters_1_V        (add            ) [ 0000000]
tmp_147_2_cast          (zext           ) [ 0000000]
tmp3                    (add            ) [ 0000000]
macRegisters_2_V        (add            ) [ 0000000]
tmp_147_3_cast          (zext           ) [ 0000000]
tmp4                    (add            ) [ 0000000]
macRegisters_3_V        (add            ) [ 0000000]
StgValue_121            (store          ) [ 0000000]
StgValue_122            (store          ) [ 0000000]
StgValue_123            (store          ) [ 0000000]
StgValue_124            (store          ) [ 0000000]
StgValue_125            (br             ) [ 0000000]
tmp_70                  (mux            ) [ 0000000]
result_V                (add            ) [ 0000000]
tmp_71                  (mux            ) [ 0000000]
result_V_1              (add            ) [ 0000000]
tmp_72                  (mux            ) [ 0000000]
result_V_2              (add            ) [ 0000000]
tmp_73                  (mux            ) [ 0000000]
result_V_3              (add            ) [ 0000000]
tmp_V                   (bitconcatenate ) [ 0000000]
StgValue_135            (write          ) [ 0000000]
StgValue_136            (store          ) [ 0000000]
StgValue_137            (store          ) [ 0000000]
StgValue_138            (store          ) [ 0000000]
StgValue_139            (store          ) [ 0000000]
StgValue_140            (br             ) [ 0000000]
empty                   (specregionend  ) [ 0000000]
StgValue_142            (br             ) [ 0111110]
StgValue_143            (ret            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights1_m_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1_m_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights1_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights1_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights1_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str412"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str413"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str414"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str415"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str416"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str417"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str405"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str406"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str407"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str408"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str409"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str410"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i8.i4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="macRegisters_0_V_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="macRegisters_1_V_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_3/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="macRegisters_2_V_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="macRegisters_3_V_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_V_50_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_50/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_135_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_135/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="weights1_m_weights_V_4_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_m_weights_V_4/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights1_m_weights_V_5/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="weights1_m_weights_V_6_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="10" slack="0"/>
<pin id="224" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_m_weights_V_6/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights1_m_weights_V_7/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="weights1_m_weights_V_8_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_m_weights_V_8/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights1_m_weights_V_9/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="weights1_m_weights_V_10_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="10" slack="0"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_m_weights_V_10/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights1_m_weights_V_11/3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="indvar_flatten5_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="23" slack="1"/>
<pin id="261" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten5 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="indvar_flatten5_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="23" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten5/2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="indvar_flatten_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="1"/>
<pin id="272" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="indvar_flatten_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="12" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="nm_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="1"/>
<pin id="283" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="nm_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="sf_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="1"/>
<pin id="294" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="sf_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="7" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/1 StgValue_136/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_137/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_138/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_139/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="exitcond_flatten5_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="23" slack="0"/>
<pin id="337" dir="0" index="1" bw="23" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten5/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="indvar_flatten_next5_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="23" slack="0"/>
<pin id="344" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next5/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="exitcond_flatten_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="0" index="1" bw="12" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="nm_mid_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="5" slack="0"/>
<pin id="356" dir="0" index="2" bw="5" slack="0"/>
<pin id="357" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_60_mid_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="10" slack="0"/>
<pin id="364" dir="0" index="2" bw="10" slack="0"/>
<pin id="365" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_60_mid/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="nm_t_mid_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="not_exitcond_flatten_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_357_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="0" index="1" bw="7" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_357/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_61_mid_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_61_mid/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="nm_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="5" slack="0"/>
<pin id="398" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_358_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_358/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sf_mid2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="7" slack="0"/>
<pin id="410" dir="0" index="2" bw="7" slack="0"/>
<pin id="411" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_716_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_716/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_60_mid1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="0" index="1" bw="4" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60_mid1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_60_mid2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="10" slack="0"/>
<pin id="430" dir="0" index="2" bw="10" slack="0"/>
<pin id="431" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_60_mid2/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="nm_t_mid2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="0" index="2" bw="4" slack="0"/>
<pin id="439" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="nm_mid2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="5" slack="0"/>
<pin id="446" dir="0" index="2" bw="5" slack="0"/>
<pin id="447" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sf_cast1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_62_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="0"/>
<pin id="457" dir="0" index="1" bw="10" slack="0"/>
<pin id="458" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_69_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="0" index="1" bw="7" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_69/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sf_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="indvar_flatten_op_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="12" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="indvar_flatten_next_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="12" slack="0"/>
<pin id="482" dir="0" index="2" bw="12" slack="0"/>
<pin id="483" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_63_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_071_assign_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="1"/>
<pin id="496" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_071_assign_1/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_64_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_65_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="0"/>
<pin id="504" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_717_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="16" slack="0"/>
<pin id="510" dir="0" index="2" bw="5" slack="0"/>
<pin id="511" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_717/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_66_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="16" slack="0"/>
<pin id="518" dir="0" index="2" bw="4" slack="0"/>
<pin id="519" dir="0" index="3" bw="5" slack="0"/>
<pin id="520" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_718_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_718/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_s_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="0"/>
<pin id="531" dir="0" index="1" bw="6" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_67_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_67/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_719_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="16" slack="0"/>
<pin id="544" dir="0" index="2" bw="4" slack="0"/>
<pin id="545" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_719/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_68_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_68/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_139_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_139_1/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_140_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="0"/>
<pin id="562" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_140_1/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_720_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_720/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_142_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="16" slack="0"/>
<pin id="576" dir="0" index="2" bw="4" slack="0"/>
<pin id="577" dir="0" index="3" bw="5" slack="0"/>
<pin id="578" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_142_1/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_721_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_721/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="0"/>
<pin id="589" dir="0" index="1" bw="6" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_1/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_143_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_143_1/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_722_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="16" slack="0"/>
<pin id="602" dir="0" index="2" bw="4" slack="0"/>
<pin id="603" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_722/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_147_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_147_1/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_139_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_139_2/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_140_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="8" slack="0"/>
<pin id="620" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_140_2/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_723_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="16" slack="0"/>
<pin id="626" dir="0" index="2" bw="5" slack="0"/>
<pin id="627" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_723/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_142_2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="0" index="1" bw="16" slack="0"/>
<pin id="634" dir="0" index="2" bw="4" slack="0"/>
<pin id="635" dir="0" index="3" bw="5" slack="0"/>
<pin id="636" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_142_2/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_724_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="0"/>
<pin id="643" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_724/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="p_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="0"/>
<pin id="647" dir="0" index="1" bw="6" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_2/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_143_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_143_2/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_725_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="16" slack="0"/>
<pin id="660" dir="0" index="2" bw="4" slack="0"/>
<pin id="661" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_725/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_147_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_147_2/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_139_3_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_139_3/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_140_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_140_3/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_726_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="16" slack="0"/>
<pin id="684" dir="0" index="2" bw="5" slack="0"/>
<pin id="685" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_726/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_142_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="16" slack="0"/>
<pin id="692" dir="0" index="2" bw="4" slack="0"/>
<pin id="693" dir="0" index="3" bw="5" slack="0"/>
<pin id="694" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_142_3/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_727_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_727/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="p_3_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="0"/>
<pin id="705" dir="0" index="1" bw="6" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_3/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_143_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_143_3/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_728_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="16" slack="0"/>
<pin id="718" dir="0" index="2" bw="4" slack="0"/>
<pin id="719" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_728/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_147_3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_147_3/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="macRegisters_0_V_3_s_load_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="4"/>
<pin id="731" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_3_s/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="macRegisters_1_V_3_s_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="4"/>
<pin id="734" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_3_s/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="macRegisters_2_V_3_s_load_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="4"/>
<pin id="737" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_3_s/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="macRegisters_3_V_3_s_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="4"/>
<pin id="740" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_3_s/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_147_cast_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_147_cast/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="8" slack="1"/>
<pin id="747" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="macRegisters_0_V_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="0" index="1" bw="8" slack="0"/>
<pin id="752" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_147_1_cast_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_147_1_cast/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp2_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="8" slack="1"/>
<pin id="761" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="macRegisters_1_V_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="0" index="1" bw="8" slack="0"/>
<pin id="766" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_147_2_cast_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_147_2_cast/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp3_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="1"/>
<pin id="775" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="macRegisters_2_V_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_147_3_cast_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_147_3_cast/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp4_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="8" slack="1"/>
<pin id="789" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="macRegisters_3_V_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="8" slack="0"/>
<pin id="794" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="StgValue_121_store_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="0" index="1" bw="8" slack="4"/>
<pin id="800" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_121/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="StgValue_122_store_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="0"/>
<pin id="804" dir="0" index="1" bw="8" slack="4"/>
<pin id="805" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="StgValue_123_store_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="0" index="1" bw="8" slack="4"/>
<pin id="810" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_123/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="StgValue_124_store_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="0" index="1" bw="8" slack="4"/>
<pin id="815" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_70_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="0" index="2" bw="1" slack="0"/>
<pin id="821" dir="0" index="3" bw="6" slack="0"/>
<pin id="822" dir="0" index="4" bw="1" slack="0"/>
<pin id="823" dir="0" index="5" bw="1" slack="0"/>
<pin id="824" dir="0" index="6" bw="7" slack="0"/>
<pin id="825" dir="0" index="7" bw="6" slack="0"/>
<pin id="826" dir="0" index="8" bw="1" slack="0"/>
<pin id="827" dir="0" index="9" bw="5" slack="0"/>
<pin id="828" dir="0" index="10" bw="3" slack="0"/>
<pin id="829" dir="0" index="11" bw="6" slack="0"/>
<pin id="830" dir="0" index="12" bw="6" slack="0"/>
<pin id="831" dir="0" index="13" bw="5" slack="0"/>
<pin id="832" dir="0" index="14" bw="1" slack="0"/>
<pin id="833" dir="0" index="15" bw="6" slack="0"/>
<pin id="834" dir="0" index="16" bw="1" slack="0"/>
<pin id="835" dir="0" index="17" bw="4" slack="3"/>
<pin id="836" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="result_V_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="0"/>
<pin id="857" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_71_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="0"/>
<pin id="862" dir="0" index="1" bw="7" slack="0"/>
<pin id="863" dir="0" index="2" bw="6" slack="0"/>
<pin id="864" dir="0" index="3" bw="1" slack="0"/>
<pin id="865" dir="0" index="4" bw="7" slack="0"/>
<pin id="866" dir="0" index="5" bw="3" slack="0"/>
<pin id="867" dir="0" index="6" bw="1" slack="0"/>
<pin id="868" dir="0" index="7" bw="5" slack="0"/>
<pin id="869" dir="0" index="8" bw="1" slack="0"/>
<pin id="870" dir="0" index="9" bw="6" slack="0"/>
<pin id="871" dir="0" index="10" bw="1" slack="0"/>
<pin id="872" dir="0" index="11" bw="6" slack="0"/>
<pin id="873" dir="0" index="12" bw="1" slack="0"/>
<pin id="874" dir="0" index="13" bw="6" slack="0"/>
<pin id="875" dir="0" index="14" bw="1" slack="0"/>
<pin id="876" dir="0" index="15" bw="4" slack="0"/>
<pin id="877" dir="0" index="16" bw="6" slack="0"/>
<pin id="878" dir="0" index="17" bw="4" slack="3"/>
<pin id="879" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_71/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="result_V_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="0"/>
<pin id="899" dir="0" index="1" bw="8" slack="0"/>
<pin id="900" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V_1/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_72_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="0"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="0" index="2" bw="6" slack="0"/>
<pin id="907" dir="0" index="3" bw="6" slack="0"/>
<pin id="908" dir="0" index="4" bw="1" slack="0"/>
<pin id="909" dir="0" index="5" bw="1" slack="0"/>
<pin id="910" dir="0" index="6" bw="1" slack="0"/>
<pin id="911" dir="0" index="7" bw="6" slack="0"/>
<pin id="912" dir="0" index="8" bw="4" slack="0"/>
<pin id="913" dir="0" index="9" bw="1" slack="0"/>
<pin id="914" dir="0" index="10" bw="6" slack="0"/>
<pin id="915" dir="0" index="11" bw="4" slack="0"/>
<pin id="916" dir="0" index="12" bw="7" slack="0"/>
<pin id="917" dir="0" index="13" bw="5" slack="0"/>
<pin id="918" dir="0" index="14" bw="1" slack="0"/>
<pin id="919" dir="0" index="15" bw="5" slack="0"/>
<pin id="920" dir="0" index="16" bw="7" slack="0"/>
<pin id="921" dir="0" index="17" bw="4" slack="3"/>
<pin id="922" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="940" class="1004" name="result_V_2_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="0" index="1" bw="8" slack="0"/>
<pin id="943" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V_2/5 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_73_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="0"/>
<pin id="948" dir="0" index="1" bw="6" slack="0"/>
<pin id="949" dir="0" index="2" bw="6" slack="0"/>
<pin id="950" dir="0" index="3" bw="1" slack="0"/>
<pin id="951" dir="0" index="4" bw="1" slack="0"/>
<pin id="952" dir="0" index="5" bw="4" slack="0"/>
<pin id="953" dir="0" index="6" bw="7" slack="0"/>
<pin id="954" dir="0" index="7" bw="6" slack="0"/>
<pin id="955" dir="0" index="8" bw="7" slack="0"/>
<pin id="956" dir="0" index="9" bw="4" slack="0"/>
<pin id="957" dir="0" index="10" bw="6" slack="0"/>
<pin id="958" dir="0" index="11" bw="7" slack="0"/>
<pin id="959" dir="0" index="12" bw="6" slack="0"/>
<pin id="960" dir="0" index="13" bw="1" slack="0"/>
<pin id="961" dir="0" index="14" bw="6" slack="0"/>
<pin id="962" dir="0" index="15" bw="1" slack="0"/>
<pin id="963" dir="0" index="16" bw="6" slack="0"/>
<pin id="964" dir="0" index="17" bw="4" slack="3"/>
<pin id="965" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_73/5 "/>
</bind>
</comp>

<comp id="983" class="1004" name="result_V_3_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="0"/>
<pin id="985" dir="0" index="1" bw="8" slack="0"/>
<pin id="986" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V_3/5 "/>
</bind>
</comp>

<comp id="989" class="1004" name="tmp_V_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="0" index="1" bw="8" slack="0"/>
<pin id="992" dir="0" index="2" bw="8" slack="0"/>
<pin id="993" dir="0" index="3" bw="8" slack="0"/>
<pin id="994" dir="0" index="4" bw="8" slack="0"/>
<pin id="995" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="macRegisters_0_V_3_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="0"/>
<pin id="1004" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_3 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="macRegisters_1_V_3_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="0"/>
<pin id="1011" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_3 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="macRegisters_2_V_3_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="0"/>
<pin id="1018" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_3 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="macRegisters_3_V_3_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="0"/>
<pin id="1025" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_3 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="exitcond_flatten5_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="1"/>
<pin id="1032" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten5 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="indvar_flatten_next5_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="23" slack="0"/>
<pin id="1036" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next5 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="nm_t_mid2_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="4" slack="3"/>
<pin id="1041" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="nm_mid2_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="5" slack="0"/>
<pin id="1049" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="tmp_62_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="10" slack="1"/>
<pin id="1054" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="tmp_69_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="3"/>
<pin id="1059" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="sf_1_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="7" slack="0"/>
<pin id="1063" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="indvar_flatten_next_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="12" slack="0"/>
<pin id="1068" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1071" class="1005" name="tmp_V_50_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="8" slack="1"/>
<pin id="1073" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_50 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="weights1_m_weights_V_4_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="10" slack="1"/>
<pin id="1078" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights1_m_weights_V_4 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="weights1_m_weights_V_6_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="10" slack="1"/>
<pin id="1083" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights1_m_weights_V_6 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="weights1_m_weights_V_8_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="10" slack="1"/>
<pin id="1088" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights1_m_weights_V_8 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="weights1_m_weights_V_10_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="10" slack="1"/>
<pin id="1093" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights1_m_weights_V_10 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="tmp_66_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="8" slack="1"/>
<pin id="1098" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="tmp_68_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="1"/>
<pin id="1103" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="tmp_142_1_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="1"/>
<pin id="1108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_142_1 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="tmp_147_1_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="1"/>
<pin id="1113" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147_1 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="tmp_142_2_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="8" slack="1"/>
<pin id="1118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_142_2 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="tmp_147_2_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="1"/>
<pin id="1123" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147_2 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="tmp_142_3_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="1"/>
<pin id="1128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_142_3 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="tmp_147_3_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="1"/>
<pin id="1133" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="181"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="84" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="174" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="86" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="86" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="8" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="86" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="86" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="50" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="54" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="56" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="48" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="48" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="285" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="58" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="60" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="263" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="62" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="64" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="263" pin="4"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="274" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="66" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="285" pin="4"/><net_sink comp="353" pin=2"/></net>

<net id="366"><net_src comp="347" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="68" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="327" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="347" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="70" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="323" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="347" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="72" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="296" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="74" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="377" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="76" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="353" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="389" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="347" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="296" pin="4"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="395" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="60" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="389" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="419" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="361" pin="3"/><net_sink comp="427" pin=2"/></net>

<net id="440"><net_src comp="389" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="415" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="369" pin="3"/><net_sink comp="435" pin=2"/></net>

<net id="448"><net_src comp="389" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="395" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="353" pin="3"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="407" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="427" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="407" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="78" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="407" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="80" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="274" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="82" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="347" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="82" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="473" pin="2"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="487" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="500"><net_src comp="214" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="494" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="88" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="90" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="521"><net_src comp="92" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="501" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="94" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="96" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="528"><net_src comp="501" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="60" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="507" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="88" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="501" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="98" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="535" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="541" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="227" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="494" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="88" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="559" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="96" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="579"><net_src comp="92" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="559" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="94" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="582"><net_src comp="96" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="586"><net_src comp="559" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="60" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="565" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="88" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="559" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="98" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="611"><net_src comp="593" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="599" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="240" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="494" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="88" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="617" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="90" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="637"><net_src comp="92" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="617" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="94" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="640"><net_src comp="96" pin="0"/><net_sink comp="631" pin=3"/></net>

<net id="644"><net_src comp="617" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="60" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="623" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="662"><net_src comp="88" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="617" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="98" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="669"><net_src comp="651" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="657" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="253" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="671" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="494" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="88" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="675" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="96" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="695"><net_src comp="92" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="675" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="94" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="96" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="675" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="699" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="60" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="681" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="703" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="720"><net_src comp="88" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="675" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="98" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="727"><net_src comp="709" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="715" pin="3"/><net_sink comp="723" pin=1"/></net>

<net id="748"><net_src comp="741" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="753"><net_src comp="729" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="744" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="762"><net_src comp="755" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="732" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="758" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="735" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="772" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="790"><net_src comp="783" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="795"><net_src comp="738" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="786" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="791" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="777" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="811"><net_src comp="763" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="749" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="837"><net_src comp="114" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="838"><net_src comp="48" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="839"><net_src comp="48" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="840"><net_src comp="116" pin="0"/><net_sink comp="817" pin=3"/></net>

<net id="841"><net_src comp="48" pin="0"/><net_sink comp="817" pin=4"/></net>

<net id="842"><net_src comp="48" pin="0"/><net_sink comp="817" pin=5"/></net>

<net id="843"><net_src comp="118" pin="0"/><net_sink comp="817" pin=6"/></net>

<net id="844"><net_src comp="120" pin="0"/><net_sink comp="817" pin=7"/></net>

<net id="845"><net_src comp="48" pin="0"/><net_sink comp="817" pin=8"/></net>

<net id="846"><net_src comp="122" pin="0"/><net_sink comp="817" pin=9"/></net>

<net id="847"><net_src comp="124" pin="0"/><net_sink comp="817" pin=10"/></net>

<net id="848"><net_src comp="126" pin="0"/><net_sink comp="817" pin=11"/></net>

<net id="849"><net_src comp="128" pin="0"/><net_sink comp="817" pin=12"/></net>

<net id="850"><net_src comp="130" pin="0"/><net_sink comp="817" pin=13"/></net>

<net id="851"><net_src comp="48" pin="0"/><net_sink comp="817" pin=14"/></net>

<net id="852"><net_src comp="132" pin="0"/><net_sink comp="817" pin=15"/></net>

<net id="853"><net_src comp="48" pin="0"/><net_sink comp="817" pin=16"/></net>

<net id="858"><net_src comp="749" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="817" pin="18"/><net_sink comp="854" pin=1"/></net>

<net id="880"><net_src comp="114" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="881"><net_src comp="134" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="882"><net_src comp="116" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="883"><net_src comp="48" pin="0"/><net_sink comp="860" pin=3"/></net>

<net id="884"><net_src comp="136" pin="0"/><net_sink comp="860" pin=4"/></net>

<net id="885"><net_src comp="138" pin="0"/><net_sink comp="860" pin=5"/></net>

<net id="886"><net_src comp="48" pin="0"/><net_sink comp="860" pin=6"/></net>

<net id="887"><net_src comp="140" pin="0"/><net_sink comp="860" pin=7"/></net>

<net id="888"><net_src comp="48" pin="0"/><net_sink comp="860" pin=8"/></net>

<net id="889"><net_src comp="142" pin="0"/><net_sink comp="860" pin=9"/></net>

<net id="890"><net_src comp="48" pin="0"/><net_sink comp="860" pin=10"/></net>

<net id="891"><net_src comp="116" pin="0"/><net_sink comp="860" pin=11"/></net>

<net id="892"><net_src comp="48" pin="0"/><net_sink comp="860" pin=12"/></net>

<net id="893"><net_src comp="142" pin="0"/><net_sink comp="860" pin=13"/></net>

<net id="894"><net_src comp="144" pin="0"/><net_sink comp="860" pin=14"/></net>

<net id="895"><net_src comp="146" pin="0"/><net_sink comp="860" pin=15"/></net>

<net id="896"><net_src comp="142" pin="0"/><net_sink comp="860" pin=16"/></net>

<net id="901"><net_src comp="763" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="860" pin="18"/><net_sink comp="897" pin=1"/></net>

<net id="923"><net_src comp="114" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="924"><net_src comp="48" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="925"><net_src comp="148" pin="0"/><net_sink comp="903" pin=2"/></net>

<net id="926"><net_src comp="150" pin="0"/><net_sink comp="903" pin=3"/></net>

<net id="927"><net_src comp="48" pin="0"/><net_sink comp="903" pin=4"/></net>

<net id="928"><net_src comp="48" pin="0"/><net_sink comp="903" pin=5"/></net>

<net id="929"><net_src comp="48" pin="0"/><net_sink comp="903" pin=6"/></net>

<net id="930"><net_src comp="152" pin="0"/><net_sink comp="903" pin=7"/></net>

<net id="931"><net_src comp="154" pin="0"/><net_sink comp="903" pin=8"/></net>

<net id="932"><net_src comp="48" pin="0"/><net_sink comp="903" pin=9"/></net>

<net id="933"><net_src comp="156" pin="0"/><net_sink comp="903" pin=10"/></net>

<net id="934"><net_src comp="158" pin="0"/><net_sink comp="903" pin=11"/></net>

<net id="935"><net_src comp="160" pin="0"/><net_sink comp="903" pin=12"/></net>

<net id="936"><net_src comp="162" pin="0"/><net_sink comp="903" pin=13"/></net>

<net id="937"><net_src comp="48" pin="0"/><net_sink comp="903" pin=14"/></net>

<net id="938"><net_src comp="164" pin="0"/><net_sink comp="903" pin=15"/></net>

<net id="939"><net_src comp="166" pin="0"/><net_sink comp="903" pin=16"/></net>

<net id="944"><net_src comp="777" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="903" pin="18"/><net_sink comp="940" pin=1"/></net>

<net id="966"><net_src comp="114" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="967"><net_src comp="152" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="968"><net_src comp="168" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="969"><net_src comp="48" pin="0"/><net_sink comp="946" pin=3"/></net>

<net id="970"><net_src comp="48" pin="0"/><net_sink comp="946" pin=4"/></net>

<net id="971"><net_src comp="154" pin="0"/><net_sink comp="946" pin=5"/></net>

<net id="972"><net_src comp="134" pin="0"/><net_sink comp="946" pin=6"/></net>

<net id="973"><net_src comp="148" pin="0"/><net_sink comp="946" pin=7"/></net>

<net id="974"><net_src comp="166" pin="0"/><net_sink comp="946" pin=8"/></net>

<net id="975"><net_src comp="158" pin="0"/><net_sink comp="946" pin=9"/></net>

<net id="976"><net_src comp="170" pin="0"/><net_sink comp="946" pin=10"/></net>

<net id="977"><net_src comp="136" pin="0"/><net_sink comp="946" pin=11"/></net>

<net id="978"><net_src comp="170" pin="0"/><net_sink comp="946" pin=12"/></net>

<net id="979"><net_src comp="48" pin="0"/><net_sink comp="946" pin=13"/></net>

<net id="980"><net_src comp="120" pin="0"/><net_sink comp="946" pin=14"/></net>

<net id="981"><net_src comp="48" pin="0"/><net_sink comp="946" pin=15"/></net>

<net id="982"><net_src comp="170" pin="0"/><net_sink comp="946" pin=16"/></net>

<net id="987"><net_src comp="791" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="946" pin="18"/><net_sink comp="983" pin=1"/></net>

<net id="996"><net_src comp="172" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="983" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="998"><net_src comp="940" pin="2"/><net_sink comp="989" pin=2"/></net>

<net id="999"><net_src comp="897" pin="2"/><net_sink comp="989" pin=3"/></net>

<net id="1000"><net_src comp="854" pin="2"/><net_sink comp="989" pin=4"/></net>

<net id="1001"><net_src comp="989" pin="5"/><net_sink comp="200" pin=2"/></net>

<net id="1005"><net_src comp="178" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1008"><net_src comp="1002" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1012"><net_src comp="182" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1015"><net_src comp="1009" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1019"><net_src comp="186" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1022"><net_src comp="1016" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1026"><net_src comp="190" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1029"><net_src comp="1023" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1033"><net_src comp="335" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="341" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1042"><net_src comp="435" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="817" pin=17"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="860" pin=17"/></net>

<net id="1045"><net_src comp="1039" pin="1"/><net_sink comp="903" pin=17"/></net>

<net id="1046"><net_src comp="1039" pin="1"/><net_sink comp="946" pin=17"/></net>

<net id="1050"><net_src comp="443" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1055"><net_src comp="455" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1060"><net_src comp="461" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="467" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1069"><net_src comp="479" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1074"><net_src comp="194" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1079"><net_src comp="207" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1084"><net_src comp="220" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1089"><net_src comp="233" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1094"><net_src comp="246" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1099"><net_src comp="515" pin="4"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1104"><net_src comp="549" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1109"><net_src comp="573" pin="4"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1114"><net_src comp="607" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1119"><net_src comp="631" pin="4"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1124"><net_src comp="665" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1129"><net_src comp="689" pin="4"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1134"><net_src comp="723" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="783" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 }
	Port: weights1_m_weights_V | {}
	Port: weights1_m_weights_V_1 | {}
	Port: weights1_m_weights_V_2 | {}
	Port: weights1_m_weights_V_3 | {}
 - Input state : 
	Port: Conv1DMac_new319 : in_V_V | {3 }
	Port: Conv1DMac_new319 : weights1_m_weights_V | {3 4 }
	Port: Conv1DMac_new319 : weights1_m_weights_V_1 | {3 4 }
	Port: Conv1DMac_new319 : weights1_m_weights_V_2 | {3 4 }
	Port: Conv1DMac_new319 : weights1_m_weights_V_3 | {3 4 }
  - Chain level:
	State 1
		StgValue_13 : 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
	State 2
		tmp : 1
		tmp_s : 2
		exitcond_flatten5 : 1
		indvar_flatten_next5 : 1
		StgValue_26 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_60_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_357 : 1
		tmp_61_mid : 2
		nm_1 : 3
		tmp_358 : 2
		sf_mid2 : 2
		tmp_716 : 4
		tmp_60_mid1 : 5
		tmp_60_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_62 : 4
		tmp_69 : 3
		StgValue_45 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights1_m_weights_V_4 : 1
		weights1_m_weights_V_5 : 2
		weights1_m_weights_V_6 : 1
		weights1_m_weights_V_7 : 2
		weights1_m_weights_V_8 : 1
		weights1_m_weights_V_9 : 2
		weights1_m_weights_V_10 : 1
		weights1_m_weights_V_11 : 2
	State 4
		tmp_64 : 1
		tmp_65 : 2
		tmp_717 : 3
		tmp_66 : 3
		tmp_718 : 3
		p_s : 4
		tmp_67 : 5
		tmp_719 : 3
		tmp_68 : 5
		tmp_139_1 : 1
		tmp_140_1 : 2
		tmp_720 : 3
		tmp_142_1 : 3
		tmp_721 : 3
		p_1 : 4
		tmp_143_1 : 5
		tmp_722 : 3
		tmp_147_1 : 5
		tmp_139_2 : 1
		tmp_140_2 : 2
		tmp_723 : 3
		tmp_142_2 : 3
		tmp_724 : 3
		p_2 : 4
		tmp_143_2 : 5
		tmp_725 : 3
		tmp_147_2 : 5
		tmp_139_3 : 1
		tmp_140_3 : 2
		tmp_726 : 3
		tmp_142_3 : 3
		tmp_727 : 3
		p_3 : 4
		tmp_143_3 : 5
		tmp_728 : 3
		tmp_147_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_121 : 3
		StgValue_122 : 3
		StgValue_123 : 3
		StgValue_124 : 3
		result_V : 3
		result_V_1 : 3
		result_V_2 : 3
		result_V_3 : 3
		tmp_V : 4
		StgValue_135 : 5
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_70_fu_817        |    0    |    0    |    65   |
|    mux   |        tmp_71_fu_860        |    0    |    0    |    65   |
|          |        tmp_72_fu_903        |    0    |    0    |    65   |
|          |        tmp_73_fu_946        |    0    |    0    |    65   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_65_fu_501        |    0    |    0    |    41   |
|    mul   |       tmp_140_1_fu_559      |    0    |    0    |    41   |
|          |       tmp_140_2_fu_617      |    0    |    0    |    41   |
|          |       tmp_140_3_fu_675      |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next5_fu_341 |    0    |    0    |    23   |
|          |         nm_1_fu_395         |    0    |    0    |    7    |
|          |        tmp_62_fu_455        |    0    |    0    |    10   |
|          |         sf_1_fu_467         |    0    |    0    |    7    |
|          |   indvar_flatten_op_fu_473  |    0    |    0    |    12   |
|          |         tmp1_fu_744         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_749   |    0    |    0    |    8    |
|          |         tmp2_fu_758         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_763   |    0    |    0    |    8    |
|          |         tmp3_fu_772         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_777   |    0    |    0    |    8    |
|          |         tmp4_fu_786         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_791   |    0    |    0    |    8    |
|          |       result_V_fu_854       |    0    |    0    |    8    |
|          |      result_V_1_fu_897      |    0    |    0    |    8    |
|          |      result_V_2_fu_940      |    0    |    0    |    8    |
|          |      result_V_3_fu_983      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_353        |    0    |    0    |    5    |
|          |      tmp_60_mid_fu_361      |    0    |    0    |    10   |
|          |       nm_t_mid_fu_369       |    0    |    0    |    4    |
|  select  |        sf_mid2_fu_407       |    0    |    0    |    7    |
|          |      tmp_60_mid2_fu_427     |    0    |    0    |    10   |
|          |       nm_t_mid2_fu_435      |    0    |    0    |    4    |
|          |        nm_mid2_fu_443       |    0    |    0    |    5    |
|          |  indvar_flatten_next_fu_479 |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten5_fu_335  |    0    |    0    |    9    |
|          |   exitcond_flatten_fu_347   |    0    |    0    |    5    |
|          |        tmp_357_fu_383       |    0    |    0    |    3    |
|   icmp   |        tmp_69_fu_461        |    0    |    0    |    3    |
|          |          p_s_fu_529         |    0    |    0    |    3    |
|          |          p_1_fu_587         |    0    |    0    |    3    |
|          |          p_2_fu_645         |    0    |    0    |    3    |
|          |          p_3_fu_703         |    0    |    0    |    3    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_61_mid_fu_389      |    0    |    0    |    1    |
|          |        tmp_68_fu_549        |    0    |    0    |    1    |
|    and   |       tmp_147_1_fu_607      |    0    |    0    |    1    |
|          |       tmp_147_2_fu_665      |    0    |    0    |    1    |
|          |       tmp_147_3_fu_723      |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_358_fu_401       |    0    |    0    |    1    |
|          |        tmp_67_fu_535        |    0    |    0    |    1    |
|    or    |       tmp_143_1_fu_593      |    0    |    0    |    1    |
|          |       tmp_143_2_fu_651      |    0    |    0    |    1    |
|          |       tmp_143_3_fu_709      |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_377 |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|   read   |     tmp_V_50_read_fu_194    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_135_write_fu_200  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_323         |    0    |    0    |    0    |
|          |        tmp_716_fu_415       |    0    |    0    |    0    |
|   trunc  |        tmp_718_fu_525       |    0    |    0    |    0    |
|          |        tmp_721_fu_583       |    0    |    0    |    0    |
|          |        tmp_724_fu_641       |    0    |    0    |    0    |
|          |        tmp_727_fu_699       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_327        |    0    |    0    |    0    |
|bitconcatenate|      tmp_60_mid1_fu_419     |    0    |    0    |    0    |
|          |         tmp_V_fu_989        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_451       |    0    |    0    |    0    |
|          |        tmp_63_fu_487        |    0    |    0    |    0    |
|   zext   |     tmp_147_cast_fu_741     |    0    |    0    |    0    |
|          |    tmp_147_1_cast_fu_755    |    0    |    0    |    0    |
|          |    tmp_147_2_cast_fu_769    |    0    |    0    |    0    |
|          |    tmp_147_3_cast_fu_783    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    p_071_assign_1_fu_494    |    0    |    0    |    0    |
|          |        tmp_64_fu_497        |    0    |    0    |    0    |
|   sext   |       tmp_139_1_fu_555      |    0    |    0    |    0    |
|          |       tmp_139_2_fu_613      |    0    |    0    |    0    |
|          |       tmp_139_3_fu_671      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_717_fu_507       |    0    |    0    |    0    |
|          |        tmp_719_fu_541       |    0    |    0    |    0    |
|          |        tmp_720_fu_565       |    0    |    0    |    0    |
| bitselect|        tmp_722_fu_599       |    0    |    0    |    0    |
|          |        tmp_723_fu_623       |    0    |    0    |    0    |
|          |        tmp_725_fu_657       |    0    |    0    |    0    |
|          |        tmp_726_fu_681       |    0    |    0    |    0    |
|          |        tmp_728_fu_715       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_66_fu_515        |    0    |    0    |    0    |
|partselect|       tmp_142_1_fu_573      |    0    |    0    |    0    |
|          |       tmp_142_2_fu_631      |    0    |    0    |    0    |
|          |       tmp_142_3_fu_689      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   679   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   exitcond_flatten5_reg_1030   |    1   |
|     indvar_flatten5_reg_259    |   23   |
|  indvar_flatten_next5_reg_1034 |   23   |
|  indvar_flatten_next_reg_1066  |   12   |
|     indvar_flatten_reg_270     |   12   |
|   macRegisters_0_V_3_reg_1002  |    8   |
|   macRegisters_1_V_3_reg_1009  |    8   |
|   macRegisters_2_V_3_reg_1016  |    8   |
|   macRegisters_3_V_3_reg_1023  |    8   |
|        nm_mid2_reg_1047        |    5   |
|           nm_reg_281           |    5   |
|       nm_t_mid2_reg_1039       |    4   |
|          sf_1_reg_1061         |    7   |
|           sf_reg_292           |    7   |
|       tmp_142_1_reg_1106       |    8   |
|       tmp_142_2_reg_1116       |    8   |
|       tmp_142_3_reg_1126       |    8   |
|       tmp_147_1_reg_1111       |    1   |
|       tmp_147_2_reg_1121       |    1   |
|       tmp_147_3_reg_1131       |    1   |
|         tmp_62_reg_1052        |   10   |
|         tmp_66_reg_1096        |    8   |
|         tmp_68_reg_1101        |    1   |
|         tmp_69_reg_1057        |    1   |
|        tmp_V_50_reg_1071       |    8   |
|weights1_m_weights_V_10_reg_1091|   10   |
| weights1_m_weights_V_4_reg_1076|   10   |
| weights1_m_weights_V_6_reg_1081|   10   |
| weights1_m_weights_V_8_reg_1086|   10   |
+--------------------------------+--------+
|              Total             |   226  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_214 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_227 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_240 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_253 |  p0  |   2  |  10  |   20   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  1.864  ||    12   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   679  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   12   |
|  Register |    -   |    -   |   226  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   226  |   691  |
+-----------+--------+--------+--------+--------+
