$date
	Fri Oct 31 08:05:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_inst_mem $end
$var wire 32 ! inst [31:0] $end
$var reg 32 " PC [31:0] $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 32 $ Instruction_Code [31:0] $end
$var wire 32 % PC [31:0] $end
$var wire 1 # reset $end
$var wire 10 & word_addr [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b10010011 $
1#
b0 "
b10010011 !
$end
#10
0#
#20
b100000000000100010011 !
b100000000000100010011 $
b1 &
b100 "
b100 %
#30
b101000000000000110010011 !
b101000000000000110010011 $
b10 &
b1000 "
b1000 %
#40
