// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FIR_HLS_INTERPOLATOR (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY,
        kernel_out_dout,
        kernel_out_empty_n,
        kernel_out_read
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;
input  [15:0] kernel_out_dout;
input   kernel_out_empty_n;
output   kernel_out_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] output_r_TDATA;
reg output_r_TVALID;
reg kernel_out_read;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] mod_value;
reg   [15:0] y2;
reg   [2:0] H_accu_FIR_int_40_address0;
reg    H_accu_FIR_int_40_ce0;
wire   [31:0] H_accu_FIR_int_40_q0;
wire   [31:0] H_accu_FIR_int_40_q1;
reg    H_accu_FIR_int_41_ce0;
reg    H_accu_FIR_int_41_we0;
wire   [31:0] H_accu_FIR_int_41_q0;
reg    H_accu_FIR_int_41_ce1;
wire   [31:0] H_accu_FIR_int_41_q1;
reg    b_FIR_dec_int_418_ce0;
wire   [14:0] b_FIR_dec_int_418_q0;
reg    H_accu_FIR_int_42_ce0;
reg    H_accu_FIR_int_42_we0;
wire   [31:0] H_accu_FIR_int_42_q0;
reg    H_accu_FIR_int_42_ce1;
wire   [31:0] H_accu_FIR_int_42_q1;
reg    b_FIR_dec_int_429_ce0;
wire   [14:0] b_FIR_dec_int_429_q0;
reg    H_accu_FIR_int_43_ce0;
reg    H_accu_FIR_int_43_we0;
wire   [31:0] H_accu_FIR_int_43_q0;
reg    H_accu_FIR_int_43_ce1;
wire   [31:0] H_accu_FIR_int_43_q1;
reg    b_FIR_dec_int_4310_ce0;
wire   [14:0] b_FIR_dec_int_4310_q0;
reg    output_r_TDATA_blk_n;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state2;
reg   [1:0] mod_value_load_reg_218;
wire    ap_CS_fsm_state6;
reg    kernel_out_blk_n;
wire   [1:0] mod_value_load_load_fu_132_p1;
reg   [15:0] y2_load_reg_222;
reg   [15:0] x_n_reg_227;
wire   [29:0] trunc_ln39_fu_165_p1;
reg  signed [29:0] trunc_ln39_reg_237;
wire    ap_CS_fsm_state3;
wire    grp_FIR_filter_2_fu_110_ap_start;
wire    grp_FIR_filter_2_fu_110_ap_done;
wire    grp_FIR_filter_2_fu_110_ap_idle;
wire    grp_FIR_filter_2_fu_110_ap_ready;
wire   [2:0] grp_FIR_filter_2_fu_110_FIR_delays_address0;
wire    grp_FIR_filter_2_fu_110_FIR_delays_ce0;
wire    grp_FIR_filter_2_fu_110_FIR_delays_we0;
wire   [31:0] grp_FIR_filter_2_fu_110_FIR_delays_d0;
reg   [31:0] grp_FIR_filter_2_fu_110_FIR_delays_q0;
wire   [2:0] grp_FIR_filter_2_fu_110_FIR_delays_address1;
wire    grp_FIR_filter_2_fu_110_FIR_delays_ce1;
reg   [31:0] grp_FIR_filter_2_fu_110_FIR_delays_q1;
wire   [2:0] grp_FIR_filter_2_fu_110_FIR_coe_address0;
wire    grp_FIR_filter_2_fu_110_FIR_coe_ce0;
reg   [14:0] grp_FIR_filter_2_fu_110_FIR_coe_q0;
wire   [15:0] grp_FIR_filter_2_fu_110_ap_return;
wire    grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_start;
wire    grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_done;
wire    grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_idle;
wire    grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_ready;
wire   [2:0] grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_address0;
wire    grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_ce0;
wire    grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_we0;
wire   [31:0] grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_d0;
wire   [2:0] grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_address1;
wire    grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_ce1;
reg   [1:0] storemerge2_i_reg_89;
reg    ap_block_state2;
reg    ap_block_state2_on_subcall_done;
reg    grp_FIR_filter_2_fu_110_ap_start_reg;
reg    ap_block_state1_ignore_call0;
reg    grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state7;
reg    ap_block_state1;
wire   [15:0] shl_ln96_fu_151_p2;
wire   [15:0] shl_ln92_fu_158_p2;
wire   [15:0] p_s_fu_188_p3;
wire   [15:0] shl_ln101_fu_197_p2;
reg    H_accu_FIR_int_40_ce0_local;
wire  signed [15:0] sext_ln39_fu_147_p0;
wire  signed [29:0] grp_fu_210_p3;
wire   [13:0] tmp_3_fu_179_p4;
wire   [8:0] grp_fu_210_p1;
reg    grp_fu_210_ce;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 mod_value = 2'd0;
#0 y2 = 16'd0;
#0 grp_FIR_filter_2_fu_110_ap_start_reg = 1'b0;
#0 grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_start_reg = 1'b0;
end

FIR_HLS_DECIMATOR_H_accu_FIR_dec_40_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
H_accu_FIR_int_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(H_accu_FIR_int_40_address0),
    .ce0(H_accu_FIR_int_40_ce0),
    .we0(grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_we0),
    .d0(grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_d0),
    .q0(H_accu_FIR_int_40_q0),
    .address1(grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_address1),
    .ce1(grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_ce1),
    .q1(H_accu_FIR_int_40_q1)
);

FIR_HLS_INTERPOLATOR_H_accu_FIR_int_41_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
H_accu_FIR_int_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_FIR_filter_2_fu_110_FIR_delays_address0),
    .ce0(H_accu_FIR_int_41_ce0),
    .we0(H_accu_FIR_int_41_we0),
    .d0(grp_FIR_filter_2_fu_110_FIR_delays_d0),
    .q0(H_accu_FIR_int_41_q0),
    .address1(grp_FIR_filter_2_fu_110_FIR_delays_address1),
    .ce1(H_accu_FIR_int_41_ce1),
    .q1(H_accu_FIR_int_41_q1)
);

FIR_HLS_INTERPOLATOR_b_FIR_dec_int_418_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
b_FIR_dec_int_418_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_FIR_filter_2_fu_110_FIR_coe_address0),
    .ce0(b_FIR_dec_int_418_ce0),
    .q0(b_FIR_dec_int_418_q0)
);

FIR_HLS_INTERPOLATOR_H_accu_FIR_int_41_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
H_accu_FIR_int_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_FIR_filter_2_fu_110_FIR_delays_address0),
    .ce0(H_accu_FIR_int_42_ce0),
    .we0(H_accu_FIR_int_42_we0),
    .d0(grp_FIR_filter_2_fu_110_FIR_delays_d0),
    .q0(H_accu_FIR_int_42_q0),
    .address1(grp_FIR_filter_2_fu_110_FIR_delays_address1),
    .ce1(H_accu_FIR_int_42_ce1),
    .q1(H_accu_FIR_int_42_q1)
);

FIR_HLS_INTERPOLATOR_b_FIR_dec_int_429_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
b_FIR_dec_int_429_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_FIR_filter_2_fu_110_FIR_coe_address0),
    .ce0(b_FIR_dec_int_429_ce0),
    .q0(b_FIR_dec_int_429_q0)
);

FIR_HLS_INTERPOLATOR_H_accu_FIR_int_41_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
H_accu_FIR_int_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_FIR_filter_2_fu_110_FIR_delays_address0),
    .ce0(H_accu_FIR_int_43_ce0),
    .we0(H_accu_FIR_int_43_we0),
    .d0(grp_FIR_filter_2_fu_110_FIR_delays_d0),
    .q0(H_accu_FIR_int_43_q0),
    .address1(grp_FIR_filter_2_fu_110_FIR_delays_address1),
    .ce1(H_accu_FIR_int_43_ce1),
    .q1(H_accu_FIR_int_43_q1)
);

FIR_HLS_INTERPOLATOR_b_FIR_dec_int_4310_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
b_FIR_dec_int_4310_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_FIR_filter_2_fu_110_FIR_coe_address0),
    .ce0(b_FIR_dec_int_4310_ce0),
    .q0(b_FIR_dec_int_4310_q0)
);

FIR_HLS_FIR_filter_2 grp_FIR_filter_2_fu_110(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_FIR_filter_2_fu_110_ap_start),
    .ap_done(grp_FIR_filter_2_fu_110_ap_done),
    .ap_idle(grp_FIR_filter_2_fu_110_ap_idle),
    .ap_ready(grp_FIR_filter_2_fu_110_ap_ready),
    .FIR_delays_address0(grp_FIR_filter_2_fu_110_FIR_delays_address0),
    .FIR_delays_ce0(grp_FIR_filter_2_fu_110_FIR_delays_ce0),
    .FIR_delays_we0(grp_FIR_filter_2_fu_110_FIR_delays_we0),
    .FIR_delays_d0(grp_FIR_filter_2_fu_110_FIR_delays_d0),
    .FIR_delays_q0(grp_FIR_filter_2_fu_110_FIR_delays_q0),
    .FIR_delays_address1(grp_FIR_filter_2_fu_110_FIR_delays_address1),
    .FIR_delays_ce1(grp_FIR_filter_2_fu_110_FIR_delays_ce1),
    .FIR_delays_q1(grp_FIR_filter_2_fu_110_FIR_delays_q1),
    .FIR_coe_address0(grp_FIR_filter_2_fu_110_FIR_coe_address0),
    .FIR_coe_ce0(grp_FIR_filter_2_fu_110_FIR_coe_ce0),
    .FIR_coe_q0(grp_FIR_filter_2_fu_110_FIR_coe_q0),
    .x_n(y2_load_reg_222),
    .ap_return(grp_FIR_filter_2_fu_110_ap_return)
);

FIR_HLS_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1 grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_start),
    .ap_done(grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_done),
    .ap_idle(grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_idle),
    .ap_ready(grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_ready),
    .sext_ln42(x_n_reg_227),
    .H_accu_FIR_int_40_address0(grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_address0),
    .H_accu_FIR_int_40_ce0(grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_ce0),
    .H_accu_FIR_int_40_we0(grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_we0),
    .H_accu_FIR_int_40_d0(grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_d0),
    .H_accu_FIR_int_40_address1(grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_address1),
    .H_accu_FIR_int_40_ce1(grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_ce1),
    .H_accu_FIR_int_40_q1(H_accu_FIR_int_40_q1)
);

FIR_HLS_mac_muladd_16s_9ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9ns_30s_30_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sext_ln39_fu_147_p0),
    .din1(grp_fu_210_p1),
    .din2(trunc_ln39_reg_237),
    .ce(grp_fu_210_ce),
    .dout(grp_fu_210_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_FIR_filter_2_fu_110_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state1_ignore_call0) & (1'b1 == ap_CS_fsm_state1) & (mod_value_load_load_fu_132_p1 == 2'd3)) | ((1'b0 == ap_block_state1_ignore_call0) & (1'b1 == ap_CS_fsm_state1) & (mod_value_load_load_fu_132_p1 == 2'd1)) | ((1'b0 == ap_block_state1_ignore_call0) & (1'b1 == ap_CS_fsm_state1) & (mod_value_load_load_fu_132_p1 == 2'd2)))) begin
            grp_FIR_filter_2_fu_110_ap_start_reg <= 1'b1;
        end else if ((grp_FIR_filter_2_fu_110_ap_ready == 1'b1)) begin
            grp_FIR_filter_2_fu_110_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_start_reg <= 1'b1;
        end else if ((grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_ready == 1'b1)) begin
            grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd2))) begin
        storemerge2_i_reg_89 <= 2'd3;
    end else if ((~((output_r_TREADY == 1'b0) | (grp_FIR_filter_2_fu_110_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        storemerge2_i_reg_89 <= 2'd0;
    end else if ((~((1'b1 == ap_block_state2_on_subcall_done) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd1))) begin
        storemerge2_i_reg_89 <= 2'd2;
    end else if ((~((output_r_TREADY == 1'b0) | (grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        storemerge2_i_reg_89 <= 2'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mod_value <= storemerge2_i_reg_89;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mod_value_load_reg_218 <= mod_value;
        x_n_reg_227 <= kernel_out_dout;
        y2_load_reg_222 <= y2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trunc_ln39_reg_237 <= trunc_ln39_fu_165_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1) & (mod_value == 2'd0))) begin
        y2 <= kernel_out_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        H_accu_FIR_int_40_address0 = grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_address0;
    end else begin
        H_accu_FIR_int_40_address0 = 3'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        H_accu_FIR_int_40_ce0 = grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_H_accu_FIR_int_40_ce0;
    end else begin
        H_accu_FIR_int_40_ce0 = H_accu_FIR_int_40_ce0_local;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        H_accu_FIR_int_40_ce0_local = 1'b1;
    end else begin
        H_accu_FIR_int_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd1))) begin
        H_accu_FIR_int_41_ce0 = grp_FIR_filter_2_fu_110_FIR_delays_ce0;
    end else begin
        H_accu_FIR_int_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd1))) begin
        H_accu_FIR_int_41_ce1 = grp_FIR_filter_2_fu_110_FIR_delays_ce1;
    end else begin
        H_accu_FIR_int_41_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd1))) begin
        H_accu_FIR_int_41_we0 = grp_FIR_filter_2_fu_110_FIR_delays_we0;
    end else begin
        H_accu_FIR_int_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd2))) begin
        H_accu_FIR_int_42_ce0 = grp_FIR_filter_2_fu_110_FIR_delays_ce0;
    end else begin
        H_accu_FIR_int_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd2))) begin
        H_accu_FIR_int_42_ce1 = grp_FIR_filter_2_fu_110_FIR_delays_ce1;
    end else begin
        H_accu_FIR_int_42_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd2))) begin
        H_accu_FIR_int_42_we0 = grp_FIR_filter_2_fu_110_FIR_delays_we0;
    end else begin
        H_accu_FIR_int_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        H_accu_FIR_int_43_ce0 = grp_FIR_filter_2_fu_110_FIR_delays_ce0;
    end else begin
        H_accu_FIR_int_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        H_accu_FIR_int_43_ce1 = grp_FIR_filter_2_fu_110_FIR_delays_ce1;
    end else begin
        H_accu_FIR_int_43_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        H_accu_FIR_int_43_we0 = grp_FIR_filter_2_fu_110_FIR_delays_we0;
    end else begin
        H_accu_FIR_int_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state2_on_subcall_done) | (1'b1 == ap_block_state2))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((output_r_TREADY == 1'b0) | (grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_done == 1'b0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((output_r_TREADY == 1'b0) | (grp_FIR_filter_2_fu_110_ap_done == 1'b0))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd1))) begin
        b_FIR_dec_int_418_ce0 = grp_FIR_filter_2_fu_110_FIR_coe_ce0;
    end else begin
        b_FIR_dec_int_418_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd2))) begin
        b_FIR_dec_int_429_ce0 = grp_FIR_filter_2_fu_110_FIR_coe_ce0;
    end else begin
        b_FIR_dec_int_429_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_FIR_dec_int_4310_ce0 = grp_FIR_filter_2_fu_110_FIR_coe_ce0;
    end else begin
        b_FIR_dec_int_4310_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_FIR_filter_2_fu_110_FIR_coe_q0 = b_FIR_dec_int_4310_q0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd1))) begin
        grp_FIR_filter_2_fu_110_FIR_coe_q0 = b_FIR_dec_int_418_q0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd2))) begin
        grp_FIR_filter_2_fu_110_FIR_coe_q0 = b_FIR_dec_int_429_q0;
    end else begin
        grp_FIR_filter_2_fu_110_FIR_coe_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_FIR_filter_2_fu_110_FIR_delays_q0 = H_accu_FIR_int_43_q0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd1))) begin
        grp_FIR_filter_2_fu_110_FIR_delays_q0 = H_accu_FIR_int_41_q0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd2))) begin
        grp_FIR_filter_2_fu_110_FIR_delays_q0 = H_accu_FIR_int_42_q0;
    end else begin
        grp_FIR_filter_2_fu_110_FIR_delays_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_FIR_filter_2_fu_110_FIR_delays_q1 = H_accu_FIR_int_43_q1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd1))) begin
        grp_FIR_filter_2_fu_110_FIR_delays_q1 = H_accu_FIR_int_41_q1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd2))) begin
        grp_FIR_filter_2_fu_110_FIR_delays_q1 = H_accu_FIR_int_42_q1;
    end else begin
        grp_FIR_filter_2_fu_110_FIR_delays_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)) | (~((output_r_TREADY == 1'b0) | (grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_210_ce = 1'b1;
    end else begin
        grp_fu_210_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (mod_value == 2'd0) & (ap_start == 1'b1))) begin
        kernel_out_blk_n = kernel_out_empty_n;
    end else begin
        kernel_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1) & (mod_value == 2'd0))) begin
        kernel_out_read = 1'b1;
    end else begin
        kernel_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((output_r_TREADY == 1'b0) | (grp_FIR_filter_2_fu_110_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        output_r_TDATA = shl_ln101_fu_197_p2;
    end else if ((~((output_r_TREADY == 1'b0) | (grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        output_r_TDATA = p_s_fu_188_p3;
    end else if ((~((1'b1 == ap_block_state2_on_subcall_done) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd1))) begin
        output_r_TDATA = shl_ln92_fu_158_p2;
    end else if ((~((1'b1 == ap_block_state2_on_subcall_done) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd2))) begin
        output_r_TDATA = shl_ln96_fu_151_p2;
    end else begin
        output_r_TDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd2)) | ((1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd1)))) begin
        output_r_TDATA_blk_n = output_r_TREADY;
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((output_r_TREADY == 1'b0) | (grp_FIR_filter_2_fu_110_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((1'b1 == ap_block_state2_on_subcall_done) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd2)) | (~((1'b1 == ap_block_state2_on_subcall_done) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2) & (mod_value_load_reg_218 == 2'd1)) | (~((output_r_TREADY == 1'b0) | (grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        output_r_TVALID = 1'b1;
    end else begin
        output_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1) & (mod_value_load_load_fu_132_p1 == 2'd3))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1) & (mod_value == 2'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1) & ((mod_value_load_load_fu_132_p1 == 2'd2) | (mod_value_load_load_fu_132_p1 == 2'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b1 == ap_block_state2_on_subcall_done) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2) & ((mod_value_load_reg_218 == 2'd2) | (mod_value_load_reg_218 == 2'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if ((~((output_r_TREADY == 1'b0) | (grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((output_r_TREADY == 1'b0) | (grp_FIR_filter_2_fu_110_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | ((kernel_out_empty_n == 1'b0) & (mod_value == 2'd0)));
end

always @ (*) begin
    ap_block_state1_ignore_call0 = ((ap_start == 1'b0) | ((kernel_out_empty_n == 1'b0) & (mod_value == 2'd0)));
end

always @ (*) begin
    ap_block_state2 = (((output_r_TREADY == 1'b0) & (mod_value_load_reg_218 == 2'd2)) | ((output_r_TREADY == 1'b0) & (mod_value_load_reg_218 == 2'd1)));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = (((grp_FIR_filter_2_fu_110_ap_done == 1'b0) & (mod_value_load_reg_218 == 2'd2)) | ((grp_FIR_filter_2_fu_110_ap_done == 1'b0) & (mod_value_load_reg_218 == 2'd1)));
end

assign grp_FIR_filter_2_fu_110_ap_start = grp_FIR_filter_2_fu_110_ap_start_reg;

assign grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_start = grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_start_reg;

assign grp_fu_210_p1 = 25'd436;

assign mod_value_load_load_fu_132_p1 = mod_value;

assign p_s_fu_188_p3 = {{tmp_3_fu_179_p4}, {2'd0}};

assign sext_ln39_fu_147_p0 = kernel_out_dout;

assign shl_ln101_fu_197_p2 = grp_FIR_filter_2_fu_110_ap_return << 16'd2;

assign shl_ln92_fu_158_p2 = grp_FIR_filter_2_fu_110_ap_return << 16'd2;

assign shl_ln96_fu_151_p2 = grp_FIR_filter_2_fu_110_ap_return << 16'd2;

assign tmp_3_fu_179_p4 = {{grp_fu_210_p3[29:16]}};

assign trunc_ln39_fu_165_p1 = H_accu_FIR_int_40_q0[29:0];

endmodule //FIR_HLS_INTERPOLATOR
