

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling samplinga51667d8e15abdb1f03be3ee4c9e19ba  /home/pars/Documents/sim_8/cc_warp
Extracting PTX file and ptxas options    1: cc_warp.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_8/cc_warp
self exe links to: /home/pars/Documents/sim_8/cc_warp
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_8/cc_warp
Running md5sum using "md5sum /home/pars/Documents/sim_8/cc_warp "
self exe links to: /home/pars/Documents/sim_8/cc_warp
Extracting specific PTX file named cc_warp.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x557116c8ff0b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_warp.1.sm_75.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ4hookiPKmPKiPiPbE4ptrs" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_warp.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_warp.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=23, lmem=0, smem=64, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x557116c8fd90, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/great-britain_osm.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 7733822 |E| 16313034
This graph is symmetrized
Launching CUDA CC solver (120 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc7215982c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159810..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159808..

GPGPU-Sim PTX: cudaLaunch for 0x0x557116c8fd90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (cc_warp.1.sm_75.ptx:49) @%p1 bra $L__BB0_34;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (cc_warp.1.sm_75.ptx:277) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f8 (cc_warp.1.sm_75.ptx:65) @%p2 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (cc_warp.1.sm_75.ptx:74) ld.shared.u32 %r9, [%r5];

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x160 (cc_warp.1.sm_75.ptx:81) @%p3 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (cc_warp.1.sm_75.ptx:272) add.s32 %r87, %r87, %r7;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1a0 (cc_warp.1.sm_75.ptx:90) @%p4 bra $L__BB0_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (cc_warp.1.sm_75.ptx:171) setp.lt.u32 %p13, %r13, 96;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (cc_warp.1.sm_75.ptx:101) @%p5 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (cc_warp.1.sm_75.ptx:116) add.s32 %r88, %r11, 32;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x220 (cc_warp.1.sm_75.ptx:110) @%p6 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (cc_warp.1.sm_75.ptx:116) add.s32 %r88, %r11, 32;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x248 (cc_warp.1.sm_75.ptx:118) @%p7 bra $L__BB0_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (cc_warp.1.sm_75.ptx:171) setp.lt.u32 %p13, %r13, 96;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x278 (cc_warp.1.sm_75.ptx:127) @%p8 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (cc_warp.1.sm_75.ptx:142) add.s32 %r88, %r11, 64;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b8 (cc_warp.1.sm_75.ptx:136) @%p9 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (cc_warp.1.sm_75.ptx:142) add.s32 %r88, %r11, 64;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2e0 (cc_warp.1.sm_75.ptx:144) @%p10 bra $L__BB0_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (cc_warp.1.sm_75.ptx:171) setp.lt.u32 %p13, %r13, 96;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x310 (cc_warp.1.sm_75.ptx:153) @%p11 bra $L__BB0_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_warp.1.sm_75.ptx:168) add.s32 %r88, %r11, 96;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x350 (cc_warp.1.sm_75.ptx:162) @%p12 bra $L__BB0_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_warp.1.sm_75.ptx:168) add.s32 %r88, %r11, 96;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x378 (cc_warp.1.sm_75.ptx:172) @%p13 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (cc_warp.1.sm_75.ptx:272) add.s32 %r87, %r87, %r7;

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3b8 (cc_warp.1.sm_75.ptx:185) @%p14 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (cc_warp.1.sm_75.ptx:200) ld.global.u32 %r73, [%rd48+128];

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3f8 (cc_warp.1.sm_75.ptx:194) @%p15 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (cc_warp.1.sm_75.ptx:200) ld.global.u32 %r73, [%rd48+128];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x438 (cc_warp.1.sm_75.ptx:207) @%p16 bra $L__BB0_26;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (cc_warp.1.sm_75.ptx:222) ld.global.u32 %r78, [%rd48+256];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x478 (cc_warp.1.sm_75.ptx:216) @%p17 bra $L__BB0_26;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (cc_warp.1.sm_75.ptx:222) ld.global.u32 %r78, [%rd48+256];

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4b8 (cc_warp.1.sm_75.ptx:229) @%p18 bra $L__BB0_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x510 (cc_warp.1.sm_75.ptx:244) ld.global.u32 %r83, [%rd48+384];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x4f8 (cc_warp.1.sm_75.ptx:238) @%p19 bra $L__BB0_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x510 (cc_warp.1.sm_75.ptx:244) ld.global.u32 %r83, [%rd48+384];

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x538 (cc_warp.1.sm_75.ptx:251) @%p20 bra $L__BB0_32;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cc_warp.1.sm_75.ptx:266) add.s32 %r88, %r88, 128;

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x578 (cc_warp.1.sm_75.ptx:260) @%p21 bra $L__BB0_32;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cc_warp.1.sm_75.ptx:266) add.s32 %r88, %r88, 128;

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5a8 (cc_warp.1.sm_75.ptx:269) @%p22 bra $L__BB0_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (cc_warp.1.sm_75.ptx:272) add.s32 %r87, %r87, %r7;

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5c0 (cc_warp.1.sm_75.ptx:274) @%p23 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (cc_warp.1.sm_75.ptx:277) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 8720181
gpu_sim_insn = 3465026539
gpu_ipc =     397.3572
gpu_tot_sim_cycle = 8720181
gpu_tot_sim_insn = 3465026539
gpu_tot_ipc =     397.3572
gpu_tot_issued_cta = 120
gpu_occupancy = 99.9926% 
gpu_tot_occupancy = 99.9926% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.8018
partiton_level_parallism_total  =       2.8018
partiton_level_parallism_util =       2.8903
partiton_level_parallism_util_total  =       2.8903
L2_BW  =     122.3829 GB/Sec
L2_BW_total  =     122.3829 GB/Sec
gpu_total_sim_rate=40440

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2072017, Miss = 361677, Miss_rate = 0.175, Pending_hits = 619274, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2073469, Miss = 362315, Miss_rate = 0.175, Pending_hits = 618910, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2071089, Miss = 362495, Miss_rate = 0.175, Pending_hits = 619705, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2072004, Miss = 362903, Miss_rate = 0.175, Pending_hits = 618736, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2071230, Miss = 362685, Miss_rate = 0.175, Pending_hits = 618741, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2069741, Miss = 361319, Miss_rate = 0.175, Pending_hits = 619286, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2071954, Miss = 362139, Miss_rate = 0.175, Pending_hits = 619183, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2072016, Miss = 361764, Miss_rate = 0.175, Pending_hits = 618820, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2070539, Miss = 362309, Miss_rate = 0.175, Pending_hits = 618838, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2070505, Miss = 362445, Miss_rate = 0.175, Pending_hits = 618868, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2070042, Miss = 362021, Miss_rate = 0.175, Pending_hits = 619237, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2071752, Miss = 362295, Miss_rate = 0.175, Pending_hits = 618509, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2072355, Miss = 362405, Miss_rate = 0.175, Pending_hits = 619885, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2072584, Miss = 361597, Miss_rate = 0.174, Pending_hits = 619659, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2071072, Miss = 362268, Miss_rate = 0.175, Pending_hits = 619535, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2069945, Miss = 361439, Miss_rate = 0.175, Pending_hits = 618997, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2071722, Miss = 361924, Miss_rate = 0.175, Pending_hits = 618952, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2072671, Miss = 362012, Miss_rate = 0.175, Pending_hits = 618835, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2072926, Miss = 361623, Miss_rate = 0.174, Pending_hits = 619520, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2073769, Miss = 362090, Miss_rate = 0.175, Pending_hits = 618833, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2070593, Miss = 361981, Miss_rate = 0.175, Pending_hits = 618389, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2071242, Miss = 362139, Miss_rate = 0.175, Pending_hits = 617484, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2070077, Miss = 362208, Miss_rate = 0.175, Pending_hits = 618872, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2071934, Miss = 362359, Miss_rate = 0.175, Pending_hits = 618596, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2073832, Miss = 362523, Miss_rate = 0.175, Pending_hits = 619447, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2072688, Miss = 362151, Miss_rate = 0.175, Pending_hits = 618338, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2070082, Miss = 361944, Miss_rate = 0.175, Pending_hits = 618584, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2069303, Miss = 362025, Miss_rate = 0.175, Pending_hits = 618860, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2070441, Miss = 361801, Miss_rate = 0.175, Pending_hits = 619443, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2070991, Miss = 361991, Miss_rate = 0.175, Pending_hits = 618598, Reservation_fails = 0
	L1D_total_cache_accesses = 62144585
	L1D_total_cache_misses = 10862847
	L1D_total_cache_miss_rate = 0.1748
	L1D_total_cache_pending_hits = 18568934
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.125
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19143388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18568934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6353145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4509672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18568934
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13569416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 48575139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13569446

Total_core_cache_fail_stats:
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
382956, 384416, 384038, 384066, 384248, 384126, 384628, 382766, 382940, 384242, 384038, 383808, 383992, 383956, 384538, 382794, 382530, 384326, 383926, 383946, 383950, 383766, 384402, 382554, 383412, 384424, 384066, 383994, 384166, 384032, 384448, 382552, 
gpgpu_n_tot_thrd_icount = 11789529728
gpgpu_n_tot_w_icount = 368422804
gpgpu_n_stall_shd_mem = 1379382
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10862817
gpgpu_n_mem_write_global = 13569446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 311520313
gpgpu_n_store_insn = 21777980
gpgpu_n_shmem_insn = 510432252
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 153600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1379237
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13189544	W0_Idle:26502	W0_Scoreboard:664126454	W1:25528244	W2:209227423	W3:38108318	W4:2677579	W5:42296	W6:2130	W7:170	W8:60	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92836584
single_issue_nums: WS0:92033570	WS1:92205850	WS2:92214060	WS3:91969324	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86902536 {8:10862817,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 542777840 {40:13569446,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 434512680 {40:10862817,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 108555568 {8:13569446,}
maxmflatency = 1039 
max_icnt2mem_latency = 762 
maxmrqlatency = 190 
max_icnt2sh_latency = 16 
averagemflatency = 273 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:5839243 	81617 	150114 	328684 	449380 	153890 	15290 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15288176 	9137671 	6412 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22758590 	1527563 	140307 	4993 	810 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23723747 	705589 	2926 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	8714 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        61        64        62        64        62        64        64        64        64        64        64 
dram[1]:        64        64        64        64        60        64        64        64        64        64        64        64        64        64        63        64 
dram[2]:        64        64        64        64        64        64        63        64        64        59        64        64        64        61        64        56 
dram[3]:        64        64        64        64        64        56        64        53        64        64        64        64        64        64        64        60 
dram[4]:        64        64        64        64        64        64        60        62        59        64        60        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        56        63        60        56        64        64        64        60        64        60 
dram[7]:        64        64        64        64        64        64        60        64        64        64        60        64        64        64        64        54 
dram[8]:        64        64        64        64        64        64        63        60        64        64        61        64        55        60        60        60 
dram[9]:        64        64        64        64        60        55        64        64        64        64        64        64        64        64        60        64 
dram[10]:        64        64        64        64        62        64        64        61        56        56        64        60        64        64        64        64 
dram[11]:        64        64        64        64        56        64        64        63        64        59        64        61        64        64        60        56 
maximum service time to same row:
dram[0]:     35111     41362     24048     46468     30901     24436     20321     26224     15256     15467     14236     14973     21206     18407     27837     14216 
dram[1]:     41426     26165     34351     23488     18185     21062     30075     23128     21819     16174     14917     14901     16002     21771     28746     18813 
dram[2]:     41497     41569     47712     47770     23605     29333     32015     24011     15882     16035     16221     13254     13051     12879     28513     13512 
dram[3]:     41788     17636     47897     20133     20884     32482     14532     17590     15441     11989     14324     13968     20239     16695     17973     25258 
dram[4]:     26166     28794     22443     21751     25527     25373     29245     26614     15543     15473     14420     13205     21955     15385     25112     23012 
dram[5]:     41022     41249     21405     46469     28200     27846     11483     15803     14433     12456     15172     15022     21404     21376     28674     23881 
dram[6]:     35520     30855     26857     26232     30402     20724     28991     28247     12551     15230     15156     15297     19945     20338     22187     17865 
dram[7]:     33296     41536     26454     22599     19050     14319     20259     15303     13477     14058     15300     15413     11103     22031     28062     22445 
dram[8]:     26976     22155     48273     48162     34417     18518     17206     28943     16156     16416     15571     13327     13091     17931     19981     28301 
dram[9]:     21069     19928     24767     47746     19646     21179     30478     10780     15215     15254     15696     15443     20163     21603     27006     28597 
dram[10]:     41640     42002     24257     48138     15664     26810     23426     16972     15453     15329     15240     15060     17746     22062     28595     26777 
dram[11]:     33657     41445     36852     19506     17990     33895     30365     27325     16040     14925     15056     15335     22359     17418     17735     12733 
average row accesses per activate:
dram[0]:  2.661153  2.606963  2.646111  2.612938  2.640737  2.696265  2.559465  2.575777  2.490068  2.489001  2.570691  2.566714  2.687675  2.709914  2.779470  2.739944 
dram[1]:  2.676186  2.625466  2.659627  2.671524  2.628238  2.620727  2.582683  2.570560  2.480030  2.527174  2.551344  2.551520  2.656320  2.645446  2.703998  2.676290 
dram[2]:  2.731071  2.679235  2.623200  2.628506  2.665884  2.702840  2.572162  2.574424  2.512846  2.436999  2.528317  2.516743  2.643781  2.650768  2.692472  2.679060 
dram[3]:  2.619095  2.630888  2.628598  2.629972  2.699331  2.690194  2.509583  2.513170  2.460879  2.521627  2.501497  2.512082  2.653225  2.649261  2.682173  2.682603 
dram[4]:  2.637518  2.664602  2.654967  2.638073  2.676153  2.638381  2.557608  2.595726  2.481577  2.510053  2.584855  2.547988  2.673271  2.694298  2.672892  2.687546 
dram[5]:  2.676402  2.638907  2.656157  2.629877  2.626960  2.638613  2.530023  2.564462  2.525423  2.505851  2.552536  2.608538  2.631522  2.635847  2.716737  2.698440 
dram[6]:  2.654005  2.640821  2.674226  2.685710  2.639717  2.663311  2.564311  2.561522  2.533989  2.519186  2.572015  2.543223  2.686931  2.658323  2.675396  2.708762 
dram[7]:  2.636095  2.626267  2.656475  2.651523  2.641347  2.661953  2.572290  2.603404  2.511956  2.502436  2.531317  2.528625  2.707658  2.698544  2.679600  2.618125 
dram[8]:  2.661358  2.680273  2.635050  2.627038  2.618459  2.669456  2.588415  2.567703  2.563443  2.612470  2.591498  2.522937  2.701396  2.687786  2.661273  2.738860 
dram[9]:  2.673796  2.655262  2.627905  2.640783  2.633254  2.606844  2.566778  2.565847  2.510887  2.494369  2.598450  2.563891  2.635613  2.630568  2.648196  2.662379 
dram[10]:  2.678865  2.633517  2.619254  2.615505  2.645436  2.632209  2.601529  2.607960  2.543273  2.577839  2.584266  2.571247  2.677372  2.641099  2.667834  2.676531 
dram[11]:  2.679113  2.662709  2.639784  2.618178  2.625503  2.665111  2.581600  2.562265  2.535127  2.507039  2.569562  2.553332  2.733178  2.708644  2.634392  2.669265 
average row locality = 7018323/2682849 = 2.615996
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     32646     32833     32591     32739     32601     32455     32679     32622     32683     32493     32488     32586     32442     32539     32156     32300 
dram[1]:     32525     32678     32471     32627     32744     32739     32645     32650     32552     32473     32551     32550     32661     32754     32511     32599 
dram[2]:     32324     32571     32617     32644     32406     32398     32569     32374     32286     32549     32558     32562     32679     32606     32558     32642 
dram[3]:     32667     32729     32692     32532     32480     32397     32817     32799     32509     32372     32709     32676     32660     32703     32487     32578 
dram[4]:     32601     32630     32524     32539     32522     32628     32553     32574     32582     32439     32575     32639     32622     32465     32452     32431 
dram[5]:     32551     32779     32527     32638     32676     32601     32645     32562     32309     32496     32484     32161     32743     32646     32285     32464 
dram[6]:     32768     32841     32500     32445     32607     32582     32515     32652     32469     32539     32395     32620     32647     32695     32547     32461 
dram[7]:     32653     32815     32489     32491     32612     32532     32646     32424     32503     32536     32636     32795     32494     32367     32512     32757 
dram[8]:     32624     32615     32655     32614     32631     32436     32437     32652     32481     32385     32486     32828     32320     32505     32598     32298 
dram[9]:     32657     32610     32538     32608     32584     32717     32748     32786     32816     32832     32604     32742     32635     32782     32557     32642 
dram[10]:     32541     32716     32822     32790     32686     32699     32676     32603     32635     32496     32644     32494     32528     32685     32583     32558 
dram[11]:     32667     32653     32689     32661     32603     32599     32595     32724     32486     32694     32587     32659     32309     32349     32588     32617 
total dram reads = 6255680
bank skew: 32841/32156 = 1.02
chip skew: 522858/520343 = 1.00
number of total write accesses:
dram[0]:      8397      8476      8484      8554      8498      8375      8639      8585      8432      8439      8332      8492      8533      8571      8304      8332 
dram[1]:      8412      8403      8366      8342      8502      8616      8673      8757      8447      8433      8536      8558      8608      8644      8458      8547 
dram[2]:      8252      8366      8478      8446      8492      8402      8551      8491      8313      8426      8504      8567      8645      8463      8479      8464 
dram[3]:      8460      8440      8508      8361      8366      8426      8711      8682      8454      8298      8539      8546      8498      8535      8397      8464 
dram[4]:      8453      8363      8402      8375      8481      8542      8570      8558      8443      8383      8483      8588      8428      8351      8425      8477 
dram[5]:      8344      8466      8430      8422      8577      8518      8706      8644      8361      8401      8473      8285      8472      8498      8219      8389 
dram[6]:      8480      8415      8382      8292      8475      8487      8578      8587      8405      8490      8450      8706      8469      8579      8415      8362 
dram[7]:      8409      8447      8437      8497      8525      8490      8555      8525      8477      8434      8509      8583      8482      8384      8339      8526 
dram[8]:      8435      8456      8401      8477      8547      8481      8533      8649      8433      8349      8420      8590      8388      8458      8412      8272 
dram[9]:      8423      8395      8459      8417      8517      8603      8561      8653      8654      8653      8489      8522      8567      8591      8473      8496 
dram[10]:      8383      8574      8510      8540      8616      8619      8697      8719      8592      8431      8511      8442      8503      8559      8477      8391 
dram[11]:      8402      8355      8461      8507      8504      8530      8601      8593      8425      8525      8517      8552      8456      8395      8448      8528 
total dram writes = 1628624
bank skew: 8757/8219 = 1.07
chip skew: 136564/135205 = 1.01
average mf latency per bank:
dram[0]:        644       644       642       640       645       648       644       647       649       651       651       648       647       645       649       650
dram[1]:        646       646       646       646       647       645       645       643       650       651       648       648       646       646       647       646
dram[2]:        650       648       644       645       651       651       648       651       656       653       650       650       645       650       648       646
dram[3]:        668       644       667       648       670       649       666       644       673       655       670       646       669       646     39160       648
dram[4]:        646       647       647       647       647       644       648       647       651       652       649       645       650       650       648       649
dram[5]:        647       642       644       642       644       644       645       644       653       649       649       653       647       646       652       648
dram[6]:        641       644       644       647       646       645       646       645       649       648       648       643       646       645       647       650
dram[7]:        646       643       646       647       646       649       646       648       649       653       649       647       651       652       651       646
dram[8]:        648       647       647       646       647       649       650       647       652       655       651       648       654       649       649       653
dram[9]:        643       644       644       645       645       644       645       642       644       644       647       647       648       645       646       646
dram[10]:        647       643       641       640       644       644       643       644       648       651       646       651       650       647       648       649
dram[11]:        644       644       642       641       647       647       647       644       651       646       650       646       651       650       647       643
maximum mf latency per bank:
dram[0]:        863      1010       870       552       840       804       779       752       623       826       879       767       741       824       840       763
dram[1]:        909       874       887       596       871       779       871       807       619       633       845       845       777       880       718       746
dram[2]:        902       913       583       533       937       962       701       578       856       840       858       588       582       586       780       616
dram[3]:        882      1000       573       605       954       911       644       846       811       744       706       677       863       670       964       564
dram[4]:       1035       917       563       547       879       784       617       607       665       609       769       884       770       717       621       584
dram[5]:       1039       909       613       580       744       739       846       798       871       623       701       880       693       648       678       595
dram[6]:        861       977       642       636       845       885       773       600       721       665       923       791       682       586       584       781
dram[7]:       1002       898       620       601       939       937       646       619       669       878       869       822       581       750       809       575
dram[8]:       1010       970       619       620       895       815       769       755       840       784       822       888       615       784       685       636
dram[9]:        955      1033       560       571       691       770       882       842       863       879       851       823       597       735       579       862
dram[10]:        903       860       554       557       844       951       868       687       873       866       862       762       864       710       852       617
dram[11]:       1004      1014       574       564       937       797       612       728       666       653       885       845       779       631       772       655

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22362631 n_nop=21268364 n_act=222582 n_pre=222566 n_ref_event=0 n_req=584110 n_rd=520853 n_rd_L2_A=0 n_write=0 n_wr_bk=135443 bw_util=0.1174
n_activity=14282831 dram_eff=0.1838
bk0: 32646a 21442444i bk1: 32833a 21416921i bk2: 32591a 21435128i bk3: 32739a 21420541i bk4: 32601a 21434909i bk5: 32455a 21457846i bk6: 32679a 21402645i bk7: 32622a 21410997i bk8: 32683a 21377736i bk9: 32493a 21387325i bk10: 32488a 21412371i bk11: 32586a 21405912i bk12: 32442a 21448347i bk13: 32539a 21453348i bk14: 32156a 21488928i bk15: 32300a 21474499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618943
Row_Buffer_Locality_read = 0.687958
Row_Buffer_Locality_write = 0.050682
Bank_Level_Parallism = 1.643096
Bank_Level_Parallism_Col = 1.326078
Bank_Level_Parallism_Ready = 1.046544
write_to_read_ratio_blp_rw_average = 0.293453
GrpLevelPara = 1.239433 

BW Util details:
bwutil = 0.117392 
total_CMD = 22362631 
util_bw = 2625184 
Wasted_Col = 4584559 
Wasted_Row = 2770272 
Idle = 12382616 

BW Util Bottlenecks: 
RCDc_limit = 3379325 
RCDWRc_limit = 681251 
WTRc_limit = 809741 
RTWc_limit = 1181474 
CCDLc_limit = 451735 
rwq = 0 
CCDLc_limit_alone = 364727 
WTRc_limit_alone = 778335 
RTWc_limit_alone = 1125872 

Commands details: 
total_CMD = 22362631 
n_nop = 21268364 
Read = 520853 
Write = 0 
L2_Alloc = 0 
L2_WB = 135443 
n_act = 222582 
n_pre = 222566 
n_ref = 0 
n_req = 584110 
total_req = 656296 

Dual Bus Interface Util: 
issued_total_row = 445148 
issued_total_col = 656296 
Row_Bus_Util =  0.019906 
CoL_Bus_Util = 0.029348 
Either_Row_CoL_Bus_Util = 0.048933 
Issued_on_Two_Bus_Simul_Util = 0.000321 
issued_two_Eff = 0.006559 
queue_avg = 0.209477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.209477
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22362631 n_nop=21263508 n_act=224169 n_pre=224153 n_ref_event=0 n_req=585685 n_rd=521730 n_rd_L2_A=0 n_write=0 n_wr_bk=136302 bw_util=0.1177
n_activity=14320044 dram_eff=0.1838
bk0: 32525a 21442083i bk1: 32678a 21433198i bk2: 32471a 21444731i bk3: 32627a 21447653i bk4: 32744a 21428480i bk5: 32739a 21419180i bk6: 32645a 21406900i bk7: 32650a 21404283i bk8: 32552a 21375179i bk9: 32473a 21396261i bk10: 32551a 21401493i bk11: 32550a 21403768i bk12: 32661a 21428371i bk13: 32754a 21426651i bk14: 32511a 21456747i bk15: 32599a 21440062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617258
Row_Buffer_Locality_read = 0.686725
Row_Buffer_Locality_write = 0.050567
Bank_Level_Parallism = 1.646593
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.046647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117702 
total_CMD = 22362631 
util_bw = 2632128 
Wasted_Col = 4606731 
Wasted_Row = 2787656 
Idle = 12336116 

BW Util Bottlenecks: 
RCDc_limit = 3397102 
RCDWRc_limit = 687335 
WTRc_limit = 812646 
RTWc_limit = 1193800 
CCDLc_limit = 452926 
rwq = 0 
CCDLc_limit_alone = 364805 
WTRc_limit_alone = 780251 
RTWc_limit_alone = 1138074 

Commands details: 
total_CMD = 22362631 
n_nop = 21263508 
Read = 521730 
Write = 0 
L2_Alloc = 0 
L2_WB = 136302 
n_act = 224169 
n_pre = 224153 
n_ref = 0 
n_req = 585685 
total_req = 658032 

Dual Bus Interface Util: 
issued_total_row = 448322 
issued_total_col = 658032 
Row_Bus_Util =  0.020048 
CoL_Bus_Util = 0.029426 
Either_Row_CoL_Bus_Util = 0.049150 
Issued_on_Two_Bus_Simul_Util = 0.000323 
issued_two_Eff = 0.006579 
queue_avg = 0.212073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.212073
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22362631 n_nop=21267409 n_act=223397 n_pre=223381 n_ref_event=0 n_req=583582 n_rd=520343 n_rd_L2_A=0 n_write=0 n_wr_bk=135339 bw_util=0.1173
n_activity=14250419 dram_eff=0.184
bk0: 32324a 21472080i bk1: 32571a 21450732i bk2: 32617a 21426271i bk3: 32644a 21425527i bk4: 32406a 21445924i bk5: 32398a 21456294i bk6: 32569a 21410317i bk7: 32374a 21416442i bk8: 32286a 21403662i bk9: 32549a 21362331i bk10: 32558a 21391528i bk11: 32562a 21390081i bk12: 32679a 21421330i bk13: 32606a 21434361i bk14: 32558a 21449381i bk15: 32642a 21445044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617204
Row_Buffer_Locality_read = 0.685930
Row_Buffer_Locality_write = 0.051709
Bank_Level_Parallism = 1.646805
Bank_Level_Parallism_Col = 1.329019
Bank_Level_Parallism_Ready = 1.047452
write_to_read_ratio_blp_rw_average = 0.292630
GrpLevelPara = 1.241688 

BW Util details:
bwutil = 0.117282 
total_CMD = 22362631 
util_bw = 2622728 
Wasted_Col = 4594614 
Wasted_Row = 2772069 
Idle = 12373220 

BW Util Bottlenecks: 
RCDc_limit = 3396265 
RCDWRc_limit = 676423 
WTRc_limit = 816038 
RTWc_limit = 1188779 
CCDLc_limit = 450887 
rwq = 0 
CCDLc_limit_alone = 363696 
WTRc_limit_alone = 784137 
RTWc_limit_alone = 1133489 

Commands details: 
total_CMD = 22362631 
n_nop = 21267409 
Read = 520343 
Write = 0 
L2_Alloc = 0 
L2_WB = 135339 
n_act = 223397 
n_pre = 223381 
n_ref = 0 
n_req = 583582 
total_req = 655682 

Dual Bus Interface Util: 
issued_total_row = 446778 
issued_total_col = 655682 
Row_Bus_Util =  0.019979 
CoL_Bus_Util = 0.029320 
Either_Row_CoL_Bus_Util = 0.048976 
Issued_on_Two_Bus_Simul_Util = 0.000324 
issued_two_Eff = 0.006609 
queue_avg = 0.210407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.210407
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22362631 n_nop=21261185 n_act=225476 n_pre=225460 n_ref_event=0 n_req=585429 n_rd=521807 n_rd_L2_A=0 n_write=0 n_wr_bk=135685 bw_util=0.1176
n_activity=14380564 dram_eff=0.1829
bk0: 32667a 21425340i bk1: 32729a 21426805i bk2: 32692a 21426547i bk3: 32532a 21435872i bk4: 32480a 21461697i bk5: 32397a 21456062i bk6: 32817a 21377347i bk7: 32799a 21379764i bk8: 32509a 21372555i bk9: 32372a 21402036i bk10: 32709a 21382180i bk11: 32676a 21386634i bk12: 32660a 21433812i bk13: 32703a 21432462i bk14: 32487a 21451657i bk15: 32578a 21450635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614860
Row_Buffer_Locality_read = 0.683699
Row_Buffer_Locality_write = 0.050266
Bank_Level_Parallism = 1.644531
Bank_Level_Parallism_Col = 1.326033
Bank_Level_Parallism_Ready = 1.046333
write_to_read_ratio_blp_rw_average = 0.293341
GrpLevelPara = 1.239565 

BW Util details:
bwutil = 0.117605 
total_CMD = 22362631 
util_bw = 2629968 
Wasted_Col = 4640750 
Wasted_Row = 2802713 
Idle = 12289200 

BW Util Bottlenecks: 
RCDc_limit = 3433288 
RCDWRc_limit = 683412 
WTRc_limit = 827961 
RTWc_limit = 1205580 
CCDLc_limit = 440962 
rwq = 0 
CCDLc_limit_alone = 352296 
WTRc_limit_alone = 795143 
RTWc_limit_alone = 1149732 

Commands details: 
total_CMD = 22362631 
n_nop = 21261185 
Read = 521807 
Write = 0 
L2_Alloc = 0 
L2_WB = 135685 
n_act = 225476 
n_pre = 225460 
n_ref = 0 
n_req = 585429 
total_req = 657492 

Dual Bus Interface Util: 
issued_total_row = 450936 
issued_total_col = 657492 
Row_Bus_Util =  0.020165 
CoL_Bus_Util = 0.029401 
Either_Row_CoL_Bus_Util = 0.049254 
Issued_on_Two_Bus_Simul_Util = 0.000312 
issued_two_Eff = 0.006339 
queue_avg = 0.203051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.203051
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22362631 n_nop=21267644 n_act=223046 n_pre=223030 n_ref_event=0 n_req=583946 n_rd=520776 n_rd_L2_A=0 n_write=0 n_wr_bk=135322 bw_util=0.1174
n_activity=14241442 dram_eff=0.1843
bk0: 32601a 21429801i bk1: 32630a 21442559i bk2: 32524a 21438884i bk3: 32539a 21432894i bk4: 32522a 21445472i bk5: 32628a 21436884i bk6: 32553a 21405627i bk7: 32574a 21419264i bk8: 32582a 21383915i bk9: 32439a 21398074i bk10: 32575a 21413769i bk11: 32639a 21397149i bk12: 32622a 21443320i bk13: 32465a 21458025i bk14: 32452a 21449413i bk15: 32431a 21452421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618043
Row_Buffer_Locality_read = 0.686781
Row_Buffer_Locality_write = 0.051369
Bank_Level_Parallism = 1.644913
Bank_Level_Parallism_Col = 1.325577
Bank_Level_Parallism_Ready = 1.045433
write_to_read_ratio_blp_rw_average = 0.291982
GrpLevelPara = 1.239170 

BW Util details:
bwutil = 0.117356 
total_CMD = 22362631 
util_bw = 2624392 
Wasted_Col = 4591738 
Wasted_Row = 2761401 
Idle = 12385100 

BW Util Bottlenecks: 
RCDc_limit = 3392768 
RCDWRc_limit = 678315 
WTRc_limit = 811730 
RTWc_limit = 1178003 
CCDLc_limit = 452795 
rwq = 0 
CCDLc_limit_alone = 367032 
WTRc_limit_alone = 780472 
RTWc_limit_alone = 1123498 

Commands details: 
total_CMD = 22362631 
n_nop = 21267644 
Read = 520776 
Write = 0 
L2_Alloc = 0 
L2_WB = 135322 
n_act = 223046 
n_pre = 223030 
n_ref = 0 
n_req = 583946 
total_req = 656098 

Dual Bus Interface Util: 
issued_total_row = 446076 
issued_total_col = 656098 
Row_Bus_Util =  0.019947 
CoL_Bus_Util = 0.029339 
Either_Row_CoL_Bus_Util = 0.048965 
Issued_on_Two_Bus_Simul_Util = 0.000321 
issued_two_Eff = 0.006564 
queue_avg = 0.210018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.210018
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22362631 n_nop=21267412 n_act=223405 n_pre=223389 n_ref_event=0 n_req=583820 n_rd=520567 n_rd_L2_A=0 n_write=0 n_wr_bk=135205 bw_util=0.1173
n_activity=14277128 dram_eff=0.1837
bk0: 32551a 21444396i bk1: 32779a 21427539i bk2: 32527a 21435199i bk3: 32638a 21429116i bk4: 32676a 21426636i bk5: 32601a 21432264i bk6: 32645a 21393438i bk7: 32562a 21409397i bk8: 32309a 21403860i bk9: 32496a 21393362i bk10: 32484a 21403363i bk11: 32161a 21433203i bk12: 32743a 21423714i bk13: 32646a 21427629i bk14: 32285a 21466524i bk15: 32464a 21454801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617346
Row_Buffer_Locality_read = 0.686087
Row_Buffer_Locality_write = 0.051618
Bank_Level_Parallism = 1.646265
Bank_Level_Parallism_Col = 1.326794
Bank_Level_Parallism_Ready = 1.046373
write_to_read_ratio_blp_rw_average = 0.292423
GrpLevelPara = 1.239053 

BW Util details:
bwutil = 0.117298 
total_CMD = 22362631 
util_bw = 2623088 
Wasted_Col = 4599657 
Wasted_Row = 2774901 
Idle = 12364985 

BW Util Bottlenecks: 
RCDc_limit = 3399443 
RCDWRc_limit = 679449 
WTRc_limit = 808495 
RTWc_limit = 1185403 
CCDLc_limit = 453174 
rwq = 0 
CCDLc_limit_alone = 366717 
WTRc_limit_alone = 776912 
RTWc_limit_alone = 1130529 

Commands details: 
total_CMD = 22362631 
n_nop = 21267412 
Read = 520567 
Write = 0 
L2_Alloc = 0 
L2_WB = 135205 
n_act = 223405 
n_pre = 223389 
n_ref = 0 
n_req = 583820 
total_req = 655772 

Dual Bus Interface Util: 
issued_total_row = 446794 
issued_total_col = 655772 
Row_Bus_Util =  0.019979 
CoL_Bus_Util = 0.029324 
Either_Row_CoL_Bus_Util = 0.048975 
Issued_on_Two_Bus_Simul_Util = 0.000329 
issued_two_Eff = 0.006708 
queue_avg = 0.210509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.210509
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22362631 n_nop=21266934 n_act=222948 n_pre=222932 n_ref_event=0 n_req=584640 n_rd=521283 n_rd_L2_A=0 n_write=0 n_wr_bk=135572 bw_util=0.1175
n_activity=14329827 dram_eff=0.1834
bk0: 32768a 21436274i bk1: 32841a 21428249i bk2: 32500a 21446308i bk3: 32445a 21457559i bk4: 32607a 21433952i bk5: 32582a 21444956i bk6: 32515a 21403902i bk7: 32652a 21406632i bk8: 32469a 21402818i bk9: 32539a 21396989i bk10: 32395a 21415509i bk11: 32620a 21396725i bk12: 32647a 21441548i bk13: 32695a 21434809i bk14: 32547a 21445033i bk15: 32461a 21462826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618665
Row_Buffer_Locality_read = 0.687502
Row_Buffer_Locality_write = 0.052291
Bank_Level_Parallism = 1.640972
Bank_Level_Parallism_Col = 1.325630
Bank_Level_Parallism_Ready = 1.046013
write_to_read_ratio_blp_rw_average = 0.292542
GrpLevelPara = 1.238156 

BW Util details:
bwutil = 0.117492 
total_CMD = 22362631 
util_bw = 2627420 
Wasted_Col = 4592128 
Wasted_Row = 2784703 
Idle = 12358380 

BW Util Bottlenecks: 
RCDc_limit = 3390300 
RCDWRc_limit = 681590 
WTRc_limit = 816492 
RTWc_limit = 1179261 
CCDLc_limit = 453228 
rwq = 0 
CCDLc_limit_alone = 364749 
WTRc_limit_alone = 783288 
RTWc_limit_alone = 1123986 

Commands details: 
total_CMD = 22362631 
n_nop = 21266934 
Read = 521283 
Write = 0 
L2_Alloc = 0 
L2_WB = 135572 
n_act = 222948 
n_pre = 222932 
n_ref = 0 
n_req = 584640 
total_req = 656855 

Dual Bus Interface Util: 
issued_total_row = 445880 
issued_total_col = 656855 
Row_Bus_Util =  0.019939 
CoL_Bus_Util = 0.029373 
Either_Row_CoL_Bus_Util = 0.048997 
Issued_on_Two_Bus_Simul_Util = 0.000315 
issued_two_Eff = 0.006423 
queue_avg = 0.206832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.206832
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22362631 n_nop=21265492 n_act=223898 n_pre=223882 n_ref_event=0 n_req=584929 n_rd=521262 n_rd_L2_A=0 n_write=0 n_wr_bk=135619 bw_util=0.1175
n_activity=14340674 dram_eff=0.1832
bk0: 32653a 21432625i bk1: 32815a 21425770i bk2: 32489a 21438532i bk3: 32491a 21440697i bk4: 32612a 21434342i bk5: 32532a 21443253i bk6: 32646a 21405556i bk7: 32424a 21425572i bk8: 32503a 21392416i bk9: 32536a 21391042i bk10: 32636a 21395376i bk11: 32795a 21392598i bk12: 32494a 21453967i bk13: 32367a 21455682i bk14: 32512a 21448455i bk15: 32757a 21423195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617229
Row_Buffer_Locality_read = 0.686369
Row_Buffer_Locality_write = 0.051157
Bank_Level_Parallism = 1.645790
Bank_Level_Parallism_Col = 1.325582
Bank_Level_Parallism_Ready = 1.045616
write_to_read_ratio_blp_rw_average = 0.292797
GrpLevelPara = 1.238985 

BW Util details:
bwutil = 0.117496 
total_CMD = 22362631 
util_bw = 2627524 
Wasted_Col = 4607799 
Wasted_Row = 2776244 
Idle = 12351064 

BW Util Bottlenecks: 
RCDc_limit = 3406431 
RCDWRc_limit = 683809 
WTRc_limit = 806662 
RTWc_limit = 1186838 
CCDLc_limit = 451422 
rwq = 0 
CCDLc_limit_alone = 364599 
WTRc_limit_alone = 775097 
RTWc_limit_alone = 1131580 

Commands details: 
total_CMD = 22362631 
n_nop = 21265492 
Read = 521262 
Write = 0 
L2_Alloc = 0 
L2_WB = 135619 
n_act = 223898 
n_pre = 223882 
n_ref = 0 
n_req = 584929 
total_req = 656881 

Dual Bus Interface Util: 
issued_total_row = 447780 
issued_total_col = 656881 
Row_Bus_Util =  0.020024 
CoL_Bus_Util = 0.029374 
Either_Row_CoL_Bus_Util = 0.049061 
Issued_on_Two_Bus_Simul_Util = 0.000336 
issued_two_Eff = 0.006856 
queue_avg = 0.209965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.209965
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22362631 n_nop=21270250 n_act=221804 n_pre=221788 n_ref_event=0 n_req=583692 n_rd=520565 n_rd_L2_A=0 n_write=0 n_wr_bk=135301 bw_util=0.1173
n_activity=14396630 dram_eff=0.1822
bk0: 32624a 21444850i bk1: 32615a 21451650i bk2: 32655a 21430691i bk3: 32614a 21432160i bk4: 32631a 21424334i bk5: 32436a 21444969i bk6: 32437a 21423196i bk7: 32652a 21407981i bk8: 32481a 21415737i bk9: 32385a 21434744i bk10: 32486a 21427207i bk11: 32828a 21390540i bk12: 32320a 21460596i bk13: 32505a 21454477i bk14: 32598a 21444591i bk15: 32298a 21477124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620005
Row_Buffer_Locality_read = 0.688936
Row_Buffer_Locality_write = 0.051579
Bank_Level_Parallism = 1.630395
Bank_Level_Parallism_Col = 1.318565
Bank_Level_Parallism_Ready = 1.044339
write_to_read_ratio_blp_rw_average = 0.292250
GrpLevelPara = 1.233613 

BW Util details:
bwutil = 0.117315 
total_CMD = 22362631 
util_bw = 2623464 
Wasted_Col = 4586873 
Wasted_Row = 2796156 
Idle = 12356138 

BW Util Bottlenecks: 
RCDc_limit = 3380159 
RCDWRc_limit = 681787 
WTRc_limit = 797108 
RTWc_limit = 1162369 
CCDLc_limit = 449943 
rwq = 0 
CCDLc_limit_alone = 364205 
WTRc_limit_alone = 765943 
RTWc_limit_alone = 1107796 

Commands details: 
total_CMD = 22362631 
n_nop = 21270250 
Read = 520565 
Write = 0 
L2_Alloc = 0 
L2_WB = 135301 
n_act = 221804 
n_pre = 221788 
n_ref = 0 
n_req = 583692 
total_req = 655866 

Dual Bus Interface Util: 
issued_total_row = 443592 
issued_total_col = 655866 
Row_Bus_Util =  0.019836 
CoL_Bus_Util = 0.029329 
Either_Row_CoL_Bus_Util = 0.048848 
Issued_on_Two_Bus_Simul_Util = 0.000316 
issued_two_Eff = 0.006479 
queue_avg = 0.203945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.203945
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22362631 n_nop=21259987 n_act=225313 n_pre=225297 n_ref_event=0 n_req=587153 n_rd=522858 n_rd_L2_A=0 n_write=0 n_wr_bk=136473 bw_util=0.1179
n_activity=14472956 dram_eff=0.1822
bk0: 32657a 21442242i bk1: 32610a 21440091i bk2: 32538a 21434749i bk3: 32608a 21438634i bk4: 32584a 21437548i bk5: 32717a 21424825i bk6: 32748a 21410184i bk7: 32786a 21403731i bk8: 32816a 21385487i bk9: 32832a 21372935i bk10: 32604a 21421260i bk11: 32742a 21403999i bk12: 32635a 21428749i bk13: 32782a 21422652i bk14: 32557a 21436476i bk15: 32642a 21439223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616269
Row_Buffer_Locality_read = 0.685769
Row_Buffer_Locality_write = 0.051077
Bank_Level_Parallism = 1.640576
Bank_Level_Parallism_Col = 1.322209
Bank_Level_Parallism_Ready = 1.044138
write_to_read_ratio_blp_rw_average = 0.293752
GrpLevelPara = 1.236590 

BW Util details:
bwutil = 0.117934 
total_CMD = 22362631 
util_bw = 2637324 
Wasted_Col = 4634080 
Wasted_Row = 2813753 
Idle = 12277474 

BW Util Bottlenecks: 
RCDc_limit = 3424094 
RCDWRc_limit = 693758 
WTRc_limit = 807302 
RTWc_limit = 1191103 
CCDLc_limit = 448795 
rwq = 0 
CCDLc_limit_alone = 361923 
WTRc_limit_alone = 775630 
RTWc_limit_alone = 1135903 

Commands details: 
total_CMD = 22362631 
n_nop = 21259987 
Read = 522858 
Write = 0 
L2_Alloc = 0 
L2_WB = 136473 
n_act = 225313 
n_pre = 225297 
n_ref = 0 
n_req = 587153 
total_req = 659331 

Dual Bus Interface Util: 
issued_total_row = 450610 
issued_total_col = 659331 
Row_Bus_Util =  0.020150 
CoL_Bus_Util = 0.029484 
Either_Row_CoL_Bus_Util = 0.049307 
Issued_on_Two_Bus_Simul_Util = 0.000326 
issued_two_Eff = 0.006618 
queue_avg = 0.205531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.205531
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22362631 n_nop=21264070 n_act=223520 n_pre=223504 n_ref_event=0 n_req=586222 n_rd=522156 n_rd_L2_A=0 n_write=0 n_wr_bk=136564 bw_util=0.1178
n_activity=14407876 dram_eff=0.1829
bk0: 32541a 21453118i bk1: 32716a 21424495i bk2: 32822a 21423932i bk3: 32790a 21419850i bk4: 32686a 21428552i bk5: 32699a 21427698i bk6: 32676a 21413242i bk7: 32603a 21415042i bk8: 32635a 21397987i bk9: 32496a 21419847i bk10: 32644a 21412015i bk11: 32494a 21408577i bk12: 32528a 21444450i bk13: 32685a 21434188i bk14: 32583a 21440918i bk15: 32558a 21448409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618718
Row_Buffer_Locality_read = 0.688434
Row_Buffer_Locality_write = 0.050510
Bank_Level_Parallism = 1.640104
Bank_Level_Parallism_Col = 1.325083
Bank_Level_Parallism_Ready = 1.044807
write_to_read_ratio_blp_rw_average = 0.294688
GrpLevelPara = 1.238352 

BW Util details:
bwutil = 0.117825 
total_CMD = 22362631 
util_bw = 2634880 
Wasted_Col = 4610770 
Wasted_Row = 2797043 
Idle = 12319938 

BW Util Bottlenecks: 
RCDc_limit = 3391350 
RCDWRc_limit = 689076 
WTRc_limit = 809931 
RTWc_limit = 1196810 
CCDLc_limit = 452160 
rwq = 0 
CCDLc_limit_alone = 364681 
WTRc_limit_alone = 778098 
RTWc_limit_alone = 1141164 

Commands details: 
total_CMD = 22362631 
n_nop = 21264070 
Read = 522156 
Write = 0 
L2_Alloc = 0 
L2_WB = 136564 
n_act = 223520 
n_pre = 223504 
n_ref = 0 
n_req = 586222 
total_req = 658720 

Dual Bus Interface Util: 
issued_total_row = 447024 
issued_total_col = 658720 
Row_Bus_Util =  0.019990 
CoL_Bus_Util = 0.029456 
Either_Row_CoL_Bus_Util = 0.049125 
Issued_on_Two_Bus_Simul_Util = 0.000321 
issued_two_Eff = 0.006539 
queue_avg = 0.206335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.206335
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22362631 n_nop=21265750 n_act=223337 n_pre=223321 n_ref_event=0 n_req=585115 n_rd=521480 n_rd_L2_A=0 n_write=0 n_wr_bk=135799 bw_util=0.1176
n_activity=14385483 dram_eff=0.1828
bk0: 32667a 21448960i bk1: 32653a 21446049i bk2: 32689a 21432188i bk3: 32661a 21428750i bk4: 32603a 21428351i bk5: 32599a 21444984i bk6: 32595a 21417732i bk7: 32724a 21406699i bk8: 32486a 21402100i bk9: 32694a 21384500i bk10: 32587a 21406547i bk11: 32659a 21401673i bk12: 32309a 21468744i bk13: 32349a 21462513i bk14: 32588a 21436714i bk15: 32617a 21444661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618309
Row_Buffer_Locality_read = 0.687700
Row_Buffer_Locality_write = 0.049658
Bank_Level_Parallism = 1.637002
Bank_Level_Parallism_Col = 1.321906
Bank_Level_Parallism_Ready = 1.044939
write_to_read_ratio_blp_rw_average = 0.293104
GrpLevelPara = 1.236044 

BW Util details:
bwutil = 0.117567 
total_CMD = 22362631 
util_bw = 2629116 
Wasted_Col = 4607301 
Wasted_Row = 2792360 
Idle = 12333854 

BW Util Bottlenecks: 
RCDc_limit = 3396665 
RCDWRc_limit = 687248 
WTRc_limit = 803914 
RTWc_limit = 1181201 
CCDLc_limit = 452126 
rwq = 0 
CCDLc_limit_alone = 364430 
WTRc_limit_alone = 771527 
RTWc_limit_alone = 1125892 

Commands details: 
total_CMD = 22362631 
n_nop = 21265750 
Read = 521480 
Write = 0 
L2_Alloc = 0 
L2_WB = 135799 
n_act = 223337 
n_pre = 223321 
n_ref = 0 
n_req = 585115 
total_req = 657279 

Dual Bus Interface Util: 
issued_total_row = 446658 
issued_total_col = 657279 
Row_Bus_Util =  0.019973 
CoL_Bus_Util = 0.029392 
Either_Row_CoL_Bus_Util = 0.049050 
Issued_on_Two_Bus_Simul_Util = 0.000316 
issued_two_Eff = 0.006433 
queue_avg = 0.205095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.205095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 749410, Miss = 260286, Miss_rate = 0.347, Pending_hits = 34962, Reservation_fails = 172
L2_cache_bank[1]: Access = 750501, Miss = 260567, Miss_rate = 0.347, Pending_hits = 35126, Reservation_fails = 137
L2_cache_bank[2]: Access = 750888, Miss = 260660, Miss_rate = 0.347, Pending_hits = 34664, Reservation_fails = 204
L2_cache_bank[3]: Access = 750406, Miss = 261070, Miss_rate = 0.348, Pending_hits = 35172, Reservation_fails = 231
L2_cache_bank[4]: Access = 748938, Miss = 259997, Miss_rate = 0.347, Pending_hits = 35513, Reservation_fails = 174
L2_cache_bank[5]: Access = 749423, Miss = 260346, Miss_rate = 0.347, Pending_hits = 34906, Reservation_fails = 209
L2_cache_bank[6]: Access = 7180345, Miss = 261021, Miss_rate = 0.036, Pending_hits = 34676, Reservation_fails = 178
L2_cache_bank[7]: Access = 749638, Miss = 260786, Miss_rate = 0.348, Pending_hits = 34635, Reservation_fails = 77
L2_cache_bank[8]: Access = 750247, Miss = 260431, Miss_rate = 0.347, Pending_hits = 34148, Reservation_fails = 211
L2_cache_bank[9]: Access = 750258, Miss = 260345, Miss_rate = 0.347, Pending_hits = 34391, Reservation_fails = 176
L2_cache_bank[10]: Access = 749965, Miss = 260220, Miss_rate = 0.347, Pending_hits = 35360, Reservation_fails = 161
L2_cache_bank[11]: Access = 749162, Miss = 260347, Miss_rate = 0.348, Pending_hits = 34462, Reservation_fails = 249
L2_cache_bank[12]: Access = 750051, Miss = 260448, Miss_rate = 0.347, Pending_hits = 34834, Reservation_fails = 46
L2_cache_bank[13]: Access = 749888, Miss = 260835, Miss_rate = 0.348, Pending_hits = 35405, Reservation_fails = 120
L2_cache_bank[14]: Access = 750314, Miss = 260545, Miss_rate = 0.347, Pending_hits = 34998, Reservation_fails = 117
L2_cache_bank[15]: Access = 750351, Miss = 260717, Miss_rate = 0.347, Pending_hits = 34872, Reservation_fails = 191
L2_cache_bank[16]: Access = 749382, Miss = 260232, Miss_rate = 0.347, Pending_hits = 35712, Reservation_fails = 121
L2_cache_bank[17]: Access = 749953, Miss = 260333, Miss_rate = 0.347, Pending_hits = 35481, Reservation_fails = 245
L2_cache_bank[18]: Access = 750164, Miss = 261139, Miss_rate = 0.348, Pending_hits = 34752, Reservation_fails = 206
L2_cache_bank[19]: Access = 750953, Miss = 261719, Miss_rate = 0.349, Pending_hits = 34556, Reservation_fails = 6
L2_cache_bank[20]: Access = 751043, Miss = 261115, Miss_rate = 0.348, Pending_hits = 34208, Reservation_fails = 204
L2_cache_bank[21]: Access = 749711, Miss = 261041, Miss_rate = 0.348, Pending_hits = 34624, Reservation_fails = 231
L2_cache_bank[22]: Access = 750711, Miss = 260524, Miss_rate = 0.347, Pending_hits = 35279, Reservation_fails = 116
L2_cache_bank[23]: Access = 750561, Miss = 260956, Miss_rate = 0.348, Pending_hits = 34582, Reservation_fails = 84
L2_total_cache_accesses = 24432263
L2_total_cache_misses = 6255680
L2_total_cache_miss_rate = 0.2560
L2_total_cache_pending_hits = 837318
L2_total_cache_reservation_fails = 3866
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3769819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 837318
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2240520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4015160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 837318
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13569446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10862817
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13569446
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3866
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=24432263
icnt_total_pkts_simt_to_mem=24432263
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24432263
Req_Network_cycles = 8720181
Req_Network_injected_packets_per_cycle =       2.8018 
Req_Network_conflicts_per_cycle =       3.7518
Req_Network_conflicts_per_cycle_util =       3.8703
Req_Bank_Level_Parallism =       2.8903
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6350
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1167

Reply_Network_injected_packets_num = 24432263
Reply_Network_cycles = 8720181
Reply_Network_injected_packets_per_cycle =        2.8018
Reply_Network_conflicts_per_cycle =        0.3629
Reply_Network_conflicts_per_cycle_util =       0.3731
Reply_Bank_Level_Parallism =       2.8808
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0229
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0934
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 23 hrs, 48 min, 2 sec (85682 sec)
gpgpu_simulation_rate = 40440 (inst/sec)
gpgpu_simulation_rate = 101 (cycle/sec)
gpgpu_silicon_slowdown = 13514851x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc7215985c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159850..

GPGPU-Sim PTX: cudaLaunch for 0x0x557116c8ff0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x610 (cc_warp.1.sm_75.ptx:299) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x690 (cc_warp.1.sm_75.ptx:320) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x650 (cc_warp.1.sm_75.ptx:308) @%p2 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x690 (cc_warp.1.sm_75.ptx:320) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x688 (cc_warp.1.sm_75.ptx:317) @%p3 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x690 (cc_warp.1.sm_75.ptx:320) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 552803
gpu_sim_insn = 284532605
gpu_ipc =     514.7089
gpu_tot_sim_cycle = 9272984
gpu_tot_sim_insn = 3749559144
gpu_tot_ipc =     404.3530
gpu_tot_issued_cta = 30331
gpu_occupancy = 84.9346% 
gpu_tot_occupancy = 99.1028% 
max_total_param_size = 0
gpu_stall_dramfull = 4378
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.4725
partiton_level_parallism_total  =       3.3187
partiton_level_parallism_util =      11.5952
partiton_level_parallism_util_total  =       3.4193
L2_BW  =     501.1185 GB/Sec
L2_BW_total  =     144.9610 GB/Sec
gpu_total_sim_rate=40963

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2502158, Miss = 436862, Miss_rate = 0.175, Pending_hits = 627084, Reservation_fails = 27545
	L1D_cache_core[1]: Access = 2503372, Miss = 438627, Miss_rate = 0.175, Pending_hits = 626685, Reservation_fails = 28162
	L1D_cache_core[2]: Access = 2499321, Miss = 439097, Miss_rate = 0.176, Pending_hits = 627592, Reservation_fails = 30132
	L1D_cache_core[3]: Access = 2501401, Miss = 438782, Miss_rate = 0.175, Pending_hits = 626293, Reservation_fails = 27955
	L1D_cache_core[4]: Access = 2500561, Miss = 439044, Miss_rate = 0.176, Pending_hits = 626302, Reservation_fails = 28042
	L1D_cache_core[5]: Access = 2498981, Miss = 437218, Miss_rate = 0.175, Pending_hits = 626976, Reservation_fails = 27701
	L1D_cache_core[6]: Access = 2498796, Miss = 437439, Miss_rate = 0.175, Pending_hits = 626919, Reservation_fails = 28603
	L1D_cache_core[7]: Access = 2499106, Miss = 438934, Miss_rate = 0.176, Pending_hits = 626296, Reservation_fails = 27623
	L1D_cache_core[8]: Access = 2498466, Miss = 438902, Miss_rate = 0.176, Pending_hits = 626712, Reservation_fails = 27983
	L1D_cache_core[9]: Access = 2496978, Miss = 438796, Miss_rate = 0.176, Pending_hits = 626649, Reservation_fails = 28645
	L1D_cache_core[10]: Access = 2498417, Miss = 437966, Miss_rate = 0.175, Pending_hits = 627102, Reservation_fails = 27708
	L1D_cache_core[11]: Access = 2498428, Miss = 437930, Miss_rate = 0.175, Pending_hits = 625952, Reservation_fails = 27697
	L1D_cache_core[12]: Access = 2499561, Miss = 439721, Miss_rate = 0.176, Pending_hits = 627449, Reservation_fails = 28164
	L1D_cache_core[13]: Access = 2500749, Miss = 436144, Miss_rate = 0.174, Pending_hits = 627501, Reservation_fails = 28110
	L1D_cache_core[14]: Access = 2500311, Miss = 438474, Miss_rate = 0.175, Pending_hits = 626953, Reservation_fails = 27093
	L1D_cache_core[15]: Access = 2499298, Miss = 436325, Miss_rate = 0.175, Pending_hits = 626574, Reservation_fails = 27964
	L1D_cache_core[16]: Access = 2498603, Miss = 437252, Miss_rate = 0.175, Pending_hits = 626441, Reservation_fails = 27452
	L1D_cache_core[17]: Access = 2500237, Miss = 436694, Miss_rate = 0.175, Pending_hits = 626337, Reservation_fails = 27536
	L1D_cache_core[18]: Access = 2496869, Miss = 438090, Miss_rate = 0.175, Pending_hits = 627111, Reservation_fails = 27244
	L1D_cache_core[19]: Access = 2505836, Miss = 437747, Miss_rate = 0.175, Pending_hits = 626195, Reservation_fails = 27802
	L1D_cache_core[20]: Access = 2499259, Miss = 437592, Miss_rate = 0.175, Pending_hits = 625980, Reservation_fails = 27420
	L1D_cache_core[21]: Access = 2499971, Miss = 437608, Miss_rate = 0.175, Pending_hits = 625213, Reservation_fails = 27703
	L1D_cache_core[22]: Access = 2495783, Miss = 438105, Miss_rate = 0.176, Pending_hits = 626432, Reservation_fails = 27205
	L1D_cache_core[23]: Access = 2500273, Miss = 437821, Miss_rate = 0.175, Pending_hits = 625945, Reservation_fails = 28184
	L1D_cache_core[24]: Access = 2501726, Miss = 438480, Miss_rate = 0.175, Pending_hits = 627139, Reservation_fails = 27965
	L1D_cache_core[25]: Access = 2501563, Miss = 437514, Miss_rate = 0.175, Pending_hits = 625925, Reservation_fails = 28335
	L1D_cache_core[26]: Access = 2495261, Miss = 438839, Miss_rate = 0.176, Pending_hits = 626085, Reservation_fails = 28073
	L1D_cache_core[27]: Access = 2499055, Miss = 437075, Miss_rate = 0.175, Pending_hits = 626391, Reservation_fails = 27752
	L1D_cache_core[28]: Access = 2499408, Miss = 436329, Miss_rate = 0.175, Pending_hits = 627170, Reservation_fails = 27865
	L1D_cache_core[29]: Access = 2497483, Miss = 438241, Miss_rate = 0.175, Pending_hits = 626233, Reservation_fails = 27713
	L1D_total_cache_accesses = 74987231
	L1D_total_cache_misses = 13137648
	L1D_total_cache_miss_rate = 0.1752
	L1D_total_cache_pending_hits = 18797636
	L1D_total_cache_reservation_fails = 837376
	L1D_cache_data_port_util = 0.155
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25415304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18797636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7658842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 758440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5478776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18797636
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17636643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 78936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57350558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17636673

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 758134
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 306
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 78936
ctas_completed 30331, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
395697, 398151, 397745, 397850, 398172, 397497, 397971, 396242, 395606, 398406, 397810, 397790, 397841, 397784, 398534, 396608, 395522, 398319, 397366, 397491, 397789, 397570, 398157, 396162, 396337, 398014, 398020, 397836, 398036, 397832, 398164, 395512, 
gpgpu_n_tot_thrd_icount = 12207199136
gpgpu_n_tot_w_icount = 381474973
gpgpu_n_stall_shd_mem = 3317863
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13137618
gpgpu_n_mem_write_global = 17636673
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 350819132
gpgpu_n_store_insn = 45609155
gpgpu_n_shmem_insn = 510432252
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15621632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2653000
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 664863
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13615295	W0_Idle:239009	W0_Scoreboard:716111487	W1:25823910	W2:209466823	W3:38330673	W4:2897603	W5:255341	W6:220397	W7:201049	W8:208975	W9:204589	W10:199801	W11:199080	W12:203679	W13:208278	W14:211750	W15:214473	W16:232358	W17:208684	W18:202888	W19:209181	W20:220640	W21:219240	W22:243075	W23:246715	W24:260988	W25:245196	W26:310380	W27:290514	W28:355726	W29:267974	W30:399134	W31:187992	W32:98527867
single_issue_nums: WS0:95228214	WS1:95513656	WS2:95502328	WS3:95230775	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105100944 {8:13137618,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 705466920 {40:17636673,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525504720 {40:13137618,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141093384 {8:17636673,}
maxmflatency = 1776 
max_icnt2mem_latency = 762 
maxmrqlatency = 1287 
max_icnt2sh_latency = 163 
averagemflatency = 282 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:6432223 	121322 	206369 	429416 	653488 	426477 	298375 	193966 	78881 	7954 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18087588 	12350732 	331575 	4396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27373722 	2841676 	478347 	78537 	2009 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27349106 	1986085 	739835 	444424 	209921 	44246 	674 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	9261 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35111     41362     24048     46468     30901     24436     20321     26224     15256     15467     14236     14973     21206     18407     27837     14216 
dram[1]:     41426     26165     34351     23488     18185     21062     30075     23128     21819     16174     14917     14901     16002     21771     28746     18813 
dram[2]:     41497     41569     47712     47770     23605     29333     32015     24011     15882     16035     16221     13254     13051     12879     28513     13512 
dram[3]:     41788     17636     47897     20133     20884     32482     14532     17590     15441     11989     14324     13968     20239     16695     17973     25258 
dram[4]:     26166     28794     22443     21751     25527     25373     29245     26614     15543     15473     14420     13205     21955     15385     25112     23012 
dram[5]:     41022     41249     21405     46469     28200     27846     11483     15803     14433     12456     15172     15022     21404     21376     28674     23881 
dram[6]:     35520     30855     26857     26232     30402     20724     28991     28247     12551     15230     15156     15297     19945     20338     22187     17865 
dram[7]:     33296     41536     26454     22599     19050     14319     20259     15303     13477     14058     15300     15413     11103     22031     28062     22445 
dram[8]:     26976     22155     48273     48162     34417     18518     17206     28943     16156     16416     15571     13327     13091     17931     19981     28301 
dram[9]:     21069     19928     24767     47746     19646     21179     30478     10780     15215     15254     15696     15443     20163     21603     27006     28597 
dram[10]:     41640     42002     24257     48138     15664     26810     23426     16972     15453     15329     15240     15060     17746     22062     28595     26777 
dram[11]:     33657     41445     36852     19506     17990     33895     30365     27325     16040     14925     15056     15335     22359     17418     17735     12733 
average row accesses per activate:
dram[0]:  2.577753  2.547786  2.586903  2.554672  2.580446  2.626245  2.522146  2.533183  2.454036  2.471284  2.519413  2.534596  2.638807  2.651329  2.711888  2.664467 
dram[1]:  2.605459  2.555857  2.589389  2.602607  2.569875  2.560024  2.548759  2.529470  2.461345  2.499891  2.515805  2.517641  2.609076  2.597125  2.638265  2.614225 
dram[2]:  2.646639  2.598665  2.566928  2.573370  2.597652  2.634673  2.529438  2.543214  2.486631  2.430011  2.499159  2.491480  2.591296  2.597148  2.631440  2.616259 
dram[3]:  2.553633  2.554234  2.563649  2.570972  2.626719  2.630197  2.488527  2.492488  2.449952  2.489747  2.481356  2.486497  2.596227  2.589594  2.617511  2.613394 
dram[4]:  2.565292  2.590177  2.592517  2.589333  2.607102  2.577306  2.526264  2.558261  2.449589  2.486343  2.537221  2.526255  2.605569  2.628521  2.606198  2.619969 
dram[5]:  2.603764  2.569137  2.587950  2.569688  2.568752  2.597741  2.506241  2.537261  2.485061  2.482755  2.512762  2.561203  2.573880  2.574936  2.654301  2.632733 
dram[6]:  2.583672  2.554455  2.611753  2.620439  2.585266  2.607905  2.525609  2.520552  2.499537  2.485602  2.535657  2.506206  2.621620  2.598989  2.609639  2.630785 
dram[7]:  2.563266  2.546434  2.597582  2.598739  2.583268  2.601323  2.534408  2.564295  2.480853  2.468947  2.497761  2.502477  2.643022  2.627422  2.612408  2.560710 
dram[8]:  2.589438  2.613240  2.578463  2.576305  2.558793  2.611339  2.548950  2.531099  2.519729  2.569878  2.541052  2.487415  2.648821  2.619088  2.591730  2.658382 
dram[9]:  2.598269  2.588981  2.578956  2.581059  2.583043  2.564237  2.522112  2.526030  2.475791  2.461494  2.555088  2.515919  2.583561  2.573166  2.592105  2.596935 
dram[10]:  2.610786  2.568877  2.562220  2.565918  2.590249  2.588436  2.569873  2.574486  2.507752  2.533753  2.537306  2.533594  2.623678  2.590703  2.611344  2.618923 
dram[11]:  2.607014  2.588657  2.583520  2.561724  2.569020  2.598252  2.554390  2.530330  2.502782  2.477309  2.524718  2.518450  2.684428  2.638687  2.586684  2.616302 
average row locality = 8848482/3449951 = 2.564814
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     41123     41245     40772     40985     40818     40781     40982     40908     41275     40764     40896     40832     40481     40700     40184     40510 
dram[1]:     40746     41057     40762     41010     41070     41096     40877     40819     40887     40731     40834     40725     40923     41081     40726     40859 
dram[2]:     40533     40830     40961     40967     40598     40640     40841     40388     40606     40875     40822     40764     40919     40857     40757     41032 
dram[3]:     40964     41167     41018     40702     40754     40498     41053     41074     40815     40689     41017     41034     41004     41011     40716     40852 
dram[4]:     40973     40974     40765     40753     40816     40855     40710     40770     41012     40824     40913     40811     41033     40793     40763     40693 
dram[5]:     40912     41198     40773     40981     40927     40756     40786     40709     40642     40767     40767     40323     41220     41014     40511     40644 
dram[6]:     41139     41494     40684     40653     40934     40870     40771     40954     40815     40874     40563     40837     40952     40987     40908     40795 
dram[7]:     41042     41339     40739     40513     40878     40754     40945     40565     40857     40929     41019     41135     40656     40636     40845     41186 
dram[8]:     41022     40829     41010     40836     40950     40593     40640     40893     40909     40626     40798     41225     40492     40725     41038     40583 
dram[9]:     41031     40963     40686     40948     40798     40975     41229     41128     41244     41285     40959     41138     40929     41232     40845     41010 
dram[10]:     40840     41045     41156     41068     40945     40905     40706     40725     40967     40784     40981     40757     40663     40986     40843     40863 
dram[11]:     41004     41052     40944     40956     40807     40861     40748     41066     40737     41047     40810     40874     40333     40549     40774     40823 
total dram reads = 7846061
bank skew: 41494/40184 = 1.03
chip skew: 656400/652390 = 1.01
number of total write accesses:
dram[0]:     13341     13436     13439     13509     13502     13369     13659     13609     13443     13442     13340     13489     13528     13563     13306     13324 
dram[1]:     13367     13351     13326     13319     13502     13620     13709     13782     13467     13450     13540     13561     13608     13636     13441     13551 
dram[2]:     13204     13311     13435     13408     13507     13414     13573     13515     13312     13438     13505     13575     13644     13477     13472     13468 
dram[3]:     13413     13380     13473     13320     13369     13434     13726     13693     13475     13308     13547     13562     13498     13530     13392     13443 
dram[4]:     13397     13315     13373     13331     13492     13561     13607     13581     13450     13404     13487     13603     13436     13347     13424     13467 
dram[5]:     13283     13432     13385     13389     13584     13519     13742     13645     13372     13397     13481     13297     13470     13496     13220     13375 
dram[6]:     13451     13362     13350     13262     13481     13489     13605     13601     13416     13509     13461     13705     13469     13579     13407     13349 
dram[7]:     13375     13408     13403     13469     13521     13490     13567     13559     13500     13447     13515     13587     13480     13391     13343     13489 
dram[8]:     13389     13405     13353     13443     13558     13483     13546     13672     13432     13359     13429     13577     13387     13449     13391     13246 
dram[9]:     13374     13344     13416     13374     13524     13612     13571     13655     13668     13670     13493     13529     13575     13578     13468     13492 
dram[10]:     13323     13521     13481     13503     13606     13625     13716     13746     13597     13437     13519     13463     13490     13556     13472     13391 
dram[11]:     13336     13320     13417     13467     13511     13541     13609     13604     13428     13541     13534     13533     13444     13410     13425     13513 
total dram writes = 2587293
bank skew: 13782/13204 = 1.04
chip skew: 216446/215087 = 1.01
average mf latency per bank:
dram[0]:        679       679       677       676       680       683       678       677       685       690       686       682       682       682       688       687
dram[1]:        680       686       684       689       685       690       679       682       687       695       682       687       680       685       683       687
dram[2]:        671       682       663       680       673       688       669       685       679       691       668       680       666       679       668       681
dram[3]:        696       677       696       683       703       687       696       677       704       692       696       678       696       678     29783       683
dram[4]:        680       680       680       683       685       679       684       680       689       689       683       677       683       682       684       684
dram[5]:        681       683       679       684       681       689       679       682       691       694       678       691       679       682       688       689
dram[6]:        662       679       667       684       668       683       667       677       673       687       667       678       665       678       672       686
dram[7]:        677       676       679       678       680       680       677       683       684       688       681       678       683       685       688       687
dram[8]:        682       678       680       679       682       686       685       679       687       693       680       677       687       683       686       691
dram[9]:        677       683       679       687       682       682       682       685       681       689       680       687       682       682       684       688
dram[10]:        667       675       664       676       667       683       663       676       671       686       666       683       672       681       672       684
dram[11]:        674       678       676       674       680       681       679       679       687       680       680       678       683       682       681       676
maximum mf latency per bank:
dram[0]:       1323      1174      1093      1083      1334      1270      1308      1233      1109      1154      1168      1016      1102      1026      1378      1086
dram[1]:       1167      1064      1164      1238      1243      1034      1154      1200      1238      1271      1078      1164      1076      1133      1490      1671
dram[2]:       1560      1176      1255      1271      1227      1141      1063      1181      1301      1684      1238      1154      1319      1119      1096      1410
dram[3]:       1480      1243      1288      1186      1257      1270      1607      1196      1454      1235      1256      1204      1203      1172      1481      1144
dram[4]:       1170      1184      1114      1141      1218      1134      1166      1099      1038      1280      1148      1203      1127      1101      1294      1119
dram[5]:       1476      1286      1149      1241      1138      1017      1173      1222      1016      1393      1122      1062      1231      1112      1138      1292
dram[6]:       1426      1776      1194      1250      1069      1183      1184      1250      1191      1063      1129      1537      1102      1252      1191      1256
dram[7]:       1254      1267      1058      1197      1486      1202      1144      1099      1071      1145      1251      1304      1382      1509      1415      1440
dram[8]:       1300      1227      1331      1269      1155      1323      1195      1260      1176      1209      1587      1268      1087      1223      1123      1230
dram[9]:       1242      1202      1379      1145      1120      1099      1368      1017      1061      1282      1217      1128      1074      1422      1109      1202
dram[10]:       1272      1003      1342      1293      1090      1156      1384      1344      1308      1244      1161      1191      1242      1263      1228      1323
dram[11]:       1177      1359      1502      1248      1126      1289      1275      1195      1435      1059      1218      1246      1269      1525      1051      1205

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23780275 n_nop=22358823 n_act=286430 n_pre=286414 n_ref_event=0 n_req=736484 n_rd=653256 n_rd_L2_A=0 n_write=0 n_wr_bk=215299 bw_util=0.1461
n_activity=15623318 dram_eff=0.2224
bk0: 41123a 22269546i bk1: 41245a 22246413i bk2: 40772a 22285027i bk3: 40985a 22265646i bk4: 40818a 22280674i bk5: 40781a 22306942i bk6: 40982a 22247954i bk7: 40908a 22250631i bk8: 41275a 22202055i bk9: 40764a 22235599i bk10: 40896a 22259752i bk11: 40832a 22256323i bk12: 40481a 22319258i bk13: 40700a 22313191i bk14: 40184a 22360817i bk15: 40510a 22327573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.611089
Row_Buffer_Locality_read = 0.678184
Row_Buffer_Locality_write = 0.084455
Bank_Level_Parallism = 2.315732
Bank_Level_Parallism_Col = 1.865327
Bank_Level_Parallism_Ready = 1.232592
write_to_read_ratio_blp_rw_average = 0.310173
GrpLevelPara = 1.502243 

BW Util details:
bwutil = 0.146097 
total_CMD = 23780275 
util_bw = 3474220 
Wasted_Col = 5008511 
Wasted_Row = 2801733 
Idle = 12495811 

BW Util Bottlenecks: 
RCDc_limit = 3788981 
RCDWRc_limit = 762328 
WTRc_limit = 1355367 
RTWc_limit = 1692157 
CCDLc_limit = 657152 
rwq = 0 
CCDLc_limit_alone = 498897 
WTRc_limit_alone = 1287876 
RTWc_limit_alone = 1601393 

Commands details: 
total_CMD = 23780275 
n_nop = 22358823 
Read = 653256 
Write = 0 
L2_Alloc = 0 
L2_WB = 215299 
n_act = 286430 
n_pre = 286414 
n_ref = 0 
n_req = 736484 
total_req = 868555 

Dual Bus Interface Util: 
issued_total_row = 572844 
issued_total_col = 868555 
Row_Bus_Util =  0.024089 
CoL_Bus_Util = 0.036524 
Either_Row_CoL_Bus_Util = 0.059774 
Issued_on_Two_Bus_Simul_Util = 0.000839 
issued_two_Eff = 0.014033 
queue_avg = 1.173018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17302
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23780275 n_nop=22353602 n_act=288054 n_pre=288038 n_ref_event=0 n_req=738146 n_rd=654203 n_rd_L2_A=0 n_write=0 n_wr_bk=216230 bw_util=0.1464
n_activity=15660925 dram_eff=0.2223
bk0: 40746a 22295737i bk1: 41057a 22262817i bk2: 40762a 22284345i bk3: 41010a 22285078i bk4: 41070a 22271785i bk5: 41096a 22254349i bk6: 40877a 22258657i bk7: 40819a 22257053i bk8: 40887a 22213796i bk9: 40731a 22251105i bk10: 40834a 22238726i bk11: 40725a 22255751i bk12: 40923a 22287541i bk13: 41081a 22276845i bk14: 40726a 22305995i bk15: 40859a 22284572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.609764
Row_Buffer_Locality_read = 0.677077
Row_Buffer_Locality_write = 0.085165
Bank_Level_Parallism = 2.318250
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.232723
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.146413 
total_CMD = 23780275 
util_bw = 3481732 
Wasted_Col = 5030546 
Wasted_Row = 2819247 
Idle = 12448750 

BW Util Bottlenecks: 
RCDc_limit = 3806942 
RCDWRc_limit = 767844 
WTRc_limit = 1358078 
RTWc_limit = 1701820 
CCDLc_limit = 658350 
rwq = 0 
CCDLc_limit_alone = 499522 
WTRc_limit_alone = 1289848 
RTWc_limit_alone = 1611222 

Commands details: 
total_CMD = 23780275 
n_nop = 22353602 
Read = 654203 
Write = 0 
L2_Alloc = 0 
L2_WB = 216230 
n_act = 288054 
n_pre = 288038 
n_ref = 0 
n_req = 738146 
total_req = 870433 

Dual Bus Interface Util: 
issued_total_row = 576092 
issued_total_col = 870433 
Row_Bus_Util =  0.024226 
CoL_Bus_Util = 0.036603 
Either_Row_CoL_Bus_Util = 0.059994 
Issued_on_Two_Bus_Simul_Util = 0.000835 
issued_two_Eff = 0.013915 
queue_avg = 1.200153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20015
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23780275 n_nop=22358153 n_act=287003 n_pre=286987 n_ref_event=0 n_req=735622 n_rd=652390 n_rd_L2_A=0 n_write=0 n_wr_bk=215258 bw_util=0.1459
n_activity=15591510 dram_eff=0.2226
bk0: 40533a 22323648i bk1: 40830a 22289831i bk2: 40961a 22274021i bk3: 40967a 22272950i bk4: 40598a 22299621i bk5: 40640a 22313429i bk6: 40841a 22265399i bk7: 40388a 22281783i bk8: 40606a 22253659i bk9: 40875a 22216031i bk10: 40822a 22241944i bk11: 40764a 22240497i bk12: 40919a 22274376i bk13: 40857a 22285671i bk14: 40757a 22310025i bk15: 41032a 22286650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.609855
Row_Buffer_Locality_read = 0.676729
Row_Buffer_Locality_write = 0.085688
Bank_Level_Parallism = 2.311151
Bank_Level_Parallism_Col = 1.863968
Bank_Level_Parallism_Ready = 1.229914
write_to_read_ratio_blp_rw_average = 0.309651
GrpLevelPara = 1.501148 

BW Util details:
bwutil = 0.145944 
total_CMD = 23780275 
util_bw = 3470592 
Wasted_Col = 5020842 
Wasted_Row = 2802016 
Idle = 12486825 

BW Util Bottlenecks: 
RCDc_limit = 3805369 
RCDWRc_limit = 758373 
WTRc_limit = 1360308 
RTWc_limit = 1698499 
CCDLc_limit = 661290 
rwq = 0 
CCDLc_limit_alone = 500716 
WTRc_limit_alone = 1292037 
RTWc_limit_alone = 1606196 

Commands details: 
total_CMD = 23780275 
n_nop = 22358153 
Read = 652390 
Write = 0 
L2_Alloc = 0 
L2_WB = 215258 
n_act = 287003 
n_pre = 286987 
n_ref = 0 
n_req = 735622 
total_req = 867648 

Dual Bus Interface Util: 
issued_total_row = 573990 
issued_total_col = 867648 
Row_Bus_Util =  0.024137 
CoL_Bus_Util = 0.036486 
Either_Row_CoL_Bus_Util = 0.059803 
Issued_on_Two_Bus_Simul_Util = 0.000821 
issued_two_Eff = 0.013723 
queue_avg = 1.179538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17954
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23780275 n_nop=22351229 n_act=289538 n_pre=289522 n_ref_event=0 n_req=737969 n_rd=654368 n_rd_L2_A=0 n_write=0 n_wr_bk=215563 bw_util=0.1463
n_activity=15723678 dram_eff=0.2213
bk0: 40964a 22262790i bk1: 41167a 22253467i bk2: 41018a 22260392i bk3: 40702a 22281767i bk4: 40754a 22310310i bk5: 40498a 22316567i bk6: 41053a 22234033i bk7: 41074a 22229482i bk8: 40815a 22216780i bk9: 40689a 22234585i bk10: 41017a 22235342i bk11: 41034a 22220264i bk12: 41004a 22281993i bk13: 41011a 22275356i bk14: 40716a 22308336i bk15: 40852a 22295704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.607661
Row_Buffer_Locality_read = 0.674483
Row_Buffer_Locality_write = 0.084628
Bank_Level_Parallism = 2.315262
Bank_Level_Parallism_Col = 1.861160
Bank_Level_Parallism_Ready = 1.227806
write_to_read_ratio_blp_rw_average = 0.310083
GrpLevelPara = 1.499537 

BW Util details:
bwutil = 0.146328 
total_CMD = 23780275 
util_bw = 3479724 
Wasted_Col = 5066438 
Wasted_Row = 2831744 
Idle = 12402369 

BW Util Bottlenecks: 
RCDc_limit = 3847099 
RCDWRc_limit = 763318 
WTRc_limit = 1366490 
RTWc_limit = 1721287 
CCDLc_limit = 648102 
rwq = 0 
CCDLc_limit_alone = 488419 
WTRc_limit_alone = 1297988 
RTWc_limit_alone = 1630106 

Commands details: 
total_CMD = 23780275 
n_nop = 22351229 
Read = 654368 
Write = 0 
L2_Alloc = 0 
L2_WB = 215563 
n_act = 289538 
n_pre = 289522 
n_ref = 0 
n_req = 737969 
total_req = 869931 

Dual Bus Interface Util: 
issued_total_row = 579060 
issued_total_col = 869931 
Row_Bus_Util =  0.024350 
CoL_Bus_Util = 0.036582 
Either_Row_CoL_Bus_Util = 0.060094 
Issued_on_Two_Bus_Simul_Util = 0.000839 
issued_two_Eff = 0.013957 
queue_avg = 1.197809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19781
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23780275 n_nop=22357395 n_act=287115 n_pre=287099 n_ref_event=0 n_req=736626 n_rd=653458 n_rd_L2_A=0 n_write=0 n_wr_bk=215275 bw_util=0.1461
n_activity=15583870 dram_eff=0.223
bk0: 40973a 22255480i bk1: 40974a 22273726i bk2: 40765a 22296099i bk3: 40753a 22289098i bk4: 40816a 22286475i bk5: 40855a 22287044i bk6: 40710a 22262828i bk7: 40770a 22270750i bk8: 41012a 22220110i bk9: 40824a 22237926i bk10: 40913a 22259873i bk11: 40811a 22250925i bk12: 41033a 22286897i bk13: 40793a 22301832i bk14: 40763a 22296759i bk15: 40693a 22295963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.610235
Row_Buffer_Locality_read = 0.677023
Row_Buffer_Locality_write = 0.085478
Bank_Level_Parallism = 2.319974
Bank_Level_Parallism_Col = 1.866827
Bank_Level_Parallism_Ready = 1.233572
write_to_read_ratio_blp_rw_average = 0.308818
GrpLevelPara = 1.501727 

BW Util details:
bwutil = 0.146127 
total_CMD = 23780275 
util_bw = 3474932 
Wasted_Col = 5016586 
Wasted_Row = 2792148 
Idle = 12496609 

BW Util Bottlenecks: 
RCDc_limit = 3805501 
RCDWRc_limit = 760323 
WTRc_limit = 1355673 
RTWc_limit = 1689843 
CCDLc_limit = 657619 
rwq = 0 
CCDLc_limit_alone = 500773 
WTRc_limit_alone = 1289041 
RTWc_limit_alone = 1599629 

Commands details: 
total_CMD = 23780275 
n_nop = 22357395 
Read = 653458 
Write = 0 
L2_Alloc = 0 
L2_WB = 215275 
n_act = 287115 
n_pre = 287099 
n_ref = 0 
n_req = 736626 
total_req = 868733 

Dual Bus Interface Util: 
issued_total_row = 574214 
issued_total_col = 868733 
Row_Bus_Util =  0.024147 
CoL_Bus_Util = 0.036532 
Either_Row_CoL_Bus_Util = 0.059834 
Issued_on_Two_Bus_Simul_Util = 0.000844 
issued_two_Eff = 0.014103 
queue_avg = 1.184436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18444
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23780275 n_nop=22357748 n_act=287262 n_pre=287246 n_ref_event=0 n_req=736164 n_rd=652930 n_rd_L2_A=0 n_write=0 n_wr_bk=215087 bw_util=0.146
n_activity=15617552 dram_eff=0.2223
bk0: 40912a 22282115i bk1: 41198a 22256510i bk2: 40773a 22280252i bk3: 40981a 22267154i bk4: 40927a 22270272i bk5: 40756a 22291087i bk6: 40786a 22262245i bk7: 40709a 22270842i bk8: 40642a 22242288i bk9: 40767a 22232907i bk10: 40767a 22251677i bk11: 40323a 22291504i bk12: 41220a 22259325i bk13: 41014a 22263999i bk14: 40511a 22319502i bk15: 40644a 22317159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.609791
Row_Buffer_Locality_read = 0.676486
Row_Buffer_Locality_write = 0.086599
Bank_Level_Parallism = 2.317858
Bank_Level_Parallism_Col = 1.862045
Bank_Level_Parallism_Ready = 1.230489
write_to_read_ratio_blp_rw_average = 0.309022
GrpLevelPara = 1.500290 

BW Util details:
bwutil = 0.146006 
total_CMD = 23780275 
util_bw = 3472068 
Wasted_Col = 5022781 
Wasted_Row = 2806069 
Idle = 12479357 

BW Util Bottlenecks: 
RCDc_limit = 3810200 
RCDWRc_limit = 759906 
WTRc_limit = 1345617 
RTWc_limit = 1693244 
CCDLc_limit = 659463 
rwq = 0 
CCDLc_limit_alone = 503140 
WTRc_limit_alone = 1278488 
RTWc_limit_alone = 1604050 

Commands details: 
total_CMD = 23780275 
n_nop = 22357748 
Read = 652930 
Write = 0 
L2_Alloc = 0 
L2_WB = 215087 
n_act = 287262 
n_pre = 287246 
n_ref = 0 
n_req = 736164 
total_req = 868017 

Dual Bus Interface Util: 
issued_total_row = 574508 
issued_total_col = 868017 
Row_Bus_Util =  0.024159 
CoL_Bus_Util = 0.036502 
Either_Row_CoL_Bus_Util = 0.059820 
Issued_on_Two_Bus_Simul_Util = 0.000841 
issued_two_Eff = 0.014058 
queue_avg = 1.179038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17904
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23780275 n_nop=22355881 n_act=287260 n_pre=287244 n_ref_event=0 n_req=737576 n_rd=654230 n_rd_L2_A=0 n_write=0 n_wr_bk=215496 bw_util=0.1463
n_activity=15669420 dram_eff=0.222
bk0: 41139a 22262800i bk1: 41494a 22230896i bk2: 40684a 22286687i bk3: 40653a 22304495i bk4: 40934a 22281913i bk5: 40870a 22285082i bk6: 40771a 22250960i bk7: 40954a 22253679i bk8: 40815a 22244218i bk9: 40874a 22244295i bk10: 40563a 22261883i bk11: 40837a 22245768i bk12: 40952a 22290150i bk13: 40987a 22281909i bk14: 40908a 22281158i bk15: 40795a 22301650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.610540
Row_Buffer_Locality_read = 0.677248
Row_Buffer_Locality_write = 0.086915
Bank_Level_Parallism = 2.322544
Bank_Level_Parallism_Col = 1.871539
Bank_Level_Parallism_Ready = 1.232094
write_to_read_ratio_blp_rw_average = 0.309423
GrpLevelPara = 1.502598 

BW Util details:
bwutil = 0.146294 
total_CMD = 23780275 
util_bw = 3478904 
Wasted_Col = 5013594 
Wasted_Row = 2815387 
Idle = 12472390 

BW Util Bottlenecks: 
RCDc_limit = 3802455 
RCDWRc_limit = 761643 
WTRc_limit = 1358185 
RTWc_limit = 1691757 
CCDLc_limit = 664183 
rwq = 0 
CCDLc_limit_alone = 503375 
WTRc_limit_alone = 1289325 
RTWc_limit_alone = 1599809 

Commands details: 
total_CMD = 23780275 
n_nop = 22355881 
Read = 654230 
Write = 0 
L2_Alloc = 0 
L2_WB = 215496 
n_act = 287260 
n_pre = 287244 
n_ref = 0 
n_req = 737576 
total_req = 869726 

Dual Bus Interface Util: 
issued_total_row = 574504 
issued_total_col = 869726 
Row_Bus_Util =  0.024159 
CoL_Bus_Util = 0.036573 
Either_Row_CoL_Bus_Util = 0.059898 
Issued_on_Two_Bus_Simul_Util = 0.000834 
issued_two_Eff = 0.013926 
queue_avg = 1.218557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21856
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23780275 n_nop=22354798 n_act=288137 n_pre=288121 n_ref_event=0 n_req=737694 n_rd=654038 n_rd_L2_A=0 n_write=0 n_wr_bk=215544 bw_util=0.1463
n_activity=15681465 dram_eff=0.2218
bk0: 41042a 22267009i bk1: 41339a 22243021i bk2: 40739a 22278927i bk3: 40513a 22306740i bk4: 40878a 22278170i bk5: 40754a 22283297i bk6: 40945a 22255073i bk7: 40565a 22283256i bk8: 40857a 22226319i bk9: 40929a 22213799i bk10: 41019a 22233193i bk11: 41135a 22232652i bk12: 40656a 22308451i bk13: 40636a 22292486i bk14: 40845a 22278233i bk15: 41186a 22254014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.609414
Row_Buffer_Locality_read = 0.676407
Row_Buffer_Locality_write = 0.085648
Bank_Level_Parallism = 2.327997
Bank_Level_Parallism_Col = 1.866971
Bank_Level_Parallism_Ready = 1.231181
write_to_read_ratio_blp_rw_average = 0.309929
GrpLevelPara = 1.502265 

BW Util details:
bwutil = 0.146269 
total_CMD = 23780275 
util_bw = 3478328 
Wasted_Col = 5031085 
Wasted_Row = 2806400 
Idle = 12464462 

BW Util Bottlenecks: 
RCDc_limit = 3818816 
RCDWRc_limit = 764594 
WTRc_limit = 1344132 
RTWc_limit = 1708120 
CCDLc_limit = 659696 
rwq = 0 
CCDLc_limit_alone = 500821 
WTRc_limit_alone = 1277523 
RTWc_limit_alone = 1615854 

Commands details: 
total_CMD = 23780275 
n_nop = 22354798 
Read = 654038 
Write = 0 
L2_Alloc = 0 
L2_WB = 215544 
n_act = 288137 
n_pre = 288121 
n_ref = 0 
n_req = 737694 
total_req = 869582 

Dual Bus Interface Util: 
issued_total_row = 576258 
issued_total_col = 869582 
Row_Bus_Util =  0.024233 
CoL_Bus_Util = 0.036567 
Either_Row_CoL_Bus_Util = 0.059944 
Issued_on_Two_Bus_Simul_Util = 0.000856 
issued_two_Eff = 0.014285 
queue_avg = 1.230330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23033
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23780275 n_nop=22360511 n_act=285732 n_pre=285716 n_ref_event=0 n_req=736261 n_rd=653169 n_rd_L2_A=0 n_write=0 n_wr_bk=215119 bw_util=0.1461
n_activity=15735183 dram_eff=0.2207
bk0: 41022a 22284593i bk1: 40829a 22298591i bk2: 41010a 22273159i bk3: 40836a 22285217i bk4: 40950a 22268817i bk5: 40593a 22297026i bk6: 40640a 22276442i bk7: 40893a 22263893i bk8: 40909a 22258107i bk9: 40626a 22290343i bk10: 40798a 22267299i bk11: 41225a 22224710i bk12: 40492a 22324569i bk13: 40725a 22303718i bk14: 41038a 22276644i bk15: 40583a 22319776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.611920
Row_Buffer_Locality_read = 0.678762
Row_Buffer_Locality_write = 0.086494
Bank_Level_Parallism = 2.304869
Bank_Level_Parallism_Col = 1.862790
Bank_Level_Parallism_Ready = 1.230937
write_to_read_ratio_blp_rw_average = 0.309368
GrpLevelPara = 1.498768 

BW Util details:
bwutil = 0.146052 
total_CMD = 23780275 
util_bw = 3473152 
Wasted_Col = 5010931 
Wasted_Row = 2825383 
Idle = 12470809 

BW Util Bottlenecks: 
RCDc_limit = 3790933 
RCDWRc_limit = 763262 
WTRc_limit = 1343852 
RTWc_limit = 1679249 
CCDLc_limit = 656077 
rwq = 0 
CCDLc_limit_alone = 498484 
WTRc_limit_alone = 1276823 
RTWc_limit_alone = 1588685 

Commands details: 
total_CMD = 23780275 
n_nop = 22360511 
Read = 653169 
Write = 0 
L2_Alloc = 0 
L2_WB = 215119 
n_act = 285732 
n_pre = 285716 
n_ref = 0 
n_req = 736261 
total_req = 868288 

Dual Bus Interface Util: 
issued_total_row = 571448 
issued_total_col = 868288 
Row_Bus_Util =  0.024030 
CoL_Bus_Util = 0.036513 
Either_Row_CoL_Bus_Util = 0.059703 
Issued_on_Two_Bus_Simul_Util = 0.000840 
issued_two_Eff = 0.014067 
queue_avg = 1.158822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15882
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23780275 n_nop=22347983 n_act=289873 n_pre=289857 n_ref_event=0 n_req=740675 n_rd=656400 n_rd_L2_A=0 n_write=0 n_wr_bk=216343 bw_util=0.1468
n_activity=15812871 dram_eff=0.2208
bk0: 41031a 22273385i bk1: 40963a 22276380i bk2: 40686a 22278257i bk3: 40948a 22276067i bk4: 40798a 22291657i bk5: 40975a 22270452i bk6: 41229a 22239463i bk7: 41128a 22230874i bk8: 41244a 22218580i bk9: 41285a 22197101i bk10: 40959a 22260836i bk11: 41138a 22231963i bk12: 40929a 22262713i bk13: 41232a 22245374i bk14: 40845a 22275758i bk15: 41010a 22269639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.608642
Row_Buffer_Locality_read = 0.675602
Row_Buffer_Locality_write = 0.087108
Bank_Level_Parallism = 2.326985
Bank_Level_Parallism_Col = 1.874147
Bank_Level_Parallism_Ready = 1.235877
write_to_read_ratio_blp_rw_average = 0.310413
GrpLevelPara = 1.502870 

BW Util details:
bwutil = 0.146801 
total_CMD = 23780275 
util_bw = 3490972 
Wasted_Col = 5054059 
Wasted_Row = 2843754 
Idle = 12391490 

BW Util Bottlenecks: 
RCDc_limit = 3835246 
RCDWRc_limit = 773802 
WTRc_limit = 1355204 
RTWc_limit = 1715269 
CCDLc_limit = 655844 
rwq = 0 
CCDLc_limit_alone = 495493 
WTRc_limit_alone = 1287129 
RTWc_limit_alone = 1622993 

Commands details: 
total_CMD = 23780275 
n_nop = 22347983 
Read = 656400 
Write = 0 
L2_Alloc = 0 
L2_WB = 216343 
n_act = 289873 
n_pre = 289857 
n_ref = 0 
n_req = 740675 
total_req = 872743 

Dual Bus Interface Util: 
issued_total_row = 579730 
issued_total_col = 872743 
Row_Bus_Util =  0.024379 
CoL_Bus_Util = 0.036700 
Either_Row_CoL_Bus_Util = 0.060230 
Issued_on_Two_Bus_Simul_Util = 0.000849 
issued_two_Eff = 0.014090 
queue_avg = 1.216762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21676
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23780275 n_nop=22355424 n_act=286849 n_pre=286833 n_ref_event=0 n_req=738279 n_rd=654234 n_rd_L2_A=0 n_write=0 n_wr_bk=216446 bw_util=0.1465
n_activity=15746064 dram_eff=0.2212
bk0: 40840a 22301086i bk1: 41045a 22266738i bk2: 41156a 22260739i bk3: 41068a 22265775i bk4: 40945a 22278556i bk5: 40905a 22282736i bk6: 40706a 22288034i bk7: 40725a 22279243i bk8: 40967a 22237874i bk9: 40784a 22265199i bk10: 40981a 22250434i bk11: 40757a 22261892i bk12: 40663a 22300346i bk13: 40986a 22285052i bk14: 40843a 22290922i bk15: 40863a 22302523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.611468
Row_Buffer_Locality_read = 0.678947
Row_Buffer_Locality_write = 0.086192
Bank_Level_Parallism = 2.305710
Bank_Level_Parallism_Col = 1.859722
Bank_Level_Parallism_Ready = 1.226446
write_to_read_ratio_blp_rw_average = 0.311165
GrpLevelPara = 1.498977 

BW Util details:
bwutil = 0.146454 
total_CMD = 23780275 
util_bw = 3482720 
Wasted_Col = 5035710 
Wasted_Row = 2826777 
Idle = 12435068 

BW Util Bottlenecks: 
RCDc_limit = 3799666 
RCDWRc_limit = 770070 
WTRc_limit = 1353534 
RTWc_limit = 1698912 
CCDLc_limit = 659250 
rwq = 0 
CCDLc_limit_alone = 502289 
WTRc_limit_alone = 1286496 
RTWc_limit_alone = 1608989 

Commands details: 
total_CMD = 23780275 
n_nop = 22355424 
Read = 654234 
Write = 0 
L2_Alloc = 0 
L2_WB = 216446 
n_act = 286849 
n_pre = 286833 
n_ref = 0 
n_req = 738279 
total_req = 870680 

Dual Bus Interface Util: 
issued_total_row = 573682 
issued_total_col = 870680 
Row_Bus_Util =  0.024124 
CoL_Bus_Util = 0.036614 
Either_Row_CoL_Bus_Util = 0.059917 
Issued_on_Two_Bus_Simul_Util = 0.000820 
issued_two_Eff = 0.013693 
queue_avg = 1.188740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18874
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23780275 n_nop=22357171 n_act=286744 n_pre=286728 n_ref_event=0 n_req=736986 n_rd=653385 n_rd_L2_A=0 n_write=0 n_wr_bk=215633 bw_util=0.1462
n_activity=15726246 dram_eff=0.221
bk0: 41004a 22291752i bk1: 41052a 22283453i bk2: 40944a 22281369i bk3: 40956a 22278852i bk4: 40807a 22280820i bk5: 40861a 22287280i bk6: 40748a 22285986i bk7: 41066a 22256039i bk8: 40737a 22250940i bk9: 41047a 22229563i bk10: 40810a 22257079i bk11: 40874a 22254501i bk12: 40333a 22358376i bk13: 40549a 22316211i bk14: 40774a 22292144i bk15: 40823a 22299221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.610929
Row_Buffer_Locality_read = 0.678286
Row_Buffer_Locality_write = 0.084497
Bank_Level_Parallism = 2.300058
Bank_Level_Parallism_Col = 1.857290
Bank_Level_Parallism_Ready = 1.227295
write_to_read_ratio_blp_rw_average = 0.309753
GrpLevelPara = 1.496750 

BW Util details:
bwutil = 0.146175 
total_CMD = 23780275 
util_bw = 3476072 
Wasted_Col = 5033760 
Wasted_Row = 2822806 
Idle = 12447637 

BW Util Bottlenecks: 
RCDc_limit = 3804537 
RCDWRc_limit = 768971 
WTRc_limit = 1353700 
RTWc_limit = 1688018 
CCDLc_limit = 659483 
rwq = 0 
CCDLc_limit_alone = 501403 
WTRc_limit_alone = 1285975 
RTWc_limit_alone = 1597663 

Commands details: 
total_CMD = 23780275 
n_nop = 22357171 
Read = 653385 
Write = 0 
L2_Alloc = 0 
L2_WB = 215633 
n_act = 286744 
n_pre = 286728 
n_ref = 0 
n_req = 736986 
total_req = 869018 

Dual Bus Interface Util: 
issued_total_row = 573472 
issued_total_col = 869018 
Row_Bus_Util =  0.024115 
CoL_Bus_Util = 0.036544 
Either_Row_CoL_Bus_Util = 0.059844 
Issued_on_Two_Bus_Simul_Util = 0.000815 
issued_two_Eff = 0.013622 
queue_avg = 1.139382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13938

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1015465, Miss = 326531, Miss_rate = 0.322, Pending_hits = 36409, Reservation_fails = 532
L2_cache_bank[1]: Access = 1016777, Miss = 326725, Miss_rate = 0.321, Pending_hits = 36713, Reservation_fails = 519
L2_cache_bank[2]: Access = 1017537, Miss = 326825, Miss_rate = 0.321, Pending_hits = 36202, Reservation_fails = 342
L2_cache_bank[3]: Access = 1025781, Miss = 327378, Miss_rate = 0.319, Pending_hits = 36819, Reservation_fails = 636
L2_cache_bank[4]: Access = 996504, Miss = 326037, Miss_rate = 0.327, Pending_hits = 37127, Reservation_fails = 793
L2_cache_bank[5]: Access = 1014804, Miss = 326353, Miss_rate = 0.322, Pending_hits = 36386, Reservation_fails = 529
L2_cache_bank[6]: Access = 7445372, Miss = 327341, Miss_rate = 0.044, Pending_hits = 36324, Reservation_fails = 962
L2_cache_bank[7]: Access = 1013133, Miss = 327027, Miss_rate = 0.323, Pending_hits = 36213, Reservation_fails = 212
L2_cache_bank[8]: Access = 1018472, Miss = 326985, Miss_rate = 0.321, Pending_hits = 35797, Reservation_fails = 608
L2_cache_bank[9]: Access = 1015307, Miss = 326473, Miss_rate = 0.322, Pending_hits = 35928, Reservation_fails = 899
L2_cache_bank[10]: Access = 1016528, Miss = 326538, Miss_rate = 0.321, Pending_hits = 36901, Reservation_fails = 494
L2_cache_bank[11]: Access = 1023742, Miss = 326392, Miss_rate = 0.319, Pending_hits = 36135, Reservation_fails = 1415
L2_cache_bank[12]: Access = 997641, Miss = 326766, Miss_rate = 0.328, Pending_hits = 36312, Reservation_fails = 394
L2_cache_bank[13]: Access = 1017071, Miss = 327464, Miss_rate = 0.322, Pending_hits = 37021, Reservation_fails = 531
L2_cache_bank[14]: Access = 1013957, Miss = 326981, Miss_rate = 0.322, Pending_hits = 36561, Reservation_fails = 398
L2_cache_bank[15]: Access = 1013053, Miss = 327057, Miss_rate = 0.323, Pending_hits = 36497, Reservation_fails = 527
L2_cache_bank[16]: Access = 1015677, Miss = 326859, Miss_rate = 0.322, Pending_hits = 37298, Reservation_fails = 497
L2_cache_bank[17]: Access = 1015102, Miss = 326310, Miss_rate = 0.321, Pending_hits = 37014, Reservation_fails = 556
L2_cache_bank[18]: Access = 1017679, Miss = 327721, Miss_rate = 0.322, Pending_hits = 36384, Reservation_fails = 271
L2_cache_bank[19]: Access = 1026265, Miss = 328679, Miss_rate = 0.320, Pending_hits = 36309, Reservation_fails = 362
L2_cache_bank[20]: Access = 998508, Miss = 327101, Miss_rate = 0.328, Pending_hits = 35751, Reservation_fails = 884
L2_cache_bank[21]: Access = 1014818, Miss = 327133, Miss_rate = 0.322, Pending_hits = 36094, Reservation_fails = 581
L2_cache_bank[22]: Access = 1013405, Miss = 326157, Miss_rate = 0.322, Pending_hits = 36757, Reservation_fails = 633
L2_cache_bank[23]: Access = 1011693, Miss = 327228, Miss_rate = 0.323, Pending_hits = 36074, Reservation_fails = 770
L2_total_cache_accesses = 30774291
L2_total_cache_misses = 7846061
L2_total_cache_miss_rate = 0.2550
L2_total_cache_pending_hits = 875026
L2_total_cache_reservation_fails = 14345
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4416531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 875026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2919568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4926493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 875026
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17636673
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13137618
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17636673
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14345
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=30774291
icnt_total_pkts_simt_to_mem=30774291
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30774291
Req_Network_cycles = 9272984
Req_Network_injected_packets_per_cycle =       3.3187 
Req_Network_conflicts_per_cycle =       3.9440
Req_Network_conflicts_per_cycle_util =       4.0636
Req_Bank_Level_Parallism =       3.4193
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0999
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1398

Reply_Network_injected_packets_num = 30774291
Reply_Network_cycles = 9272984
Reply_Network_injected_packets_per_cycle =        3.3187
Reply_Network_conflicts_per_cycle =        0.6574
Reply_Network_conflicts_per_cycle_util =       0.6752
Reply_Bank_Level_Parallism =       3.4088
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1665
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1106
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 1 hrs, 25 min, 35 sec (91535 sec)
gpgpu_simulation_rate = 40963 (inst/sec)
gpgpu_simulation_rate = 101 (cycle/sec)
gpgpu_silicon_slowdown = 13514851x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc7215982c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159810..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159808..

GPGPU-Sim PTX: cudaLaunch for 0x0x557116c8fd90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 8015783
gpu_sim_insn = 3350534263
gpu_ipc =     417.9921
gpu_tot_sim_cycle = 17288767
gpu_tot_sim_insn = 7100093407
gpu_tot_ipc =     410.6767
gpu_tot_issued_cta = 30451
gpu_occupancy = 99.9903% 
gpu_tot_occupancy = 99.5144% 
max_total_param_size = 0
gpu_stall_dramfull = 4378
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4832
partiton_level_parallism_total  =       2.4677
partiton_level_parallism_util =       1.8975
partiton_level_parallism_util_total  =       2.7947
L2_BW  =      64.7862 GB/Sec
L2_BW_total  =     107.7887 GB/Sec
gpu_total_sim_rate=41830

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3837091, Miss = 805978, Miss_rate = 0.210, Pending_hits = 1232440, Reservation_fails = 27545
	L1D_cache_core[1]: Access = 3836902, Miss = 807187, Miss_rate = 0.210, Pending_hits = 1232403, Reservation_fails = 28162
	L1D_cache_core[2]: Access = 3833371, Miss = 808059, Miss_rate = 0.211, Pending_hits = 1231742, Reservation_fails = 30132
	L1D_cache_core[3]: Access = 3835008, Miss = 807702, Miss_rate = 0.211, Pending_hits = 1231445, Reservation_fails = 27955
	L1D_cache_core[4]: Access = 3833425, Miss = 807132, Miss_rate = 0.211, Pending_hits = 1231520, Reservation_fails = 28042
	L1D_cache_core[5]: Access = 3833379, Miss = 806028, Miss_rate = 0.210, Pending_hits = 1232604, Reservation_fails = 27701
	L1D_cache_core[6]: Access = 3831563, Miss = 805368, Miss_rate = 0.210, Pending_hits = 1232673, Reservation_fails = 28603
	L1D_cache_core[7]: Access = 3832693, Miss = 807420, Miss_rate = 0.211, Pending_hits = 1232316, Reservation_fails = 27623
	L1D_cache_core[8]: Access = 3831510, Miss = 807284, Miss_rate = 0.211, Pending_hits = 1231617, Reservation_fails = 27983
	L1D_cache_core[9]: Access = 3829337, Miss = 806918, Miss_rate = 0.211, Pending_hits = 1232316, Reservation_fails = 28645
	L1D_cache_core[10]: Access = 3832469, Miss = 806673, Miss_rate = 0.210, Pending_hits = 1232469, Reservation_fails = 27708
	L1D_cache_core[11]: Access = 3832169, Miss = 806518, Miss_rate = 0.210, Pending_hits = 1232087, Reservation_fails = 27697
	L1D_cache_core[12]: Access = 3833054, Miss = 808359, Miss_rate = 0.211, Pending_hits = 1232042, Reservation_fails = 28164
	L1D_cache_core[13]: Access = 3835150, Miss = 805080, Miss_rate = 0.210, Pending_hits = 1232636, Reservation_fails = 28110
	L1D_cache_core[14]: Access = 3834425, Miss = 807354, Miss_rate = 0.211, Pending_hits = 1231908, Reservation_fails = 27093
	L1D_cache_core[15]: Access = 3834395, Miss = 805385, Miss_rate = 0.210, Pending_hits = 1231708, Reservation_fails = 27964
	L1D_cache_core[16]: Access = 3833048, Miss = 805949, Miss_rate = 0.210, Pending_hits = 1231893, Reservation_fails = 27452
	L1D_cache_core[17]: Access = 3833485, Miss = 805127, Miss_rate = 0.210, Pending_hits = 1231760, Reservation_fails = 27536
	L1D_cache_core[18]: Access = 3831417, Miss = 806619, Miss_rate = 0.211, Pending_hits = 1232250, Reservation_fails = 27244
	L1D_cache_core[19]: Access = 3839987, Miss = 806162, Miss_rate = 0.210, Pending_hits = 1232859, Reservation_fails = 27802
	L1D_cache_core[20]: Access = 3832579, Miss = 806112, Miss_rate = 0.210, Pending_hits = 1230790, Reservation_fails = 27420
	L1D_cache_core[21]: Access = 3833613, Miss = 805800, Miss_rate = 0.210, Pending_hits = 1230302, Reservation_fails = 27703
	L1D_cache_core[22]: Access = 3829948, Miss = 806882, Miss_rate = 0.211, Pending_hits = 1232517, Reservation_fails = 27205
	L1D_cache_core[23]: Access = 3834511, Miss = 806985, Miss_rate = 0.210, Pending_hits = 1232741, Reservation_fails = 28184
	L1D_cache_core[24]: Access = 3836534, Miss = 807987, Miss_rate = 0.211, Pending_hits = 1231256, Reservation_fails = 27965
	L1D_cache_core[25]: Access = 3836804, Miss = 806926, Miss_rate = 0.210, Pending_hits = 1231958, Reservation_fails = 28335
	L1D_cache_core[26]: Access = 3828217, Miss = 806608, Miss_rate = 0.211, Pending_hits = 1232232, Reservation_fails = 28073
	L1D_cache_core[27]: Access = 3832657, Miss = 805623, Miss_rate = 0.210, Pending_hits = 1232090, Reservation_fails = 27752
	L1D_cache_core[28]: Access = 3832580, Miss = 804616, Miss_rate = 0.210, Pending_hits = 1232461, Reservation_fails = 27865
	L1D_cache_core[29]: Access = 3832172, Miss = 807174, Miss_rate = 0.211, Pending_hits = 1231379, Reservation_fails = 27713
	L1D_total_cache_accesses = 115003493
	L1D_total_cache_misses = 24197015
	L1D_total_cache_miss_rate = 0.2104
	L1D_total_cache_pending_hits = 36960414
	L1D_total_cache_reservation_fails = 837376
	L1D_cache_data_port_util = 0.104
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35379771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36960414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14153972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 758440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10042983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36960414
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18466293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 78936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 96537140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18466353

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 758134
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 306
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 78936
ctas_completed 30451, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
713619, 714217, 712927, 713380, 714052, 713511, 712525, 712300, 712054, 713482, 712600, 713286, 713123, 713618, 713076, 711992, 712926, 714107, 712154, 712949, 713445, 713298, 712639, 711714, 713165, 712654, 712118, 713284, 713608, 713792, 712694, 711208, 
gpgpu_n_tot_thrd_icount = 21897691616
gpgpu_n_tot_w_icount = 684302863
gpgpu_n_stall_shd_mem = 4041198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24196955
gpgpu_n_mem_write_global = 18466353
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 647478300
gpgpu_n_store_insn = 46458613
gpgpu_n_shmem_insn = 1020864504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15775232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3376258
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 664940
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20578016	W0_Idle:263691	W0_Scoreboard:1367505778	W1:48156308	W2:367383420	W3:66073567	W4:4864286	W5:286353	W6:221951	W7:201175	W8:209017	W9:204589	W10:199801	W11:199080	W12:203679	W13:208278	W14:211750	W15:214473	W16:232358	W17:208684	W18:202888	W19:209181	W20:220640	W21:219240	W22:243075	W23:246715	W24:260988	W25:245196	W26:310380	W27:290514	W28:355726	W29:267974	W30:399134	W31:187992	W32:191364451
single_issue_nums: WS0:171129384	WS1:171225436	WS2:171003274	WS3:170944769	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 193575640 {8:24196955,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 738654120 {40:18466353,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 967878200 {40:24196955,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 147730824 {8:18466353,}
maxmflatency = 1776 
max_icnt2mem_latency = 762 
maxmrqlatency = 1287 
max_icnt2sh_latency = 163 
averagemflatency = 287 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:11969049 	196387 	329983 	726878 	988634 	511703 	302668 	193979 	78881 	7954 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22984203 	19343129 	331580 	4396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	39262739 	2841676 	478347 	78537 	2009 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	39212323 	2011871 	739849 	444424 	209921 	44246 	674 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	17271 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35111     41362     24048     46468     30901     24436     20321     26224     15256     15467     14528     16039     21206     18407     27837     14216 
dram[1]:     41426     26165     34351     23488     18543     21062     30075     23128     21819     16174     14917     14901     16002     21771     28746     18813 
dram[2]:     41497     41569     47712     47770     23605     29333     32015     24011     15882     16035     16221     14307     13051     12879     28513     14723 
dram[3]:     41788     17636     47897     20133     20884     32482     14532     17590     15441     11989     14324     17119     20239     16695     17973     25258 
dram[4]:     26166     28794     22443     21751     25527     25373     29245     26614     15543     15473     16535     13205     21955     15385     25112     23012 
dram[5]:     41022     41249     21405     46469     28200     27846     15583     15803     14433     12456     15172     15022     21404     21376     28674     23881 
dram[6]:     35520     30855     26857     26232     30402     20724     28991     28247     13051     16253     15156     15297     19945     20338     22187     17865 
dram[7]:     33296     41536     26454     22599     20326     14319     20259     15303     14861     14058     16612     15506     14509     22031     28062     22445 
dram[8]:     26976     22155     48273     48162     34417     18518     17206     28943     18473     16416     15571     13327     13781     17931     19981     28301 
dram[9]:     21069     19928     24767     47746     19646     21179     30478     11953     15215     15254     15696     15443     20163     21603     27006     28597 
dram[10]:     41640     42002     24257     48138     15974     26810     23426     16972     15453     15329     15240     15060     17746     22062     28595     26777 
dram[11]:     33657     41445     36852     19506     17990     33895     30365     27325     16040     16537     15056     15335     22359     17418     17735     15142 
average row accesses per activate:
dram[0]:  2.839394  2.808858  2.846451  2.823388  2.836865  2.897970  2.774095  2.767024  2.649688  2.680883  2.741696  2.752039  2.916354  2.924692  2.998317  2.936496 
dram[1]:  2.879580  2.822618  2.855459  2.867426  2.829230  2.830780  2.794031  2.770961  2.665541  2.698212  2.745884  2.727678  2.878043  2.860497  2.913466  2.882202 
dram[2]:  2.920069  2.855410  2.828970  2.832518  2.871173  2.917290  2.758889  2.777590  2.679982  2.638042  2.711259  2.701285  2.857714  2.863077  2.904449  2.878466 
dram[3]:  2.811434  2.805454  2.813447  2.832965  2.895125  2.891939  2.712168  2.721415  2.638837  2.692449  2.694385  2.713651  2.853920  2.857592  2.891546  2.889046 
dram[4]:  2.830241  2.851788  2.858124  2.852707  2.861132  2.838948  2.784094  2.805665  2.658843  2.706101  2.767858  2.766323  2.878196  2.893007  2.876966  2.893992 
dram[5]:  2.878030  2.823819  2.855947  2.821262  2.834415  2.856416  2.742662  2.779443  2.702254  2.703206  2.754544  2.800662  2.821718  2.837668  2.942677  2.906570 
dram[6]:  2.840778  2.813751  2.872359  2.882122  2.848333  2.869077  2.775203  2.759176  2.730350  2.722566  2.776029  2.754084  2.884085  2.865726  2.871370  2.899653 
dram[7]:  2.819300  2.805444  2.863216  2.874742  2.835644  2.863319  2.774916  2.819732  2.718349  2.702893  2.738535  2.739077  2.909997  2.905783  2.884043  2.821308 
dram[8]:  2.843813  2.867264  2.847014  2.831231  2.822837  2.882396  2.789886  2.759018  2.750017  2.782699  2.785632  2.709747  2.926315  2.880881  2.861398  2.929817 
dram[9]:  2.862005  2.847364  2.834083  2.830049  2.832474  2.817948  2.750762  2.772198  2.692166  2.682365  2.782008  2.758602  2.839949  2.836544  2.844499  2.851864 
dram[10]:  2.875731  2.835881  2.808636  2.806975  2.861811  2.832271  2.823169  2.824461  2.743876  2.772269  2.785326  2.783118  2.896993  2.865281  2.877471  2.882764 
dram[11]:  2.878500  2.853583  2.835405  2.820022  2.828037  2.855787  2.803683  2.764952  2.738399  2.705962  2.757537  2.742505  2.966601  2.911973  2.851946  2.886728 
average row locality = 15306127/5436355 = 2.815513
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     73986     74296     73593     73938     73621     73439     73887     73741     74254     73493     73685     73620     73105     73466     72542     73032 
dram[1]:     73526     73972     73474     73879     74039     74075     73721     73716     73685     73416     73638     73498     73814     74086     73440     73715 
dram[2]:     73106     73621     73815     73827     73256     73226     73656     73008     73158     73631     73616     73538     73818     73705     73525     73931 
dram[3]:     73894     74155     73983     73465     73459     73155     74118     74117     73600     73251     73975     73938     73869     73899     73431     73645 
dram[4]:     73789     73839     73522     73492     73597     73731     73471     73548     73857     73481     73713     73614     73890     73492     73473     73366 
dram[5]:     73714     74212     73479     73834     73820     73600     73685     73453     73215     73485     73486     72743     74224     73884     73001     73341 
dram[6]:     74140     74610     73419     73328     73793     73701     73516     73865     73531     73671     73181     73698     73809     73914     73714     73506 
dram[7]:     73994     74416     73473     73237     73698     73519     73832     73178     73582     73693     73860     74151     73369     73253     73548     74174 
dram[8]:     73949     73656     73880     73670     73803     73257     73329     73765     73648     73271     73584     74279     73063     73479     73881     73098 
dram[9]:     73921     73816     73421     73824     73639     73917     74214     74124     74312     74389     73785     74122     73878     74267     73664     73883 
dram[10]:     73633     74059     74257     74052     73822     73833     73590     73538     73862     73546     73898     73482     73417     73864     73718     73624 
dram[11]:     73909     73956     73851     73895     73630     73681     73535     73984     73479     73950     73649     73770     72847     73125     73620     73648 
total dram reads = 14146719
bank skew: 74610/72542 = 1.03
chip skew: 1183176/1176437 = 1.01
number of total write accesses:
dram[0]:     14561     14692     14703     14701     14805     14630     14939     14923     14779     14728     14705     14823     14792     14857     14585     14626 
dram[1]:     14556     14601     14609     14560     14780     14872     14979     15087     14736     14724     14906     14883     14887     14999     14699     14825 
dram[2]:     14420     14560     14694     14684     14748     14669     14880     14833     14639     14676     14882     14957     14951     14795     14695     14714 
dram[3]:     14642     14598     14738     14562     14620     14667     15040     15010     14766     14538     14908     14860     14827     14889     14652     14682 
dram[4]:     14586     14547     14624     14569     14744     14843     14878     14935     14776     14656     14778     14868     14766     14710     14624     14732 
dram[5]:     14536     14703     14616     14631     14826     14827     15045     14941     14635     14660     14835     14606     14836     14837     14521     14645 
dram[6]:     14735     14680     14566     14511     14754     14743     14953     14920     14660     14804     14758     15025     14798     14899     14700     14640 
dram[7]:     14637     14703     14688     14623     14783     14816     14914     14838     14817     14724     14813     14879     14783     14713     14597     14779 
dram[8]:     14686     14638     14578     14674     14839     14685     14885     14997     14702     14646     14738     14913     14722     14854     14630     14500 
dram[9]:     14658     14613     14594     14649     14828     14927     14947     14970     14994     15039     14791     14796     14919     14933     14750     14777 
dram[10]:     14599     14808     14753     14783     14849     14885     15017     15038     14885     14765     14824     14716     14819     14883     14746     14662 
dram[11]:     14596     14568     14682     14720     14771     14849     14910     14897     14690     14797     14859     14901     14720     14735     14703     14721 
total dram writes = 2833960
bank skew: 15087/14420 = 1.05
chip skew: 237185/235636 = 1.01
average mf latency per bank:
dram[0]:        621       622       619       618       622       624       621       621       627       629       627       624       623       623       627       627
dram[1]:        622       625       624       627       626       628       622       623       627       632       624       627       622       625       623       626
dram[2]:        616       624       611       621       619       627       616       625       623       630       615       623       613       621       615       622
dram[3]:        631       619       632       624       636       627       633       620       639       631       632       621       632       620     19592       624
dram[4]:        622       622       623       624       625       621       625       623       629       629       624       621       624       624       625       625
dram[5]:        623       623       621       624       622       627       622       624       630       631       621       629       622       624       627       628
dram[6]:        610       621       614       625       616       624       615       620       619       627       615       620       613       621       618       626
dram[7]:        621       619       622       621       622       622       620       624       625       629       624       621       625       625       628       626
dram[8]:        623       620       621       621       624       626       626       622       627       632       622       621       627       624       626       629
dram[9]:        620       623       621       626       623       624       624       625       623       629       622       627       624       624       624       627
dram[10]:        614       619       611       618       613       623       611       620       618       627       613       625       618       623       617       624
dram[11]:        617       621       619       618       622       624       623       621       628       623       623       621       625       624       623       619
maximum mf latency per bank:
dram[0]:       1323      1174      1093      1083      1334      1270      1308      1233      1109      1154      1168      1016      1102      1026      1378      1086
dram[1]:       1167      1064      1164      1238      1243      1034      1154      1200      1238      1271      1078      1164      1076      1133      1490      1671
dram[2]:       1560      1176      1255      1271      1227      1141      1063      1181      1301      1684      1238      1154      1319      1119      1096      1410
dram[3]:       1480      1243      1288      1186      1257      1270      1607      1196      1454      1235      1256      1204      1203      1172      1481      1144
dram[4]:       1170      1184      1114      1141      1218      1134      1166      1099      1038      1280      1148      1203      1127      1101      1294      1119
dram[5]:       1476      1286      1149      1241      1138      1017      1173      1222      1016      1393      1122      1062      1231      1112      1138      1292
dram[6]:       1426      1776      1194      1250      1069      1183      1184      1250      1191      1063      1129      1537      1102      1252      1191      1256
dram[7]:       1254      1267      1058      1197      1486      1202      1144      1099      1071      1145      1251      1304      1382      1509      1415      1440
dram[8]:       1300      1227      1331      1269      1155      1323      1195      1260      1176      1209      1587      1268      1087      1223      1123      1230
dram[9]:       1242      1202      1379      1145      1120      1099      1368      1017      1061      1282      1217      1128      1074      1422      1109      1202
dram[10]:       1272      1003      1342      1293      1090      1156      1384      1344      1308      1244      1161      1191      1242      1263      1228      1323
dram[11]:       1177      1359      1502      1248      1126      1289      1275      1195      1435      1059      1218      1246      1269      1525      1051      1205

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44336499 n_nop=42042986 n_act=451559 n_pre=451543 n_ref_event=0 n_req=1273939 n_rd=1177698 n_rd_L2_A=0 n_write=0 n_wr_bk=235849 bw_util=0.1275
n_activity=28344860 dram_eff=0.1995
bk0: 73986a 42220363i bk1: 74296a 42188390i bk2: 73593a 42235476i bk3: 73938a 42217431i bk4: 73621a 42227730i bk5: 73439a 42278007i bk6: 73887a 42181421i bk7: 73741a 42175905i bk8: 74254a 42079575i bk9: 73493a 42129639i bk10: 73685a 42169364i bk11: 73620a 42168052i bk12: 73105a 42288409i bk13: 73466a 42285198i bk14: 72542a 42351976i bk15: 73032a 42302831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645543
Row_Buffer_Locality_read = 0.691413
Row_Buffer_Locality_write = 0.084236
Bank_Level_Parallism = 1.939550
Bank_Level_Parallism_Col = 1.607926
Bank_Level_Parallism_Ready = 1.151916
write_to_read_ratio_blp_rw_average = 0.226025
GrpLevelPara = 1.367094 

BW Util details:
bwutil = 0.127529 
total_CMD = 44336499 
util_bw = 5654188 
Wasted_Col = 8399581 
Wasted_Row = 5305644 
Idle = 24977086 

BW Util Bottlenecks: 
RCDc_limit = 7020194 
RCDWRc_limit = 898361 
WTRc_limit = 1511410 
RTWc_limit = 1961559 
CCDLc_limit = 913160 
rwq = 0 
CCDLc_limit_alone = 737900 
WTRc_limit_alone = 1439839 
RTWc_limit_alone = 1857870 

Commands details: 
total_CMD = 44336499 
n_nop = 42042986 
Read = 1177698 
Write = 0 
L2_Alloc = 0 
L2_WB = 235849 
n_act = 451559 
n_pre = 451543 
n_ref = 0 
n_req = 1273939 
total_req = 1413547 

Dual Bus Interface Util: 
issued_total_row = 903102 
issued_total_col = 1413547 
Row_Bus_Util =  0.020369 
CoL_Bus_Util = 0.031882 
Either_Row_CoL_Bus_Util = 0.051730 
Issued_on_Two_Bus_Simul_Util = 0.000522 
issued_two_Eff = 0.010088 
queue_avg = 0.702959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.702959
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44336499 n_nop=42035165 n_act=453980 n_pre=453964 n_ref_event=0 n_req=1276618 n_rd=1179694 n_rd_L2_A=0 n_write=0 n_wr_bk=236703 bw_util=0.1278
n_activity=28402888 dram_eff=0.1995
bk0: 73526a 42258592i bk1: 73972a 42210338i bk2: 73474a 42240537i bk3: 73879a 42240958i bk4: 74039a 42215319i bk5: 74075a 42205203i bk6: 73721a 42192093i bk7: 73716a 42182710i bk8: 73685a 42103586i bk9: 73416a 42147448i bk10: 73638a 42152243i bk11: 73498a 42159355i bk12: 73814a 42245098i bk13: 74086a 42226779i bk14: 73440a 42272762i bk15: 73715a 42246755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644391
Row_Buffer_Locality_read = 0.690419
Row_Buffer_Locality_write = 0.084169
Bank_Level_Parallism = 1.942260
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.152509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.127786 
total_CMD = 44336499 
util_bw = 5665588 
Wasted_Col = 8431157 
Wasted_Row = 5335806 
Idle = 24903948 

BW Util Bottlenecks: 
RCDc_limit = 7052797 
RCDWRc_limit = 903881 
WTRc_limit = 1513687 
RTWc_limit = 1972196 
CCDLc_limit = 912805 
rwq = 0 
CCDLc_limit_alone = 737495 
WTRc_limit_alone = 1441519 
RTWc_limit_alone = 1869054 

Commands details: 
total_CMD = 44336499 
n_nop = 42035165 
Read = 1179694 
Write = 0 
L2_Alloc = 0 
L2_WB = 236703 
n_act = 453980 
n_pre = 453964 
n_ref = 0 
n_req = 1276618 
total_req = 1416397 

Dual Bus Interface Util: 
issued_total_row = 907944 
issued_total_col = 1416397 
Row_Bus_Util =  0.020478 
CoL_Bus_Util = 0.031947 
Either_Row_CoL_Bus_Util = 0.051906 
Issued_on_Two_Bus_Simul_Util = 0.000519 
issued_two_Eff = 0.009997 
queue_avg = 0.717459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.717459
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44336499 n_nop=42040944 n_act=453001 n_pre=452985 n_ref_event=0 n_req=1272700 n_rd=1176437 n_rd_L2_A=0 n_write=0 n_wr_bk=235797 bw_util=0.1274
n_activity=28357733 dram_eff=0.1992
bk0: 73106a 42296639i bk1: 73621a 42241947i bk2: 73815a 42224279i bk3: 73827a 42220278i bk4: 73256a 42263996i bk5: 73226a 42291083i bk6: 73656a 42189290i bk7: 73008a 42215189i bk8: 73158a 42146433i bk9: 73631a 42103255i bk10: 73616a 42142394i bk11: 73538a 42140888i bk12: 73818a 42226835i bk13: 73705a 42242608i bk14: 73525a 42277664i bk15: 73931a 42246712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644066
Row_Buffer_Locality_read = 0.689783
Row_Buffer_Locality_write = 0.085360
Bank_Level_Parallism = 1.935231
Bank_Level_Parallism_Col = 1.606228
Bank_Level_Parallism_Ready = 1.150295
write_to_read_ratio_blp_rw_average = 0.225666
GrpLevelPara = 1.365530 

BW Util details:
bwutil = 0.127411 
total_CMD = 44336499 
util_bw = 5648936 
Wasted_Col = 8430803 
Wasted_Row = 5324204 
Idle = 24932556 

BW Util Bottlenecks: 
RCDc_limit = 7059237 
RCDWRc_limit = 894323 
WTRc_limit = 1514058 
RTWc_limit = 1967770 
CCDLc_limit = 914870 
rwq = 0 
CCDLc_limit_alone = 737441 
WTRc_limit_alone = 1441876 
RTWc_limit_alone = 1862523 

Commands details: 
total_CMD = 44336499 
n_nop = 42040944 
Read = 1176437 
Write = 0 
L2_Alloc = 0 
L2_WB = 235797 
n_act = 453001 
n_pre = 452985 
n_ref = 0 
n_req = 1272700 
total_req = 1412234 

Dual Bus Interface Util: 
issued_total_row = 905986 
issued_total_col = 1412234 
Row_Bus_Util =  0.020434 
CoL_Bus_Util = 0.031853 
Either_Row_CoL_Bus_Util = 0.051776 
Issued_on_Two_Bus_Simul_Util = 0.000511 
issued_two_Eff = 0.009873 
queue_avg = 0.703939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.703939
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44336499 n_nop=42029210 n_act=457212 n_pre=457196 n_ref_event=0 n_req=1276554 n_rd=1179954 n_rd_L2_A=0 n_write=0 n_wr_bk=235999 bw_util=0.1277
n_activity=28542105 dram_eff=0.1984
bk0: 73894a 42206537i bk1: 74155a 42193955i bk2: 73983a 42199137i bk3: 73465a 42232197i bk4: 73459a 42273615i bk5: 73155a 42282669i bk6: 74118a 42141488i bk7: 74117a 42142062i bk8: 73600a 42094329i bk9: 73251a 42134363i bk10: 73975a 42130080i bk11: 73938a 42128769i bk12: 73869a 42232162i bk13: 73899a 42230449i bk14: 73431a 42275217i bk15: 73645a 42263354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641842
Row_Buffer_Locality_read = 0.687477
Row_Buffer_Locality_write = 0.084420
Bank_Level_Parallism = 1.937440
Bank_Level_Parallism_Col = 1.604462
Bank_Level_Parallism_Ready = 1.148921
write_to_read_ratio_blp_rw_average = 0.225401
GrpLevelPara = 1.364733 

BW Util details:
bwutil = 0.127746 
total_CMD = 44336499 
util_bw = 5663812 
Wasted_Col = 8503235 
Wasted_Row = 5385013 
Idle = 24784439 

BW Util Bottlenecks: 
RCDc_limit = 7134735 
RCDWRc_limit = 899113 
WTRc_limit = 1519142 
RTWc_limit = 1988602 
CCDLc_limit = 903671 
rwq = 0 
CCDLc_limit_alone = 726924 
WTRc_limit_alone = 1446614 
RTWc_limit_alone = 1884383 

Commands details: 
total_CMD = 44336499 
n_nop = 42029210 
Read = 1179954 
Write = 0 
L2_Alloc = 0 
L2_WB = 235999 
n_act = 457212 
n_pre = 457196 
n_ref = 0 
n_req = 1276554 
total_req = 1415953 

Dual Bus Interface Util: 
issued_total_row = 914408 
issued_total_col = 1415953 
Row_Bus_Util =  0.020624 
CoL_Bus_Util = 0.031937 
Either_Row_CoL_Bus_Util = 0.052040 
Issued_on_Two_Bus_Simul_Util = 0.000520 
issued_two_Eff = 0.010000 
queue_avg = 0.715353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.715353
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44336499 n_nop=42042150 n_act=452029 n_pre=452013 n_ref_event=0 n_req=1274096 n_rd=1177875 n_rd_L2_A=0 n_write=0 n_wr_bk=235636 bw_util=0.1275
n_activity=28287885 dram_eff=0.1999
bk0: 73789a 42206582i bk1: 73839a 42227776i bk2: 73522a 42250897i bk3: 73492a 42247462i bk4: 73597a 42239298i bk5: 73731a 42237018i bk6: 73471a 42200613i bk7: 73548a 42207422i bk8: 73857a 42108465i bk9: 73481a 42144235i bk10: 73713a 42179076i bk11: 73614a 42177494i bk12: 73890a 42243362i bk13: 73492a 42262354i bk14: 73473a 42258122i bk15: 73366a 42262835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645219
Row_Buffer_Locality_read = 0.690914
Row_Buffer_Locality_write = 0.085854
Bank_Level_Parallism = 1.939854
Bank_Level_Parallism_Col = 1.608347
Bank_Level_Parallism_Ready = 1.152596
write_to_read_ratio_blp_rw_average = 0.225212
GrpLevelPara = 1.366534 

BW Util details:
bwutil = 0.127526 
total_CMD = 44336499 
util_bw = 5654044 
Wasted_Col = 8411706 
Wasted_Row = 5305182 
Idle = 24965567 

BW Util Bottlenecks: 
RCDc_limit = 7033604 
RCDWRc_limit = 896288 
WTRc_limit = 1511081 
RTWc_limit = 1959930 
CCDLc_limit = 914890 
rwq = 0 
CCDLc_limit_alone = 740653 
WTRc_limit_alone = 1440378 
RTWc_limit_alone = 1856396 

Commands details: 
total_CMD = 44336499 
n_nop = 42042150 
Read = 1177875 
Write = 0 
L2_Alloc = 0 
L2_WB = 235636 
n_act = 452029 
n_pre = 452013 
n_ref = 0 
n_req = 1274096 
total_req = 1413511 

Dual Bus Interface Util: 
issued_total_row = 904042 
issued_total_col = 1413511 
Row_Bus_Util =  0.020390 
CoL_Bus_Util = 0.031881 
Either_Row_CoL_Bus_Util = 0.051749 
Issued_on_Two_Bus_Simul_Util = 0.000523 
issued_two_Eff = 0.010114 
queue_avg = 0.708631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.708631
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44336499 n_nop=42041869 n_act=452445 n_pre=452429 n_ref_event=0 n_req=1273526 n_rd=1177176 n_rd_L2_A=0 n_write=0 n_wr_bk=235700 bw_util=0.1275
n_activity=28391952 dram_eff=0.1991
bk0: 73714a 42244807i bk1: 74212a 42198994i bk2: 73479a 42240197i bk3: 73834a 42214271i bk4: 73820a 42223915i bk5: 73600a 42245187i bk6: 73685a 42182691i bk7: 73453a 42204849i bk8: 73215a 42148837i bk9: 73485a 42140931i bk10: 73486a 42172962i bk11: 72743a 42230945i bk12: 74224a 42194767i bk13: 73884a 42209259i bk14: 73001a 42300723i bk15: 73341a 42286376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644734
Row_Buffer_Locality_read = 0.690491
Row_Buffer_Locality_write = 0.085688
Bank_Level_Parallism = 1.937866
Bank_Level_Parallism_Col = 1.604451
Bank_Level_Parallism_Ready = 1.150342
write_to_read_ratio_blp_rw_average = 0.225738
GrpLevelPara = 1.364889 

BW Util details:
bwutil = 0.127468 
total_CMD = 44336499 
util_bw = 5651504 
Wasted_Col = 8425036 
Wasted_Row = 5329270 
Idle = 24930689 

BW Util Bottlenecks: 
RCDc_limit = 7044978 
RCDWRc_limit = 897052 
WTRc_limit = 1499746 
RTWc_limit = 1965448 
CCDLc_limit = 914321 
rwq = 0 
CCDLc_limit_alone = 741145 
WTRc_limit_alone = 1428813 
RTWc_limit_alone = 1863205 

Commands details: 
total_CMD = 44336499 
n_nop = 42041869 
Read = 1177176 
Write = 0 
L2_Alloc = 0 
L2_WB = 235700 
n_act = 452445 
n_pre = 452429 
n_ref = 0 
n_req = 1273526 
total_req = 1412876 

Dual Bus Interface Util: 
issued_total_row = 904874 
issued_total_col = 1412876 
Row_Bus_Util =  0.020409 
CoL_Bus_Util = 0.031867 
Either_Row_CoL_Bus_Util = 0.051755 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.010076 
queue_avg = 0.704516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.704516
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44336499 n_nop=42039520 n_act=452186 n_pre=452170 n_ref_event=0 n_req=1275853 n_rd=1179396 n_rd_L2_A=0 n_write=0 n_wr_bk=236146 bw_util=0.1277
n_activity=28488506 dram_eff=0.1988
bk0: 74140a 42208764i bk1: 74610a 42172151i bk2: 73419a 42245431i bk3: 73328a 42263914i bk4: 73793a 42233379i bk5: 73701a 42242731i bk6: 73516a 42185312i bk7: 73865a 42181310i bk8: 73531a 42163235i bk9: 73671a 42165007i bk10: 73181a 42193294i bk11: 73698a 42173232i bk12: 73809a 42248894i bk13: 73914a 42239591i bk14: 73714a 42240108i bk15: 73506a 42267433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645585
Row_Buffer_Locality_read = 0.691302
Row_Buffer_Locality_write = 0.086588
Bank_Level_Parallism = 1.939794
Bank_Level_Parallism_Col = 1.610355
Bank_Level_Parallism_Ready = 1.151167
write_to_read_ratio_blp_rw_average = 0.225827
GrpLevelPara = 1.366287 

BW Util details:
bwutil = 0.127709 
total_CMD = 44336499 
util_bw = 5662168 
Wasted_Col = 8412255 
Wasted_Row = 5336640 
Idle = 24925436 

BW Util Bottlenecks: 
RCDc_limit = 7034836 
RCDWRc_limit = 898942 
WTRc_limit = 1512110 
RTWc_limit = 1959637 
CCDLc_limit = 917945 
rwq = 0 
CCDLc_limit_alone = 740574 
WTRc_limit_alone = 1439460 
RTWc_limit_alone = 1854916 

Commands details: 
total_CMD = 44336499 
n_nop = 42039520 
Read = 1179396 
Write = 0 
L2_Alloc = 0 
L2_WB = 236146 
n_act = 452186 
n_pre = 452170 
n_ref = 0 
n_req = 1275853 
total_req = 1415542 

Dual Bus Interface Util: 
issued_total_row = 904356 
issued_total_col = 1415542 
Row_Bus_Util =  0.020398 
CoL_Bus_Util = 0.031927 
Either_Row_CoL_Bus_Util = 0.051808 
Issued_on_Two_Bus_Simul_Util = 0.000517 
issued_two_Eff = 0.009978 
queue_avg = 0.724215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.724215
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44336499 n_nop=42038701 n_act=453105 n_pre=453089 n_ref_event=0 n_req=1275772 n_rd=1178977 n_rd_L2_A=0 n_write=0 n_wr_bk=236107 bw_util=0.1277
n_activity=28540544 dram_eff=0.1983
bk0: 73994a 42210203i bk1: 74416a 42181295i bk2: 73473a 42238150i bk3: 73237a 42274953i bk4: 73698a 42226877i bk5: 73519a 42239848i bk6: 73832a 42185899i bk7: 73178a 42234015i bk8: 73582a 42144708i bk9: 73693a 42128992i bk10: 73860a 42153714i bk11: 74151a 42153045i bk12: 73369a 42272231i bk13: 73253a 42262579i bk14: 73548a 42244154i bk15: 74174a 42203733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644842
Row_Buffer_Locality_read = 0.690768
Row_Buffer_Locality_write = 0.085459
Bank_Level_Parallism = 1.943885
Bank_Level_Parallism_Col = 1.608131
Bank_Level_Parallism_Ready = 1.150464
write_to_read_ratio_blp_rw_average = 0.226503
GrpLevelPara = 1.366290 

BW Util details:
bwutil = 0.127668 
total_CMD = 44336499 
util_bw = 5660336 
Wasted_Col = 8428293 
Wasted_Row = 5329039 
Idle = 24918831 

BW Util Bottlenecks: 
RCDc_limit = 7054420 
RCDWRc_limit = 902036 
WTRc_limit = 1494429 
RTWc_limit = 1979320 
CCDLc_limit = 911499 
rwq = 0 
CCDLc_limit_alone = 736050 
WTRc_limit_alone = 1423996 
RTWc_limit_alone = 1874304 

Commands details: 
total_CMD = 44336499 
n_nop = 42038701 
Read = 1178977 
Write = 0 
L2_Alloc = 0 
L2_WB = 236107 
n_act = 453105 
n_pre = 453089 
n_ref = 0 
n_req = 1275772 
total_req = 1415084 

Dual Bus Interface Util: 
issued_total_row = 906194 
issued_total_col = 1415084 
Row_Bus_Util =  0.020439 
CoL_Bus_Util = 0.031917 
Either_Row_CoL_Bus_Util = 0.051826 
Issued_on_Two_Bus_Simul_Util = 0.000530 
issued_two_Eff = 0.010218 
queue_avg = 0.729498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.729498
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44336499 n_nop=42045415 n_act=450439 n_pre=450423 n_ref_event=0 n_req=1273782 n_rd=1177612 n_rd_L2_A=0 n_write=0 n_wr_bk=235687 bw_util=0.1275
n_activity=28631430 dram_eff=0.1974
bk0: 73949a 42233219i bk1: 73656a 42254347i bk2: 73880a 42228228i bk3: 73670a 42235740i bk4: 73803a 42219633i bk5: 73257a 42263868i bk6: 73329a 42213336i bk7: 73765a 42190677i bk8: 73648a 42179191i bk9: 73271a 42213636i bk10: 73584a 42203452i bk11: 74279a 42132882i bk12: 73063a 42298355i bk13: 73479a 42266334i bk14: 73881a 42237933i bk15: 73098a 42298637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646380
Row_Buffer_Locality_read = 0.692187
Row_Buffer_Locality_write = 0.085463
Bank_Level_Parallism = 1.927126
Bank_Level_Parallism_Col = 1.603201
Bank_Level_Parallism_Ready = 1.150135
write_to_read_ratio_blp_rw_average = 0.225657
GrpLevelPara = 1.362158 

BW Util details:
bwutil = 0.127507 
total_CMD = 44336499 
util_bw = 5653196 
Wasted_Col = 8412201 
Wasted_Row = 5358394 
Idle = 24912708 

BW Util Bottlenecks: 
RCDc_limit = 7027274 
RCDWRc_limit = 901416 
WTRc_limit = 1491855 
RTWc_limit = 1945060 
CCDLc_limit = 905133 
rwq = 0 
CCDLc_limit_alone = 731524 
WTRc_limit_alone = 1421374 
RTWc_limit_alone = 1841932 

Commands details: 
total_CMD = 44336499 
n_nop = 42045415 
Read = 1177612 
Write = 0 
L2_Alloc = 0 
L2_WB = 235687 
n_act = 450439 
n_pre = 450423 
n_ref = 0 
n_req = 1273782 
total_req = 1413299 

Dual Bus Interface Util: 
issued_total_row = 900862 
issued_total_col = 1413299 
Row_Bus_Util =  0.020319 
CoL_Bus_Util = 0.031877 
Either_Row_CoL_Bus_Util = 0.051675 
Issued_on_Two_Bus_Simul_Util = 0.000520 
issued_two_Eff = 0.010073 
queue_avg = 0.689947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.689947
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44336499 n_nop=42025134 n_act=457233 n_pre=457217 n_ref_event=0 n_req=1280669 n_rd=1183176 n_rd_L2_A=0 n_write=0 n_wr_bk=237185 bw_util=0.1281
n_activity=28746172 dram_eff=0.1976
bk0: 73921a 42227586i bk1: 73816a 42231346i bk2: 73421a 42232888i bk3: 73824a 42221398i bk4: 73639a 42236375i bk5: 73917a 42211878i bk6: 74214a 42159415i bk7: 74124a 42164594i bk8: 74312a 42118460i bk9: 74389a 42094954i bk10: 73785a 42183686i bk11: 74122a 42157335i bk12: 73878a 42206232i bk13: 74267a 42191906i bk14: 73664a 42225547i bk15: 73883a 42222519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642976
Row_Buffer_Locality_read = 0.688892
Row_Buffer_Locality_write = 0.085750
Bank_Level_Parallism = 1.942847
Bank_Level_Parallism_Col = 1.611065
Bank_Level_Parallism_Ready = 1.153266
write_to_read_ratio_blp_rw_average = 0.226012
GrpLevelPara = 1.365884 

BW Util details:
bwutil = 0.128144 
total_CMD = 44336499 
util_bw = 5681444 
Wasted_Col = 8494171 
Wasted_Row = 5396604 
Idle = 24764280 

BW Util Bottlenecks: 
RCDc_limit = 7118698 
RCDWRc_limit = 913734 
WTRc_limit = 1509120 
RTWc_limit = 1983729 
CCDLc_limit = 908724 
rwq = 0 
CCDLc_limit_alone = 731705 
WTRc_limit_alone = 1437034 
RTWc_limit_alone = 1878796 

Commands details: 
total_CMD = 44336499 
n_nop = 42025134 
Read = 1183176 
Write = 0 
L2_Alloc = 0 
L2_WB = 237185 
n_act = 457233 
n_pre = 457217 
n_ref = 0 
n_req = 1280669 
total_req = 1420361 

Dual Bus Interface Util: 
issued_total_row = 914450 
issued_total_col = 1420361 
Row_Bus_Util =  0.020625 
CoL_Bus_Util = 0.032036 
Either_Row_CoL_Bus_Util = 0.052132 
Issued_on_Two_Bus_Simul_Util = 0.000529 
issued_two_Eff = 0.010144 
queue_avg = 0.723514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.723514
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44336499 n_nop=42038805 n_act=451538 n_pre=451522 n_ref_event=0 n_req=1277413 n_rd=1180195 n_rd_L2_A=0 n_write=0 n_wr_bk=237032 bw_util=0.1279
n_activity=28582360 dram_eff=0.1983
bk0: 73633a 42260347i bk1: 74059a 42219276i bk2: 74257a 42194303i bk3: 74052a 42202190i bk4: 73822a 42237068i bk5: 73833a 42222758i bk6: 73590a 42231008i bk7: 73538a 42224702i bk8: 73862a 42161390i bk9: 73546a 42190390i bk10: 73898a 42182603i bk11: 73482a 42199824i bk12: 73417a 42262691i bk13: 73864a 42245772i bk14: 73718a 42251376i bk15: 73624a 42262855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646525
Row_Buffer_Locality_read = 0.692689
Row_Buffer_Locality_write = 0.086105
Bank_Level_Parallism = 1.931147
Bank_Level_Parallism_Col = 1.603665
Bank_Level_Parallism_Ready = 1.147639
write_to_read_ratio_blp_rw_average = 0.227106
GrpLevelPara = 1.364318 

BW Util details:
bwutil = 0.127861 
total_CMD = 44336499 
util_bw = 5668908 
Wasted_Col = 8429636 
Wasted_Row = 5341597 
Idle = 24896358 

BW Util Bottlenecks: 
RCDc_limit = 7027986 
RCDWRc_limit = 908105 
WTRc_limit = 1507748 
RTWc_limit = 1967399 
CCDLc_limit = 914007 
rwq = 0 
CCDLc_limit_alone = 740074 
WTRc_limit_alone = 1436734 
RTWc_limit_alone = 1864480 

Commands details: 
total_CMD = 44336499 
n_nop = 42038805 
Read = 1180195 
Write = 0 
L2_Alloc = 0 
L2_WB = 237032 
n_act = 451538 
n_pre = 451522 
n_ref = 0 
n_req = 1277413 
total_req = 1417227 

Dual Bus Interface Util: 
issued_total_row = 903060 
issued_total_col = 1417227 
Row_Bus_Util =  0.020368 
CoL_Bus_Util = 0.031965 
Either_Row_CoL_Bus_Util = 0.051824 
Issued_on_Two_Bus_Simul_Util = 0.000510 
issued_two_Eff = 0.009833 
queue_avg = 0.708568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.708568
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44336499 n_nop=42040988 n_act=451674 n_pre=451658 n_ref_event=0 n_req=1275205 n_rd=1178529 n_rd_L2_A=0 n_write=0 n_wr_bk=236119 bw_util=0.1276
n_activity=28516054 dram_eff=0.1984
bk0: 73909a 42250287i bk1: 73956a 42237958i bk2: 73851a 42227513i bk3: 73895a 42223849i bk4: 73630a 42227972i bk5: 73681a 42237797i bk6: 73535a 42225169i bk7: 73984a 42180951i bk8: 73479a 42171696i bk9: 73950a 42139524i bk10: 73649a 42179894i bk11: 73770a 42167663i bk12: 72847a 42339083i bk13: 73125a 42285338i bk14: 73620a 42247520i bk15: 73648a 42263686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645806
Row_Buffer_Locality_read = 0.691842
Row_Buffer_Locality_write = 0.084602
Bank_Level_Parallism = 1.927924
Bank_Level_Parallism_Col = 1.601997
Bank_Level_Parallism_Ready = 1.148460
write_to_read_ratio_blp_rw_average = 0.226023
GrpLevelPara = 1.362764 

BW Util details:
bwutil = 0.127628 
total_CMD = 44336499 
util_bw = 5658592 
Wasted_Col = 8429465 
Wasted_Row = 5342379 
Idle = 24906063 

BW Util Bottlenecks: 
RCDc_limit = 7036332 
RCDWRc_limit = 905808 
WTRc_limit = 1506380 
RTWc_limit = 1956039 
CCDLc_limit = 915347 
rwq = 0 
CCDLc_limit_alone = 740401 
WTRc_limit_alone = 1434729 
RTWc_limit_alone = 1852744 

Commands details: 
total_CMD = 44336499 
n_nop = 42040988 
Read = 1178529 
Write = 0 
L2_Alloc = 0 
L2_WB = 236119 
n_act = 451674 
n_pre = 451658 
n_ref = 0 
n_req = 1275205 
total_req = 1414648 

Dual Bus Interface Util: 
issued_total_row = 903332 
issued_total_col = 1414648 
Row_Bus_Util =  0.020374 
CoL_Bus_Util = 0.031907 
Either_Row_CoL_Bus_Util = 0.051775 
Issued_on_Two_Bus_Simul_Util = 0.000507 
issued_two_Eff = 0.009788 
queue_avg = 0.683805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.683805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1493250, Miss = 588673, Miss_rate = 0.394, Pending_hits = 69109, Reservation_fails = 1007
L2_cache_bank[1]: Access = 1494631, Miss = 589026, Miss_rate = 0.394, Pending_hits = 69752, Reservation_fails = 639
L2_cache_bank[2]: Access = 1495921, Miss = 589337, Miss_rate = 0.394, Pending_hits = 68896, Reservation_fails = 550
L2_cache_bank[3]: Access = 1503844, Miss = 590359, Miss_rate = 0.393, Pending_hits = 69938, Reservation_fails = 727
L2_cache_bank[4]: Access = 1473653, Miss = 587951, Miss_rate = 0.399, Pending_hits = 70046, Reservation_fails = 919
L2_cache_bank[5]: Access = 1492452, Miss = 588490, Miss_rate = 0.394, Pending_hits = 69459, Reservation_fails = 601
L2_cache_bank[6]: Access = 8336935, Miss = 590330, Miss_rate = 0.071, Pending_hits = 69515, Reservation_fails = 1232
L2_cache_bank[7]: Access = 1490778, Miss = 589626, Miss_rate = 0.396, Pending_hits = 69615, Reservation_fails = 356
L2_cache_bank[8]: Access = 1496632, Miss = 589314, Miss_rate = 0.394, Pending_hits = 68714, Reservation_fails = 776
L2_cache_bank[9]: Access = 1493363, Miss = 588565, Miss_rate = 0.394, Pending_hits = 68822, Reservation_fails = 1162
L2_cache_bank[10]: Access = 1494787, Miss = 588629, Miss_rate = 0.394, Pending_hits = 70049, Reservation_fails = 559
L2_cache_bank[11]: Access = 1501116, Miss = 588552, Miss_rate = 0.392, Pending_hits = 68679, Reservation_fails = 1553
L2_cache_bank[12]: Access = 1476277, Miss = 589103, Miss_rate = 0.399, Pending_hits = 69048, Reservation_fails = 706
L2_cache_bank[13]: Access = 1495619, Miss = 590293, Miss_rate = 0.395, Pending_hits = 70348, Reservation_fails = 766
L2_cache_bank[14]: Access = 1492854, Miss = 589357, Miss_rate = 0.395, Pending_hits = 69578, Reservation_fails = 593
L2_cache_bank[15]: Access = 1491393, Miss = 589621, Miss_rate = 0.395, Pending_hits = 69342, Reservation_fails = 595
L2_cache_bank[16]: Access = 1493579, Miss = 589139, Miss_rate = 0.394, Pending_hits = 70488, Reservation_fails = 669
L2_cache_bank[17]: Access = 1492853, Miss = 588477, Miss_rate = 0.394, Pending_hits = 70230, Reservation_fails = 662
L2_cache_bank[18]: Access = 1496308, Miss = 590835, Miss_rate = 0.395, Pending_hits = 69653, Reservation_fails = 362
L2_cache_bank[19]: Access = 1505875, Miss = 592343, Miss_rate = 0.393, Pending_hits = 69616, Reservation_fails = 458
L2_cache_bank[20]: Access = 1476643, Miss = 590198, Miss_rate = 0.400, Pending_hits = 68597, Reservation_fails = 1206
L2_cache_bank[21]: Access = 1492499, Miss = 589999, Miss_rate = 0.395, Pending_hits = 68909, Reservation_fails = 637
L2_cache_bank[22]: Access = 1491600, Miss = 588522, Miss_rate = 0.395, Pending_hits = 69814, Reservation_fails = 749
L2_cache_bank[23]: Access = 1490446, Miss = 590010, Miss_rate = 0.396, Pending_hits = 69133, Reservation_fails = 1051
L2_total_cache_accesses = 42663308
L2_total_cache_misses = 14146749
L2_total_cache_miss_rate = 0.3316
L2_total_cache_pending_hits = 1667350
L2_total_cache_reservation_fails = 18535
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8382888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1667348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5188770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18535
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8957949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1667348
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18466321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24196955
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18466353
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18535
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=42663308
icnt_total_pkts_simt_to_mem=42663308
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 42663308
Req_Network_cycles = 17288767
Req_Network_injected_packets_per_cycle =       2.4677 
Req_Network_conflicts_per_cycle =       2.1515
Req_Network_conflicts_per_cycle_util =       2.4366
Req_Bank_Level_Parallism =       2.7947
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5914
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1036

Reply_Network_injected_packets_num = 42663308
Reply_Network_cycles = 17288767
Reply_Network_injected_packets_per_cycle =        2.4677
Reply_Network_conflicts_per_cycle =        0.3722
Reply_Network_conflicts_per_cycle_util =       0.4193
Reply_Bank_Level_Parallism =       2.7802
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0902
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0823
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 23 hrs, 8 min, 55 sec (169735 sec)
gpgpu_simulation_rate = 41830 (inst/sec)
gpgpu_simulation_rate = 101 (cycle/sec)
gpgpu_silicon_slowdown = 13514851x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc7215985c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159850..

GPGPU-Sim PTX: cudaLaunch for 0x0x557116c8ff0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 415097
gpu_sim_insn = 180784633
gpu_ipc =     435.5238
gpu_tot_sim_cycle = 17703864
gpu_tot_sim_insn = 7280878040
gpu_tot_ipc =     411.2593
gpu_tot_issued_cta = 60662
gpu_occupancy = 83.2677% 
gpu_tot_occupancy = 99.1378% 
max_total_param_size = 0
gpu_stall_dramfull = 18165
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.7890
partiton_level_parallism_total  =       2.5925
partiton_level_parallism_util =       7.9016
partiton_level_parallism_util_total  =       2.9280
L2_BW  =     340.2253 GB/Sec
L2_BW_total  =     113.2385 GB/Sec
gpu_total_sim_rate=41872

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3991706, Miss = 868927, Miss_rate = 0.218, Pending_hits = 1245422, Reservation_fails = 48840
	L1D_cache_core[1]: Access = 3991311, Miss = 870125, Miss_rate = 0.218, Pending_hits = 1245326, Reservation_fails = 50604
	L1D_cache_core[2]: Access = 3987224, Miss = 870860, Miss_rate = 0.218, Pending_hits = 1244735, Reservation_fails = 51037
	L1D_cache_core[3]: Access = 3988860, Miss = 870745, Miss_rate = 0.218, Pending_hits = 1244257, Reservation_fails = 50141
	L1D_cache_core[4]: Access = 3988346, Miss = 870614, Miss_rate = 0.218, Pending_hits = 1244436, Reservation_fails = 49097
	L1D_cache_core[5]: Access = 3988390, Miss = 869686, Miss_rate = 0.218, Pending_hits = 1245589, Reservation_fails = 50392
	L1D_cache_core[6]: Access = 3987496, Miss = 868228, Miss_rate = 0.218, Pending_hits = 1245815, Reservation_fails = 50409
	L1D_cache_core[7]: Access = 3987782, Miss = 870177, Miss_rate = 0.218, Pending_hits = 1245118, Reservation_fails = 48851
	L1D_cache_core[8]: Access = 3985859, Miss = 869920, Miss_rate = 0.218, Pending_hits = 1244367, Reservation_fails = 49461
	L1D_cache_core[9]: Access = 3984817, Miss = 870069, Miss_rate = 0.218, Pending_hits = 1245380, Reservation_fails = 50219
	L1D_cache_core[10]: Access = 3987184, Miss = 870294, Miss_rate = 0.218, Pending_hits = 1245367, Reservation_fails = 49531
	L1D_cache_core[11]: Access = 3986475, Miss = 870005, Miss_rate = 0.218, Pending_hits = 1244755, Reservation_fails = 47645
	L1D_cache_core[12]: Access = 3988324, Miss = 871454, Miss_rate = 0.219, Pending_hits = 1245173, Reservation_fails = 48790
	L1D_cache_core[13]: Access = 3989182, Miss = 867888, Miss_rate = 0.218, Pending_hits = 1245499, Reservation_fails = 48510
	L1D_cache_core[14]: Access = 3991033, Miss = 870938, Miss_rate = 0.218, Pending_hits = 1245078, Reservation_fails = 47814
	L1D_cache_core[15]: Access = 3988571, Miss = 867621, Miss_rate = 0.218, Pending_hits = 1244555, Reservation_fails = 48622
	L1D_cache_core[16]: Access = 3986752, Miss = 868105, Miss_rate = 0.218, Pending_hits = 1244740, Reservation_fails = 49796
	L1D_cache_core[17]: Access = 3987889, Miss = 867981, Miss_rate = 0.218, Pending_hits = 1244858, Reservation_fails = 48168
	L1D_cache_core[18]: Access = 3984397, Miss = 868348, Miss_rate = 0.218, Pending_hits = 1245068, Reservation_fails = 48220
	L1D_cache_core[19]: Access = 3993665, Miss = 868430, Miss_rate = 0.217, Pending_hits = 1245508, Reservation_fails = 48437
	L1D_cache_core[20]: Access = 3988004, Miss = 868813, Miss_rate = 0.218, Pending_hits = 1243967, Reservation_fails = 49003
	L1D_cache_core[21]: Access = 3987400, Miss = 867996, Miss_rate = 0.218, Pending_hits = 1243376, Reservation_fails = 49877
	L1D_cache_core[22]: Access = 3984784, Miss = 869555, Miss_rate = 0.218, Pending_hits = 1245492, Reservation_fails = 48050
	L1D_cache_core[23]: Access = 3988671, Miss = 870021, Miss_rate = 0.218, Pending_hits = 1245495, Reservation_fails = 48590
	L1D_cache_core[24]: Access = 3991624, Miss = 870658, Miss_rate = 0.218, Pending_hits = 1244212, Reservation_fails = 49475
	L1D_cache_core[25]: Access = 3991466, Miss = 869736, Miss_rate = 0.218, Pending_hits = 1244862, Reservation_fails = 48693
	L1D_cache_core[26]: Access = 3983289, Miss = 869117, Miss_rate = 0.218, Pending_hits = 1245424, Reservation_fails = 48969
	L1D_cache_core[27]: Access = 3987988, Miss = 868690, Miss_rate = 0.218, Pending_hits = 1244821, Reservation_fails = 49955
	L1D_cache_core[28]: Access = 3988475, Miss = 867619, Miss_rate = 0.218, Pending_hits = 1245400, Reservation_fails = 48771
	L1D_cache_core[29]: Access = 3987462, Miss = 869779, Miss_rate = 0.218, Pending_hits = 1244335, Reservation_fails = 49115
	L1D_total_cache_accesses = 119644426
	L1D_total_cache_misses = 26082399
	L1D_total_cache_miss_rate = 0.2180
	L1D_total_cache_pending_hits = 37348430
	L1D_total_cache_reservation_fails = 1475082
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36399481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37348430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15263271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1368146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10819068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 37348430
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19814116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 99830250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19814176

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1367840
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 306
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106936
ctas_completed 60662, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
721274, 721767, 720498, 720930, 721651, 721096, 719984, 719829, 719762, 721218, 720231, 720854, 720670, 721242, 720693, 719588, 720529, 721766, 719659, 720524, 720936, 720859, 720158, 719254, 720751, 720163, 719557, 720800, 721103, 721329, 720259, 718682, 
gpgpu_n_tot_thrd_icount = 22129600064
gpgpu_n_tot_w_icount = 691550002
gpgpu_n_stall_shd_mem = 4672378
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26082339
gpgpu_n_mem_write_global = 19814176
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 671952225
gpgpu_n_store_insn = 55464894
gpgpu_n_shmem_insn = 1020864504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31243264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3967924
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 704454
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20830241	W0_Idle:439899	W0_Scoreboard:1409010634	W1:48251466	W2:367469212	W3:66151029	W4:4936603	W5:354106	W6:284937	W7:260766	W8:268097	W9:259098	W10:253456	W11:250369	W12:252693	W13:255472	W14:256417	W15:258069	W16:276549	W17:252070	W18:245938	W19:251944	W20:263228	W21:262766	W22:287336	W23:292208	W24:310072	W25:294574	W26:364770	W27:348943	W28:420091	W29:349566	W30:500236	W31:319256	W32:196748665
single_issue_nums: WS0:172940023	WS1:173038525	WS2:172815963	WS3:172755491	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 208658712 {8:26082339,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 792567040 {40:19814176,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1043293560 {40:26082339,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 158513408 {8:19814176,}
maxmflatency = 1776 
max_icnt2mem_latency = 762 
maxmrqlatency = 1287 
max_icnt2sh_latency = 163 
averagemflatency = 289 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 2 
mrq_lat_table:12371150 	236822 	382089 	808888 	1147151 	721570 	543389 	363085 	141928 	10970 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24776756 	20585397 	529215 	5147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	42312280 	3020337 	482610 	79279 	2009 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	41483594 	2553552 	994497 	570254 	247222 	46720 	676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	17680 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35111     41362     24048     46468     30901     24436     20321     26224     15256     15467     14528     16039     21206     18407     27837     14216 
dram[1]:     41426     26165     34351     23488     18543     21062     30075     23128     21819     16174     14917     14901     16002     21771     28746     18813 
dram[2]:     41497     41569     47712     47770     23605     29333     32015     24011     15882     16035     16221     14307     13051     12879     28513     14723 
dram[3]:     41788     17636     47897     20133     20884     32482     14532     17590     15441     11989     14324     17119     20239     16695     17973     25258 
dram[4]:     26166     28794     22443     21751     25527     25373     29245     26614     15543     15473     16535     13205     21955     15385     25112     23012 
dram[5]:     41022     41249     21405     46469     28200     27846     15583     15803     14433     12456     15172     15022     21404     21376     28674     23881 
dram[6]:     35520     30855     26857     26232     30402     20724     28991     28247     13051     16253     15156     15297     19945     20338     22187     17865 
dram[7]:     33296     41536     26454     22599     20326     14319     20259     15303     14861     14058     16612     15506     14509     22031     28062     22445 
dram[8]:     26976     22155     48273     48162     34417     18518     17206     28943     18473     16416     15571     13327     13781     17931     19981     28301 
dram[9]:     21069     19928     24767     47746     19646     21179     30478     11953     15215     15254     15696     15443     20163     21603     27006     28597 
dram[10]:     41640     42002     24257     48138     15974     26810     23426     16972     15453     15329     15240     15060     17746     22062     28595     26777 
dram[11]:     33657     41445     36852     19506     17990     33895     30365     27325     16040     16537     15056     15335     22359     17418     17735     15142 
average row accesses per activate:
dram[0]:  2.878906  2.852065  2.891860  2.866065  2.883117  2.940927  2.824333  2.810091  2.693148  2.726757  2.792291  2.803627  2.956187  2.966580  3.038009  2.978073 
dram[1]:  2.923492  2.863626  2.894912  2.907285  2.875604  2.874865  2.840930  2.820385  2.723640  2.754978  2.792004  2.783113  2.920591  2.902785  2.963440  2.927094 
dram[2]:  2.955425  2.895823  2.872001  2.876864  2.915357  2.959300  2.804771  2.829993  2.730473  2.695827  2.764217  2.752163  2.900943  2.909841  2.953322  2.925629 
dram[3]:  2.850849  2.846221  2.852921  2.877784  2.941260  2.937043  2.757643  2.770972  2.692772  2.743870  2.744682  2.765973  2.895600  2.896570  2.936000  2.928790 
dram[4]:  2.871727  2.895642  2.896252  2.892410  2.908031  2.884166  2.833883  2.852267  2.702906  2.755111  2.816265  2.821871  2.913942  2.932490  2.921582  2.933369 
dram[5]:  2.918875  2.864146  2.895856  2.864183  2.881703  2.904741  2.792794  2.833458  2.748960  2.753441  2.802963  2.849699  2.860523  2.877151  2.984877  2.955316 
dram[6]:  2.882105  2.848563  2.914694  2.925462  2.891348  2.911434  2.822944  2.805255  2.780432  2.769924  2.832515  2.805296  2.926755  2.904566  2.921701  2.939199 
dram[7]:  2.855352  2.842816  2.904938  2.921551  2.882876  2.907879  2.821146  2.869496  2.768888  2.753778  2.787192  2.793380  2.957731  2.943732  2.929159  2.863144 
dram[8]:  2.880872  2.915014  2.887249  2.880082  2.864787  2.931360  2.835189  2.807657  2.793687  2.832586  2.836251  2.766272  2.963713  2.922531  2.900272  2.980348 
dram[9]:  2.896120  2.891063  2.881359  2.868010  2.877420  2.868556  2.796675  2.812784  2.739232  2.729366  2.828562  2.807019  2.877419  2.878481  2.885755  2.901478 
dram[10]:  2.917069  2.876223  2.850998  2.851241  2.910535  2.877970  2.878188  2.866439  2.791455  2.811194  2.833161  2.835207  2.944978  2.907091  2.925464  2.929498 
dram[11]:  2.915814  2.893154  2.876245  2.863711  2.882324  2.899684  2.861212  2.813770  2.788291  2.761567  2.805685  2.801425  3.014627  2.951319  2.905359  2.944480 
average row locality = 16727053/5846190 = 2.861189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     80160     80440     79691     80005     79772     79644     80098     80003     80579     79750     79978     79807     79216     79613     78612     79219 
dram[1]:     79595     80153     79647     80120     80212     80285     79904     79934     79858     79575     79925     79689     80048     80353     79534     79874 
dram[2]:     79221     79734     80011     79961     79414     79448     79911     79159     79407     79781     79857     79770     80022     79872     79599     80079 
dram[3]:     80077     80329     80191     79535     79576     79276     80362     80335     79816     79420     80238     80162     80102     80145     79608     79804 
dram[4]:     79988     80004     79734     79624     79787     79915     79582     79757     80217     79752     79958     79688     80165     79725     79622     79588 
dram[5]:     79878     80429     79666     79963     80032     79727     79859     79565     79449     79651     79761     78953     80529     80142     79146     79408 
dram[6]:     80352     80963     79514     79452     80043     79884     79738     80097     79708     79975     79334     79960     79973     80192     79868     79714 
dram[7]:     80243     80702     79659     79247     79878     79733     80071     79354     79777     79881     80120     80310     79475     79485     79726     80446 
dram[8]:     80192     79691     80038     79786     80087     79392     79540     79971     79917     79469     79786     80437     79301     79681     80139     79207 
dram[9]:     80149     79967     79454     80051     79809     80065     80489     80385     80629     80721     80029     80311     80161     80512     79886     80066 
dram[10]:     79773     80274     80409     80190     79920     80003     79651     79788     80155     79850     80149     79709     79487     80038     79831     79751 
dram[11]:     80030     80093     79980     80054     79696     79890     79680     80232     79706     80077     79828     79894     78908     79318     79726     79676 
total dram reads = 15334737
bank skew: 80963/78612 = 1.03
chip skew: 1282684/1275246 = 1.01
number of total write accesses:
dram[0]:     19167     19292     19338     19328     19460     19260     19605     19565     19414     19398     19338     19449     19409     19508     19188     19242 
dram[1]:     19189     19196     19199     19147     19428     19505     19642     19788     19354     19348     19519     19560     19551     19628     19305     19466 
dram[2]:     19007     19152     19322     19278     19356     19328     19579     19521     19259     19325     19603     19654     19647     19492     19365     19336 
dram[3]:     19255     19199     19302     19162     19271     19317     19705     19657     19420     19214     19590     19487     19489     19565     19301     19310 
dram[4]:     19216     19203     19243     19170     19374     19471     19544     19628     19464     19344     19410     19530     19437     19379     19229     19319 
dram[5]:     19162     19291     19201     19202     19459     19489     19719     19629     19312     19317     19493     19265     19469     19493     19131     19255 
dram[6]:     19355     19287     19167     19122     19429     19405     19629     19559     19326     19468     19422     19665     19479     19575     19334     19241 
dram[7]:     19274     19348     19293     19235     19465     19466     19536     19449     19515     19375     19483     19579     19426     19318     19192     19397 
dram[8]:     19313     19256     19192     19312     19487     19338     19524     19671     19357     19288     19379     19587     19403     19493     19231     19068 
dram[9]:     19273     19251     19252     19336     19504     19569     19656     19614     19623     19706     19423     19443     19563     19553     19367     19433 
dram[10]:     19230     19426     19406     19406     19519     19490     19662     19748     19538     19439     19483     19366     19447     19527     19376     19292 
dram[11]:     19211     19195     19287     19308     19427     19492     19579     19597     19330     19471     19515     19499     19350     19371     19318     19330 
total dram writes = 3725016
bank skew: 19788/19007 = 1.04
chip skew: 311566/309887 = 1.01
average mf latency per bank:
dram[0]:        609       609       603       605       606       612       608       608       612       613       612       609       607       605       611       610
dram[1]:        611       612       610       611       614       617       611       611       614       617       609       612       605       611       608       611
dram[2]:        600       610       597       605       609       618       605       609       607       614       600       608       598       605       598       606
dram[3]:        617       607       617       608       626       612       616       607       623       615       616       607       615       605     17500       607
dram[4]:        608       606       608       609       612       608       613       610       615       613       609       604       608       608       613       610
dram[5]:        609       610       606       610       609       616       609       611       614       616       606       617       607       609       610       614
dram[6]:        599       610       598       609       606       611       603       608       604       612       599       606       596       605       604       610
dram[7]:        607       607       606       607       607       607       609       611       610       613       608       605       609       611       610       613
dram[8]:        611       606       606       604       614       613       612       610       613       616       608       606       610       608       611       614
dram[9]:        607       610       608       612       611       614       611       612       610       615       607       614       608       609       609       613
dram[10]:        599       608       599       603       602       610       597       602       604       611       600       609       602       607       606       608
dram[11]:        602       609       603       606       610       612       607       609       612       610       608       606       607       608       608       604
maximum mf latency per bank:
dram[0]:       1323      1174      1098      1083      1334      1270      1308      1233      1109      1154      1172      1088      1102      1026      1378      1190
dram[1]:       1167      1064      1164      1238      1243      1061      1183      1200      1238      1271      1078      1164      1181      1151      1490      1671
dram[2]:       1560      1176      1255      1271      1227      1141      1063      1181      1301      1684      1238      1154      1319      1146      1096      1410
dram[3]:       1480      1243      1288      1186      1271      1270      1607      1196      1454      1235      1256      1204      1203      1245      1481      1144
dram[4]:       1170      1184      1232      1141      1218      1134      1166      1099      1082      1280      1264      1203      1173      1101      1294      1119
dram[5]:       1476      1286      1149      1241      1138      1082      1173      1222      1091      1393      1122      1156      1231      1112      1138      1292
dram[6]:       1426      1776      1194      1250      1091      1265      1184      1250      1191      1063      1173      1537      1102      1252      1191      1256
dram[7]:       1254      1267      1147      1226      1486      1202      1146      1099      1071      1178      1251      1304      1382      1509      1415      1440
dram[8]:       1300      1227      1331      1269      1204      1323      1195      1260      1176      1209      1587      1268      1087      1236      1123      1230
dram[9]:       1242      1202      1379      1145      1120      1119      1368      1046      1161      1282      1217      1128      1101      1422      1109      1236
dram[10]:       1272      1034      1342      1293      1090      1179      1384      1344      1308      1244      1161      1191      1242      1263      1228      1323
dram[11]:       1254      1359      1502      1248      1126      1289      1275      1446      1435      1227      1218      1246      1269      1525      1051      1205

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45401000 n_nop=42872044 n_act=485836 n_pre=485820 n_ref_event=0 n_req=1392212 n_rd=1276587 n_rd_L2_A=0 n_write=0 n_wr_bk=309961 bw_util=0.1398
n_activity=29346145 dram_eff=0.2163
bk0: 80160a 42888252i bk1: 80440a 42862383i bk2: 79691a 42914419i bk3: 80005a 42897133i bk4: 79772a 42905157i bk5: 79644a 42957401i bk6: 80098a 42866573i bk7: 80003a 42846575i bk8: 80579a 42739629i bk9: 79750a 42795849i bk10: 79978a 42833648i bk11: 79807a 42834694i bk12: 79216a 42967373i bk13: 79613a 42959781i bk14: 78612a 43034225i bk15: 79219a 42986560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651035
Row_Buffer_Locality_read = 0.699803
Row_Buffer_Locality_write = 0.112605
Bank_Level_Parallism = 2.176818
Bank_Level_Parallism_Col = 1.860482
Bank_Level_Parallism_Ready = 1.235159
write_to_read_ratio_blp_rw_average = 0.245094
GrpLevelPara = 1.479809 

BW Util details:
bwutil = 0.139781 
total_CMD = 45401000 
util_bw = 6346192 
Wasted_Col = 8651730 
Wasted_Row = 5332506 
Idle = 25070572 

BW Util Bottlenecks: 
RCDc_limit = 7173365 
RCDWRc_limit = 958481 
WTRc_limit = 1830093 
RTWc_limit = 2325093 
CCDLc_limit = 1051016 
rwq = 0 
CCDLc_limit_alone = 825077 
WTRc_limit_alone = 1735871 
RTWc_limit_alone = 2193376 

Commands details: 
total_CMD = 45401000 
n_nop = 42872044 
Read = 1276587 
Write = 0 
L2_Alloc = 0 
L2_WB = 309961 
n_act = 485836 
n_pre = 485820 
n_ref = 0 
n_req = 1392212 
total_req = 1586548 

Dual Bus Interface Util: 
issued_total_row = 971656 
issued_total_col = 1586548 
Row_Bus_Util =  0.021402 
CoL_Bus_Util = 0.034945 
Either_Row_CoL_Bus_Util = 0.055703 
Issued_on_Two_Bus_Simul_Util = 0.000644 
issued_two_Eff = 0.011565 
queue_avg = 1.090591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09059
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45401000 n_nop=42864695 n_act=487952 n_pre=487936 n_ref_event=0 n_req=1395044 n_rd=1278706 n_rd_L2_A=0 n_write=0 n_wr_bk=310825 bw_util=0.14
n_activity=29407205 dram_eff=0.2162
bk0: 79595a 42933602i bk1: 80153a 42870946i bk2: 79647a 42909715i bk3: 80120a 42903706i bk4: 80212a 42885201i bk5: 80285a 42870474i bk6: 79904a 42865114i bk7: 79934a 42850208i bk8: 79858a 42777023i bk9: 79575a 42828859i bk10: 79925a 42808225i bk11: 79689a 42828899i bk12: 80048a 42908885i bk13: 80353a 42891662i bk14: 79534a 42959244i bk15: 79874a 42922735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650227
Row_Buffer_Locality_read = 0.698958
Row_Buffer_Locality_write = 0.114606
Bank_Level_Parallism = 2.182200
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.238665
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.140044 
total_CMD = 45401000 
util_bw = 6358124 
Wasted_Col = 8685974 
Wasted_Row = 5361592 
Idle = 24995310 

BW Util Bottlenecks: 
RCDc_limit = 7203992 
RCDWRc_limit = 964044 
WTRc_limit = 1830541 
RTWc_limit = 2357222 
CCDLc_limit = 1055425 
rwq = 0 
CCDLc_limit_alone = 826617 
WTRc_limit_alone = 1736518 
RTWc_limit_alone = 2222437 

Commands details: 
total_CMD = 45401000 
n_nop = 42864695 
Read = 1278706 
Write = 0 
L2_Alloc = 0 
L2_WB = 310825 
n_act = 487952 
n_pre = 487936 
n_ref = 0 
n_req = 1395044 
total_req = 1589531 

Dual Bus Interface Util: 
issued_total_row = 975888 
issued_total_col = 1589531 
Row_Bus_Util =  0.021495 
CoL_Bus_Util = 0.035011 
Either_Row_CoL_Bus_Util = 0.055865 
Issued_on_Two_Bus_Simul_Util = 0.000641 
issued_two_Eff = 0.011479 
queue_avg = 1.117662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11766
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45401000 n_nop=42870256 n_act=486965 n_pre=486949 n_ref_event=0 n_req=1390953 n_rd=1275246 n_rd_L2_A=0 n_write=0 n_wr_bk=310224 bw_util=0.1397
n_activity=29360836 dram_eff=0.216
bk0: 79221a 42969677i bk1: 79734a 42913756i bk2: 80011a 42888077i bk3: 79961a 42888692i bk4: 79414a 42940479i bk5: 79448a 42959598i bk6: 79911a 42855624i bk7: 79159a 42883163i bk8: 79407a 42815170i bk9: 79781a 42771914i bk10: 79857a 42816755i bk11: 79770a 42808374i bk12: 80022a 42902100i bk13: 79872a 42917561i bk14: 79599a 42965947i bk15: 80079a 42926494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649908
Row_Buffer_Locality_read = 0.698439
Row_Buffer_Locality_write = 0.115041
Bank_Level_Parallism = 2.173738
Bank_Level_Parallism_Col = 1.861127
Bank_Level_Parallism_Ready = 1.234271
write_to_read_ratio_blp_rw_average = 0.244785
GrpLevelPara = 1.478010 

BW Util details:
bwutil = 0.139686 
total_CMD = 45401000 
util_bw = 6341880 
Wasted_Col = 8685022 
Wasted_Row = 5349789 
Idle = 25024309 

BW Util Bottlenecks: 
RCDc_limit = 7209638 
RCDWRc_limit = 954133 
WTRc_limit = 1837720 
RTWc_limit = 2328260 
CCDLc_limit = 1058416 
rwq = 0 
CCDLc_limit_alone = 829092 
WTRc_limit_alone = 1742484 
RTWc_limit_alone = 2194172 

Commands details: 
total_CMD = 45401000 
n_nop = 42870256 
Read = 1275246 
Write = 0 
L2_Alloc = 0 
L2_WB = 310224 
n_act = 486965 
n_pre = 486949 
n_ref = 0 
n_req = 1390953 
total_req = 1585470 

Dual Bus Interface Util: 
issued_total_row = 973914 
issued_total_col = 1585470 
Row_Bus_Util =  0.021451 
CoL_Bus_Util = 0.034921 
Either_Row_CoL_Bus_Util = 0.055742 
Issued_on_Two_Bus_Simul_Util = 0.000631 
issued_two_Eff = 0.011317 
queue_avg = 1.110579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11058
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45401000 n_nop=42857720 n_act=491624 n_pre=491608 n_ref_event=0 n_req=1394981 n_rd=1278976 n_rd_L2_A=0 n_write=0 n_wr_bk=310244 bw_util=0.14
n_activity=29547541 dram_eff=0.2151
bk0: 80077a 42868163i bk1: 80329a 42855564i bk2: 80191a 42865694i bk3: 79535a 42911278i bk4: 79576a 42941543i bk5: 79276a 42963361i bk6: 80362a 42803795i bk7: 80335a 42812591i bk8: 79816a 42761775i bk9: 79420a 42800614i bk10: 80238a 42790975i bk11: 80162a 42794500i bk12: 80102a 42900488i bk13: 80145a 42890075i bk14: 79608a 42951344i bk15: 79804a 42928694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.647579
Row_Buffer_Locality_read = 0.696144
Row_Buffer_Locality_write = 0.112150
Bank_Level_Parallism = 2.178013
Bank_Level_Parallism_Col = 1.861841
Bank_Level_Parallism_Ready = 1.234496
write_to_read_ratio_blp_rw_average = 0.244582
GrpLevelPara = 1.477735 

BW Util details:
bwutil = 0.140016 
total_CMD = 45401000 
util_bw = 6356880 
Wasted_Col = 8757370 
Wasted_Row = 5410911 
Idle = 24875839 

BW Util Bottlenecks: 
RCDc_limit = 7286335 
RCDWRc_limit = 959612 
WTRc_limit = 1833612 
RTWc_limit = 2373902 
CCDLc_limit = 1044884 
rwq = 0 
CCDLc_limit_alone = 816142 
WTRc_limit_alone = 1739018 
RTWc_limit_alone = 2239754 

Commands details: 
total_CMD = 45401000 
n_nop = 42857720 
Read = 1278976 
Write = 0 
L2_Alloc = 0 
L2_WB = 310244 
n_act = 491624 
n_pre = 491608 
n_ref = 0 
n_req = 1394981 
total_req = 1589220 

Dual Bus Interface Util: 
issued_total_row = 983232 
issued_total_col = 1589220 
Row_Bus_Util =  0.021657 
CoL_Bus_Util = 0.035004 
Either_Row_CoL_Bus_Util = 0.056018 
Issued_on_Two_Bus_Simul_Util = 0.000643 
issued_two_Eff = 0.011470 
queue_avg = 1.116780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11678
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45401000 n_nop=42870312 n_act=486464 n_pre=486448 n_ref_event=0 n_req=1392743 n_rd=1277106 n_rd_L2_A=0 n_write=0 n_wr_bk=309961 bw_util=0.1398
n_activity=29291365 dram_eff=0.2167
bk0: 79988a 42875244i bk1: 80004a 42891225i bk2: 79734a 42915252i bk3: 79624a 42917779i bk4: 79787a 42915491i bk5: 79915a 42907228i bk6: 79582a 42875914i bk7: 79757a 42874204i bk8: 80217a 42758323i bk9: 79752a 42811991i bk10: 79958a 42851353i bk11: 79688a 42856499i bk12: 80165a 42895224i bk13: 79725a 42921860i bk14: 79622a 42941196i bk15: 79588a 42940575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650718
Row_Buffer_Locality_read = 0.699227
Row_Buffer_Locality_write = 0.114980
Bank_Level_Parallism = 2.181628
Bank_Level_Parallism_Col = 1.866692
Bank_Level_Parallism_Ready = 1.239283
write_to_read_ratio_blp_rw_average = 0.244564
GrpLevelPara = 1.480683 

BW Util details:
bwutil = 0.139827 
total_CMD = 45401000 
util_bw = 6348268 
Wasted_Col = 8663899 
Wasted_Row = 5331652 
Idle = 25057181 

BW Util Bottlenecks: 
RCDc_limit = 7185622 
RCDWRc_limit = 956852 
WTRc_limit = 1830333 
RTWc_limit = 2335249 
CCDLc_limit = 1057953 
rwq = 0 
CCDLc_limit_alone = 830235 
WTRc_limit_alone = 1736950 
RTWc_limit_alone = 2200914 

Commands details: 
total_CMD = 45401000 
n_nop = 42870312 
Read = 1277106 
Write = 0 
L2_Alloc = 0 
L2_WB = 309961 
n_act = 486464 
n_pre = 486448 
n_ref = 0 
n_req = 1392743 
total_req = 1587067 

Dual Bus Interface Util: 
issued_total_row = 972912 
issued_total_col = 1587067 
Row_Bus_Util =  0.021429 
CoL_Bus_Util = 0.034957 
Either_Row_CoL_Bus_Util = 0.055741 
Issued_on_Two_Bus_Simul_Util = 0.000645 
issued_two_Eff = 0.011574 
queue_avg = 1.112003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.112
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45401000 n_nop=42870949 n_act=486622 n_pre=486606 n_ref_event=0 n_req=1391893 n_rd=1276158 n_rd_L2_A=0 n_write=0 n_wr_bk=309887 bw_util=0.1397
n_activity=29397863 dram_eff=0.2158
bk0: 79878a 42910100i bk1: 80429a 42856472i bk2: 79666a 42908192i bk3: 79963a 42884130i bk4: 80032a 42893717i bk5: 79727a 42919520i bk6: 79859a 42853765i bk7: 79565a 42889918i bk8: 79449a 42819753i bk9: 79651a 42810490i bk10: 79761a 42840552i bk11: 78953a 42908754i bk12: 80529a 42852786i bk13: 80142a 42867921i bk14: 79146a 42988997i bk15: 79408a 42974120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650391
Row_Buffer_Locality_read = 0.698966
Row_Buffer_Locality_write = 0.114779
Bank_Level_Parallism = 2.176950
Bank_Level_Parallism_Col = 1.860599
Bank_Level_Parallism_Ready = 1.235202
write_to_read_ratio_blp_rw_average = 0.244999
GrpLevelPara = 1.478031 

BW Util details:
bwutil = 0.139737 
total_CMD = 45401000 
util_bw = 6344180 
Wasted_Col = 8680495 
Wasted_Row = 5356184 
Idle = 25020141 

BW Util Bottlenecks: 
RCDc_limit = 7197006 
RCDWRc_limit = 957596 
WTRc_limit = 1816261 
RTWc_limit = 2342672 
CCDLc_limit = 1055901 
rwq = 0 
CCDLc_limit_alone = 830402 
WTRc_limit_alone = 1722887 
RTWc_limit_alone = 2210547 

Commands details: 
total_CMD = 45401000 
n_nop = 42870949 
Read = 1276158 
Write = 0 
L2_Alloc = 0 
L2_WB = 309887 
n_act = 486622 
n_pre = 486606 
n_ref = 0 
n_req = 1391893 
total_req = 1586045 

Dual Bus Interface Util: 
issued_total_row = 973228 
issued_total_col = 1586045 
Row_Bus_Util =  0.021436 
CoL_Bus_Util = 0.034934 
Either_Row_CoL_Bus_Util = 0.055727 
Issued_on_Two_Bus_Simul_Util = 0.000644 
issued_two_Eff = 0.011550 
queue_avg = 1.110791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45401000 n_nop=42867783 n_act=486540 n_pre=486524 n_ref_event=0 n_req=1394653 n_rd=1278767 n_rd_L2_A=0 n_write=0 n_wr_bk=310463 bw_util=0.14
n_activity=29494131 dram_eff=0.2155
bk0: 80352a 42878197i bk1: 80963a 42810487i bk2: 79514a 42921989i bk3: 79452a 42938310i bk4: 80043a 42900169i bk5: 79884a 42907683i bk6: 79738a 42851281i bk7: 80097a 42841135i bk8: 79708a 42837065i bk9: 79975a 42826042i bk10: 79334a 42870836i bk11: 79960a 42837679i bk12: 79973a 42924165i bk13: 80192a 42900022i bk14: 79868a 42917061i bk15: 79714a 42936799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651142
Row_Buffer_Locality_read = 0.699544
Row_Buffer_Locality_write = 0.117037
Bank_Level_Parallism = 2.182305
Bank_Level_Parallism_Col = 1.869763
Bank_Level_Parallism_Ready = 1.236952
write_to_read_ratio_blp_rw_average = 0.244877
GrpLevelPara = 1.480012 

BW Util details:
bwutil = 0.140017 
total_CMD = 45401000 
util_bw = 6356920 
Wasted_Col = 8666572 
Wasted_Row = 5362213 
Idle = 25015295 

BW Util Bottlenecks: 
RCDc_limit = 7187599 
RCDWRc_limit = 959052 
WTRc_limit = 1839728 
RTWc_limit = 2330827 
CCDLc_limit = 1064695 
rwq = 0 
CCDLc_limit_alone = 833940 
WTRc_limit_alone = 1743577 
RTWc_limit_alone = 2196223 

Commands details: 
total_CMD = 45401000 
n_nop = 42867783 
Read = 1278767 
Write = 0 
L2_Alloc = 0 
L2_WB = 310463 
n_act = 486540 
n_pre = 486524 
n_ref = 0 
n_req = 1394653 
total_req = 1589230 

Dual Bus Interface Util: 
issued_total_row = 973064 
issued_total_col = 1589230 
Row_Bus_Util =  0.021433 
CoL_Bus_Util = 0.035004 
Either_Row_CoL_Bus_Util = 0.055797 
Issued_on_Two_Bus_Simul_Util = 0.000640 
issued_two_Eff = 0.011478 
queue_avg = 1.138359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13836
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45401000 n_nop=42867550 n_act=487325 n_pre=487309 n_ref_event=0 n_req=1394318 n_rd=1278107 n_rd_L2_A=0 n_write=0 n_wr_bk=310351 bw_util=0.1399
n_activity=29545371 dram_eff=0.2151
bk0: 80243a 42864976i bk1: 80702a 42834107i bk2: 79659a 42899631i bk3: 79247a 42953324i bk4: 79878a 42898513i bk5: 79733a 42901912i bk6: 80071a 42846361i bk7: 79354a 42898533i bk8: 79777a 42819390i bk9: 79881a 42796800i bk10: 80120a 42819145i bk11: 80310a 42829048i bk12: 79475a 42942822i bk13: 79485a 42919156i bk14: 79726a 42916046i bk15: 80446a 42868252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650495
Row_Buffer_Locality_read = 0.699207
Row_Buffer_Locality_write = 0.114757
Bank_Level_Parallism = 2.187488
Bank_Level_Parallism_Col = 1.869304
Bank_Level_Parallism_Ready = 1.236269
write_to_read_ratio_blp_rw_average = 0.245805
GrpLevelPara = 1.480278 

BW Util details:
bwutil = 0.139949 
total_CMD = 45401000 
util_bw = 6353832 
Wasted_Col = 8681897 
Wasted_Row = 5355429 
Idle = 25009842 

BW Util Bottlenecks: 
RCDc_limit = 7207757 
RCDWRc_limit = 962177 
WTRc_limit = 1809676 
RTWc_limit = 2361241 
CCDLc_limit = 1055025 
rwq = 0 
CCDLc_limit_alone = 826087 
WTRc_limit_alone = 1717282 
RTWc_limit_alone = 2224697 

Commands details: 
total_CMD = 45401000 
n_nop = 42867550 
Read = 1278107 
Write = 0 
L2_Alloc = 0 
L2_WB = 310351 
n_act = 487325 
n_pre = 487309 
n_ref = 0 
n_req = 1394318 
total_req = 1588458 

Dual Bus Interface Util: 
issued_total_row = 974634 
issued_total_col = 1588458 
Row_Bus_Util =  0.021467 
CoL_Bus_Util = 0.034987 
Either_Row_CoL_Bus_Util = 0.055802 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.011700 
queue_avg = 1.143641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14364
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45401000 n_nop=42874713 n_act=484504 n_pre=484488 n_ref_event=0 n_req=1392214 n_rd=1276634 n_rd_L2_A=0 n_write=0 n_wr_bk=309899 bw_util=0.1398
n_activity=29634028 dram_eff=0.2142
bk0: 80192a 42893158i bk1: 79691a 42932425i bk2: 80038a 42895446i bk3: 79786a 42915835i bk4: 80087a 42874476i bk5: 79392a 42936267i bk6: 79540a 42888999i bk7: 79971a 42854139i bk8: 79917a 42837876i bk9: 79469a 42886721i bk10: 79786a 42875325i bk11: 80437a 42811010i bk12: 79301a 42968166i bk13: 79681a 42945831i bk14: 80139a 42904263i bk15: 79207a 42983296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651993
Row_Buffer_Locality_read = 0.700510
Row_Buffer_Locality_write = 0.116101
Bank_Level_Parallism = 2.167618
Bank_Level_Parallism_Col = 1.861834
Bank_Level_Parallism_Ready = 1.236197
write_to_read_ratio_blp_rw_average = 0.245051
GrpLevelPara = 1.476553 

BW Util details:
bwutil = 0.139780 
total_CMD = 45401000 
util_bw = 6346132 
Wasted_Col = 8664397 
Wasted_Row = 5385380 
Idle = 25005091 

BW Util Bottlenecks: 
RCDc_limit = 7179627 
RCDWRc_limit = 960921 
WTRc_limit = 1806469 
RTWc_limit = 2328901 
CCDLc_limit = 1046209 
rwq = 0 
CCDLc_limit_alone = 820626 
WTRc_limit_alone = 1714628 
RTWc_limit_alone = 2195159 

Commands details: 
total_CMD = 45401000 
n_nop = 42874713 
Read = 1276634 
Write = 0 
L2_Alloc = 0 
L2_WB = 309899 
n_act = 484504 
n_pre = 484488 
n_ref = 0 
n_req = 1392214 
total_req = 1586533 

Dual Bus Interface Util: 
issued_total_row = 968992 
issued_total_col = 1586533 
Row_Bus_Util =  0.021343 
CoL_Bus_Util = 0.034945 
Either_Row_CoL_Bus_Util = 0.055644 
Issued_on_Two_Bus_Simul_Util = 0.000644 
issued_two_Eff = 0.011574 
queue_avg = 1.093323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09332
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45401000 n_nop=42852583 n_act=491939 n_pre=491923 n_ref_event=0 n_req=1399570 n_rd=1282684 n_rd_L2_A=0 n_write=0 n_wr_bk=311566 bw_util=0.1405
n_activity=29749595 dram_eff=0.2144
bk0: 80149a 42878405i bk1: 79967a 42893914i bk2: 79454a 42912327i bk3: 80051a 42880685i bk4: 79809a 42903719i bk5: 80065a 42884905i bk6: 80489a 42821162i bk7: 80385a 42823534i bk8: 80629a 42779295i bk9: 80721a 42747182i bk10: 80029a 42844758i bk11: 80311a 42823011i bk12: 80161a 42858340i bk13: 80512a 42849918i bk14: 79886a 42887651i bk15: 80066a 42888487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.648510
Row_Buffer_Locality_read = 0.697219
Row_Buffer_Locality_write = 0.113983
Bank_Level_Parallism = 2.187976
Bank_Level_Parallism_Col = 1.873553
Bank_Level_Parallism_Ready = 1.242268
write_to_read_ratio_blp_rw_average = 0.245222
GrpLevelPara = 1.480260 

BW Util details:
bwutil = 0.140459 
total_CMD = 45401000 
util_bw = 6377000 
Wasted_Col = 8745396 
Wasted_Row = 5422734 
Idle = 24855870 

BW Util Bottlenecks: 
RCDc_limit = 7271461 
RCDWRc_limit = 972548 
WTRc_limit = 1826883 
RTWc_limit = 2366538 
CCDLc_limit = 1052652 
rwq = 0 
CCDLc_limit_alone = 822080 
WTRc_limit_alone = 1731971 
RTWc_limit_alone = 2230878 

Commands details: 
total_CMD = 45401000 
n_nop = 42852583 
Read = 1282684 
Write = 0 
L2_Alloc = 0 
L2_WB = 311566 
n_act = 491939 
n_pre = 491923 
n_ref = 0 
n_req = 1399570 
total_req = 1594250 

Dual Bus Interface Util: 
issued_total_row = 983862 
issued_total_col = 1594250 
Row_Bus_Util =  0.021670 
CoL_Bus_Util = 0.035115 
Either_Row_CoL_Bus_Util = 0.056131 
Issued_on_Two_Bus_Simul_Util = 0.000654 
issued_two_Eff = 0.011652 
queue_avg = 1.142236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14224
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45401000 n_nop=42868275 n_act=485488 n_pre=485472 n_ref_event=0 n_req=1395619 n_rd=1278978 n_rd_L2_A=0 n_write=0 n_wr_bk=311355 bw_util=0.1401
n_activity=29586828 dram_eff=0.215
bk0: 79773a 42936478i bk1: 80274a 42876363i bk2: 80409a 42867914i bk3: 80190a 42879591i bk4: 79920a 42921381i bk5: 80003a 42903886i bk6: 79651a 42913168i bk7: 79788a 42887242i bk8: 80155a 42826967i bk9: 79850a 42853044i bk10: 80149a 42848802i bk11: 79709a 42865515i bk12: 79487a 42950903i bk13: 80038a 42916854i bk14: 79831a 42935916i bk15: 79751a 42948009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652137
Row_Buffer_Locality_read = 0.701073
Row_Buffer_Locality_write = 0.115551
Bank_Level_Parallism = 2.168290
Bank_Level_Parallism_Col = 1.858007
Bank_Level_Parallism_Ready = 1.231612
write_to_read_ratio_blp_rw_average = 0.246011
GrpLevelPara = 1.477288 

BW Util details:
bwutil = 0.140114 
total_CMD = 45401000 
util_bw = 6361332 
Wasted_Col = 8682513 
Wasted_Row = 5369632 
Idle = 24987523 

BW Util Bottlenecks: 
RCDc_limit = 7177664 
RCDWRc_limit = 967885 
WTRc_limit = 1829108 
RTWc_limit = 2325345 
CCDLc_limit = 1055370 
rwq = 0 
CCDLc_limit_alone = 830749 
WTRc_limit_alone = 1735437 
RTWc_limit_alone = 2194395 

Commands details: 
total_CMD = 45401000 
n_nop = 42868275 
Read = 1278978 
Write = 0 
L2_Alloc = 0 
L2_WB = 311355 
n_act = 485488 
n_pre = 485472 
n_ref = 0 
n_req = 1395619 
total_req = 1590333 

Dual Bus Interface Util: 
issued_total_row = 970960 
issued_total_col = 1590333 
Row_Bus_Util =  0.021386 
CoL_Bus_Util = 0.035029 
Either_Row_CoL_Bus_Util = 0.055786 
Issued_on_Two_Bus_Simul_Util = 0.000629 
issued_two_Eff = 0.011280 
queue_avg = 1.106610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10661
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45401000 n_nop=42872301 n_act=484977 n_pre=484961 n_ref_event=0 n_req=1392853 n_rd=1276788 n_rd_L2_A=0 n_write=0 n_wr_bk=310280 bw_util=0.1398
n_activity=29518917 dram_eff=0.2151
bk0: 80030a 42921469i bk1: 80093a 42908642i bk2: 79980a 42896501i bk3: 80054a 42892231i bk4: 79696a 42909568i bk5: 79890a 42914173i bk6: 79680a 42911103i bk7: 80232a 42855556i bk8: 79706a 42834300i bk9: 80077a 42823287i bk10: 79828a 42852520i bk11: 79894a 42853411i bk12: 78908a 43028381i bk13: 79318a 42951206i bk14: 79726a 42933603i bk15: 79676a 42957548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651813
Row_Buffer_Locality_read = 0.700552
Row_Buffer_Locality_write = 0.115651
Bank_Level_Parallism = 2.162609
Bank_Level_Parallism_Col = 1.855361
Bank_Level_Parallism_Ready = 1.232924
write_to_read_ratio_blp_rw_average = 0.245772
GrpLevelPara = 1.475314 

BW Util details:
bwutil = 0.139827 
total_CMD = 45401000 
util_bw = 6348272 
Wasted_Col = 8684903 
Wasted_Row = 5368443 
Idle = 24999382 

BW Util Bottlenecks: 
RCDc_limit = 7184170 
RCDWRc_limit = 965855 
WTRc_limit = 1813678 
RTWc_limit = 2340854 
CCDLc_limit = 1058520 
rwq = 0 
CCDLc_limit_alone = 831065 
WTRc_limit_alone = 1720870 
RTWc_limit_alone = 2206207 

Commands details: 
total_CMD = 45401000 
n_nop = 42872301 
Read = 1276788 
Write = 0 
L2_Alloc = 0 
L2_WB = 310280 
n_act = 484977 
n_pre = 484961 
n_ref = 0 
n_req = 1392853 
total_req = 1587068 

Dual Bus Interface Util: 
issued_total_row = 969938 
issued_total_col = 1587068 
Row_Bus_Util =  0.021364 
CoL_Bus_Util = 0.034957 
Either_Row_CoL_Bus_Util = 0.055697 
Issued_on_Two_Bus_Simul_Util = 0.000623 
issued_two_Eff = 0.011194 
queue_avg = 1.077140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07714

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1626413, Miss = 638106, Miss_rate = 0.392, Pending_hits = 70471, Reservation_fails = 4289
L2_cache_bank[1]: Access = 1628086, Miss = 638482, Miss_rate = 0.392, Pending_hits = 71114, Reservation_fails = 2650
L2_cache_bank[2]: Access = 1632667, Miss = 638723, Miss_rate = 0.391, Pending_hits = 70222, Reservation_fails = 3925
L2_cache_bank[3]: Access = 1640149, Miss = 639985, Miss_rate = 0.390, Pending_hits = 71337, Reservation_fails = 2774
L2_cache_bank[4]: Access = 1607076, Miss = 637443, Miss_rate = 0.397, Pending_hits = 71486, Reservation_fails = 4418
L2_cache_bank[5]: Access = 1626356, Miss = 637807, Miss_rate = 0.392, Pending_hits = 70815, Reservation_fails = 3422
L2_cache_bank[6]: Access = 8472820, Miss = 639971, Miss_rate = 0.076, Pending_hits = 71019, Reservation_fails = 4561
L2_cache_bank[7]: Access = 1622974, Miss = 639007, Miss_rate = 0.394, Pending_hits = 70998, Reservation_fails = 2242
L2_cache_bank[8]: Access = 1633436, Miss = 639055, Miss_rate = 0.391, Pending_hits = 70165, Reservation_fails = 5016
L2_cache_bank[9]: Access = 1626599, Miss = 638055, Miss_rate = 0.392, Pending_hits = 70183, Reservation_fails = 2465
L2_cache_bank[10]: Access = 1627897, Miss = 638325, Miss_rate = 0.392, Pending_hits = 71442, Reservation_fails = 4099
L2_cache_bank[11]: Access = 1638519, Miss = 637838, Miss_rate = 0.389, Pending_hits = 70063, Reservation_fails = 4310
L2_cache_bank[12]: Access = 1610534, Miss = 638530, Miss_rate = 0.396, Pending_hits = 70395, Reservation_fails = 4310
L2_cache_bank[13]: Access = 1630761, Miss = 640237, Miss_rate = 0.393, Pending_hits = 71772, Reservation_fails = 3831
L2_cache_bank[14]: Access = 1625995, Miss = 638950, Miss_rate = 0.393, Pending_hits = 70962, Reservation_fails = 2483
L2_cache_bank[15]: Access = 1624765, Miss = 639158, Miss_rate = 0.393, Pending_hits = 70791, Reservation_fails = 3378
L2_cache_bank[16]: Access = 1630059, Miss = 639002, Miss_rate = 0.392, Pending_hits = 72016, Reservation_fails = 3055
L2_cache_bank[17]: Access = 1625933, Miss = 637636, Miss_rate = 0.392, Pending_hits = 71604, Reservation_fails = 3559
L2_cache_bank[18]: Access = 1632818, Miss = 640607, Miss_rate = 0.392, Pending_hits = 71130, Reservation_fails = 1951
L2_cache_bank[19]: Access = 1644850, Miss = 642079, Miss_rate = 0.390, Pending_hits = 71064, Reservation_fails = 3404
L2_cache_bank[20]: Access = 1612899, Miss = 639376, Miss_rate = 0.396, Pending_hits = 69899, Reservation_fails = 2965
L2_cache_bank[21]: Access = 1626172, Miss = 639604, Miss_rate = 0.393, Pending_hits = 70272, Reservation_fails = 2903
L2_cache_bank[22]: Access = 1622425, Miss = 637556, Miss_rate = 0.393, Pending_hits = 71147, Reservation_fails = 4786
L2_cache_bank[23]: Access = 1626312, Miss = 639235, Miss_rate = 0.393, Pending_hits = 70421, Reservation_fails = 3964
L2_total_cache_accesses = 45896515
L2_total_cache_misses = 15334767
L2_total_cache_miss_rate = 0.3341
L2_total_cache_pending_hits = 1700788
L2_total_cache_reservation_fails = 84760
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9046816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1700786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5622151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9712586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1700786
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19814144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26082339
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19814176
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 84760
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=45896515
icnt_total_pkts_simt_to_mem=45896515
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 45896515
Req_Network_cycles = 17703864
Req_Network_injected_packets_per_cycle =       2.5925 
Req_Network_conflicts_per_cycle =       2.1543
Req_Network_conflicts_per_cycle_util =       2.4332
Req_Bank_Level_Parallism =       2.9280
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5960
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1100

Reply_Network_injected_packets_num = 45896515
Reply_Network_cycles = 17703864
Reply_Network_injected_packets_per_cycle =        2.5925
Reply_Network_conflicts_per_cycle =        0.4499
Reply_Network_conflicts_per_cycle_util =       0.5055
Reply_Bank_Level_Parallism =       2.9132
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1079
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0864
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 0 hrs, 18 min, 3 sec (173883 sec)
gpgpu_simulation_rate = 41872 (inst/sec)
gpgpu_simulation_rate = 101 (cycle/sec)
gpgpu_silicon_slowdown = 13514851x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc7215982c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159810..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159808..

GPGPU-Sim PTX: cudaLaunch for 0x0x557116c8fd90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 7982687
gpu_sim_insn = 3343771587
gpu_ipc =     418.8780
gpu_tot_sim_cycle = 25686551
gpu_tot_sim_insn = 10624649627
gpu_tot_ipc =     413.6269
gpu_tot_issued_cta = 60782
gpu_occupancy = 99.9894% 
gpu_tot_occupancy = 99.4025% 
max_total_param_size = 0
gpu_stall_dramfull = 18165
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3764
partiton_level_parallism_total  =       2.2145
partiton_level_parallism_util =       1.8270
partiton_level_parallism_util_total  =       2.6227
L2_BW  =      60.1224 GB/Sec
L2_BW_total  =      96.7315 GB/Sec
gpu_total_sim_rate=42412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5271197, Miss = 1233241, Miss_rate = 0.234, Pending_hits = 1859735, Reservation_fails = 48840
	L1D_cache_core[1]: Access = 5270797, Miss = 1234449, Miss_rate = 0.234, Pending_hits = 1860243, Reservation_fails = 50604
	L1D_cache_core[2]: Access = 5266433, Miss = 1234913, Miss_rate = 0.234, Pending_hits = 1859080, Reservation_fails = 51037
	L1D_cache_core[3]: Access = 5268266, Miss = 1235078, Miss_rate = 0.234, Pending_hits = 1857836, Reservation_fails = 50141
	L1D_cache_core[4]: Access = 5267869, Miss = 1234916, Miss_rate = 0.234, Pending_hits = 1859240, Reservation_fails = 49097
	L1D_cache_core[5]: Access = 5267702, Miss = 1233285, Miss_rate = 0.234, Pending_hits = 1860141, Reservation_fails = 50392
	L1D_cache_core[6]: Access = 5267259, Miss = 1232599, Miss_rate = 0.234, Pending_hits = 1860321, Reservation_fails = 50409
	L1D_cache_core[7]: Access = 5266158, Miss = 1233549, Miss_rate = 0.234, Pending_hits = 1859302, Reservation_fails = 48851
	L1D_cache_core[8]: Access = 5265144, Miss = 1233795, Miss_rate = 0.234, Pending_hits = 1858762, Reservation_fails = 49461
	L1D_cache_core[9]: Access = 5263814, Miss = 1233939, Miss_rate = 0.234, Pending_hits = 1859426, Reservation_fails = 50219
	L1D_cache_core[10]: Access = 5265824, Miss = 1233988, Miss_rate = 0.234, Pending_hits = 1860182, Reservation_fails = 49531
	L1D_cache_core[11]: Access = 5265845, Miss = 1234129, Miss_rate = 0.234, Pending_hits = 1859149, Reservation_fails = 47645
	L1D_cache_core[12]: Access = 5267695, Miss = 1235503, Miss_rate = 0.235, Pending_hits = 1859523, Reservation_fails = 48790
	L1D_cache_core[13]: Access = 5268615, Miss = 1232083, Miss_rate = 0.234, Pending_hits = 1859102, Reservation_fails = 48510
	L1D_cache_core[14]: Access = 5270754, Miss = 1235216, Miss_rate = 0.234, Pending_hits = 1859605, Reservation_fails = 47814
	L1D_cache_core[15]: Access = 5268476, Miss = 1231995, Miss_rate = 0.234, Pending_hits = 1858369, Reservation_fails = 48622
	L1D_cache_core[16]: Access = 5267220, Miss = 1232745, Miss_rate = 0.234, Pending_hits = 1857822, Reservation_fails = 49796
	L1D_cache_core[17]: Access = 5267282, Miss = 1232160, Miss_rate = 0.234, Pending_hits = 1858155, Reservation_fails = 48168
	L1D_cache_core[18]: Access = 5263347, Miss = 1232269, Miss_rate = 0.234, Pending_hits = 1859103, Reservation_fails = 48220
	L1D_cache_core[19]: Access = 5273055, Miss = 1232478, Miss_rate = 0.234, Pending_hits = 1859284, Reservation_fails = 48437
	L1D_cache_core[20]: Access = 5267165, Miss = 1232691, Miss_rate = 0.234, Pending_hits = 1859113, Reservation_fails = 49003
	L1D_cache_core[21]: Access = 5266241, Miss = 1231969, Miss_rate = 0.234, Pending_hits = 1856641, Reservation_fails = 49877
	L1D_cache_core[22]: Access = 5263852, Miss = 1233308, Miss_rate = 0.234, Pending_hits = 1859425, Reservation_fails = 48050
	L1D_cache_core[23]: Access = 5268327, Miss = 1234353, Miss_rate = 0.234, Pending_hits = 1859426, Reservation_fails = 48590
	L1D_cache_core[24]: Access = 5271793, Miss = 1235217, Miss_rate = 0.234, Pending_hits = 1858997, Reservation_fails = 49475
	L1D_cache_core[25]: Access = 5271483, Miss = 1234661, Miss_rate = 0.234, Pending_hits = 1858186, Reservation_fails = 48693
	L1D_cache_core[26]: Access = 5263314, Miss = 1233913, Miss_rate = 0.234, Pending_hits = 1859403, Reservation_fails = 48969
	L1D_cache_core[27]: Access = 5266532, Miss = 1232013, Miss_rate = 0.234, Pending_hits = 1859628, Reservation_fails = 49955
	L1D_cache_core[28]: Access = 5267932, Miss = 1231694, Miss_rate = 0.234, Pending_hits = 1860050, Reservation_fails = 48771
	L1D_cache_core[29]: Access = 5266305, Miss = 1233599, Miss_rate = 0.234, Pending_hits = 1858078, Reservation_fails = 49115
	L1D_total_cache_accesses = 158025696
	L1D_total_cache_misses = 37005748
	L1D_total_cache_miss_rate = 0.2342
	L1D_total_cache_pending_hits = 55773327
	L1D_total_cache_reservation_fails = 1475082
	L1D_cache_data_port_util = 0.085
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45368258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55773327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21681590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1368146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15324068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 55773327
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19878363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 138147243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19878453

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1367840
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 306
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106936
ctas_completed 60782, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1029300, 1029519, 1028080, 1028522, 1029211, 1028768, 1027266, 1027467, 1027958, 1028972, 1027671, 1028420, 1028302, 1028826, 1028203, 1027246, 1028581, 1029374, 1027067, 1028118, 1028512, 1028417, 1027742, 1026888, 1028657, 1027681, 1027097, 1028474, 1028879, 1029087, 1027783, 1026306, 
gpgpu_n_tot_thrd_icount = 31580238528
gpgpu_n_tot_w_icount = 986882454
gpgpu_n_stall_shd_mem = 5390508
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37005658
gpgpu_n_mem_write_global = 19878453
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 967701322
gpgpu_n_store_insn = 55529994
gpgpu_n_shmem_insn = 1531296756
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31396864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4685977
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 704531
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27306161	W0_Idle:452175	W0_Scoreboard:2064480214	W1:63635814	W2:524859887	W3:93873083	W4:6902668	W5:385110	W6:286491	W7:260892	W8:268139	W9:259098	W10:253456	W11:250369	W12:252693	W13:255472	W14:256417	W15:258069	W16:276549	W17:252070	W18:245938	W19:251944	W20:263228	W21:262766	W22:287336	W23:292208	W24:310072	W25:294574	W26:364770	W27:348943	W28:420091	W29:349566	W30:500236	W31:319256	W32:289585249
single_issue_nums: WS0:246812645	WS1:246871057	WS2:246607981	WS3:246590771	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 296045264 {8:37005658,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 795138120 {40:19878453,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1480226320 {40:37005658,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 159027624 {8:19878453,}
maxmflatency = 1776 
max_icnt2mem_latency = 762 
maxmrqlatency = 1287 
max_icnt2sh_latency = 163 
averagemflatency = 292 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:17742221 	319633 	511192 	1127898 	1468652 	792407 	545528 	363092 	141928 	10970 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28740001 	27609748 	529215 	5147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	53299876 	3020337 	482610 	79279 	2009 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	52454391 	2570344 	994504 	570254 	247222 	46720 	676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	25657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35111     41362     24048     46468     30901     24436     20321     26224     15256     15467     14788     16313     21206     18407     27837     14216 
dram[1]:     41426     26165     34351     23488     18543     21062     30075     23128     21819     16174     14917     14901     16002     21771     28746     18813 
dram[2]:     41497     41569     47712     47770     23605     29333     32015     24011     15882     16035     16221     14307     13621     15345     28513     19044 
dram[3]:     41788     17636     47897     20133     20884     32482     14532     17656     15441     13746     14520     17424     20239     16695     17973     25258 
dram[4]:     26166     28794     22443     21751     25527     25373     29245     26614     15952     15473     17735     14049     21955     15385     25112     23012 
dram[5]:     41022     41249     21405     46469     28200     27846     15583     15803     14433     12456     15172     16511     21404     21376     28674     23881 
dram[6]:     35520     30855     26857     26232     30402     21983     28991     28247     13556     16390     15156     15297     20542     20338     22187     17865 
dram[7]:     33296     41536     26454     22599     20474     14319     20259     15303     15274     15048     16663     16989     14792     22031     28062     22445 
dram[8]:     26976     22155     48273     48162     34417     18518     17206     28943     18696     16416     15571     13327     16187     17931     19981     28301 
dram[9]:     23253     19928     24767     47746     19646     21179     30478     18072     15215     15254     16511     16387     20163     21603     27006     28597 
dram[10]:     41640     42002     24257     48138     20088     26810     23426     16972     15453     15847     15240     15757     17746     22062     28595     26777 
dram[11]:     33657     41445     36852     19506     17990     33895     30365     27325     17869     16537     15056     15335     22359     20553     17735     15142 
average row accesses per activate:
dram[0]:  3.047693  3.014082  3.059471  3.032841  3.051952  3.109570  2.979429  2.966064  2.825999  2.856601  2.947798  2.941171  3.131364  3.139719  3.215155  3.164040 
dram[1]:  3.081180  3.028975  3.068884  3.074308  3.037690  3.038559  2.992477  2.967896  2.851372  2.880266  2.939538  2.930480  3.099139  3.072150  3.142665  3.104767 
dram[2]:  3.136533  3.063230  3.037352  3.049701  3.087870  3.133626  2.952026  2.985922  2.858296  2.823545  2.906474  2.892538  3.070732  3.080925  3.126841  3.100692 
dram[3]:  3.024007  3.017408  3.021135  3.054125  3.114881  3.112291  2.907356  2.919864  2.827131  2.886869  2.887794  2.911796  3.071876  3.068775  3.110964  3.109991 
dram[4]:  3.041648  3.065921  3.071045  3.061932  3.080157  3.050041  2.991431  3.004310  2.855966  2.905256  2.977199  2.975784  3.089083  3.114685  3.092594  3.104868 
dram[5]:  3.097802  3.034712  3.070717  3.027844  3.047005  3.080122  2.950086  2.992797  2.904097  2.907142  2.969683  3.014395  3.030573  3.055654  3.172859  3.129035 
dram[6]:  3.046761  3.004855  3.089683  3.103574  3.053926  3.077121  2.982532  2.961456  2.935992  2.921332  2.998993  2.957628  3.100098  3.076314  3.098182  3.115356 
dram[7]:  3.015731  3.009203  3.076302  3.088098  3.040916  3.068316  2.973519  3.026172  2.926697  2.914976  2.938016  2.945120  3.133836  3.123361  3.111389  3.023277 
dram[8]:  3.056848  3.086183  3.058786  3.049100  3.023965  3.102780  2.990963  2.964100  2.942299  2.987742  2.990805  2.912354  3.144121  3.099254  3.068947  3.149527 
dram[9]:  3.068242  3.069356  3.048081  3.037787  3.047736  3.025888  2.956411  2.971883  2.892268  2.877037  2.987958  2.961855  3.050347  3.056818  3.061898  3.077502 
dram[10]:  3.093303  3.050759  3.007270  3.005612  3.075663  3.047439  3.034631  3.037730  2.937102  2.967604  2.994303  2.999925  3.123024  3.080845  3.101896  3.098248 
dram[11]:  3.090189  3.061137  3.041441  3.024455  3.050054  3.065973  3.015990  2.963928  2.943209  2.891019  2.966193  2.957788  3.206070  3.135594  3.077532  3.118065 
average row locality = 23023532/7612245 = 3.024539
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    112940    113353    112362    112852    112420    112230    112888    112730    113338    112339    112530    112436    111737    112213    110880    111566 
dram[1]:    112325    112926    112195    112792    113046    113111    112655    112705    112565    112147    112567    112312    112731    113182    112122    112510 
dram[2]:    111600    112373    112670    112651    111915    112009    112648    111615    111792    112416    112494    112462    112754    112551    112193    112799 
dram[3]:    112844    113162    112976    112127    112232    111756    113291    113304    112455    111907    113005    112948    112849    112960    112219    112394 
dram[4]:    112695    112749    112327    112252    112440    112612    112323    112447    112927    112249    112635    112393    112868    112261    112238    112164 
dram[5]:    112529    113259    112306    112724    112837    112351    112572    112211    111848    112214    112294    111257    113360    112819    111481    111932 
dram[6]:    113291    113933    112092    111944    112796    112594    112402    112864    112280    112641    111784    112768    112670    112982    112480    112238 
dram[7]:    113029    113588    112190    111846    112554    112373    112829    111941    112405    112537    112810    113181    112013    111971    112255    113392 
dram[8]:    112883    112378    112748    112468    112849    111914    112076    112723    112536    111959    112384    113339    111714    112256    112846    111584 
dram[9]:    112907    112651    112119    112761    112450    112905    113347    113233    113548    113678    112752    113197    112877    113371    112520    112798 
dram[10]:    112406    113125    113392    113064    112745    112761    112416    112457    113010    112506    112902    112319    112122    112858    112527    112412 
dram[11]:    112794    112879    112757    112819    112345    112572    112338    113097    112285    112961    112504    112586    111273    111725    112425    112360 
total dram reads = 21608836
bank skew: 113933/110880 = 1.03
chip skew: 1807114/1796942 = 1.01
number of total write accesses:
dram[0]:     19382     19502     19551     19541     19687     19497     19838     19805     19657     19635     19597     19691     19671     19755     19456     19487 
dram[1]:     19412     19418     19422     19367     19649     19741     19869     20026     19591     19583     19782     19811     19808     19894     19549     19688 
dram[2]:     19216     19370     19529     19507     19580     19580     19833     19739     19506     19547     19843     19920     19886     19717     19600     19584 
dram[3]:     19465     19400     19533     19379     19497     19557     19943     19912     19642     19457     19837     19751     19753     19837     19538     19553 
dram[4]:     19420     19422     19484     19385     19590     19713     19802     19870     19710     19600     19666     19785     19706     19637     19473     19587 
dram[5]:     19364     19510     19434     19424     19689     19691     19946     19872     19561     19557     19748     19521     19731     19735     19372     19502 
dram[6]:     19575     19497     19384     19336     19678     19622     19860     19790     19570     19718     19662     19920     19729     19836     19588     19466 
dram[7]:     19491     19559     19510     19459     19695     19707     19793     19697     19742     19601     19732     19852     19672     19590     19447     19626 
dram[8]:     19511     19470     19430     19547     19711     19571     19762     19915     19587     19550     19643     19829     19651     19756     19472     19340 
dram[9]:     19482     19463     19481     19553     19730     19834     19880     19855     19873     19961     19693     19705     19809     19815     19598     19691 
dram[10]:     19433     19669     19623     19625     19743     19705     19892     19971     19812     19675     19718     19629     19700     19790     19631     19551 
dram[11]:     19433     19416     19499     19555     19649     19712     19832     19856     19573     19722     19755     19781     19602     19614     19583     19577 
total dram writes = 3770778
bank skew: 20026/19216 = 1.04
chip skew: 315423/313657 = 1.01
average mf latency per bank:
dram[0]:        589       589       584       585       587       592       589       589       592       593       592       589       588       586       591       590
dram[1]:        591       592       590       591       593       595       591       591       593       596       590       592       586       590       588       591
dram[2]:        583       590       580       586       590       596       587       590       589       594       583       589       581       586       581       587
dram[3]:        595       587       595       589       602       592       595       588       601       595       595       588       594       586     13326       588
dram[4]:        588       587       589       589       592       588       593       591       594       593       589       585       589       589       593       591
dram[5]:        589       590       587       590       589       594       590       591       594       595       587       596       588       589       590       593
dram[6]:        581       590       580       589       588       591       585       589       586       592       582       587       580       586       586       590
dram[7]:        588       588       587       588       588       588       589       591       590       593       589       586       590       591       591       593
dram[8]:        591       586       586       586       593       593       592       590       592       595       588       587       590       588       590       593
dram[9]:        587       589       588       591       591       593       591       591       590       594       588       593       589       590       589       592
dram[10]:        582       588       581       584       584       590       580       584       586       591       582       589       584       587       587       588
dram[11]:        584       589       584       587       590       592       588       590       592       591       589       587       588       589       588       585
maximum mf latency per bank:
dram[0]:       1323      1174      1098      1083      1334      1270      1308      1233      1109      1154      1172      1088      1102      1026      1378      1190
dram[1]:       1167      1064      1164      1238      1243      1061      1183      1200      1238      1271      1078      1164      1181      1151      1490      1671
dram[2]:       1560      1176      1255      1271      1227      1141      1063      1181      1301      1684      1238      1154      1319      1146      1096      1410
dram[3]:       1480      1243      1288      1186      1271      1270      1607      1196      1454      1235      1256      1204      1203      1245      1481      1144
dram[4]:       1170      1184      1232      1141      1218      1134      1166      1099      1082      1280      1264      1203      1173      1101      1294      1119
dram[5]:       1476      1286      1149      1241      1138      1082      1173      1222      1091      1393      1122      1156      1231      1112      1138      1292
dram[6]:       1426      1776      1194      1250      1091      1265      1184      1250      1191      1063      1173      1537      1102      1252      1191      1256
dram[7]:       1254      1267      1147      1226      1486      1202      1146      1099      1071      1178      1251      1304      1382      1509      1415      1440
dram[8]:       1300      1227      1331      1269      1204      1323      1195      1260      1176      1209      1587      1268      1087      1236      1123      1230
dram[9]:       1242      1202      1379      1145      1120      1119      1368      1046      1161      1282      1217      1128      1101      1422      1109      1236
dram[10]:       1272      1034      1342      1293      1090      1179      1384      1344      1308      1244      1161      1191      1242      1263      1228      1323
dram[11]:       1254      1359      1502      1248      1126      1289      1275      1446      1435      1227      1218      1246      1269      1525      1051      1205

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=65872350 n_nop=62524880 n_act=633242 n_pre=633226 n_ref_event=0 n_req=1916260 n_rd=1798814 n_rd_L2_A=0 n_write=0 n_wr_bk=313752 bw_util=0.1283
n_activity=41397299 dram_eff=0.2041
bk0: 112940a 62835348i bk1: 113353a 62799544i bk2: 112362a 62861350i bk3: 112852a 62838795i bk4: 112420a 62854364i bk5: 112230a 62916020i bk6: 112888a 62791367i bk7: 112730a 62772903i bk8: 113338a 62622963i bk9: 112339a 62685364i bk10: 112530a 62755429i bk11: 112436a 62744142i bk12: 111737a 62928831i bk13: 112213a 62922198i bk14: 110880a 63012366i bk15: 111566a 62964184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669544
Row_Buffer_Locality_read = 0.705948
Row_Buffer_Locality_write = 0.111983
Bank_Level_Parallism = 1.957887
Bank_Level_Parallism_Col = 1.690725
Bank_Level_Parallism_Ready = 1.182277
write_to_read_ratio_blp_rw_average = 0.189860
GrpLevelPara = 1.394515 

BW Util details:
bwutil = 0.128282 
total_CMD = 65872350 
util_bw = 8450264 
Wasted_Col = 11654447 
Wasted_Row = 7660702 
Idle = 38106937 

BW Util Bottlenecks: 
RCDc_limit = 10249496 
RCDWRc_limit = 977563 
WTRc_limit = 1853786 
RTWc_limit = 2361694 
CCDLc_limit = 1292916 
rwq = 0 
CCDLc_limit_alone = 1064212 
WTRc_limit_alone = 1758631 
RTWc_limit_alone = 2228145 

Commands details: 
total_CMD = 65872350 
n_nop = 62524880 
Read = 1798814 
Write = 0 
L2_Alloc = 0 
L2_WB = 313752 
n_act = 633242 
n_pre = 633226 
n_ref = 0 
n_req = 1916260 
total_req = 2112566 

Dual Bus Interface Util: 
issued_total_row = 1266468 
issued_total_col = 2112566 
Row_Bus_Util =  0.019226 
CoL_Bus_Util = 0.032071 
Either_Row_CoL_Bus_Util = 0.050818 
Issued_on_Two_Bus_Simul_Util = 0.000479 
issued_two_Eff = 0.009429 
queue_avg = 0.798451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.798451
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=65872350 n_nop=62514620 n_act=636392 n_pre=636376 n_ref_event=0 n_req=1920094 n_rd=1801891 n_rd_L2_A=0 n_write=0 n_wr_bk=314610 bw_util=0.1285
n_activity=41498322 dram_eff=0.204
bk0: 112325a 62876977i bk1: 112926a 62813799i bk2: 112195a 62864124i bk3: 112792a 62855380i bk4: 113046a 62827865i bk5: 113111a 62812569i bk6: 112655a 62791746i bk7: 112705a 62771433i bk8: 112565a 62661090i bk9: 112147a 62719372i bk10: 112567a 62721059i bk11: 112312a 62741847i bk12: 112731a 62867876i bk13: 113182a 62839763i bk14: 112122a 62926699i bk15: 112510a 62886160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668564
Row_Buffer_Locality_read = 0.704956
Row_Buffer_Locality_write = 0.113804
Bank_Level_Parallism = 1.962072
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.184655
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.128521 
total_CMD = 65872350 
util_bw = 8466004 
Wasted_Col = 11709087 
Wasted_Row = 7699825 
Idle = 37997434 

BW Util Bottlenecks: 
RCDc_limit = 10300497 
RCDWRc_limit = 983428 
WTRc_limit = 1853935 
RTWc_limit = 2396815 
CCDLc_limit = 1300285 
rwq = 0 
CCDLc_limit_alone = 1068593 
WTRc_limit_alone = 1759066 
RTWc_limit_alone = 2259992 

Commands details: 
total_CMD = 65872350 
n_nop = 62514620 
Read = 1801891 
Write = 0 
L2_Alloc = 0 
L2_WB = 314610 
n_act = 636392 
n_pre = 636376 
n_ref = 0 
n_req = 1920094 
total_req = 2116501 

Dual Bus Interface Util: 
issued_total_row = 1272768 
issued_total_col = 2116501 
Row_Bus_Util =  0.019322 
CoL_Bus_Util = 0.032130 
Either_Row_CoL_Bus_Util = 0.050973 
Issued_on_Two_Bus_Simul_Util = 0.000479 
issued_two_Eff = 0.009393 
queue_avg = 0.817388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.817388
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=65872350 n_nop=62522837 n_act=634826 n_pre=634810 n_ref_event=0 n_req=1914475 n_rd=1796942 n_rd_L2_A=0 n_write=0 n_wr_bk=313957 bw_util=0.1282
n_activity=41400903 dram_eff=0.2039
bk0: 111600a 62938605i bk1: 112373a 62862032i bk2: 112670a 62831821i bk3: 112651a 62838045i bk4: 111915a 62899658i bk5: 112009a 62923790i bk6: 112648a 62775078i bk7: 111615a 62817502i bk8: 111792a 62706824i bk9: 112416a 62653979i bk10: 112494a 62724043i bk11: 112462a 62708982i bk12: 112754a 62848789i bk13: 112551a 62869449i bk14: 112193a 62927391i bk15: 112799a 62884533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668409
Row_Buffer_Locality_read = 0.704647
Row_Buffer_Locality_write = 0.114385
Bank_Level_Parallism = 1.955828
Bank_Level_Parallism_Col = 1.690949
Bank_Level_Parallism_Ready = 1.181568
write_to_read_ratio_blp_rw_average = 0.189673
GrpLevelPara = 1.392875 

BW Util details:
bwutil = 0.128181 
total_CMD = 65872350 
util_bw = 8443596 
Wasted_Col = 11699913 
Wasted_Row = 7679508 
Idle = 38049333 

BW Util Bottlenecks: 
RCDc_limit = 10295079 
RCDWRc_limit = 973138 
WTRc_limit = 1862047 
RTWc_limit = 2366489 
CCDLc_limit = 1303364 
rwq = 0 
CCDLc_limit_alone = 1071272 
WTRc_limit_alone = 1765951 
RTWc_limit_alone = 2230493 

Commands details: 
total_CMD = 65872350 
n_nop = 62522837 
Read = 1796942 
Write = 0 
L2_Alloc = 0 
L2_WB = 313957 
n_act = 634826 
n_pre = 634810 
n_ref = 0 
n_req = 1914475 
total_req = 2110899 

Dual Bus Interface Util: 
issued_total_row = 1269636 
issued_total_col = 2110899 
Row_Bus_Util =  0.019274 
CoL_Bus_Util = 0.032045 
Either_Row_CoL_Bus_Util = 0.050849 
Issued_on_Two_Bus_Simul_Util = 0.000471 
issued_two_Eff = 0.009262 
queue_avg = 0.812631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.812631
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=65872350 n_nop=62507271 n_act=640163 n_pre=640147 n_ref_event=0 n_req=1920306 n_rd=1802429 n_rd_L2_A=0 n_write=0 n_wr_bk=314054 bw_util=0.1285
n_activity=41576643 dram_eff=0.2036
bk0: 112844a 62812192i bk1: 113162a 62797434i bk2: 112976a 62805892i bk3: 112127a 62866653i bk4: 112232a 62901163i bk5: 111756a 62926405i bk6: 113291a 62713702i bk7: 113304a 62724349i bk8: 112455a 62648425i bk9: 111907a 62705627i bk10: 113005a 62691496i bk11: 112948a 62702467i bk12: 112849a 62851767i bk13: 112960a 62839641i bk14: 112219a 62912315i bk15: 112394a 62893141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666637
Row_Buffer_Locality_read = 0.702948
Row_Buffer_Locality_write = 0.111413
Bank_Level_Parallism = 1.962428
Bank_Level_Parallism_Col = 1.693069
Bank_Level_Parallism_Ready = 1.181485
write_to_read_ratio_blp_rw_average = 0.189728
GrpLevelPara = 1.393617 

BW Util details:
bwutil = 0.128520 
total_CMD = 65872350 
util_bw = 8465932 
Wasted_Col = 11767759 
Wasted_Row = 7729824 
Idle = 37908835 

BW Util Bottlenecks: 
RCDc_limit = 10374812 
RCDWRc_limit = 979029 
WTRc_limit = 1858057 
RTWc_limit = 2412891 
CCDLc_limit = 1290394 
rwq = 0 
CCDLc_limit_alone = 1058851 
WTRc_limit_alone = 1762641 
RTWc_limit_alone = 2276764 

Commands details: 
total_CMD = 65872350 
n_nop = 62507271 
Read = 1802429 
Write = 0 
L2_Alloc = 0 
L2_WB = 314054 
n_act = 640163 
n_pre = 640147 
n_ref = 0 
n_req = 1920306 
total_req = 2116483 

Dual Bus Interface Util: 
issued_total_row = 1280310 
issued_total_col = 2116483 
Row_Bus_Util =  0.019436 
CoL_Bus_Util = 0.032130 
Either_Row_CoL_Bus_Util = 0.051085 
Issued_on_Two_Bus_Simul_Util = 0.000481 
issued_two_Eff = 0.009424 
queue_avg = 0.816415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.816415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=65872350 n_nop=62524534 n_act=633071 n_pre=633055 n_ref_event=0 n_req=1917153 n_rd=1799580 n_rd_L2_A=0 n_write=0 n_wr_bk=313850 bw_util=0.1283
n_activity=41312091 dram_eff=0.2046
bk0: 112695a 62821715i bk1: 112749a 62840089i bk2: 112327a 62869088i bk3: 112252a 62871478i bk4: 112440a 62869829i bk5: 112612a 62854053i bk6: 112323a 62805010i bk7: 112447a 62800957i bk8: 112927a 62663637i bk9: 112249a 62726266i bk10: 112635a 62779832i bk11: 112393a 62781250i bk12: 112868a 62848844i bk13: 112261a 62885803i bk14: 112238a 62896026i bk15: 112164a 62898574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669788
Row_Buffer_Locality_read = 0.706077
Row_Buffer_Locality_write = 0.114346
Bank_Level_Parallism = 1.963128
Bank_Level_Parallism_Col = 1.696478
Bank_Level_Parallism_Ready = 1.185061
write_to_read_ratio_blp_rw_average = 0.189957
GrpLevelPara = 1.395748 

BW Util details:
bwutil = 0.128335 
total_CMD = 65872350 
util_bw = 8453720 
Wasted_Col = 11650223 
Wasted_Row = 7635547 
Idle = 38132860 

BW Util Bottlenecks: 
RCDc_limit = 10237466 
RCDWRc_limit = 976792 
WTRc_limit = 1855582 
RTWc_limit = 2375156 
CCDLc_limit = 1303253 
rwq = 0 
CCDLc_limit_alone = 1072549 
WTRc_limit_alone = 1761308 
RTWc_limit_alone = 2238726 

Commands details: 
total_CMD = 65872350 
n_nop = 62524534 
Read = 1799580 
Write = 0 
L2_Alloc = 0 
L2_WB = 313850 
n_act = 633071 
n_pre = 633055 
n_ref = 0 
n_req = 1917153 
total_req = 2113430 

Dual Bus Interface Util: 
issued_total_row = 1266126 
issued_total_col = 2113430 
Row_Bus_Util =  0.019221 
CoL_Bus_Util = 0.032084 
Either_Row_CoL_Bus_Util = 0.050823 
Issued_on_Two_Bus_Simul_Util = 0.000482 
issued_two_Eff = 0.009481 
queue_avg = 0.812145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.812145
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=65872350 n_nop=62527335 n_act=632510 n_pre=632494 n_ref_event=0 n_req=1915571 n_rd=1797994 n_rd_L2_A=0 n_write=0 n_wr_bk=313657 bw_util=0.1282
n_activity=41471555 dram_eff=0.2037
bk0: 112529a 62870847i bk1: 113259a 62803315i bk2: 112306a 62860949i bk3: 112724a 62827679i bk4: 112837a 62839181i bk5: 112351a 62878456i bk6: 112572a 62780211i bk7: 112211a 62823801i bk8: 111848a 62739591i bk9: 112214a 62728751i bk10: 112294a 62775024i bk11: 111257a 62850547i bk12: 113360a 62795557i bk13: 112819a 62822689i bk14: 111481a 62968551i bk15: 111932a 62938836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669808
Row_Buffer_Locality_read = 0.706150
Row_Buffer_Locality_write = 0.114061
Bank_Level_Parallism = 1.958144
Bank_Level_Parallism_Col = 1.691218
Bank_Level_Parallism_Ready = 1.181581
write_to_read_ratio_blp_rw_average = 0.190313
GrpLevelPara = 1.393022 

BW Util details:
bwutil = 0.128227 
total_CMD = 65872350 
util_bw = 8446604 
Wasted_Col = 11661923 
Wasted_Row = 7667356 
Idle = 38096467 

BW Util Bottlenecks: 
RCDc_limit = 10244285 
RCDWRc_limit = 976858 
WTRc_limit = 1839869 
RTWc_limit = 2380826 
CCDLc_limit = 1297204 
rwq = 0 
CCDLc_limit_alone = 1068720 
WTRc_limit_alone = 1745572 
RTWc_limit_alone = 2246639 

Commands details: 
total_CMD = 65872350 
n_nop = 62527335 
Read = 1797994 
Write = 0 
L2_Alloc = 0 
L2_WB = 313657 
n_act = 632510 
n_pre = 632494 
n_ref = 0 
n_req = 1915571 
total_req = 2111651 

Dual Bus Interface Util: 
issued_total_row = 1265004 
issued_total_col = 2111651 
Row_Bus_Util =  0.019204 
CoL_Bus_Util = 0.032057 
Either_Row_CoL_Bus_Util = 0.050780 
Issued_on_Two_Bus_Simul_Util = 0.000480 
issued_two_Eff = 0.009459 
queue_avg = 0.810190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.81019
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=65872350 n_nop=62521261 n_act=633232 n_pre=633216 n_ref_event=0 n_req=1919513 n_rd=1801759 n_rd_L2_A=0 n_write=0 n_wr_bk=314231 bw_util=0.1285
n_activity=41619933 dram_eff=0.2034
bk0: 113291a 62821869i bk1: 113933a 62741510i bk2: 112092a 62879002i bk3: 111944a 62901754i bk4: 112796a 62843615i bk5: 112594a 62859167i bk6: 112402a 62785680i bk7: 112864a 62770359i bk8: 112280a 62761411i bk9: 112641a 62744023i bk10: 111784a 62811586i bk11: 112768a 62761035i bk12: 112670a 62881783i bk13: 112982a 62852293i bk14: 112480a 62876761i bk15: 112238a 62903192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670110
Row_Buffer_Locality_read = 0.706306
Row_Buffer_Locality_write = 0.116276
Bank_Level_Parallism = 1.961818
Bank_Level_Parallism_Col = 1.697430
Bank_Level_Parallism_Ready = 1.182858
write_to_read_ratio_blp_rw_average = 0.190035
GrpLevelPara = 1.394151 

BW Util details:
bwutil = 0.128490 
total_CMD = 65872350 
util_bw = 8463960 
Wasted_Col = 11663525 
Wasted_Row = 7675933 
Idle = 38068932 

BW Util Bottlenecks: 
RCDc_limit = 10253487 
RCDWRc_limit = 978606 
WTRc_limit = 1863114 
RTWc_limit = 2369297 
CCDLc_limit = 1305586 
rwq = 0 
CCDLc_limit_alone = 1072139 
WTRc_limit_alone = 1766079 
RTWc_limit_alone = 2232885 

Commands details: 
total_CMD = 65872350 
n_nop = 62521261 
Read = 1801759 
Write = 0 
L2_Alloc = 0 
L2_WB = 314231 
n_act = 633232 
n_pre = 633216 
n_ref = 0 
n_req = 1919513 
total_req = 2115990 

Dual Bus Interface Util: 
issued_total_row = 1266448 
issued_total_col = 2115990 
Row_Bus_Util =  0.019226 
CoL_Bus_Util = 0.032123 
Either_Row_CoL_Bus_Util = 0.050872 
Issued_on_Two_Bus_Simul_Util = 0.000476 
issued_two_Eff = 0.009355 
queue_avg = 0.828907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.828907
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=65872350 n_nop=62520168 n_act=634562 n_pre=634546 n_ref_event=0 n_req=1919017 n_rd=1800914 n_rd_L2_A=0 n_write=0 n_wr_bk=314173 bw_util=0.1284
n_activity=41742444 dram_eff=0.2027
bk0: 113029a 62804270i bk1: 113588a 62773428i bk2: 112190a 62854668i bk3: 111846a 62910101i bk4: 112554a 62840978i bk5: 112373a 62850266i bk6: 112829a 62772618i bk7: 111941a 62838434i bk8: 112405a 62745522i bk9: 112537a 62720720i bk10: 112810a 62736885i bk11: 113181a 62747658i bk12: 112013a 62906066i bk13: 111971a 62886196i bk14: 112255a 62884089i bk15: 113392a 62806402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669332
Row_Buffer_Locality_read = 0.705749
Row_Buffer_Locality_write = 0.114019
Bank_Level_Parallism = 1.964713
Bank_Level_Parallism_Col = 1.696796
Bank_Level_Parallism_Ready = 1.182228
write_to_read_ratio_blp_rw_average = 0.190702
GrpLevelPara = 1.394268 

BW Util details:
bwutil = 0.128435 
total_CMD = 65872350 
util_bw = 8460348 
Wasted_Col = 11690566 
Wasted_Row = 7688619 
Idle = 38032817 

BW Util Bottlenecks: 
RCDc_limit = 10289226 
RCDWRc_limit = 981922 
WTRc_limit = 1833841 
RTWc_limit = 2400251 
CCDLc_limit = 1294435 
rwq = 0 
CCDLc_limit_alone = 1062752 
WTRc_limit_alone = 1740583 
RTWc_limit_alone = 2261826 

Commands details: 
total_CMD = 65872350 
n_nop = 62520168 
Read = 1800914 
Write = 0 
L2_Alloc = 0 
L2_WB = 314173 
n_act = 634562 
n_pre = 634546 
n_ref = 0 
n_req = 1919017 
total_req = 2115087 

Dual Bus Interface Util: 
issued_total_row = 1269108 
issued_total_col = 2115087 
Row_Bus_Util =  0.019266 
CoL_Bus_Util = 0.032109 
Either_Row_CoL_Bus_Util = 0.050889 
Issued_on_Two_Bus_Simul_Util = 0.000486 
issued_two_Eff = 0.009550 
queue_avg = 0.832020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.83202
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=65872350 n_nop=62529989 n_act=630812 n_pre=630796 n_ref_event=0 n_req=1916108 n_rd=1798657 n_rd_L2_A=0 n_write=0 n_wr_bk=313745 bw_util=0.1283
n_activity=41801962 dram_eff=0.2021
bk0: 112883a 62850200i bk1: 112378a 62888723i bk2: 112748a 62846695i bk3: 112468a 62865111i bk4: 112849a 62812105i bk5: 111914a 62895578i bk6: 112076a 62823307i bk7: 112723a 62782567i bk8: 112536a 62757662i bk9: 111959a 62819063i bk10: 112384a 62806612i bk11: 113339a 62720903i bk12: 111714a 62938774i bk13: 112256a 62907725i bk14: 112846a 62855960i bk15: 111584a 62948821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670787
Row_Buffer_Locality_read = 0.707055
Row_Buffer_Locality_write = 0.115376
Bank_Level_Parallism = 1.950021
Bank_Level_Parallism_Col = 1.691151
Bank_Level_Parallism_Ready = 1.182247
write_to_read_ratio_blp_rw_average = 0.190178
GrpLevelPara = 1.391361 

BW Util details:
bwutil = 0.128272 
total_CMD = 65872350 
util_bw = 8449608 
Wasted_Col = 11658824 
Wasted_Row = 7711474 
Idle = 38052444 

BW Util Bottlenecks: 
RCDc_limit = 10243347 
RCDWRc_limit = 980409 
WTRc_limit = 1830084 
RTWc_limit = 2367543 
CCDLc_limit = 1286007 
rwq = 0 
CCDLc_limit_alone = 1057654 
WTRc_limit_alone = 1737337 
RTWc_limit_alone = 2231937 

Commands details: 
total_CMD = 65872350 
n_nop = 62529989 
Read = 1798657 
Write = 0 
L2_Alloc = 0 
L2_WB = 313745 
n_act = 630812 
n_pre = 630796 
n_ref = 0 
n_req = 1916108 
total_req = 2112402 

Dual Bus Interface Util: 
issued_total_row = 1261608 
issued_total_col = 2112402 
Row_Bus_Util =  0.019152 
CoL_Bus_Util = 0.032068 
Either_Row_CoL_Bus_Util = 0.050740 
Issued_on_Two_Bus_Simul_Util = 0.000480 
issued_two_Eff = 0.009469 
queue_avg = 0.798301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.798301
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=65872350 n_nop=62502539 n_act=639719 n_pre=639703 n_ref_event=0 n_req=1925848 n_rd=1807114 n_rd_L2_A=0 n_write=0 n_wr_bk=315423 bw_util=0.1289
n_activity=41934774 dram_eff=0.2025
bk0: 112907a 62829231i bk1: 112651a 62852505i bk2: 112119a 62859162i bk3: 112761a 62828200i bk4: 112450a 62852761i bk5: 112905a 62821944i bk6: 113347a 62748413i bk7: 113233a 62755602i bk8: 113548a 62693212i bk9: 113678a 62653507i bk10: 112752a 62773889i bk11: 113197a 62745352i bk12: 112877a 62806989i bk13: 113371a 62802027i bk14: 112520a 62844757i bk15: 112798a 62843342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667827
Row_Buffer_Locality_read = 0.704268
Row_Buffer_Locality_write = 0.113194
Bank_Level_Parallism = 1.966936
Bank_Level_Parallism_Col = 1.700981
Bank_Level_Parallism_Ready = 1.186850
write_to_read_ratio_blp_rw_average = 0.190402
GrpLevelPara = 1.394889 

BW Util details:
bwutil = 0.128888 
total_CMD = 65872350 
util_bw = 8490148 
Wasted_Col = 11756908 
Wasted_Row = 7755890 
Idle = 37869404 

BW Util Bottlenecks: 
RCDc_limit = 10359209 
RCDWRc_limit = 991752 
WTRc_limit = 1850149 
RTWc_limit = 2404081 
CCDLc_limit = 1291847 
rwq = 0 
CCDLc_limit_alone = 1058508 
WTRc_limit_alone = 1754485 
RTWc_limit_alone = 2266406 

Commands details: 
total_CMD = 65872350 
n_nop = 62502539 
Read = 1807114 
Write = 0 
L2_Alloc = 0 
L2_WB = 315423 
n_act = 639719 
n_pre = 639703 
n_ref = 0 
n_req = 1925848 
total_req = 2122537 

Dual Bus Interface Util: 
issued_total_row = 1279422 
issued_total_col = 2122537 
Row_Bus_Util =  0.019423 
CoL_Bus_Util = 0.032222 
Either_Row_CoL_Bus_Util = 0.051157 
Issued_on_Two_Bus_Simul_Util = 0.000488 
issued_two_Eff = 0.009540 
queue_avg = 0.831559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.831559
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=65872350 n_nop=62520952 n_act=632084 n_pre=632068 n_ref_event=0 n_req=1921537 n_rd=1803022 n_rd_L2_A=0 n_write=0 n_wr_bk=315167 bw_util=0.1286
n_activity=41694246 dram_eff=0.2032
bk0: 112406a 62894623i bk1: 113125a 62824898i bk2: 113392a 62799130i bk3: 113064a 62811548i bk4: 112745a 62866006i bk5: 112761a 62852574i bk6: 112416a 62848364i bk7: 112457a 62833650i bk8: 113010a 62740560i bk9: 112506a 62779473i bk10: 112902a 62781014i bk11: 112319a 62802756i bk12: 112122a 62913132i bk13: 112858a 62869541i bk14: 112527a 62894959i bk15: 112412a 62903508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671055
Row_Buffer_Locality_read = 0.707609
Row_Buffer_Locality_write = 0.114939
Bank_Level_Parallism = 1.952790
Bank_Level_Parallism_Col = 1.689348
Bank_Level_Parallism_Ready = 1.178976
write_to_read_ratio_blp_rw_average = 0.191018
GrpLevelPara = 1.392891 

BW Util details:
bwutil = 0.128624 
total_CMD = 65872350 
util_bw = 8472756 
Wasted_Col = 11672474 
Wasted_Row = 7675922 
Idle = 38051198 

BW Util Bottlenecks: 
RCDc_limit = 10235179 
RCDWRc_limit = 987103 
WTRc_limit = 1854289 
RTWc_limit = 2364562 
CCDLc_limit = 1299018 
rwq = 0 
CCDLc_limit_alone = 1071605 
WTRc_limit_alone = 1759730 
RTWc_limit_alone = 2231708 

Commands details: 
total_CMD = 65872350 
n_nop = 62520952 
Read = 1803022 
Write = 0 
L2_Alloc = 0 
L2_WB = 315167 
n_act = 632084 
n_pre = 632068 
n_ref = 0 
n_req = 1921537 
total_req = 2118189 

Dual Bus Interface Util: 
issued_total_row = 1264152 
issued_total_col = 2118189 
Row_Bus_Util =  0.019191 
CoL_Bus_Util = 0.032156 
Either_Row_CoL_Bus_Util = 0.050877 
Issued_on_Two_Bus_Simul_Util = 0.000470 
issued_two_Eff = 0.009233 
queue_avg = 0.807911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.807911
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=65872350 n_nop=62525777 n_act=631678 n_pre=631662 n_ref_event=0 n_req=1917650 n_rd=1799720 n_rd_L2_A=0 n_write=0 n_wr_bk=314159 bw_util=0.1284
n_activity=41605958 dram_eff=0.2032
bk0: 112794a 62878774i bk1: 112879a 62857057i bk2: 112757a 62839046i bk3: 112819a 62831284i bk4: 112345a 62856944i bk5: 112572a 62862605i bk6: 112338a 62845770i bk7: 113097a 62774716i bk8: 112285a 62758541i bk9: 112961a 62715418i bk10: 112504a 62780390i bk11: 112586a 62777931i bk12: 111273a 63012331i bk13: 111725a 62923823i bk14: 112425a 62886738i bk15: 112360a 62918940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670600
Row_Buffer_Locality_read = 0.707016
Row_Buffer_Locality_write = 0.114865
Bank_Level_Parallism = 1.948340
Bank_Level_Parallism_Col = 1.687424
Bank_Level_Parallism_Ready = 1.180124
write_to_read_ratio_blp_rw_average = 0.190749
GrpLevelPara = 1.391326 

BW Util details:
bwutil = 0.128362 
total_CMD = 65872350 
util_bw = 8455516 
Wasted_Col = 11673811 
Wasted_Row = 7680677 
Idle = 38062346 

BW Util Bottlenecks: 
RCDc_limit = 10244402 
RCDWRc_limit = 985425 
WTRc_limit = 1836502 
RTWc_limit = 2378821 
CCDLc_limit = 1301322 
rwq = 0 
CCDLc_limit_alone = 1071139 
WTRc_limit_alone = 1742854 
RTWc_limit_alone = 2242286 

Commands details: 
total_CMD = 65872350 
n_nop = 62525777 
Read = 1799720 
Write = 0 
L2_Alloc = 0 
L2_WB = 314159 
n_act = 631678 
n_pre = 631662 
n_ref = 0 
n_req = 1917650 
total_req = 2113879 

Dual Bus Interface Util: 
issued_total_row = 1263340 
issued_total_col = 2113879 
Row_Bus_Util =  0.019179 
CoL_Bus_Util = 0.032091 
Either_Row_CoL_Bus_Util = 0.050804 
Issued_on_Two_Bus_Simul_Util = 0.000465 
issued_two_Eff = 0.009157 
queue_avg = 0.788057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.788057

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2082170, Miss = 899096, Miss_rate = 0.432, Pending_hits = 105660, Reservation_fails = 4629
L2_cache_bank[1]: Access = 2084105, Miss = 899720, Miss_rate = 0.432, Pending_hits = 106447, Reservation_fails = 2968
L2_cache_bank[2]: Access = 2089692, Miss = 900206, Miss_rate = 0.431, Pending_hits = 105350, Reservation_fails = 4190
L2_cache_bank[3]: Access = 2096267, Miss = 901688, Miss_rate = 0.430, Pending_hits = 107235, Reservation_fails = 2959
L2_cache_bank[4]: Access = 2062270, Miss = 898067, Miss_rate = 0.435, Pending_hits = 106954, Reservation_fails = 4558
L2_cache_bank[5]: Access = 2082313, Miss = 898879, Miss_rate = 0.432, Pending_hits = 106327, Reservation_fails = 3764
L2_cache_bank[6]: Access = 8962239, Miss = 901872, Miss_rate = 0.101, Pending_hits = 106677, Reservation_fails = 4896
L2_cache_bank[7]: Access = 2079294, Miss = 900559, Miss_rate = 0.433, Pending_hits = 106459, Reservation_fails = 2552
L2_cache_bank[8]: Access = 2090684, Miss = 900455, Miss_rate = 0.431, Pending_hits = 105441, Reservation_fails = 5190
L2_cache_bank[9]: Access = 2083235, Miss = 899129, Miss_rate = 0.432, Pending_hits = 105513, Reservation_fails = 2727
L2_cache_bank[10]: Access = 2083745, Miss = 899232, Miss_rate = 0.432, Pending_hits = 106758, Reservation_fails = 4427
L2_cache_bank[11]: Access = 2093841, Miss = 898768, Miss_rate = 0.429, Pending_hits = 105032, Reservation_fails = 4736
L2_cache_bank[12]: Access = 2067630, Miss = 899795, Miss_rate = 0.435, Pending_hits = 105587, Reservation_fails = 4635
L2_cache_bank[13]: Access = 2087379, Miss = 901964, Miss_rate = 0.432, Pending_hits = 107312, Reservation_fails = 4212
L2_cache_bank[14]: Access = 2082199, Miss = 900086, Miss_rate = 0.432, Pending_hits = 106431, Reservation_fails = 2661
L2_cache_bank[15]: Access = 2082054, Miss = 900829, Miss_rate = 0.433, Pending_hits = 106377, Reservation_fails = 3789
L2_cache_bank[16]: Access = 2085775, Miss = 900038, Miss_rate = 0.432, Pending_hits = 107207, Reservation_fails = 3428
L2_cache_bank[17]: Access = 2081708, Miss = 898624, Miss_rate = 0.432, Pending_hits = 107148, Reservation_fails = 3704
L2_cache_bank[18]: Access = 2089534, Miss = 902521, Miss_rate = 0.432, Pending_hits = 106630, Reservation_fails = 2167
L2_cache_bank[19]: Access = 2102496, Miss = 904595, Miss_rate = 0.430, Pending_hits = 106425, Reservation_fails = 3628
L2_cache_bank[20]: Access = 2070557, Miss = 901521, Miss_rate = 0.435, Pending_hits = 105251, Reservation_fails = 3239
L2_cache_bank[21]: Access = 2082621, Miss = 901503, Miss_rate = 0.433, Pending_hits = 105595, Reservation_fails = 3209
L2_cache_bank[22]: Access = 2078673, Miss = 898723, Miss_rate = 0.432, Pending_hits = 106479, Reservation_fails = 4879
L2_cache_bank[23]: Access = 2083630, Miss = 901000, Miss_rate = 0.432, Pending_hits = 105797, Reservation_fails = 4328
L2_total_cache_accesses = 56884111
L2_total_cache_misses = 21608870
L2_total_cache_miss_rate = 0.3799
L2_total_cache_pending_hits = 2550092
L2_total_cache_reservation_fails = 91475
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12846734
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2550088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7880391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 91475
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13728445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2550088
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19878415
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37005658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19878453
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 91475
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=56884111
icnt_total_pkts_simt_to_mem=56884111
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 56884111
Req_Network_cycles = 25686551
Req_Network_injected_packets_per_cycle =       2.2145 
Req_Network_conflicts_per_cycle =       1.5078
Req_Network_conflicts_per_cycle_util =       1.7858
Req_Bank_Level_Parallism =       2.6227
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4117
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0936

Reply_Network_injected_packets_num = 56884111
Reply_Network_cycles = 25686551
Reply_Network_injected_packets_per_cycle =        2.2145
Reply_Network_conflicts_per_cycle =        0.3205
Reply_Network_conflicts_per_cycle_util =       0.3771
Reply_Bank_Level_Parallism =       2.6055
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0749
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0738
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 21 hrs, 35 min, 10 sec (250510 sec)
gpgpu_simulation_rate = 42412 (inst/sec)
gpgpu_simulation_rate = 102 (cycle/sec)
gpgpu_silicon_slowdown = 13382352x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc7215985c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159850..

GPGPU-Sim PTX: cudaLaunch for 0x0x557116c8ff0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 307914
gpu_sim_insn = 170211607
gpu_ipc =     552.7894
gpu_tot_sim_cycle = 25994465
gpu_tot_sim_insn = 10794861234
gpu_tot_ipc =     415.2754
gpu_tot_issued_cta = 90993
gpu_occupancy = 87.3607% 
gpu_tot_occupancy = 99.2622% 
max_total_param_size = 0
gpu_stall_dramfull = 20120
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.5607
partiton_level_parallism_total  =       2.2779
partiton_level_parallism_util =       7.7059
partiton_level_parallism_util_total  =       2.6926
L2_BW  =     330.2509 GB/Sec
L2_BW_total  =      99.4976 GB/Sec
gpu_total_sim_rate=42544

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5378987, Miss = 1277790, Miss_rate = 0.238, Pending_hits = 1868035, Reservation_fails = 69133
	L1D_cache_core[1]: Access = 5378320, Miss = 1278882, Miss_rate = 0.238, Pending_hits = 1868460, Reservation_fails = 72458
	L1D_cache_core[2]: Access = 5374681, Miss = 1279420, Miss_rate = 0.238, Pending_hits = 1867302, Reservation_fails = 72056
	L1D_cache_core[3]: Access = 5376836, Miss = 1279753, Miss_rate = 0.238, Pending_hits = 1865947, Reservation_fails = 70868
	L1D_cache_core[4]: Access = 5376205, Miss = 1279635, Miss_rate = 0.238, Pending_hits = 1867551, Reservation_fails = 71345
	L1D_cache_core[5]: Access = 5375790, Miss = 1278171, Miss_rate = 0.238, Pending_hits = 1868537, Reservation_fails = 72650
	L1D_cache_core[6]: Access = 5373978, Miss = 1276883, Miss_rate = 0.238, Pending_hits = 1868469, Reservation_fails = 72104
	L1D_cache_core[7]: Access = 5375181, Miss = 1278553, Miss_rate = 0.238, Pending_hits = 1867610, Reservation_fails = 70291
	L1D_cache_core[8]: Access = 5372096, Miss = 1278117, Miss_rate = 0.238, Pending_hits = 1867095, Reservation_fails = 69302
	L1D_cache_core[9]: Access = 5371529, Miss = 1278228, Miss_rate = 0.238, Pending_hits = 1867651, Reservation_fails = 71363
	L1D_cache_core[10]: Access = 5373024, Miss = 1278426, Miss_rate = 0.238, Pending_hits = 1868391, Reservation_fails = 71063
	L1D_cache_core[11]: Access = 5374765, Miss = 1278907, Miss_rate = 0.238, Pending_hits = 1867446, Reservation_fails = 68590
	L1D_cache_core[12]: Access = 5375678, Miss = 1280088, Miss_rate = 0.238, Pending_hits = 1867853, Reservation_fails = 70208
	L1D_cache_core[13]: Access = 5376453, Miss = 1276693, Miss_rate = 0.237, Pending_hits = 1867362, Reservation_fails = 70325
	L1D_cache_core[14]: Access = 5378947, Miss = 1279657, Miss_rate = 0.238, Pending_hits = 1867913, Reservation_fails = 69308
	L1D_cache_core[15]: Access = 5376707, Miss = 1276612, Miss_rate = 0.237, Pending_hits = 1866796, Reservation_fails = 69637
	L1D_cache_core[16]: Access = 5374185, Miss = 1277133, Miss_rate = 0.238, Pending_hits = 1866058, Reservation_fails = 70173
	L1D_cache_core[17]: Access = 5375069, Miss = 1276570, Miss_rate = 0.237, Pending_hits = 1866529, Reservation_fails = 68782
	L1D_cache_core[18]: Access = 5370866, Miss = 1276473, Miss_rate = 0.238, Pending_hits = 1867517, Reservation_fails = 70202
	L1D_cache_core[19]: Access = 5380616, Miss = 1276889, Miss_rate = 0.237, Pending_hits = 1867672, Reservation_fails = 69610
	L1D_cache_core[20]: Access = 5375059, Miss = 1277372, Miss_rate = 0.238, Pending_hits = 1867397, Reservation_fails = 69934
	L1D_cache_core[21]: Access = 5373926, Miss = 1276498, Miss_rate = 0.238, Pending_hits = 1864967, Reservation_fails = 72700
	L1D_cache_core[22]: Access = 5370859, Miss = 1277465, Miss_rate = 0.238, Pending_hits = 1867689, Reservation_fails = 69407
	L1D_cache_core[23]: Access = 5375925, Miss = 1278731, Miss_rate = 0.238, Pending_hits = 1867663, Reservation_fails = 69025
	L1D_cache_core[24]: Access = 5379268, Miss = 1279639, Miss_rate = 0.238, Pending_hits = 1867332, Reservation_fails = 70979
	L1D_cache_core[25]: Access = 5379184, Miss = 1279002, Miss_rate = 0.238, Pending_hits = 1866355, Reservation_fails = 70353
	L1D_cache_core[26]: Access = 5370759, Miss = 1278263, Miss_rate = 0.238, Pending_hits = 1867584, Reservation_fails = 69152
	L1D_cache_core[27]: Access = 5374398, Miss = 1276459, Miss_rate = 0.238, Pending_hits = 1868001, Reservation_fails = 71252
	L1D_cache_core[28]: Access = 5375592, Miss = 1276187, Miss_rate = 0.237, Pending_hits = 1868285, Reservation_fails = 69303
	L1D_cache_core[29]: Access = 5373801, Miss = 1277921, Miss_rate = 0.238, Pending_hits = 1866084, Reservation_fails = 71004
	L1D_total_cache_accesses = 161258684
	L1D_total_cache_misses = 38340417
	L1D_total_cache_miss_rate = 0.2378
	L1D_total_cache_pending_hits = 56021551
	L1D_total_cache_reservation_fails = 2112577
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46024980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56021551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22273584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1959037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16066743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56021551
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20871736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 140386858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20871826

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1958731
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 306
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153540
ctas_completed 90993, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1035793, 1036047, 1034559, 1035008, 1035767, 1035310, 1033759, 1033925, 1034528, 1035528, 1034227, 1034934, 1034781, 1035319, 1034731, 1033774, 1035140, 1035926, 1033584, 1034586, 1035001, 1034913, 1034210, 1033391, 1035122, 1034188, 1033548, 1034904, 1035344, 1035573, 1034311, 1032792, 
gpgpu_n_tot_thrd_icount = 31779421024
gpgpu_n_tot_w_icount = 993106907
gpgpu_n_stall_shd_mem = 5669144
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38340327
gpgpu_n_mem_write_global = 20871826
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 990757563
gpgpu_n_store_insn = 63118591
gpgpu_n_shmem_insn = 1531296756
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46864896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4957578
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 711566
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27588415	W0_Idle:533864	W0_Scoreboard:2094201090	W1:63655687	W2:524878535	W3:93889687	W4:6918089	W5:399621	W6:300358	W7:274213	W8:280676	W9:271075	W10:264698	W11:261590	W12:264089	W13:266070	W14:267120	W15:268905	W16:287686	W17:263536	W18:257348	W19:263389	W20:274960	W21:275072	W22:299866	W23:305564	W24:324163	W25:309330	W26:381185	W27:366394	W28:439068	W29:370412	W30:528468	W31:354158	W32:295345895
single_issue_nums: WS0:248368736	WS1:248427442	WS2:248164043	WS3:248146686	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 306722616 {8:38340327,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 834873040 {40:20871826,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1533613080 {40:38340327,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 166974608 {8:20871826,}
maxmflatency = 1776 
max_icnt2mem_latency = 762 
maxmrqlatency = 1287 
max_icnt2sh_latency = 163 
averagemflatency = 293 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:18014688 	357204 	559713 	1197884 	1596831 	983293 	817304 	526458 	159742 	11267 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29892375 	28667990 	646605 	5183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	55451182 	3193954 	485216 	79792 	2009 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	53940809 	2998228 	1247390 	701950 	275462 	47638 	676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	25959 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35111     41362     24048     46468     30901     24436     20321     26224     15256     15467     14788     16313     21206     18407     27837     14216 
dram[1]:     41426     26165     34351     23488     18543     21062     30075     23128     21819     16174     14917     14901     16002     21771     28746     18813 
dram[2]:     41497     41569     47712     47770     23605     29333     32015     24011     15882     16035     16221     14307     13621     15345     28513     19044 
dram[3]:     41788     17636     47897     20133     20884     32482     14532     17656     15441     13746     14520     17424     20239     16695     17973     25258 
dram[4]:     26166     28794     22443     21751     25527     25373     29245     26614     15952     15473     17735     14049     21955     15385     25112     23012 
dram[5]:     41022     41249     21405     46469     28200     27846     15583     15803     14433     12456     15172     16511     21404     21376     28674     23881 
dram[6]:     35520     30855     26857     26232     30402     21983     28991     28247     13556     16390     15156     15297     20542     20338     22187     17865 
dram[7]:     33296     41536     26454     22599     20474     14319     20259     15303     15274     15048     16663     16989     14792     22031     28062     22445 
dram[8]:     26976     22155     48273     48162     34417     18518     17206     28943     18696     16416     15571     13327     16187     17931     19981     28301 
dram[9]:     23253     19928     24767     47746     19646     21179     30478     18072     15215     15254     16511     16387     20163     21603     27006     28597 
dram[10]:     41640     42002     24257     48138     20088     26810     23426     16972     15453     15847     15240     15757     17746     22062     28595     26777 
dram[11]:     33657     41445     36852     19506     17990     33895     30365     27325     17869     16537     15056     15335     22359     20553     17735     15142 
average row accesses per activate:
dram[0]:  3.140840  3.107381  3.155811  3.130166  3.143687  3.209333  3.069408  3.061644  2.920183  2.950194  3.043643  3.039822  3.224216  3.237872  3.310365  3.266618 
dram[1]:  3.174323  3.118045  3.166306  3.168478  3.135737  3.133982  3.089478  3.062381  2.944968  2.972410  3.035799  3.023958  3.197548  3.165404  3.242179  3.200517 
dram[2]:  3.235731  3.162933  3.135514  3.147299  3.184557  3.230187  3.046956  3.084398  2.954603  2.919939  3.003093  2.989274  3.166300  3.182488  3.224878  3.198486 
dram[3]:  3.115900  3.108551  3.116070  3.149121  3.209843  3.207701  2.997077  3.011747  2.918067  2.977896  2.981588  3.003439  3.166237  3.161664  3.203916  3.206558 
dram[4]:  3.139765  3.161704  3.165518  3.160326  3.183899  3.146271  3.086944  3.099592  2.948006  2.998999  3.074425  3.076191  3.187635  3.210802  3.194010  3.199542 
dram[5]:  3.195779  3.125342  3.163943  3.119885  3.145521  3.178828  3.047439  3.084895  2.997824  2.998856  3.067477  3.109093  3.129537  3.151191  3.272320  3.223639 
dram[6]:  3.139228  3.095703  3.185859  3.203584  3.149817  3.172682  3.077073  3.055411  3.030613  3.013670  3.098545  3.052998  3.197519  3.168962  3.197204  3.213502 
dram[7]:  3.105058  3.098881  3.173352  3.184713  3.134934  3.162309  3.069694  3.120733  3.021985  3.006459  3.031745  3.037970  3.231474  3.217828  3.211081  3.114204 
dram[8]:  3.151710  3.182482  3.153322  3.143983  3.118753  3.202384  3.088286  3.060634  3.038889  3.084196  3.089478  3.010520  3.241502  3.200229  3.163426  3.251580 
dram[9]:  3.159763  3.164568  3.142993  3.130089  3.142423  3.118877  3.049255  3.065193  2.985974  2.969988  3.082835  3.054047  3.145415  3.152286  3.157505  3.172785 
dram[10]:  3.188463  3.139575  3.101908  3.097163  3.172721  3.144069  3.133819  3.133810  3.028446  3.060368  3.093036  3.092071  3.221761  3.176223  3.199990  3.193682 
dram[11]:  3.184209  3.159719  3.138738  3.122375  3.145652  3.165371  3.113661  3.060066  3.038682  2.988222  3.062608  3.058920  3.306198  3.239334  3.172870  3.219107 
average row locality = 24224395/7763848 = 3.120153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    118016    118415    117432    117904    117548    117339    118046    117870    118451    117488    117660    117557    116886    117348    116005    116671 
dram[1]:    117424    118003    117280    117872    118148    118234    117801    117853    117688    117298    117718    117474    117880    118331    117250    117640 
dram[2]:    116675    117425    117728    117729    117017    117165    117796    116758    116947    117546    117640    117602    117885    117681    117310    117910 
dram[3]:    117933    118227    118065    117203    117340    116872    118460    118470    117600    117077    118159    118087    117983    118120    117346    117513 
dram[4]:    117756    117828    117421    117336    117534    117740    117488    117591    118108    117399    117782    117525    118006    117407    117349    117301 
dram[5]:    117598    118367    117396    117806    117950    117451    117691    117356    117006    117357    117433    116409    118502    117967    116593    117033 
dram[6]:    118395    119019    117172    116997    117958    117710    117559    118006    117430    117807    116914    117912    117800    118163    117579    117319 
dram[7]:    118154    118670    117269    116904    117696    117504    117969    117093    117543    117680    117966    118327    117157    117116    117365    118541 
dram[8]:    117959    117451    117827    117561    117982    117037    117212    117859    117688    117094    117504    118454    116860    117385    117988    116697 
dram[9]:    117996    117738    117177    117844    117557    118032    118503    118383    118676    118828    117909    118336    118004    118506    117617    117909 
dram[10]:    117455    118225    118463    118160    117868    117861    117553    117616    118192    117666    118030    117479    117260    118007    117651    117534 
dram[11]:    117882    117937    117837    117873    117445    117702    117461    118266    117437    118095    117645    117714    116399    116861    117568    117468 
total dram reads = 22592162
bank skew: 119019/116005 = 1.03
chip skew: 1889015/1878814 = 1.01
number of total write accesses:
dram[0]:     23747     23864     24001     23953     24101     23880     24275     24208     24057     24073     24014     24052     24075     24141     23843     23873 
dram[1]:     23801     23773     23813     23752     23996     24143     24285     24467     24043     24021     24174     24224     24206     24294     24007     24142 
dram[2]:     23595     23757     23942     23920     23933     23954     24284     24203     23977     23975     24211     24337     24284     24131     24036     24002 
dram[3]:     23885     23802     23929     23774     23887     23966     24410     24380     24154     23893     24270     24156     24116     24169     23980     23976 
dram[4]:     23813     23799     23911     23816     24020     24071     24267     24348     24192     24049     24093     24208     24135     24000     23876     23972 
dram[5]:     23708     23926     23844     23828     24117     24098     24407     24327     23974     23998     24148     23911     24084     24089     23781     23927 
dram[6]:     23959     23901     23732     23704     24065     24002     24320     24246     23999     24121     24086     24344     24102     24252     23997     23874 
dram[7]:     23865     23876     23856     23826     24096     24073     24210     24172     24146     24031     24111     24260     24081     23974     23831     23998 
dram[8]:     23857     23787     23807     23933     24074     23930     24236     24375     24016     23979     24083     24208     24030     24120     23870     23716 
dram[9]:     23815     23803     23834     23956     24141     24185     24311     24278     24290     24392     24076     24104     24237     24213     24010     24116 
dram[10]:     23799     24064     24047     24060     24136     24113     24357     24481     24261     24162     24116     24045     24095     24176     24017     23945 
dram[11]:     23840     23811     23900     23984     24031     24137     24304     24308     23956     24114     24135     24222     24004     24019     23969     23966 
total dram writes = 4616789
bank skew: 24481/23595 = 1.04
chip skew: 385874/384021 = 1.00
average mf latency per bank:
dram[0]:        579       577       572       574       575       582       578       576       580       581       579       577       575       573       579       577
dram[1]:        581       580       577       578       584       584       579       579       582       583       576       579       573       578       576       578
dram[2]:        570       578       568       573       580       586       577       576       575       581       570       576       567       573       568       575
dram[3]:        583       575       583       576       594       580       581       577       588       582       581       575       581       574     12451       575
dram[4]:        576       574       576       577       581       578       583       580       582       580       577       573       576       575       584       580
dram[5]:        577       577       574       578       579       583       578       579       581       582       575       584       575       576       576       581
dram[6]:        571       579       568       576       579       579       575       577       573       579       569       575       566       574       574       578
dram[7]:        576       577       574       576       576       576       578       579       578       580       576       573       576       579       577       582
dram[8]:        579       574       574       572       585       583       579       579       580       582       576       575       577       574       579       580
dram[9]:        576       578       577       578       579       584       578       578       579       582       576       581       576       576       576       580
dram[10]:        571       577       570       572       573       579       569       571       575       579       571       576       571       575       577       578
dram[11]:        571       579       572       576       577       581       576       580       579       581       577       574       574       575       577       572
maximum mf latency per bank:
dram[0]:       1323      1174      1098      1083      1334      1270      1308      1233      1109      1154      1172      1088      1102      1026      1378      1190
dram[1]:       1167      1064      1164      1238      1243      1061      1183      1200      1238      1271      1078      1164      1181      1151      1490      1671
dram[2]:       1560      1176      1255      1271      1227      1141      1063      1181      1301      1684      1238      1154      1319      1146      1096      1410
dram[3]:       1480      1243      1288      1186      1271      1270      1607      1196      1454      1235      1256      1204      1203      1245      1481      1144
dram[4]:       1170      1184      1232      1141      1218      1134      1166      1099      1082      1280      1264      1203      1173      1101      1294      1119
dram[5]:       1476      1286      1149      1241      1138      1082      1173      1222      1091      1393      1122      1156      1231      1112      1138      1292
dram[6]:       1426      1776      1194      1250      1091      1265      1184      1250      1191      1063      1173      1537      1102      1252      1191      1256
dram[7]:       1254      1267      1147      1226      1486      1202      1146      1099      1071      1178      1251      1304      1382      1509      1415      1440
dram[8]:       1300      1227      1331      1269      1204      1323      1195      1260      1176      1209      1587      1268      1087      1236      1123      1230
dram[9]:       1242      1202      1379      1145      1120      1119      1368      1046      1161      1282      1217      1128      1101      1422      1109      1236
dram[10]:       1272      1034      1342      1293      1090      1179      1384      1344      1308      1244      1161      1191      1242      1263      1228      1323
dram[11]:       1254      1359      1502      1248      1126      1289      1275      1446      1435      1227      1218      1246      1269      1525      1051      1205

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66661984 n_nop=63139174 n_act=645860 n_pre=645844 n_ref_event=0 n_req=2016164 n_rd=1880636 n_rd_L2_A=0 n_write=0 n_wr_bk=384157 bw_util=0.1359
n_activity=42147213 dram_eff=0.2149
bk0: 118016a 63381868i bk1: 118415a 63352035i bk2: 117432a 63410707i bk3: 117904a 63391846i bk4: 117548a 63395773i bk5: 117339a 63467650i bk6: 118046a 63333042i bk7: 117870a 63321098i bk8: 118451a 63174624i bk9: 117488a 63227468i bk10: 117660a 63310601i bk11: 117557a 63297999i bk12: 116886a 63470934i bk13: 117348a 63470675i bk14: 116005a 63568363i bk15: 116671a 63519877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679660
Row_Buffer_Locality_read = 0.717110
Row_Buffer_Locality_write = 0.159996
Bank_Level_Parallism = 2.053645
Bank_Level_Parallism_Col = 1.814595
Bank_Level_Parallism_Ready = 1.213941
write_to_read_ratio_blp_rw_average = 0.205718
GrpLevelPara = 1.467752 

BW Util details:
bwutil = 0.135897 
total_CMD = 66661984 
util_bw = 9059172 
Wasted_Col = 11774195 
Wasted_Row = 7665071 
Idle = 38163546 

BW Util Bottlenecks: 
RCDc_limit = 10267670 
RCDWRc_limit = 1005507 
WTRc_limit = 1979816 
RTWc_limit = 2579588 
CCDLc_limit = 1363231 
rwq = 0 
CCDLc_limit_alone = 1116087 
WTRc_limit_alone = 1877653 
RTWc_limit_alone = 2434607 

Commands details: 
total_CMD = 66661984 
n_nop = 63139174 
Read = 1880636 
Write = 0 
L2_Alloc = 0 
L2_WB = 384157 
n_act = 645860 
n_pre = 645844 
n_ref = 0 
n_req = 2016164 
total_req = 2264793 

Dual Bus Interface Util: 
issued_total_row = 1291704 
issued_total_col = 2264793 
Row_Bus_Util =  0.019377 
CoL_Bus_Util = 0.033974 
Either_Row_CoL_Bus_Util = 0.052846 
Issued_on_Two_Bus_Simul_Util = 0.000505 
issued_two_Eff = 0.009563 
queue_avg = 1.014907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01491
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66661984 n_nop=63128341 n_act=649128 n_pre=649112 n_ref_event=0 n_req=2020236 n_rd=1883894 n_rd_L2_A=0 n_write=0 n_wr_bk=385141 bw_util=0.1362
n_activity=42250619 dram_eff=0.2148
bk0: 117424a 63422178i bk1: 118003a 63354801i bk2: 117280a 63413474i bk3: 117872a 63403204i bk4: 118148a 63378843i bk5: 118234a 63352920i bk6: 117801a 63342796i bk7: 117853a 63319026i bk8: 117688a 63213884i bk9: 117298a 63258188i bk10: 117718a 63267062i bk11: 117474a 63283074i bk12: 117880a 63414470i bk13: 118331a 63378091i bk14: 117250a 63479717i bk15: 117640a 63422738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678689
Row_Buffer_Locality_read = 0.716082
Row_Buffer_Locality_write = 0.162012
Bank_Level_Parallism = 2.059524
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.218148
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.136152 
total_CMD = 66661984 
util_bw = 9076140 
Wasted_Col = 11829739 
Wasted_Row = 7704444 
Idle = 38051661 

BW Util Bottlenecks: 
RCDc_limit = 10319039 
RCDWRc_limit = 1010932 
WTRc_limit = 1981779 
RTWc_limit = 2617724 
CCDLc_limit = 1374721 
rwq = 0 
CCDLc_limit_alone = 1123662 
WTRc_limit_alone = 1878997 
RTWc_limit_alone = 2469447 

Commands details: 
total_CMD = 66661984 
n_nop = 63128341 
Read = 1883894 
Write = 0 
L2_Alloc = 0 
L2_WB = 385141 
n_act = 649128 
n_pre = 649112 
n_ref = 0 
n_req = 2020236 
total_req = 2269035 

Dual Bus Interface Util: 
issued_total_row = 1298240 
issued_total_col = 2269035 
Row_Bus_Util =  0.019475 
CoL_Bus_Util = 0.034038 
Either_Row_CoL_Bus_Util = 0.053008 
Issued_on_Two_Bus_Simul_Util = 0.000505 
issued_two_Eff = 0.009518 
queue_avg = 1.046739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04674
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66661984 n_nop=63137654 n_act=647060 n_pre=647044 n_ref_event=0 n_req=2014501 n_rd=1878814 n_rd_L2_A=0 n_write=0 n_wr_bk=384541 bw_util=0.1358
n_activity=42152429 dram_eff=0.2148
bk0: 116675a 63489900i bk1: 117425a 63412841i bk2: 117728a 63390273i bk3: 117729a 63385195i bk4: 117017a 63450720i bk5: 117165a 63467612i bk6: 117796a 63319144i bk7: 116758a 63360504i bk8: 116947a 63252930i bk9: 117546a 63200231i bk10: 117640a 63276937i bk11: 117602a 63255241i bk12: 117885a 63398212i bk13: 117681a 63416327i bk14: 117310a 63475963i bk15: 117910a 63431308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678801
Row_Buffer_Locality_read = 0.715877
Row_Buffer_Locality_write = 0.165425
Bank_Level_Parallism = 2.051891
Bank_Level_Parallism_Col = 1.816414
Bank_Level_Parallism_Ready = 1.214980
write_to_read_ratio_blp_rw_average = 0.205647
GrpLevelPara = 1.466160 

BW Util details:
bwutil = 0.135811 
total_CMD = 66661984 
util_bw = 9053420 
Wasted_Col = 11820422 
Wasted_Row = 7683806 
Idle = 38104336 

BW Util Bottlenecks: 
RCDc_limit = 10313064 
RCDWRc_limit = 999436 
WTRc_limit = 1986283 
RTWc_limit = 2587338 
CCDLc_limit = 1377285 
rwq = 0 
CCDLc_limit_alone = 1125631 
WTRc_limit_alone = 1882889 
RTWc_limit_alone = 2439078 

Commands details: 
total_CMD = 66661984 
n_nop = 63137654 
Read = 1878814 
Write = 0 
L2_Alloc = 0 
L2_WB = 384541 
n_act = 647060 
n_pre = 647044 
n_ref = 0 
n_req = 2014501 
total_req = 2263355 

Dual Bus Interface Util: 
issued_total_row = 1294104 
issued_total_col = 2263355 
Row_Bus_Util =  0.019413 
CoL_Bus_Util = 0.033953 
Either_Row_CoL_Bus_Util = 0.052869 
Issued_on_Two_Bus_Simul_Util = 0.000497 
issued_two_Eff = 0.009400 
queue_avg = 1.028810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02881
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66661984 n_nop=63120082 n_act=653297 n_pre=653281 n_ref_event=0 n_req=2020501 n_rd=1884455 n_rd_L2_A=0 n_write=0 n_wr_bk=384747 bw_util=0.1362
n_activity=42329278 dram_eff=0.2144
bk0: 117933a 63354024i bk1: 118227a 63336548i bk2: 118065a 63355412i bk3: 117203a 63406659i bk4: 117340a 63449331i bk5: 116872a 63471619i bk6: 118460a 63249586i bk7: 118470a 63261889i bk8: 117600a 63185809i bk9: 117077a 63242657i bk10: 118159a 63229058i bk11: 118087a 63239510i bk12: 117983a 63400494i bk13: 118120a 63379180i bk14: 117346a 63461799i bk15: 117513a 63436543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676668
Row_Buffer_Locality_read = 0.714128
Row_Buffer_Locality_write = 0.157785
Bank_Level_Parallism = 2.061740
Bank_Level_Parallism_Col = 1.821317
Bank_Level_Parallism_Ready = 1.215990
write_to_read_ratio_blp_rw_average = 0.205661
GrpLevelPara = 1.467048 

BW Util details:
bwutil = 0.136162 
total_CMD = 66661984 
util_bw = 9076808 
Wasted_Col = 11888889 
Wasted_Row = 7733673 
Idle = 37962614 

BW Util Bottlenecks: 
RCDc_limit = 10393923 
RCDWRc_limit = 1006916 
WTRc_limit = 1984401 
RTWc_limit = 2642191 
CCDLc_limit = 1366403 
rwq = 0 
CCDLc_limit_alone = 1113914 
WTRc_limit_alone = 1881506 
RTWc_limit_alone = 2492597 

Commands details: 
total_CMD = 66661984 
n_nop = 63120082 
Read = 1884455 
Write = 0 
L2_Alloc = 0 
L2_WB = 384747 
n_act = 653297 
n_pre = 653281 
n_ref = 0 
n_req = 2020501 
total_req = 2269202 

Dual Bus Interface Util: 
issued_total_row = 1306578 
issued_total_col = 2269202 
Row_Bus_Util =  0.019600 
CoL_Bus_Util = 0.034040 
Either_Row_CoL_Bus_Util = 0.053132 
Issued_on_Two_Bus_Simul_Util = 0.000508 
issued_two_Eff = 0.009565 
queue_avg = 1.039054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03905
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66661984 n_nop=63138667 n_act=645480 n_pre=645464 n_ref_event=0 n_req=2017315 n_rd=1881571 n_rd_L2_A=0 n_write=0 n_wr_bk=384570 bw_util=0.136
n_activity=42061973 dram_eff=0.2155
bk0: 117756a 63380036i bk1: 117828a 63384520i bk2: 117421a 63414837i bk3: 117336a 63418865i bk4: 117534a 63428826i bk5: 117740a 63396952i bk6: 117488a 63350221i bk7: 117591a 63343481i bk8: 118108a 63202728i bk9: 117399a 63265383i bk10: 117782a 63325709i bk11: 117525a 63324081i bk12: 118006a 63396153i bk13: 117407a 63428807i bk14: 117349a 63443461i bk15: 117301a 63437509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.680032
Row_Buffer_Locality_read = 0.717177
Row_Buffer_Locality_write = 0.165156
Bank_Level_Parallism = 2.061124
Bank_Level_Parallism_Col = 1.824317
Bank_Level_Parallism_Ready = 1.218974
write_to_read_ratio_blp_rw_average = 0.205572
GrpLevelPara = 1.469594 

BW Util details:
bwutil = 0.135978 
total_CMD = 66661984 
util_bw = 9064564 
Wasted_Col = 11767488 
Wasted_Row = 7640414 
Idle = 38189518 

BW Util Bottlenecks: 
RCDc_limit = 10255980 
RCDWRc_limit = 1002519 
WTRc_limit = 1985056 
RTWc_limit = 2594619 
CCDLc_limit = 1374622 
rwq = 0 
CCDLc_limit_alone = 1124174 
WTRc_limit_alone = 1883277 
RTWc_limit_alone = 2445950 

Commands details: 
total_CMD = 66661984 
n_nop = 63138667 
Read = 1881571 
Write = 0 
L2_Alloc = 0 
L2_WB = 384570 
n_act = 645480 
n_pre = 645464 
n_ref = 0 
n_req = 2017315 
total_req = 2266141 

Dual Bus Interface Util: 
issued_total_row = 1290944 
issued_total_col = 2266141 
Row_Bus_Util =  0.019366 
CoL_Bus_Util = 0.033995 
Either_Row_CoL_Bus_Util = 0.052853 
Issued_on_Two_Bus_Simul_Util = 0.000507 
issued_two_Eff = 0.009584 
queue_avg = 1.035446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66661984 n_nop=63141208 n_act=645213 n_pre=645197 n_ref_event=0 n_req=2015615 n_rd=1879915 n_rd_L2_A=0 n_write=0 n_wr_bk=384167 bw_util=0.1359
n_activity=42223961 dram_eff=0.2145
bk0: 117598a 63420012i bk1: 118367a 63343620i bk2: 117396a 63411749i bk3: 117806a 63372378i bk4: 117950a 63394624i bk5: 117451a 63428983i bk6: 117691a 63332640i bk7: 117356a 63363562i bk8: 117006a 63284669i bk9: 117357a 63270638i bk10: 117433a 63330556i bk11: 116409a 63391228i bk12: 118502a 63351680i bk13: 117967a 63367401i bk14: 116593a 63520962i bk15: 117033a 63488517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679895
Row_Buffer_Locality_read = 0.717247
Row_Buffer_Locality_write = 0.162432
Bank_Level_Parallism = 2.054557
Bank_Level_Parallism_Col = 1.816183
Bank_Level_Parallism_Ready = 1.214839
write_to_read_ratio_blp_rw_average = 0.206236
GrpLevelPara = 1.466215 

BW Util details:
bwutil = 0.135854 
total_CMD = 66661984 
util_bw = 9056328 
Wasted_Col = 11782113 
Wasted_Row = 7672260 
Idle = 38151283 

BW Util Bottlenecks: 
RCDc_limit = 10262898 
RCDWRc_limit = 1003941 
WTRc_limit = 1962898 
RTWc_limit = 2605739 
CCDLc_limit = 1369630 
rwq = 0 
CCDLc_limit_alone = 1121952 
WTRc_limit_alone = 1861847 
RTWc_limit_alone = 2459112 

Commands details: 
total_CMD = 66661984 
n_nop = 63141208 
Read = 1879915 
Write = 0 
L2_Alloc = 0 
L2_WB = 384167 
n_act = 645213 
n_pre = 645197 
n_ref = 0 
n_req = 2015615 
total_req = 2264082 

Dual Bus Interface Util: 
issued_total_row = 1290410 
issued_total_col = 2264082 
Row_Bus_Util =  0.019358 
CoL_Bus_Util = 0.033964 
Either_Row_CoL_Bus_Util = 0.052815 
Issued_on_Two_Bus_Simul_Util = 0.000506 
issued_two_Eff = 0.009576 
queue_avg = 1.031185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03119
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66661984 n_nop=63135204 n_act=645910 n_pre=645894 n_ref_event=0 n_req=2019629 n_rd=1883740 n_rd_L2_A=0 n_write=0 n_wr_bk=384704 bw_util=0.1361
n_activity=42371433 dram_eff=0.2141
bk0: 118395a 63369322i bk1: 119019a 63282328i bk2: 117172a 63432136i bk3: 116997a 63453493i bk4: 117958a 63387019i bk5: 117710a 63401902i bk6: 117559a 63320466i bk7: 118006a 63306491i bk8: 117430a 63312538i bk9: 117807a 63286948i bk10: 116914a 63363943i bk11: 117912a 63310366i bk12: 117800a 63439498i bk13: 118163a 63388865i bk14: 117579a 63427670i bk15: 117319a 63455890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.680186
Row_Buffer_Locality_read = 0.717365
Row_Buffer_Locality_write = 0.164789
Bank_Level_Parallism = 2.058955
Bank_Level_Parallism_Col = 1.823349
Bank_Level_Parallism_Ready = 1.215865
write_to_read_ratio_blp_rw_average = 0.205779
GrpLevelPara = 1.467239 

BW Util details:
bwutil = 0.136116 
total_CMD = 66661984 
util_bw = 9073776 
Wasted_Col = 11785008 
Wasted_Row = 7680088 
Idle = 38123112 

BW Util Bottlenecks: 
RCDc_limit = 10272651 
RCDWRc_limit = 1005630 
WTRc_limit = 1993183 
RTWc_limit = 2589401 
CCDLc_limit = 1380821 
rwq = 0 
CCDLc_limit_alone = 1127694 
WTRc_limit_alone = 1888663 
RTWc_limit_alone = 2440794 

Commands details: 
total_CMD = 66661984 
n_nop = 63135204 
Read = 1883740 
Write = 0 
L2_Alloc = 0 
L2_WB = 384704 
n_act = 645910 
n_pre = 645894 
n_ref = 0 
n_req = 2019629 
total_req = 2268444 

Dual Bus Interface Util: 
issued_total_row = 1291804 
issued_total_col = 2268444 
Row_Bus_Util =  0.019378 
CoL_Bus_Util = 0.034029 
Either_Row_CoL_Bus_Util = 0.052905 
Issued_on_Two_Bus_Simul_Util = 0.000502 
issued_two_Eff = 0.009490 
queue_avg = 1.045608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04561
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66661984 n_nop=63133804 n_act=647503 n_pre=647487 n_ref_event=0 n_req=2019145 n_rd=1882954 n_rd_L2_A=0 n_write=0 n_wr_bk=384406 bw_util=0.1361
n_activity=42494287 dram_eff=0.2134
bk0: 118154a 63343513i bk1: 118670a 63317576i bk2: 117269a 63403865i bk3: 116904a 63456078i bk4: 117696a 63380909i bk5: 117504a 63395920i bk6: 117969a 63320330i bk7: 117093a 63374544i bk8: 117543a 63294203i bk9: 117680a 63258696i bk10: 117966a 63282458i bk11: 118327a 63287032i bk12: 117157a 63451387i bk13: 117116a 63432209i bk14: 117365a 63432995i bk15: 118541a 63343754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679320
Row_Buffer_Locality_read = 0.716809
Row_Buffer_Locality_write = 0.161002
Bank_Level_Parallism = 2.063486
Bank_Level_Parallism_Col = 1.824671
Bank_Level_Parallism_Ready = 1.215743
write_to_read_ratio_blp_rw_average = 0.206464
GrpLevelPara = 1.468016 

BW Util details:
bwutil = 0.136051 
total_CMD = 66661984 
util_bw = 9069440 
Wasted_Col = 11812267 
Wasted_Row = 7693206 
Idle = 38087071 

BW Util Bottlenecks: 
RCDc_limit = 10308226 
RCDWRc_limit = 1009819 
WTRc_limit = 1964420 
RTWc_limit = 2625644 
CCDLc_limit = 1370661 
rwq = 0 
CCDLc_limit_alone = 1118016 
WTRc_limit_alone = 1863479 
RTWc_limit_alone = 2473940 

Commands details: 
total_CMD = 66661984 
n_nop = 63133804 
Read = 1882954 
Write = 0 
L2_Alloc = 0 
L2_WB = 384406 
n_act = 647503 
n_pre = 647487 
n_ref = 0 
n_req = 2019145 
total_req = 2267360 

Dual Bus Interface Util: 
issued_total_row = 1294990 
issued_total_col = 2267360 
Row_Bus_Util =  0.019426 
CoL_Bus_Util = 0.034013 
Either_Row_CoL_Bus_Util = 0.052926 
Issued_on_Two_Bus_Simul_Util = 0.000513 
issued_two_Eff = 0.009685 
queue_avg = 1.048584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04858
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66661984 n_nop=63144751 n_act=643160 n_pre=643144 n_ref_event=0 n_req=2016078 n_rd=1880558 n_rd_L2_A=0 n_write=0 n_wr_bk=384021 bw_util=0.1359
n_activity=42551641 dram_eff=0.2129
bk0: 117959a 63399189i bk1: 117451a 63441180i bk2: 117827a 63390712i bk3: 117561a 63412491i bk4: 117982a 63363199i bk5: 117037a 63448170i bk6: 117212a 63368337i bk7: 117859a 63328608i bk8: 117688a 63309529i bk9: 117094a 63371861i bk10: 117504a 63358053i bk11: 118454a 63276902i bk12: 116860a 63491115i bk13: 117385a 63463003i bk14: 117988a 63404093i bk15: 116697a 63501874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.680987
Row_Buffer_Locality_read = 0.718142
Row_Buffer_Locality_write = 0.165400
Bank_Level_Parallism = 2.045255
Bank_Level_Parallism_Col = 1.815368
Bank_Level_Parallism_Ready = 1.214016
write_to_read_ratio_blp_rw_average = 0.205808
GrpLevelPara = 1.464630 

BW Util details:
bwutil = 0.135884 
total_CMD = 66661984 
util_bw = 9058316 
Wasted_Col = 11778360 
Wasted_Row = 7716481 
Idle = 38108827 

BW Util Bottlenecks: 
RCDc_limit = 10261165 
RCDWRc_limit = 1006503 
WTRc_limit = 1957273 
RTWc_limit = 2585300 
CCDLc_limit = 1357080 
rwq = 0 
CCDLc_limit_alone = 1109823 
WTRc_limit_alone = 1857385 
RTWc_limit_alone = 2437931 

Commands details: 
total_CMD = 66661984 
n_nop = 63144751 
Read = 1880558 
Write = 0 
L2_Alloc = 0 
L2_WB = 384021 
n_act = 643160 
n_pre = 643144 
n_ref = 0 
n_req = 2016078 
total_req = 2264579 

Dual Bus Interface Util: 
issued_total_row = 1286304 
issued_total_col = 2264579 
Row_Bus_Util =  0.019296 
CoL_Bus_Util = 0.033971 
Either_Row_CoL_Bus_Util = 0.052762 
Issued_on_Two_Bus_Simul_Util = 0.000505 
issued_two_Eff = 0.009567 
queue_avg = 1.011154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01115
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66661984 n_nop=63116343 n_act=652572 n_pre=652556 n_ref_event=0 n_req=2025848 n_rd=1889015 n_rd_L2_A=0 n_write=0 n_wr_bk=385761 bw_util=0.1365
n_activity=42685865 dram_eff=0.2132
bk0: 117996a 63371506i bk1: 117738a 63398101i bk2: 117177a 63410509i bk3: 117844a 63373485i bk4: 117557a 63403179i bk5: 118032a 63366659i bk6: 118503a 63292945i bk7: 118383a 63299227i bk8: 118676a 63244196i bk9: 118828a 63200576i bk10: 117909a 63323609i bk11: 118336a 63291060i bk12: 118004a 63354874i bk13: 118506a 63353752i bk14: 117617a 63393383i bk15: 117909a 63390715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677879
Row_Buffer_Locality_read = 0.715423
Row_Buffer_Locality_write = 0.159574
Bank_Level_Parallism = 2.062876
Bank_Level_Parallism_Col = 1.824979
Bank_Level_Parallism_Ready = 1.219017
write_to_read_ratio_blp_rw_average = 0.206169
GrpLevelPara = 1.467651 

BW Util details:
bwutil = 0.136496 
total_CMD = 66661984 
util_bw = 9099104 
Wasted_Col = 11877744 
Wasted_Row = 7760706 
Idle = 37924430 

BW Util Bottlenecks: 
RCDc_limit = 10378004 
RCDWRc_limit = 1019675 
WTRc_limit = 1976240 
RTWc_limit = 2624499 
CCDLc_limit = 1364404 
rwq = 0 
CCDLc_limit_alone = 1112403 
WTRc_limit_alone = 1873393 
RTWc_limit_alone = 2475345 

Commands details: 
total_CMD = 66661984 
n_nop = 63116343 
Read = 1889015 
Write = 0 
L2_Alloc = 0 
L2_WB = 385761 
n_act = 652572 
n_pre = 652556 
n_ref = 0 
n_req = 2025848 
total_req = 2274776 

Dual Bus Interface Util: 
issued_total_row = 1305128 
issued_total_col = 2274776 
Row_Bus_Util =  0.019578 
CoL_Bus_Util = 0.034124 
Either_Row_CoL_Bus_Util = 0.053188 
Issued_on_Two_Bus_Simul_Util = 0.000514 
issued_two_Eff = 0.009663 
queue_avg = 1.046680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04668
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66661984 n_nop=63134526 n_act=644867 n_pre=644851 n_ref_event=0 n_req=2021711 n_rd=1885020 n_rd_L2_A=0 n_write=0 n_wr_bk=385874 bw_util=0.1363
n_activity=42445854 dram_eff=0.214
bk0: 117455a 63439785i bk1: 118225a 63363430i bk2: 118463a 63344808i bk3: 118160a 63352606i bk4: 117868a 63414590i bk5: 117861a 63404504i bk6: 117553a 63404657i bk7: 117616a 63372163i bk8: 118192a 63284999i bk9: 117666a 63316137i bk10: 118030a 63330750i bk11: 117479a 63349079i bk12: 117260a 63465931i bk13: 118007a 63412521i bk14: 117651a 63442599i bk15: 117534a 63444492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681031
Row_Buffer_Locality_read = 0.718607
Row_Buffer_Locality_write = 0.162842
Bank_Level_Parallism = 2.050749
Bank_Level_Parallism_Col = 1.816308
Bank_Level_Parallism_Ready = 1.212937
write_to_read_ratio_blp_rw_average = 0.206881
GrpLevelPara = 1.466651 

BW Util details:
bwutil = 0.136263 
total_CMD = 66661984 
util_bw = 9083576 
Wasted_Col = 11793046 
Wasted_Row = 7680308 
Idle = 38105054 

BW Util Bottlenecks: 
RCDc_limit = 10254468 
RCDWRc_limit = 1013942 
WTRc_limit = 1980163 
RTWc_limit = 2591036 
CCDLc_limit = 1374901 
rwq = 0 
CCDLc_limit_alone = 1126613 
WTRc_limit_alone = 1878308 
RTWc_limit_alone = 2444603 

Commands details: 
total_CMD = 66661984 
n_nop = 63134526 
Read = 1885020 
Write = 0 
L2_Alloc = 0 
L2_WB = 385874 
n_act = 644867 
n_pre = 644851 
n_ref = 0 
n_req = 2021711 
total_req = 2270894 

Dual Bus Interface Util: 
issued_total_row = 1289718 
issued_total_col = 2270894 
Row_Bus_Util =  0.019347 
CoL_Bus_Util = 0.034066 
Either_Row_CoL_Bus_Util = 0.052916 
Issued_on_Two_Bus_Simul_Util = 0.000497 
issued_two_Eff = 0.009399 
queue_avg = 1.026340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02634
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66661984 n_nop=63140669 n_act=643844 n_pre=643828 n_ref_event=0 n_req=2017652 n_rd=1881590 n_rd_L2_A=0 n_write=0 n_wr_bk=384700 bw_util=0.136
n_activity=42358670 dram_eff=0.214
bk0: 117882a 63424790i bk1: 117937a 63406766i bk2: 117837a 63382367i bk3: 117873a 63383354i bk4: 117445a 63408401i bk5: 117702a 63406092i bk6: 117461a 63398299i bk7: 118266a 63319035i bk8: 117437a 63309472i bk9: 118095a 63267709i bk10: 117645a 63329869i bk11: 117714a 63330356i bk12: 116399a 63565007i bk13: 116861a 63478866i bk14: 117568a 63429095i bk15: 117468a 63475858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.680896
Row_Buffer_Locality_read = 0.718105
Row_Buffer_Locality_write = 0.166336
Bank_Level_Parallism = 2.043937
Bank_Level_Parallism_Col = 1.812289
Bank_Level_Parallism_Ready = 1.212985
write_to_read_ratio_blp_rw_average = 0.206502
GrpLevelPara = 1.464817 

BW Util details:
bwutil = 0.135987 
total_CMD = 66661984 
util_bw = 9065160 
Wasted_Col = 11795127 
Wasted_Row = 7685167 
Idle = 38116530 

BW Util Bottlenecks: 
RCDc_limit = 10262788 
RCDWRc_limit = 1012020 
WTRc_limit = 1963286 
RTWc_limit = 2601524 
CCDLc_limit = 1374800 
rwq = 0 
CCDLc_limit_alone = 1125146 
WTRc_limit_alone = 1862623 
RTWc_limit_alone = 2452533 

Commands details: 
total_CMD = 66661984 
n_nop = 63140669 
Read = 1881590 
Write = 0 
L2_Alloc = 0 
L2_WB = 384700 
n_act = 643844 
n_pre = 643828 
n_ref = 0 
n_req = 2017652 
total_req = 2266290 

Dual Bus Interface Util: 
issued_total_row = 1287672 
issued_total_col = 2266290 
Row_Bus_Util =  0.019316 
CoL_Bus_Util = 0.033997 
Either_Row_CoL_Bus_Util = 0.052823 
Issued_on_Two_Bus_Simul_Util = 0.000490 
issued_two_Eff = 0.009271 
queue_avg = 1.009326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00933

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2179290, Miss = 940045, Miss_rate = 0.431, Pending_hits = 105826, Reservation_fails = 5047
L2_cache_bank[1]: Access = 2180816, Miss = 940593, Miss_rate = 0.431, Pending_hits = 106560, Reservation_fails = 3220
L2_cache_bank[2]: Access = 2187283, Miss = 941189, Miss_rate = 0.430, Pending_hits = 105520, Reservation_fails = 4626
L2_cache_bank[3]: Access = 2192190, Miss = 942708, Miss_rate = 0.430, Pending_hits = 107408, Reservation_fails = 3566
L2_cache_bank[4]: Access = 2157687, Miss = 938999, Miss_rate = 0.435, Pending_hits = 107104, Reservation_fails = 5184
L2_cache_bank[5]: Access = 2178428, Miss = 939819, Miss_rate = 0.431, Pending_hits = 106513, Reservation_fails = 4160
L2_cache_bank[6]: Access = 9060870, Miss = 942887, Miss_rate = 0.104, Pending_hits = 106869, Reservation_fails = 5361
L2_cache_bank[7]: Access = 2175376, Miss = 941570, Miss_rate = 0.433, Pending_hits = 106619, Reservation_fails = 2802
L2_cache_bank[8]: Access = 2191641, Miss = 941446, Miss_rate = 0.430, Pending_hits = 105617, Reservation_fails = 5495
L2_cache_bank[9]: Access = 2180277, Miss = 940129, Miss_rate = 0.431, Pending_hits = 105710, Reservation_fails = 3152
L2_cache_bank[10]: Access = 2178884, Miss = 940174, Miss_rate = 0.431, Pending_hits = 106929, Reservation_fails = 4783
L2_cache_bank[11]: Access = 2190206, Miss = 939747, Miss_rate = 0.429, Pending_hits = 105190, Reservation_fails = 5453
L2_cache_bank[12]: Access = 2165504, Miss = 940807, Miss_rate = 0.434, Pending_hits = 105782, Reservation_fails = 5984
L2_cache_bank[13]: Access = 2185430, Miss = 942933, Miss_rate = 0.431, Pending_hits = 107489, Reservation_fails = 4859
L2_cache_bank[14]: Access = 2177344, Miss = 941120, Miss_rate = 0.432, Pending_hits = 106615, Reservation_fails = 3399
L2_cache_bank[15]: Access = 2179146, Miss = 941835, Miss_rate = 0.432, Pending_hits = 106556, Reservation_fails = 4293
L2_cache_bank[16]: Access = 2184425, Miss = 941022, Miss_rate = 0.431, Pending_hits = 107377, Reservation_fails = 3835
L2_cache_bank[17]: Access = 2175978, Miss = 939541, Miss_rate = 0.432, Pending_hits = 107318, Reservation_fails = 5128
L2_cache_bank[18]: Access = 2186833, Miss = 943440, Miss_rate = 0.431, Pending_hits = 106769, Reservation_fails = 2264
L2_cache_bank[19]: Access = 2199896, Miss = 945577, Miss_rate = 0.430, Pending_hits = 106614, Reservation_fails = 3851
L2_cache_bank[20]: Access = 2169827, Miss = 942473, Miss_rate = 0.434, Pending_hits = 105412, Reservation_fails = 4313
L2_cache_bank[21]: Access = 2179399, Miss = 942549, Miss_rate = 0.432, Pending_hits = 105775, Reservation_fails = 4086
L2_cache_bank[22]: Access = 2172741, Miss = 939676, Miss_rate = 0.432, Pending_hits = 106605, Reservation_fails = 5287
L2_cache_bank[23]: Access = 2182682, Miss = 941917, Miss_rate = 0.432, Pending_hits = 105933, Reservation_fails = 4743
L2_total_cache_accesses = 59212153
L2_total_cache_misses = 22592196
L2_total_cache_miss_rate = 0.3815
L2_total_cache_pending_hits = 2554110
L2_total_cache_reservation_fails = 104891
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13194059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2554106
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8137978
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 104891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14454184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2554106
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20871788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38340327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20871826
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 104891
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=59212153
icnt_total_pkts_simt_to_mem=59212153
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 59212153
Req_Network_cycles = 25994465
Req_Network_injected_packets_per_cycle =       2.2779 
Req_Network_conflicts_per_cycle =       1.5163
Req_Network_conflicts_per_cycle_util =       1.7923
Req_Bank_Level_Parallism =       2.6926
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4176
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0964

Reply_Network_injected_packets_num = 59212153
Reply_Network_cycles = 25994465
Reply_Network_injected_packets_per_cycle =        2.2779
Reply_Network_conflicts_per_cycle =        0.3677
Reply_Network_conflicts_per_cycle_util =       0.4318
Reply_Bank_Level_Parallism =       2.6751
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0860
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0759
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 22 hrs, 28 min, 52 sec (253732 sec)
gpgpu_simulation_rate = 42544 (inst/sec)
gpgpu_simulation_rate = 102 (cycle/sec)
gpgpu_silicon_slowdown = 13382352x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc7215982c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159810..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159808..

GPGPU-Sim PTX: cudaLaunch for 0x0x557116c8fd90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 7: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 7 
gpu_sim_cycle = 7978018
gpu_sim_insn = 3342812609
gpu_ipc =     419.0029
gpu_tot_sim_cycle = 33972483
gpu_tot_sim_insn = 14137673843
gpu_tot_ipc =     416.1507
gpu_tot_issued_cta = 91113
gpu_occupancy = 99.9904% 
gpu_tot_occupancy = 99.4333% 
max_total_param_size = 0
gpu_stall_dramfull = 20120
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3612
partiton_level_parallism_total  =       2.0626
partiton_level_parallism_util =       1.8191
partiton_level_parallism_util_total  =       2.5061
L2_BW  =      59.4564 GB/Sec
L2_BW_total  =      90.0944 GB/Sec
gpu_total_sim_rate=42792

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6652420, Miss = 1639836, Miss_rate = 0.247, Pending_hits = 2486618, Reservation_fails = 69133
	L1D_cache_core[1]: Access = 6650690, Miss = 1640135, Miss_rate = 0.247, Pending_hits = 2486784, Reservation_fails = 72458
	L1D_cache_core[2]: Access = 6647595, Miss = 1641074, Miss_rate = 0.247, Pending_hits = 2485737, Reservation_fails = 72056
	L1D_cache_core[3]: Access = 6649644, Miss = 1641490, Miss_rate = 0.247, Pending_hits = 2483929, Reservation_fails = 70868
	L1D_cache_core[4]: Access = 6648469, Miss = 1641078, Miss_rate = 0.247, Pending_hits = 2486542, Reservation_fails = 71345
	L1D_cache_core[5]: Access = 6648866, Miss = 1640108, Miss_rate = 0.247, Pending_hits = 2486838, Reservation_fails = 72650
	L1D_cache_core[6]: Access = 6646859, Miss = 1638659, Miss_rate = 0.247, Pending_hits = 2486391, Reservation_fails = 72104
	L1D_cache_core[7]: Access = 6648160, Miss = 1640465, Miss_rate = 0.247, Pending_hits = 2484706, Reservation_fails = 70291
	L1D_cache_core[8]: Access = 6645241, Miss = 1640113, Miss_rate = 0.247, Pending_hits = 2485084, Reservation_fails = 69302
	L1D_cache_core[9]: Access = 6645013, Miss = 1640351, Miss_rate = 0.247, Pending_hits = 2485582, Reservation_fails = 71363
	L1D_cache_core[10]: Access = 6646946, Miss = 1640784, Miss_rate = 0.247, Pending_hits = 2486345, Reservation_fails = 71063
	L1D_cache_core[11]: Access = 6647886, Miss = 1640885, Miss_rate = 0.247, Pending_hits = 2484866, Reservation_fails = 68590
	L1D_cache_core[12]: Access = 6648318, Miss = 1641820, Miss_rate = 0.247, Pending_hits = 2486264, Reservation_fails = 70208
	L1D_cache_core[13]: Access = 6649254, Miss = 1638457, Miss_rate = 0.246, Pending_hits = 2486036, Reservation_fails = 70325
	L1D_cache_core[14]: Access = 6651905, Miss = 1641333, Miss_rate = 0.247, Pending_hits = 2487663, Reservation_fails = 69308
	L1D_cache_core[15]: Access = 6649386, Miss = 1638389, Miss_rate = 0.246, Pending_hits = 2484956, Reservation_fails = 69637
	L1D_cache_core[16]: Access = 6646737, Miss = 1638564, Miss_rate = 0.247, Pending_hits = 2484393, Reservation_fails = 70173
	L1D_cache_core[17]: Access = 6648512, Miss = 1638688, Miss_rate = 0.246, Pending_hits = 2485328, Reservation_fails = 68782
	L1D_cache_core[18]: Access = 6644678, Miss = 1638797, Miss_rate = 0.247, Pending_hits = 2486605, Reservation_fails = 70202
	L1D_cache_core[19]: Access = 6654325, Miss = 1639553, Miss_rate = 0.246, Pending_hits = 2485237, Reservation_fails = 69610
	L1D_cache_core[20]: Access = 6648679, Miss = 1639907, Miss_rate = 0.247, Pending_hits = 2485815, Reservation_fails = 69934
	L1D_cache_core[21]: Access = 6646211, Miss = 1637595, Miss_rate = 0.246, Pending_hits = 2483635, Reservation_fails = 72700
	L1D_cache_core[22]: Access = 6644021, Miss = 1639404, Miss_rate = 0.247, Pending_hits = 2485281, Reservation_fails = 69407
	L1D_cache_core[23]: Access = 6648441, Miss = 1640275, Miss_rate = 0.247, Pending_hits = 2485208, Reservation_fails = 69025
	L1D_cache_core[24]: Access = 6652300, Miss = 1641679, Miss_rate = 0.247, Pending_hits = 2486243, Reservation_fails = 70979
	L1D_cache_core[25]: Access = 6652320, Miss = 1641199, Miss_rate = 0.247, Pending_hits = 2484363, Reservation_fails = 70353
	L1D_cache_core[26]: Access = 6643450, Miss = 1640083, Miss_rate = 0.247, Pending_hits = 2486076, Reservation_fails = 69152
	L1D_cache_core[27]: Access = 6647532, Miss = 1638595, Miss_rate = 0.246, Pending_hits = 2485399, Reservation_fails = 71252
	L1D_cache_core[28]: Access = 6648602, Miss = 1638237, Miss_rate = 0.246, Pending_hits = 2486529, Reservation_fails = 69303
	L1D_cache_core[29]: Access = 6646718, Miss = 1639252, Miss_rate = 0.247, Pending_hits = 2484470, Reservation_fails = 71004
	L1D_total_cache_accesses = 199449178
	L1D_total_cache_misses = 49196805
	L1D_total_cache_miss_rate = 0.2467
	L1D_total_cache_pending_hits = 74568923
	L1D_total_cache_reservation_fails = 2112577
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54808565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74568923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28629931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1959037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20566754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 74568923
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20874885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178574173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20875005

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1958731
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 306
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153540
ctas_completed 91113, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1342511, 1342629, 1341033, 1341448, 1342185, 1341780, 1340167, 1340411, 1341058, 1341922, 1340581, 1341364, 1341279, 1341783, 1341129, 1340318, 1341666, 1342342, 1339986, 1341088, 1341491, 1341371, 1340652, 1339997, 1341776, 1340732, 1340062, 1341428, 1341812, 1342051, 1340743, 1339362, 
gpgpu_n_tot_thrd_icount = 41194981408
gpgpu_n_tot_w_icount = 1287343169
gpgpu_n_stall_shd_mem = 6387203
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49196685
gpgpu_n_mem_write_global = 20875005
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1286374084
gpgpu_n_store_insn = 63121799
gpgpu_n_shmem_insn = 2041729008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 47018496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5675560
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 711643
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34010895	W0_Idle:545868	W0_Scoreboard:-1544718616	W1:77969175	W2:682244820	W3:121610833	W4:8884130	W5:430617	W6:301912	W7:274339	W8:280718	W9:271075	W10:264698	W11:261590	W12:264089	W13:266070	W14:267120	W15:268905	W16:287686	W17:263536	W18:257348	W19:263389	W20:274960	W21:275072	W22:299866	W23:305564	W24:324163	W25:309330	W26:381185	W27:366394	W28:439068	W29:370412	W30:528468	W31:354158	W32:388182479
single_issue_nums: WS0:321937516	WS1:321986704	WS2:321712855	WS3:321706094	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 393573480 {8:49196685,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 835000200 {40:20875005,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1967867400 {40:49196685,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 167000040 {8:20875005,}
maxmflatency = 1776 
max_icnt2mem_latency = 762 
maxmrqlatency = 1287 
max_icnt2sh_latency = 163 
averagemflatency = 295 
avg_icnt2mem_latency = 40 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:23349957 	440549 	689055 	1519852 	1921305 	1055187 	820087 	526472 	159742 	11267 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33737402 	35682494 	646611 	5183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	66310719 	3193954 	485216 	79792 	2009 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	64784102 	3014469 	1247393 	701950 	275462 	47638 	676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	33933 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35111     41362     24048     46468     30901     24436     20321     26224     15256     15467     14788     16313     21206     18407     27837     14216 
dram[1]:     41426     26165     34351     23488     18543     21062     30075     23128     21819     16174     15694     14955     16002     21771     28746     18813 
dram[2]:     41497     41569     47712     47770     23605     29333     32015     24011     15882     16035     16221     14307     14082     15345     28513     19044 
dram[3]:     41788     17636     47897     20133     20884     32482     15379     19030     16450     14287     14864     17424     20239     16695     17973     25258 
dram[4]:     26166     28794     22443     21751     25527     25373     29245     26614     16154     15473     17735     14969     21955     15385     25112     23012 
dram[5]:     41022     41249     21405     46469     28200     27846     15810     15803     16741     12456     15517     16978     21404     21376     28674     23881 
dram[6]:     35520     30855     26857     26232     30402     21983     28991     28247     13556     16412     15156     15297     20542     20338     22187     17865 
dram[7]:     33296     41536     26454     22599     20474     14319     20259     15556     15665     16996     17501     16989     14792     22031     28062     22445 
dram[8]:     26976     22155     48273     48162     34417     18518     17206     28943     18880     16416     16093     13410     16341     17931     19981     28301 
dram[9]:     23253     19928     24767     47746     19646     21179     30478     18426     15215     17955     16511     16387     20163     21603     27006     28597 
dram[10]:     41640     42002     24257     48138     20088     26810     23426     16972     15453     16671     15240     15757     17746     22062     28595     26777 
dram[11]:     33657     41445     36852     19506     17990     33895     30365     27325     17869     16858     15056     15335     22359     20553     17735     15142 
average row accesses per activate:
dram[0]:  3.242401  3.204545  3.256118  3.229437  3.237883  3.310224  3.159046  3.149402  3.006627  3.025377  3.136184  3.119906  3.329749  3.344192  3.418847  3.369735 
dram[1]:  3.279447  3.219606  3.273963  3.272624  3.228950  3.232230  3.179204  3.158753  3.017558  3.045742  3.119022  3.110038  3.302587  3.270829  3.345791  3.303936 
dram[2]:  3.333658  3.261624  3.230164  3.239134  3.284345  3.332069  3.138716  3.175371  3.029519  2.988468  3.086696  3.067271  3.260312  3.282402  3.322278  3.295997 
dram[3]:  3.212832  3.205928  3.207842  3.246204  3.305297  3.304875  3.080146  3.091583  2.997469  3.055437  3.064431  3.088377  3.266221  3.252264  3.303028  3.306142 
dram[4]:  3.245688  3.254039  3.264266  3.254886  3.275730  3.236972  3.172951  3.190516  3.025419  3.086456  3.159750  3.159024  3.286045  3.314853  3.289681  3.298056 
dram[5]:  3.297650  3.220181  3.262845  3.216316  3.235895  3.272592  3.134020  3.172735  3.087634  3.075202  3.155065  3.204097  3.226758  3.253295  3.377598  3.327701 
dram[6]:  3.233736  3.193419  3.290470  3.302210  3.248643  3.273421  3.175589  3.144879  3.109020  3.101602  3.187198  3.153027  3.299249  3.269783  3.295544  3.310773 
dram[7]:  3.205024  3.201264  3.279999  3.284615  3.226645  3.259998  3.155762  3.215788  3.110083  3.100449  3.119343  3.123449  3.335224  3.330278  3.316100  3.213979 
dram[8]:  3.249444  3.278986  3.253980  3.233647  3.208152  3.299104  3.180015  3.151291  3.127012  3.171935  3.186211  3.088899  3.348553  3.298108  3.259280  3.344417 
dram[9]:  3.257576  3.259684  3.235061  3.220874  3.235745  3.207948  3.138615  3.151593  3.068534  3.040474  3.171162  3.140910  3.241752  3.250915  3.252484  3.276142 
dram[10]:  3.283637  3.243170  3.191683  3.191555  3.262905  3.236013  3.220306  3.224612  3.109811  3.151500  3.180285  3.184364  3.323729  3.275435  3.296712  3.288643 
dram[11]:  3.280092  3.260206  3.233898  3.224222  3.237351  3.267655  3.200488  3.149060  3.129942  3.071692  3.152966  3.151980  3.404173  3.348216  3.272679  3.319071 
average row locality = 30493484/9488555 = 3.213712
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    150621    151203    150014    150628    150121    149751    150684    150444    151123    149948    150105    150131    149285    149863    148109    148926 
dram[1]:    149892    150638    149695    150478    150888    150967    150410    150453    150199    149732    150233    149977    150479    151044    149716    150201 
dram[2]:    148999    149924    150299    150351    149419    149555    150349    149088    149192    150062    150164    150150    150521    150231    149813    150511 
dram[3]:    150548    150901    150750    149713    149815    149293    151251    151241    150064    149392    150829    150698    150623    150785    149787    150055 
dram[4]:    150310    150412    149896    149845    150082    150326    150032    150109    150646    149777    150302    150113    150594    149829    149878    149707 
dram[5]:    150098    151105    149892    150405    150625    150025    150313    149894    149284    149809    149895    148541    151193    150544    148833    149498 
dram[6]:    151107    151840    149636    149380    150539    150234    150036    150634    149884    150301    149276    150501    150397    150823    150087    149789 
dram[7]:    150782    151435    149713    149355    150251    150005    150588    149469    150021    150182    150550    151104    149600    149435    149805    151251 
dram[8]:    150560    150021    150432    150130    150596    149464    149621    150484    150129    149456    149953    151252    149141    149851    150573    148963 
dram[9]:    150618    150328    149647    150443    150104    150715    151212    151103    151453    151621    150489    151039    150630    151231    150131    150516 
dram[10]:    150011    150877    151236    150885    150549    150564    150174    150168    150782    150152    150665    149944    149751    150641    150203    150098 
dram[11]:    150502    150568    150467    150471    150044    150236    150014    150939    149884    150730    150224    150316    148666    149174    150162    150046 
total dram reads = 28841202
bank skew: 151840/148109 = 1.03
chip skew: 2411280/2398628 = 1.01
number of total write accesses:
dram[0]:     24140     24256     24366     24354     24496     24271     24682     24614     24489     24491     24443     24480     24483     24558     24267     24293 
dram[1]:     24181     24173     24193     24133     24420     24514     24661     24840     24428     24448     24557     24627     24631     24689     24395     24543 
dram[2]:     23972     24145     24347     24293     24362     24372     24698     24590     24383     24416     24650     24742     24694     24516     24432     24420 
dram[3]:     24253     24188     24319     24166     24280     24350     24782     24759     24540     24316     24670     24568     24522     24607     24388     24358 
dram[4]:     24171     24142     24292     24189     24419     24475     24671     24735     24579     24412     24492     24604     24534     24407     24281     24402 
dram[5]:     24082     24267     24226     24179     24496     24480     24814     24714     24389     24376     24557     24318     24497     24507     24168     24316 
dram[6]:     24345     24276     24109     24093     24480     24397     24684     24624     24410     24527     24495     24749     24504     24668     24386     24282 
dram[7]:     24242     24274     24229     24202     24479     24456     24594     24556     24554     24430     24499     24643     24499     24397     24221     24410 
dram[8]:     24230     24191     24191     24328     24473     24347     24606     24748     24430     24409     24488     24640     24421     24529     24274     24126 
dram[9]:     24198     24182     24224     24325     24532     24594     24691     24659     24718     24803     24479     24502     24656     24637     24404     24507 
dram[10]:     24170     24443     24439     24433     24493     24491     24747     24827     24672     24551     24541     24450     24484     24594     24441     24327 
dram[11]:     24242     24197     24288     24361     24432     24503     24686     24695     24363     24536     24565     24627     24437     24424     24363     24353 
total dram writes = 4692836
bank skew: 24840/23972 = 1.04
chip skew: 392111/390386 = 1.00
average mf latency per bank:
dram[0]:        568       567       563       564       566       572       568       567       570       571       569       567       566       564       569       567
dram[1]:        570       570       567       568       573       574       569       569       572       572       567       569       564       568       566       568
dram[2]:        561       568       559       564       570       575       567       567       567       571       562       567       559       564       560       565
dram[3]:        572       565       573       567       581       571       571       567       577       572       571       566       570       564     10203       566
dram[4]:        566       565       567       568       571       568       572       570       572       570       567       564       566       566       574       570
dram[5]:        567       567       565       568       569       572       568       569       571       572       566       573       566       567       567       571
dram[6]:        562       569       560       567       570       569       566       568       565       569       561       566       559       564       565       569
dram[7]:        567       567       564       566       566       567       568       569       568       570       567       565       567       569       567       571
dram[8]:        569       564       565       563       574       573       569       569       570       572       567       565       567       565       569       570
dram[9]:        566       568       567       568       569       573       568       568       569       572       566       571       567       567       566       569
dram[10]:        562       567       561       562       564       569       560       562       566       569       562       567       563       565       567       568
dram[11]:        562       569       563       566       568       571       567       570       569       570       568       565       565       566       567       563
maximum mf latency per bank:
dram[0]:       1323      1174      1098      1083      1334      1270      1308      1233      1109      1154      1172      1088      1102      1026      1378      1190
dram[1]:       1167      1064      1164      1238      1243      1061      1183      1200      1238      1271      1078      1164      1181      1151      1490      1671
dram[2]:       1560      1176      1255      1271      1227      1141      1063      1181      1301      1684      1238      1154      1319      1146      1096      1410
dram[3]:       1480      1243      1288      1186      1271      1270      1607      1196      1454      1235      1256      1204      1203      1245      1481      1144
dram[4]:       1170      1184      1232      1141      1218      1134      1166      1099      1082      1280      1264      1203      1173      1101      1294      1119
dram[5]:       1476      1286      1149      1241      1138      1082      1173      1222      1091      1393      1122      1156      1231      1112      1138      1292
dram[6]:       1426      1776      1194      1250      1091      1265      1184      1250      1191      1063      1173      1537      1102      1252      1191      1256
dram[7]:       1254      1267      1147      1226      1486      1202      1146      1099      1071      1178      1251      1304      1382      1509      1415      1440
dram[8]:       1300      1227      1331      1269      1204      1323      1195      1260      1176      1209      1587      1268      1087      1236      1123      1230
dram[9]:       1242      1202      1379      1145      1120      1119      1368      1046      1161      1282      1217      1128      1101      1422      1109      1236
dram[10]:       1272      1034      1342      1293      1090      1179      1384      1344      1308      1244      1161      1191      1242      1263      1228      1323
dram[11]:       1254      1359      1502      1248      1126      1289      1275      1446      1435      1227      1218      1246      1269      1525      1051      1205

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87121361 n_nop=82787620 n_act=789066 n_pre=789050 n_ref_event=0 n_req=2538209 n_rd=2400956 n_rd_L2_A=0 n_write=0 n_wr_bk=390683 bw_util=0.1282
n_activity=54038342 dram_eff=0.2066
bk0: 150621a 83329708i bk1: 151203a 83288569i bk2: 150014a 83360131i bk3: 150628a 83334114i bk4: 150121a 83338223i bk5: 149751a 83428340i bk6: 150684a 83258154i bk7: 150444a 83246661i bk8: 151123a 83069661i bk9: 149948a 83120606i bk10: 150105a 83232433i bk11: 150131a 83205455i bk12: 149285a 83431456i bk13: 149863a 83435275i bk14: 148109a 83547918i bk15: 148926a 83488717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689126
Row_Buffer_Locality_read = 0.719385
Row_Buffer_Locality_write = 0.159807
Bank_Level_Parallism = 1.912023
Bank_Level_Parallism_Col = 1.694045
Bank_Level_Parallism_Ready = 1.178054
write_to_read_ratio_blp_rw_average = 0.170398
GrpLevelPara = 1.405252 

BW Util details:
bwutil = 0.128172 
total_CMD = 87121361 
util_bw = 11166556 
Wasted_Col = 14691043 
Wasted_Row = 9923424 
Idle = 51340338 

BW Util Bottlenecks: 
RCDc_limit = 13254545 
RCDWRc_limit = 1020734 
WTRc_limit = 2007055 
RTWc_limit = 2606500 
CCDLc_limit = 1611839 
rwq = 0 
CCDLc_limit_alone = 1361430 
WTRc_limit_alone = 1903070 
RTWc_limit_alone = 2460076 

Commands details: 
total_CMD = 87121361 
n_nop = 82787620 
Read = 2400956 
Write = 0 
L2_Alloc = 0 
L2_WB = 390683 
n_act = 789066 
n_pre = 789050 
n_ref = 0 
n_req = 2538209 
total_req = 2791639 

Dual Bus Interface Util: 
issued_total_row = 1578116 
issued_total_col = 2791639 
Row_Bus_Util =  0.018114 
CoL_Bus_Util = 0.032043 
Either_Row_CoL_Bus_Util = 0.049744 
Issued_on_Two_Bus_Simul_Util = 0.000413 
issued_two_Eff = 0.008310 
queue_avg = 0.811894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.811894
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87121361 n_nop=82775147 n_act=792884 n_pre=792868 n_ref_event=0 n_req=2542995 n_rd=2405002 n_rd_L2_A=0 n_write=0 n_wr_bk=391433 bw_util=0.1284
n_activity=54132373 dram_eff=0.2066
bk0: 149892a 83377887i bk1: 150638a 83298812i bk2: 149695a 83372649i bk3: 150478a 83356996i bk4: 150888a 83316726i bk5: 150967a 83297108i bk6: 150410a 83271416i bk7: 150453a 83254594i bk8: 150199a 83101498i bk9: 149732a 83152070i bk10: 150233a 83180125i bk11: 149977a 83196784i bk12: 150479a 83367359i bk13: 151044a 83329214i bk14: 149716a 83443244i bk15: 150201a 83379517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688210
Row_Buffer_Locality_read = 0.718403
Row_Buffer_Locality_write = 0.161986
Bank_Level_Parallism = 1.917491
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.181375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.128393 
total_CMD = 87121361 
util_bw = 11185740 
Wasted_Col = 14749475 
Wasted_Row = 9966040 
Idle = 51220106 

BW Util Bottlenecks: 
RCDc_limit = 13316047 
RCDWRc_limit = 1025369 
WTRc_limit = 2007389 
RTWc_limit = 2642949 
CCDLc_limit = 1623082 
rwq = 0 
CCDLc_limit_alone = 1369231 
WTRc_limit_alone = 1903123 
RTWc_limit_alone = 2493364 

Commands details: 
total_CMD = 87121361 
n_nop = 82775147 
Read = 2405002 
Write = 0 
L2_Alloc = 0 
L2_WB = 391433 
n_act = 792884 
n_pre = 792868 
n_ref = 0 
n_req = 2542995 
total_req = 2796435 

Dual Bus Interface Util: 
issued_total_row = 1585752 
issued_total_col = 2796435 
Row_Bus_Util =  0.018202 
CoL_Bus_Util = 0.032098 
Either_Row_CoL_Bus_Util = 0.049887 
Issued_on_Two_Bus_Simul_Util = 0.000413 
issued_two_Eff = 0.008277 
queue_avg = 0.836538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.836538
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87121361 n_nop=82784207 n_act=791477 n_pre=791461 n_ref_event=0 n_req=2536005 n_rd=2398628 n_rd_L2_A=0 n_write=0 n_wr_bk=391032 bw_util=0.1281
n_activity=54044734 dram_eff=0.2065
bk0: 148999a 83449295i bk1: 149924a 83363258i bk2: 150299a 83330785i bk3: 150351a 83325445i bk4: 149419a 83405020i bk5: 149555a 83431348i bk6: 150349a 83245748i bk7: 149088a 83293821i bk8: 149192a 83148998i bk9: 150062a 83081306i bk10: 150164a 83185717i bk11: 150150a 83155909i bk12: 150521a 83338680i bk13: 150231a 83368932i bk14: 149813a 83431720i bk15: 150511a 83382479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687906
Row_Buffer_Locality_read = 0.717833
Row_Buffer_Locality_write = 0.165362
Bank_Level_Parallism = 1.910914
Bank_Level_Parallism_Col = 1.695510
Bank_Level_Parallism_Ready = 1.178880
write_to_read_ratio_blp_rw_average = 0.170216
GrpLevelPara = 1.404111 

BW Util details:
bwutil = 0.128082 
total_CMD = 87121361 
util_bw = 11158640 
Wasted_Col = 14754176 
Wasted_Row = 9955863 
Idle = 51252682 

BW Util Bottlenecks: 
RCDc_limit = 13323950 
RCDWRc_limit = 1014105 
WTRc_limit = 2012603 
RTWc_limit = 2613289 
CCDLc_limit = 1626216 
rwq = 0 
CCDLc_limit_alone = 1371529 
WTRc_limit_alone = 1907506 
RTWc_limit_alone = 2463699 

Commands details: 
total_CMD = 87121361 
n_nop = 82784207 
Read = 2398628 
Write = 0 
L2_Alloc = 0 
L2_WB = 391032 
n_act = 791477 
n_pre = 791461 
n_ref = 0 
n_req = 2536005 
total_req = 2789660 

Dual Bus Interface Util: 
issued_total_row = 1582938 
issued_total_col = 2789660 
Row_Bus_Util =  0.018169 
CoL_Bus_Util = 0.032020 
Either_Row_CoL_Bus_Util = 0.049783 
Issued_on_Two_Bus_Simul_Util = 0.000407 
issued_two_Eff = 0.008172 
queue_avg = 0.822891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.822891
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87121361 n_nop=82762778 n_act=799024 n_pre=799008 n_ref_event=0 n_req=2543462 n_rd=2405745 n_rd_L2_A=0 n_write=0 n_wr_bk=391066 bw_util=0.1284
n_activity=54321991 dram_eff=0.2059
bk0: 150548a 83294512i bk1: 150901a 83275697i bk2: 150750a 83288450i bk3: 149713a 83353639i bk4: 149815a 83403312i bk5: 149293a 83429176i bk6: 151251a 83159317i bk7: 151241a 83167572i bk8: 150064a 83079353i bk9: 149392a 83146404i bk10: 150829a 83131103i bk11: 150698a 83147130i bk12: 150623a 83349611i bk13: 150785a 83318635i bk14: 149787a 83417715i bk15: 150055a 83395570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685853
Row_Buffer_Locality_read = 0.716081
Row_Buffer_Locality_write = 0.157809
Bank_Level_Parallism = 1.917971
Bank_Level_Parallism_Col = 1.698433
Bank_Level_Parallism_Ready = 1.179346
write_to_read_ratio_blp_rw_average = 0.170116
GrpLevelPara = 1.404114 

BW Util details:
bwutil = 0.128410 
total_CMD = 87121361 
util_bw = 11187244 
Wasted_Col = 14854505 
Wasted_Row = 10025601 
Idle = 51054011 

BW Util Bottlenecks: 
RCDc_limit = 13437008 
RCDWRc_limit = 1021866 
WTRc_limit = 2011531 
RTWc_limit = 2668395 
CCDLc_limit = 1615756 
rwq = 0 
CCDLc_limit_alone = 1360054 
WTRc_limit_alone = 1906764 
RTWc_limit_alone = 2517460 

Commands details: 
total_CMD = 87121361 
n_nop = 82762778 
Read = 2405745 
Write = 0 
L2_Alloc = 0 
L2_WB = 391066 
n_act = 799024 
n_pre = 799008 
n_ref = 0 
n_req = 2543462 
total_req = 2796811 

Dual Bus Interface Util: 
issued_total_row = 1598032 
issued_total_col = 2796811 
Row_Bus_Util =  0.018343 
CoL_Bus_Util = 0.032102 
Either_Row_CoL_Bus_Util = 0.050029 
Issued_on_Two_Bus_Simul_Util = 0.000416 
issued_two_Eff = 0.008319 
queue_avg = 0.830364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.830364
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87121361 n_nop=82786535 n_act=789175 n_pre=789159 n_ref_event=0 n_req=2539255 n_rd=2401858 n_rd_L2_A=0 n_write=0 n_wr_bk=390805 bw_util=0.1282
n_activity=53953616 dram_eff=0.207
bk0: 150310a 83332248i bk1: 150412a 83327144i bk2: 149896a 83365044i bk3: 149845a 83364924i bk4: 150082a 83372955i bk5: 150326a 83336990i bk6: 150032a 83276062i bk7: 150109a 83274566i bk8: 150646a 83098177i bk9: 149777a 83177741i bk10: 150302a 83246733i bk11: 150113a 83243977i bk12: 150594a 83344424i bk13: 149829a 83389250i bk14: 149878a 83394189i bk15: 149707a 83392710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689212
Row_Buffer_Locality_read = 0.719196
Row_Buffer_Locality_write = 0.165055
Bank_Level_Parallism = 1.917553
Bank_Level_Parallism_Col = 1.701722
Bank_Level_Parallism_Ready = 1.181998
write_to_read_ratio_blp_rw_average = 0.170159
GrpLevelPara = 1.406688 

BW Util details:
bwutil = 0.128219 
total_CMD = 87121361 
util_bw = 11170652 
Wasted_Col = 14691887 
Wasted_Row = 9909214 
Idle = 51349608 

BW Util Bottlenecks: 
RCDc_limit = 13252977 
RCDWRc_limit = 1017257 
WTRc_limit = 2011433 
RTWc_limit = 2621225 
CCDLc_limit = 1624868 
rwq = 0 
CCDLc_limit_alone = 1371302 
WTRc_limit_alone = 1907891 
RTWc_limit_alone = 2471201 

Commands details: 
total_CMD = 87121361 
n_nop = 82786535 
Read = 2401858 
Write = 0 
L2_Alloc = 0 
L2_WB = 390805 
n_act = 789175 
n_pre = 789159 
n_ref = 0 
n_req = 2539255 
total_req = 2792663 

Dual Bus Interface Util: 
issued_total_row = 1578334 
issued_total_col = 2792663 
Row_Bus_Util =  0.018116 
CoL_Bus_Util = 0.032055 
Either_Row_CoL_Bus_Util = 0.049756 
Issued_on_Two_Bus_Simul_Util = 0.000415 
issued_two_Eff = 0.008344 
queue_avg = 0.827379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.827379
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87121361 n_nop=82790186 n_act=788482 n_pre=788466 n_ref_event=0 n_req=2537299 n_rd=2399954 n_rd_L2_A=0 n_write=0 n_wr_bk=390386 bw_util=0.1281
n_activity=54089915 dram_eff=0.2063
bk0: 150098a 83376177i bk1: 151105a 83281326i bk2: 149892a 83360190i bk3: 150405a 83315255i bk4: 150625a 83332648i bk5: 150025a 83376048i bk6: 150313a 83252840i bk7: 149894a 83289692i bk8: 149284a 83200825i bk9: 149809a 83172996i bk10: 149895a 83250789i bk11: 148541a 83329596i bk12: 151193a 83294460i bk13: 150544a 83314786i bk14: 148833a 83492021i bk15: 149498a 83450712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689245
Row_Buffer_Locality_read = 0.719392
Row_Buffer_Locality_write = 0.162459
Bank_Level_Parallism = 1.913172
Bank_Level_Parallism_Col = 1.695262
Bank_Level_Parallism_Ready = 1.178511
write_to_read_ratio_blp_rw_average = 0.170836
GrpLevelPara = 1.404141 

BW Util details:
bwutil = 0.128113 
total_CMD = 87121361 
util_bw = 11161360 
Wasted_Col = 14695166 
Wasted_Row = 9929006 
Idle = 51335829 

BW Util Bottlenecks: 
RCDc_limit = 13250514 
RCDWRc_limit = 1018277 
WTRc_limit = 1986990 
RTWc_limit = 2632961 
CCDLc_limit = 1619894 
rwq = 0 
CCDLc_limit_alone = 1369165 
WTRc_limit_alone = 1884315 
RTWc_limit_alone = 2484907 

Commands details: 
total_CMD = 87121361 
n_nop = 82790186 
Read = 2399954 
Write = 0 
L2_Alloc = 0 
L2_WB = 390386 
n_act = 788482 
n_pre = 788466 
n_ref = 0 
n_req = 2537299 
total_req = 2790340 

Dual Bus Interface Util: 
issued_total_row = 1576948 
issued_total_col = 2790340 
Row_Bus_Util =  0.018101 
CoL_Bus_Util = 0.032028 
Either_Row_CoL_Bus_Util = 0.049714 
Issued_on_Two_Bus_Simul_Util = 0.000415 
issued_two_Eff = 0.008338 
queue_avg = 0.824552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.824552
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87121361 n_nop=82784063 n_act=788791 n_pre=788775 n_ref_event=0 n_req=2542015 n_rd=2404464 n_rd_L2_A=0 n_write=0 n_wr_bk=391029 bw_util=0.1283
n_activity=54323027 dram_eff=0.2058
bk0: 151107a 83309043i bk1: 151840a 83218586i bk2: 149636a 83390302i bk3: 149380a 83408564i bk4: 150539a 83334674i bk5: 150234a 83356367i bk6: 150036a 83258266i bk7: 150634a 83233477i bk8: 149884a 83222115i bk9: 150301a 83203669i bk10: 149276a 83295996i bk11: 150501a 83245392i bk12: 150397a 83393453i bk13: 150823a 83339429i bk14: 150087a 83382789i bk15: 149789a 83412205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689700
Row_Buffer_Locality_read = 0.719732
Row_Buffer_Locality_write = 0.164724
Bank_Level_Parallism = 1.915095
Bank_Level_Parallism_Col = 1.700200
Bank_Level_Parallism_Ready = 1.179140
write_to_read_ratio_blp_rw_average = 0.170482
GrpLevelPara = 1.404202 

BW Util details:
bwutil = 0.128349 
total_CMD = 87121361 
util_bw = 11181972 
Wasted_Col = 14704710 
Wasted_Row = 9941848 
Idle = 51292831 

BW Util Bottlenecks: 
RCDc_limit = 13260327 
RCDWRc_limit = 1020410 
WTRc_limit = 2018742 
RTWc_limit = 2615276 
CCDLc_limit = 1627694 
rwq = 0 
CCDLc_limit_alone = 1371798 
WTRc_limit_alone = 1912658 
RTWc_limit_alone = 2465464 

Commands details: 
total_CMD = 87121361 
n_nop = 82784063 
Read = 2404464 
Write = 0 
L2_Alloc = 0 
L2_WB = 391029 
n_act = 788791 
n_pre = 788775 
n_ref = 0 
n_req = 2542015 
total_req = 2795493 

Dual Bus Interface Util: 
issued_total_row = 1577566 
issued_total_col = 2795493 
Row_Bus_Util =  0.018108 
CoL_Bus_Util = 0.032087 
Either_Row_CoL_Bus_Util = 0.049785 
Issued_on_Two_Bus_Simul_Util = 0.000410 
issued_two_Eff = 0.008245 
queue_avg = 0.834301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.834301
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87121361 n_nop=82782907 n_act=790397 n_pre=790381 n_ref_event=0 n_req=2541390 n_rd=2403546 n_rd_L2_A=0 n_write=0 n_wr_bk=390685 bw_util=0.1283
n_activity=54483738 dram_eff=0.2051
bk0: 150782a 83285572i bk1: 151435a 83258265i bk2: 149713a 83363226i bk3: 149355a 83410081i bk4: 150251a 83320525i bk5: 150005a 83347395i bk6: 150588a 83246535i bk7: 149469a 83318792i bk8: 150021a 83213253i bk9: 150182a 83182529i bk10: 150550a 83202223i bk11: 151104a 83203968i bk12: 149600a 83413050i bk13: 149435a 83402947i bk14: 149805a 83396422i bk15: 151251a 83287314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688992
Row_Buffer_Locality_read = 0.719289
Row_Buffer_Locality_write = 0.160703
Bank_Level_Parallism = 1.919349
Bank_Level_Parallism_Col = 1.701961
Bank_Level_Parallism_Ready = 1.179045
write_to_read_ratio_blp_rw_average = 0.171085
GrpLevelPara = 1.405212 

BW Util details:
bwutil = 0.128291 
total_CMD = 87121361 
util_bw = 11176924 
Wasted_Col = 14724404 
Wasted_Row = 9957082 
Idle = 51262951 

BW Util Bottlenecks: 
RCDc_limit = 13295769 
RCDWRc_limit = 1024639 
WTRc_limit = 1990312 
RTWc_limit = 2651561 
CCDLc_limit = 1615299 
rwq = 0 
CCDLc_limit_alone = 1359503 
WTRc_limit_alone = 1887564 
RTWc_limit_alone = 2498513 

Commands details: 
total_CMD = 87121361 
n_nop = 82782907 
Read = 2403546 
Write = 0 
L2_Alloc = 0 
L2_WB = 390685 
n_act = 790397 
n_pre = 790381 
n_ref = 0 
n_req = 2541390 
total_req = 2794231 

Dual Bus Interface Util: 
issued_total_row = 1580778 
issued_total_col = 2794231 
Row_Bus_Util =  0.018145 
CoL_Bus_Util = 0.032073 
Either_Row_CoL_Bus_Util = 0.049798 
Issued_on_Two_Bus_Simul_Util = 0.000420 
issued_two_Eff = 0.008426 
queue_avg = 0.835549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.835549
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87121361 n_nop=82793931 n_act=786178 n_pre=786162 n_ref_event=0 n_req=2537841 n_rd=2400626 n_rd_L2_A=0 n_write=0 n_wr_bk=390431 bw_util=0.1281
n_activity=54536236 dram_eff=0.2047
bk0: 150560a 83347944i bk1: 150021a 83391677i bk2: 150432a 83340713i bk3: 150130a 83352967i bk4: 150596a 83295796i bk5: 149464a 83401273i bk6: 149621a 83303768i bk7: 150484a 83256840i bk8: 150129a 83231429i bk9: 149456a 83300772i bk10: 149953a 83295179i bk11: 151252a 83181018i bk12: 149141a 83458410i bk13: 149851a 83418501i bk14: 150573a 83349170i bk15: 148963a 83462445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690219
Row_Buffer_Locality_read = 0.720222
Row_Buffer_Locality_write = 0.165310
Bank_Level_Parallism = 1.904379
Bank_Level_Parallism_Col = 1.693942
Bank_Level_Parallism_Ready = 1.177703
write_to_read_ratio_blp_rw_average = 0.170425
GrpLevelPara = 1.402189 

BW Util details:
bwutil = 0.128146 
total_CMD = 87121361 
util_bw = 11164228 
Wasted_Col = 14697634 
Wasted_Row = 9983678 
Idle = 51275821 

BW Util Bottlenecks: 
RCDc_limit = 13251923 
RCDWRc_limit = 1021269 
WTRc_limit = 1983598 
RTWc_limit = 2612000 
CCDLc_limit = 1603295 
rwq = 0 
CCDLc_limit_alone = 1353013 
WTRc_limit_alone = 1882003 
RTWc_limit_alone = 2463313 

Commands details: 
total_CMD = 87121361 
n_nop = 82793931 
Read = 2400626 
Write = 0 
L2_Alloc = 0 
L2_WB = 390431 
n_act = 786178 
n_pre = 786162 
n_ref = 0 
n_req = 2537841 
total_req = 2791057 

Dual Bus Interface Util: 
issued_total_row = 1572340 
issued_total_col = 2791057 
Row_Bus_Util =  0.018048 
CoL_Bus_Util = 0.032036 
Either_Row_CoL_Bus_Util = 0.049671 
Issued_on_Two_Bus_Simul_Util = 0.000413 
issued_two_Eff = 0.008311 
queue_avg = 0.807731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.807731
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87121361 n_nop=82758585 n_act=798026 n_pre=798010 n_ref_event=0 n_req=2549790 n_rd=2411280 n_rd_L2_A=0 n_write=0 n_wr_bk=392111 bw_util=0.1287
n_activity=54782425 dram_eff=0.2047
bk0: 150618a 83318667i bk1: 150328a 83344986i bk2: 149647a 83353212i bk3: 150443a 83313307i bk4: 150104a 83345131i bk5: 150715a 83301913i bk6: 151212a 83216411i bk7: 151103a 83222067i bk8: 151453a 83150070i bk9: 151621a 83089009i bk10: 150489a 83248362i bk11: 151039a 83211802i bk12: 150630a 83298733i bk13: 151231a 83298665i bk14: 150131a 83340276i bk15: 150516a 83346524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687024
Row_Buffer_Locality_read = 0.717314
Row_Buffer_Locality_write = 0.159729
Bank_Level_Parallism = 1.918035
Bank_Level_Parallism_Col = 1.701305
Bank_Level_Parallism_Ready = 1.181799
write_to_read_ratio_blp_rw_average = 0.170554
GrpLevelPara = 1.404493 

BW Util details:
bwutil = 0.128712 
total_CMD = 87121361 
util_bw = 11213564 
Wasted_Col = 14843485 
Wasted_Row = 10060823 
Idle = 51003489 

BW Util Bottlenecks: 
RCDc_limit = 13421711 
RCDWRc_limit = 1034124 
WTRc_limit = 2001729 
RTWc_limit = 2651292 
CCDLc_limit = 1611614 
rwq = 0 
CCDLc_limit_alone = 1356653 
WTRc_limit_alone = 1897295 
RTWc_limit_alone = 2500765 

Commands details: 
total_CMD = 87121361 
n_nop = 82758585 
Read = 2411280 
Write = 0 
L2_Alloc = 0 
L2_WB = 392111 
n_act = 798026 
n_pre = 798010 
n_ref = 0 
n_req = 2549790 
total_req = 2803391 

Dual Bus Interface Util: 
issued_total_row = 1596036 
issued_total_col = 2803391 
Row_Bus_Util =  0.018320 
CoL_Bus_Util = 0.032178 
Either_Row_CoL_Bus_Util = 0.050077 
Issued_on_Two_Bus_Simul_Util = 0.000421 
issued_two_Eff = 0.008401 
queue_avg = 0.835474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.835474
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87121361 n_nop=82781160 n_act=788444 n_pre=788428 n_ref_event=0 n_req=2545051 n_rd=2406700 n_rd_L2_A=0 n_write=0 n_wr_bk=392103 bw_util=0.1285
n_activity=54443211 dram_eff=0.2056
bk0: 150011a 83388986i bk1: 150877a 83313325i bk2: 151236a 83274687i bk3: 150885a 83287788i bk4: 150549a 83353585i bk5: 150564a 83343750i bk6: 150174a 83336894i bk7: 150168a 83309293i bk8: 150782a 83196564i bk9: 150152a 83244307i bk10: 150665a 83258184i bk11: 149944a 83284873i bk12: 149751a 83425374i bk13: 150641a 83363782i bk14: 150203a 83394847i bk15: 150098a 83396241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690207
Row_Buffer_Locality_read = 0.720525
Row_Buffer_Locality_write = 0.162803
Bank_Level_Parallism = 1.908701
Bank_Level_Parallism_Col = 1.694669
Bank_Level_Parallism_Ready = 1.176818
write_to_read_ratio_blp_rw_average = 0.171243
GrpLevelPara = 1.403958 

BW Util details:
bwutil = 0.128501 
total_CMD = 87121361 
util_bw = 11195212 
Wasted_Col = 14721551 
Wasted_Row = 9949796 
Idle = 51254802 

BW Util Bottlenecks: 
RCDc_limit = 13256176 
RCDWRc_limit = 1028728 
WTRc_limit = 2005357 
RTWc_limit = 2616790 
CCDLc_limit = 1621794 
rwq = 0 
CCDLc_limit_alone = 1370790 
WTRc_limit_alone = 1901996 
RTWc_limit_alone = 2469147 

Commands details: 
total_CMD = 87121361 
n_nop = 82781160 
Read = 2406700 
Write = 0 
L2_Alloc = 0 
L2_WB = 392103 
n_act = 788444 
n_pre = 788428 
n_ref = 0 
n_req = 2545051 
total_req = 2798803 

Dual Bus Interface Util: 
issued_total_row = 1576872 
issued_total_col = 2798803 
Row_Bus_Util =  0.018100 
CoL_Bus_Util = 0.032125 
Either_Row_CoL_Bus_Util = 0.049818 
Issued_on_Two_Bus_Simul_Util = 0.000407 
issued_two_Eff = 0.008173 
queue_avg = 0.820074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.820074
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87121361 n_nop=82789569 n_act=786657 n_pre=786641 n_ref_event=0 n_req=2540172 n_rd=2402443 n_rd_L2_A=0 n_write=0 n_wr_bk=391072 bw_util=0.1283
n_activity=54256860 dram_eff=0.2059
bk0: 150502a 83372866i bk1: 150568a 83354881i bk2: 150467a 83323632i bk3: 150471a 83330313i bk4: 150044a 83346394i bk5: 150236a 83356166i bk6: 150014a 83328906i bk7: 150939a 83242422i bk8: 149884a 83233627i bk9: 150730a 83173083i bk10: 150224a 83251673i bk11: 150316a 83256869i bk12: 148666a 83532042i bk13: 149174a 83448877i bk14: 150162a 83378695i bk15: 150046a 83431608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690315
Row_Buffer_Locality_read = 0.720349
Row_Buffer_Locality_write = 0.166428
Bank_Level_Parallism = 1.904234
Bank_Level_Parallism_Col = 1.691876
Bank_Level_Parallism_Ready = 1.177091
write_to_read_ratio_blp_rw_average = 0.171010
GrpLevelPara = 1.402701 

BW Util details:
bwutil = 0.128259 
total_CMD = 87121361 
util_bw = 11174060 
Wasted_Col = 14707807 
Wasted_Row = 9938520 
Idle = 51300974 

BW Util Bottlenecks: 
RCDc_limit = 13243871 
RCDWRc_limit = 1026276 
WTRc_limit = 1988886 
RTWc_limit = 2628255 
CCDLc_limit = 1624050 
rwq = 0 
CCDLc_limit_alone = 1371251 
WTRc_limit_alone = 1886471 
RTWc_limit_alone = 2477871 

Commands details: 
total_CMD = 87121361 
n_nop = 82789569 
Read = 2402443 
Write = 0 
L2_Alloc = 0 
L2_WB = 391072 
n_act = 786657 
n_pre = 786641 
n_ref = 0 
n_req = 2540172 
total_req = 2793515 

Dual Bus Interface Util: 
issued_total_row = 1573298 
issued_total_col = 2793515 
Row_Bus_Util =  0.018059 
CoL_Bus_Util = 0.032065 
Either_Row_CoL_Bus_Util = 0.049721 
Issued_on_Two_Bus_Simul_Util = 0.000402 
issued_two_Eff = 0.008085 
queue_avg = 0.807805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.807805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2631439, Miss = 1200063, Miss_rate = 0.456, Pending_hits = 141536, Reservation_fails = 5138
L2_cache_bank[1]: Access = 2633050, Miss = 1200895, Miss_rate = 0.456, Pending_hits = 142552, Reservation_fails = 3388
L2_cache_bank[2]: Access = 2639432, Miss = 1201512, Miss_rate = 0.455, Pending_hits = 141182, Reservation_fails = 5009
L2_cache_bank[3]: Access = 2644466, Miss = 1203493, Miss_rate = 0.455, Pending_hits = 143791, Reservation_fails = 4305
L2_cache_bank[4]: Access = 2609500, Miss = 1198757, Miss_rate = 0.459, Pending_hits = 143283, Reservation_fails = 5711
L2_cache_bank[5]: Access = 2630155, Miss = 1199875, Miss_rate = 0.456, Pending_hits = 142477, Reservation_fails = 4457
L2_cache_bank[6]: Access = 9515294, Miss = 1203687, Miss_rate = 0.127, Pending_hits = 142783, Reservation_fails = 5715
L2_cache_bank[7]: Access = 2627625, Miss = 1202079, Miss_rate = 0.457, Pending_hits = 143159, Reservation_fails = 2942
L2_cache_bank[8]: Access = 2644813, Miss = 1201742, Miss_rate = 0.454, Pending_hits = 141781, Reservation_fails = 5771
L2_cache_bank[9]: Access = 2632329, Miss = 1200120, Miss_rate = 0.456, Pending_hits = 141727, Reservation_fails = 3425
L2_cache_bank[10]: Access = 2631197, Miss = 1200138, Miss_rate = 0.456, Pending_hits = 143128, Reservation_fails = 5130
L2_cache_bank[11]: Access = 2641807, Miss = 1199822, Miss_rate = 0.454, Pending_hits = 140915, Reservation_fails = 5768
L2_cache_bank[12]: Access = 2618253, Miss = 1200962, Miss_rate = 0.459, Pending_hits = 141491, Reservation_fails = 6140
L2_cache_bank[13]: Access = 2637810, Miss = 1203502, Miss_rate = 0.456, Pending_hits = 143726, Reservation_fails = 5310
L2_cache_bank[14]: Access = 2629318, Miss = 1201311, Miss_rate = 0.457, Pending_hits = 142660, Reservation_fails = 3636
L2_cache_bank[15]: Access = 2631576, Miss = 1202236, Miss_rate = 0.457, Pending_hits = 142621, Reservation_fails = 4561
L2_cache_bank[16]: Access = 2636415, Miss = 1201007, Miss_rate = 0.456, Pending_hits = 143264, Reservation_fails = 3994
L2_cache_bank[17]: Access = 2628843, Miss = 1199624, Miss_rate = 0.456, Pending_hits = 143357, Reservation_fails = 5575
L2_cache_bank[18]: Access = 2639372, Miss = 1204285, Miss_rate = 0.456, Pending_hits = 142847, Reservation_fails = 2577
L2_cache_bank[19]: Access = 2653044, Miss = 1206997, Miss_rate = 0.455, Pending_hits = 142890, Reservation_fails = 3929
L2_cache_bank[20]: Access = 2622784, Miss = 1203372, Miss_rate = 0.459, Pending_hits = 141584, Reservation_fails = 4666
L2_cache_bank[21]: Access = 2632085, Miss = 1203330, Miss_rate = 0.457, Pending_hits = 142049, Reservation_fails = 4491
L2_cache_bank[22]: Access = 2625733, Miss = 1199965, Miss_rate = 0.457, Pending_hits = 142564, Reservation_fails = 5477
L2_cache_bank[23]: Access = 2635350, Miss = 1202481, Miss_rate = 0.456, Pending_hits = 141973, Reservation_fails = 4987
L2_total_cache_accesses = 70071690
L2_total_cache_misses = 28841255
L2_total_cache_miss_rate = 0.4116
L2_total_cache_pending_hits = 3419340
L2_total_cache_reservation_fails = 112102
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16936147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3419336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10376326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18464876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3419336
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20874948
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49196685
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20875005
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 112102
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=70071690
icnt_total_pkts_simt_to_mem=70071690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 70071690
Req_Network_cycles = 33972483
Req_Network_injected_packets_per_cycle =       2.0626 
Req_Network_conflicts_per_cycle =       1.1777
Req_Network_conflicts_per_cycle_util =       1.4309
Req_Bank_Level_Parallism =       2.5061
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3202
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0871

Reply_Network_injected_packets_num = 70071690
Reply_Network_cycles = 33972483
Reply_Network_injected_packets_per_cycle =        2.0626
Reply_Network_conflicts_per_cycle =        0.2890
Reply_Network_conflicts_per_cycle_util =       0.3486
Reply_Bank_Level_Parallism =       2.4873
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0662
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0688
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 3 days, 19 hrs, 46 min, 17 sec (330377 sec)
gpgpu_simulation_rate = 42792 (inst/sec)
gpgpu_simulation_rate = 102 (cycle/sec)
gpgpu_silicon_slowdown = 13382352x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc7215985c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159850..

GPGPU-Sim PTX: cudaLaunch for 0x0x557116c8ff0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z8shortcutiPi'
Destroy streams for kernel 8: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 8 
gpu_sim_cycle = 267219
gpu_sim_insn = 167327170
gpu_ipc =     626.1799
gpu_tot_sim_cycle = 34239702
gpu_tot_sim_insn = 14305001013
gpu_tot_ipc =     417.7899
gpu_tot_issued_cta = 121324
gpu_occupancy = 86.8415% 
gpu_tot_occupancy = 99.3368% 
max_total_param_size = 0
gpu_stall_dramfull = 20509
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.1679
partiton_level_parallism_total  =       2.1024
partiton_level_parallism_util =       7.3261
partiton_level_parallism_util_total  =       2.5507
L2_BW  =     313.0950 GB/Sec
L2_BW_total  =      91.8348 GB/Sec
gpu_total_sim_rate=42925

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6746475, Miss = 1673102, Miss_rate = 0.248, Pending_hits = 2487580, Reservation_fails = 90082
	L1D_cache_core[1]: Access = 6744262, Miss = 1673418, Miss_rate = 0.248, Pending_hits = 2487817, Reservation_fails = 92050
	L1D_cache_core[2]: Access = 6741468, Miss = 1674485, Miss_rate = 0.248, Pending_hits = 2486710, Reservation_fails = 92230
	L1D_cache_core[3]: Access = 6743585, Miss = 1674771, Miss_rate = 0.248, Pending_hits = 2484836, Reservation_fails = 90561
	L1D_cache_core[4]: Access = 6742173, Miss = 1674358, Miss_rate = 0.248, Pending_hits = 2487602, Reservation_fails = 91519
	L1D_cache_core[5]: Access = 6742895, Miss = 1673665, Miss_rate = 0.248, Pending_hits = 2487837, Reservation_fails = 92646
	L1D_cache_core[6]: Access = 6740147, Miss = 1671934, Miss_rate = 0.248, Pending_hits = 2487444, Reservation_fails = 92009
	L1D_cache_core[7]: Access = 6741256, Miss = 1673644, Miss_rate = 0.248, Pending_hits = 2485744, Reservation_fails = 90329
	L1D_cache_core[8]: Access = 6738867, Miss = 1673390, Miss_rate = 0.248, Pending_hits = 2486051, Reservation_fails = 89211
	L1D_cache_core[9]: Access = 6739382, Miss = 1673812, Miss_rate = 0.248, Pending_hits = 2486582, Reservation_fails = 91667
	L1D_cache_core[10]: Access = 6740818, Miss = 1674006, Miss_rate = 0.248, Pending_hits = 2487435, Reservation_fails = 91361
	L1D_cache_core[11]: Access = 6741737, Miss = 1674160, Miss_rate = 0.248, Pending_hits = 2485989, Reservation_fails = 88769
	L1D_cache_core[12]: Access = 6742106, Miss = 1675102, Miss_rate = 0.248, Pending_hits = 2487279, Reservation_fails = 89708
	L1D_cache_core[13]: Access = 6742049, Miss = 1671520, Miss_rate = 0.248, Pending_hits = 2487036, Reservation_fails = 90515
	L1D_cache_core[14]: Access = 6745312, Miss = 1674490, Miss_rate = 0.248, Pending_hits = 2488613, Reservation_fails = 89592
	L1D_cache_core[15]: Access = 6743656, Miss = 1671765, Miss_rate = 0.248, Pending_hits = 2486044, Reservation_fails = 90401
	L1D_cache_core[16]: Access = 6740504, Miss = 1671821, Miss_rate = 0.248, Pending_hits = 2485357, Reservation_fails = 89042
	L1D_cache_core[17]: Access = 6742297, Miss = 1672066, Miss_rate = 0.248, Pending_hits = 2486344, Reservation_fails = 88848
	L1D_cache_core[18]: Access = 6738583, Miss = 1672177, Miss_rate = 0.248, Pending_hits = 2487529, Reservation_fails = 89980
	L1D_cache_core[19]: Access = 6747392, Miss = 1672646, Miss_rate = 0.248, Pending_hits = 2486172, Reservation_fails = 90430
	L1D_cache_core[20]: Access = 6741828, Miss = 1673072, Miss_rate = 0.248, Pending_hits = 2486814, Reservation_fails = 89838
	L1D_cache_core[21]: Access = 6739816, Miss = 1670912, Miss_rate = 0.248, Pending_hits = 2484599, Reservation_fails = 92429
	L1D_cache_core[22]: Access = 6738369, Miss = 1672772, Miss_rate = 0.248, Pending_hits = 2486391, Reservation_fails = 89218
	L1D_cache_core[23]: Access = 6742247, Miss = 1673420, Miss_rate = 0.248, Pending_hits = 2486233, Reservation_fails = 88558
	L1D_cache_core[24]: Access = 6746286, Miss = 1675088, Miss_rate = 0.248, Pending_hits = 2487182, Reservation_fails = 90575
	L1D_cache_core[25]: Access = 6746215, Miss = 1674628, Miss_rate = 0.248, Pending_hits = 2485331, Reservation_fails = 90427
	L1D_cache_core[26]: Access = 6737346, Miss = 1673430, Miss_rate = 0.248, Pending_hits = 2487157, Reservation_fails = 89474
	L1D_cache_core[27]: Access = 6740719, Miss = 1671943, Miss_rate = 0.248, Pending_hits = 2486414, Reservation_fails = 91411
	L1D_cache_core[28]: Access = 6743016, Miss = 1671735, Miss_rate = 0.248, Pending_hits = 2487578, Reservation_fails = 89269
	L1D_cache_core[29]: Access = 6740979, Miss = 1672691, Miss_rate = 0.248, Pending_hits = 2485503, Reservation_fails = 91170
	L1D_total_cache_accesses = 202261785
	L1D_total_cache_misses = 50196023
	L1D_total_cache_miss_rate = 0.2482
	L1D_total_cache_pending_hits = 74599203
	L1D_total_cache_reservation_fails = 2713319
	L1D_cache_data_port_util = 0.076
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55675486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74599203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28903061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2530577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21292842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 74599203
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21791073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 182742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180470592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21791193

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2530271
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 306
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 182742
ctas_completed 121324, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1348811, 1348894, 1347298, 1347741, 1348471, 1348080, 1346467, 1346662, 1347345, 1348230, 1346868, 1347651, 1347573, 1348077, 1347423, 1346612, 1347856, 1348511, 1346176, 1347299, 1347709, 1347596, 1346856, 1346208, 1348041, 1346997, 1346334, 1347707, 1348084, 1348309, 1347015, 1345613, 
gpgpu_n_tot_thrd_icount = 41387349152
gpgpu_n_tot_w_icount = 1293354661
gpgpu_n_stall_shd_mem = 6533078
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50195903
gpgpu_n_mem_write_global = 21791193
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1308994116
gpgpu_n_store_insn = 70274187
gpgpu_n_shmem_insn = 2041729008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 62486528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5819226
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713852
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34327426	W0_Idle:759471	W0_Scoreboard:-1519820374	W1:77973921	W2:682249552	W3:121615243	W4:8888764	W5:435139	W6:306798	W7:279316	W8:285478	W9:276262	W10:269801	W11:266980	W12:269745	W13:271453	W14:273007	W15:275086	W16:294098	W17:270543	W18:265034	W19:271369	W20:283535	W21:283773	W22:309134	W23:315966	W24:334922	W25:320733	W26:393827	W27:380023	W28:453964	W29:386827	W30:548503	W31:375991	W32:393929874
single_issue_nums: WS0:323440470	WS1:323489497	WS2:323215598	WS3:323209096	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401567224 {8:50195903,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 871647720 {40:21791193,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2007836120 {40:50195903,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 174329544 {8:21791193,}
maxmflatency = 1776 
max_icnt2mem_latency = 762 
maxmrqlatency = 1287 
max_icnt2sh_latency = 163 
averagemflatency = 297 
avg_icnt2mem_latency = 40 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 2 
mrq_lat_table:23508901 	466309 	722487 	1566653 	2012121 	1220866 	1085642 	857401 	218273 	12033 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34579582 	36452821 	949485 	5208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	68079399 	3337885 	487588 	80215 	2009 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	66117898 	3311565 	1420051 	790546 	297586 	48757 	693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	34194 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35111     41362     24048     46468     30901     24436     20321     26224     15256     15467     14788     16313     21206     18407     27837     14216 
dram[1]:     41426     26165     34351     23488     18543     21062     30075     23128     21819     16174     15694     14955     16002     21771     28746     18813 
dram[2]:     41497     41569     47712     47770     23605     29333     32015     24011     15882     16035     16221     14307     14082     15345     28513     19044 
dram[3]:     41788     17636     47897     20133     20884     32482     15379     19030     16450     14287     14864     17424     20239     16695     17973     25258 
dram[4]:     26166     28794     22443     21751     25527     25373     29245     26614     16154     15473     17735     14969     21955     15385     25112     23012 
dram[5]:     41022     41249     21405     46469     28200     27846     15810     15803     16741     12456     15517     16978     21404     21376     28674     23881 
dram[6]:     35520     30855     26857     26232     30402     21983     28991     28247     13556     16412     15156     15297     20542     20338     22187     17865 
dram[7]:     33296     41536     26454     22599     20474     14319     20259     15556     15665     16996     17501     16989     14792     22031     28062     22445 
dram[8]:     26976     22155     48273     48162     34417     18518     17206     28943     18880     16416     16093     13410     16341     17931     19981     28301 
dram[9]:     23253     19928     24767     47746     19646     21179     30478     18426     15215     17955     16511     16387     20163     21603     27006     28597 
dram[10]:     41640     42002     24257     48138     20088     26810     23426     16972     15453     16671     15240     15757     17746     22062     28595     26777 
dram[11]:     33657     41445     36852     19506     17990     33895     30365     27325     17869     16858     15056     15335     22359     20553     17735     15142 
average row accesses per activate:
dram[0]:  3.348821  3.309800  3.364821  3.337452  3.348139  3.422384  3.268185  3.258734  3.106460  3.127402  3.243574  3.226301  3.443216  3.457575  3.537234  3.486444 
dram[1]:  3.389190  3.326576  3.385210  3.382421  3.338837  3.342372  3.289598  3.269016  3.121230  3.149421  3.226404  3.216295  3.416302  3.382170  3.462295  3.417932 
dram[2]:  3.444824  3.370862  3.338939  3.348218  3.396453  3.445489  3.248245  3.287626  3.133616  3.090123  3.192212  3.173085  3.371810  3.394807  3.438177  3.410429 
dram[3]:  3.319580  3.311705  3.315378  3.355089  3.419220  3.417417  3.187556  3.197434  3.098992  3.158744  3.169025  3.193613  3.377777  3.362232  3.418036  3.419246 
dram[4]:  3.353268  3.363214  3.372871  3.365711  3.387457  3.347256  3.283924  3.302467  3.128267  3.192543  3.267041  3.267548  3.398040  3.428583  3.403252  3.413072 
dram[5]:  3.406475  3.327253  3.371212  3.325033  3.344250  3.384249  3.242323  3.283684  3.191702  3.179516  3.261829  3.315070  3.335094  3.364014  3.494291  3.443659 
dram[6]:  3.340271  3.300299  3.401665  3.414221  3.358543  3.385550  3.285293  3.254410  3.213343  3.207590  3.296030  3.260953  3.410735  3.381738  3.407640  3.424928 
dram[7]:  3.312426  3.305603  3.391792  3.394186  3.337567  3.370377  3.265931  3.327068  3.216146  3.204073  3.226467  3.229104  3.449697  3.443655  3.431233  3.323558 
dram[8]:  3.355266  3.388560  3.361515  3.343412  3.315170  3.412398  3.289369  3.261309  3.231413  3.279826  3.293532  3.194062  3.460609  3.411687  3.369822  3.460809 
dram[9]:  3.364717  3.368193  3.343096  3.329542  3.345814  3.317180  3.247326  3.262073  3.170860  3.142730  3.277938  3.248017  3.351350  3.361736  3.364955  3.390311 
dram[10]:  3.392382  3.350107  3.297740  3.299068  3.373362  3.346271  3.332108  3.336756  3.213603  3.258038  3.287925  3.293453  3.436957  3.387305  3.411000  3.403445 
dram[11]:  3.389575  3.369973  3.342688  3.333824  3.348033  3.380122  3.312289  3.259058  3.236747  3.176847  3.261654  3.261444  3.521007  3.464003  3.385789  3.434659 
average row locality = 31670697/9530420 = 3.323117
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    155613    156195    155002    155615    155156    154786    155739    155499    156177    155004    155157    155182    154338    154918    153150    153968 
dram[1]:    154883    155630    154688    155467    155928    155998    155466    155507    155255    154784    155285    155035    155536    156097    154754    155244 
dram[2]:    153987    154911    155288    155343    154461    154593    155405    154146    154246    155122    155221    155205    155575    155286    154852    155550 
dram[3]:    155538    155893    155743    154700    154844    154329    156309    156302    155116    154454    155884    155751    155678    155843    154823    155090 
dram[4]:    155299    155403    154886    154837    155116    155360    155087    155164    155702    154834    155358    155168    155646    154887    154916    154743 
dram[5]:    155091    156101    154885    155392    155667    155065    155366    154949    154343    154857    154953    153594    156251    155598    153868    154534 
dram[6]:    156102    156833    154625    154372    155577    155267    155094    155684    154943    155360    154333    155556    155451    155881    155122    154820 
dram[7]:    155777    156429    154704    154343    155286    155041    155648    154531    155075    155235    155606    156161    154662    154491    154836    156285 
dram[8]:    155552    155013    155425    155118    155634    154505    154674    155536    155186    154511    155009    156307    154197    154902    155609    154000 
dram[9]:    155607    155321    154632    155433    155146    155755    156268    156153    156511    156678    155548    156089    155689    156287    155166    155553 
dram[10]:    155001    155867    156222    155874    155584    155602    155230    155221    155842    155210    155723    154998    154802    155696    155237    155128 
dram[11]:    155492    155552    155457    155456    155078    155270    155067    155995    154940    155784    155281    155371    153722    154225    155203    155082 
total dram reads = 29807820
bank skew: 156833/153150 = 1.02
chip skew: 2491836/2479191 = 1.01
number of total write accesses:
dram[0]:     28355     28484     28587     28540     28784     28529     29002     28899     28738     28749     28735     28753     28740     28847     28519     28547 
dram[1]:     28418     28416     28424     28337     28636     28762     28940     29118     28707     28704     28821     28854     28918     29004     28645     28816 
dram[2]:     28192     28356     28547     28508     28629     28633     28958     28873     28625     28636     28854     28962     28975     28772     28650     28644 
dram[3]:     28479     28426     28513     28384     28547     28594     29071     29062     28762     28524     28903     28851     28779     28798     28654     28634 
dram[4]:     28395     28385     28507     28421     28671     28748     28962     29018     28799     28631     28766     28874     28776     28673     28488     28614 
dram[5]:     28346     28482     28474     28427     28772     28734     29118     29002     28602     28571     28805     28554     28759     28760     28452     28563 
dram[6]:     28574     28497     28331     28319     28725     28649     28992     28902     28614     28739     28716     29006     28771     28918     28657     28538 
dram[7]:     28480     28529     28417     28392     28748     28711     28907     28855     28771     28639     28741     28877     28778     28720     28498     28698 
dram[8]:     28489     28451     28393     28532     28727     28640     28942     29071     28629     28634     28749     28899     28698     28844     28517     28379 
dram[9]:     28458     28420     28454     28511     28821     28893     29000     28964     28940     29019     28738     28748     28980     28950     28664     28804 
dram[10]:     28408     28720     28650     28635     28759     28762     29028     29136     28900     28775     28762     28654     28761     28857     28747     28611 
dram[11]:     28511     28448     28488     28560     28704     28778     28967     28981     28624     28798     28823     28900     28691     28682     28626     28599 
total dram writes = 5509284
bank skew: 29136/28192 = 1.03
chip skew: 460364/458421 = 1.00
average mf latency per bank:
dram[0]:        560       558       553       556       557       563       558       558       561       562       560       558       556       555       559       558
dram[1]:        561       561       558       559       564       564       560       560       562       563       558       559       555       559       557       559
dram[2]:        552       558       550       554       561       565       558       557       557       561       553       558       550       554       550       556
dram[3]:        562       556       564       558       572       563       561       558       568       563       561       557       561       556      9705       558
dram[4]:        557       555       557       558       562       559       563       560       562       561       557       554       557       556       566       561
dram[5]:        558       558       555       558       560       563       559       560       561       562       557       563       556       557       557       562
dram[6]:        553       560       551       557       561       559       557       559       556       560       552       556       549       555       556       560
dram[7]:        557       558       555       557       557       558       559       559       559       561       558       556       557       559       558       562
dram[8]:        560       555       556       554       565       564       560       559       561       563       557       556       558       556       560       561
dram[9]:        558       559       557       559       560       563       559       559       560       562       557       561       557       557       557       560
dram[10]:        554       557       551       553       555       560       551       553       557       560       553       557       553       556       558       559
dram[11]:        553       560       553       557       558       562       558       561       560       561       558       556       556       557       558       555
maximum mf latency per bank:
dram[0]:       1323      1174      1098      1083      1334      1270      1308      1233      1109      1154      1172      1088      1102      1077      1378      1190
dram[1]:       1167      1064      1164      1238      1243      1061      1183      1200      1238      1271      1078      1164      1181      1151      1490      1671
dram[2]:       1560      1176      1255      1271      1227      1141      1063      1181      1301      1684      1238      1154      1319      1146      1096      1410
dram[3]:       1480      1243      1288      1186      1271      1270      1607      1196      1454      1235      1256      1204      1203      1245      1481      1144
dram[4]:       1170      1184      1232      1141      1218      1134      1166      1099      1082      1280      1264      1203      1173      1101      1294      1119
dram[5]:       1476      1286      1149      1241      1138      1082      1173      1222      1091      1393      1122      1156      1231      1112      1138      1292
dram[6]:       1426      1776      1194      1250      1091      1265      1184      1250      1191      1063      1173      1537      1102      1252      1191      1256
dram[7]:       1254      1267      1147      1226      1486      1202      1146      1099      1071      1178      1251      1304      1382      1509      1415      1440
dram[8]:       1300      1227      1331      1269      1204      1323      1195      1260      1176      1209      1587      1268      1087      1236      1123      1230
dram[9]:       1242      1202      1379      1145      1120      1119      1368      1046      1161      1282      1217      1128      1101      1422      1109      1236
dram[10]:       1272      1034      1342      1293      1090      1179      1384      1344      1308      1244      1161      1191      1242      1263      1228      1323
dram[11]:       1254      1359      1502      1248      1126      1289      1275      1446      1435      1227      1218      1246      1269      1525      1051      1205

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87806634 n_nop=83317253 n_act=792701 n_pre=792685 n_ref_event=0 n_req=2636303 n_rd=2481499 n_rd_L2_A=0 n_write=0 n_wr_bk=458808 bw_util=0.1339
n_activity=54694701 dram_eff=0.215
bk0: 155613a 83810398i bk1: 156195a 83764426i bk2: 155002a 83852186i bk3: 155615a 83818634i bk4: 155156a 83834501i bk5: 154786a 83919006i bk6: 155739a 83743978i bk7: 155499a 83725871i bk8: 156177a 83550947i bk9: 155004a 83599069i bk10: 155157a 83726076i bk11: 155182a 83686908i bk12: 154338a 83930574i bk13: 154918a 83924108i bk14: 153150a 84034366i bk15: 153968a 83968309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699315
Row_Buffer_Locality_read = 0.727903
Row_Buffer_Locality_write = 0.241047
Bank_Level_Parallism = 1.973727
Bank_Level_Parallism_Col = 1.787542
Bank_Level_Parallism_Ready = 1.208861
write_to_read_ratio_blp_rw_average = 0.182142
GrpLevelPara = 1.465132 

BW Util details:
bwutil = 0.133945 
total_CMD = 87806634 
util_bw = 11761228 
Wasted_Col = 14740292 
Wasted_Row = 9925426 
Idle = 51379688 

BW Util Bottlenecks: 
RCDc_limit = 13261081 
RCDWRc_limit = 1023676 
WTRc_limit = 2048466 
RTWc_limit = 2706848 
CCDLc_limit = 1642557 
rwq = 0 
CCDLc_limit_alone = 1383337 
WTRc_limit_alone = 1942219 
RTWc_limit_alone = 2553875 

Commands details: 
total_CMD = 87806634 
n_nop = 83317253 
Read = 2481499 
Write = 0 
L2_Alloc = 0 
L2_WB = 458808 
n_act = 792701 
n_pre = 792685 
n_ref = 0 
n_req = 2636303 
total_req = 2940307 

Dual Bus Interface Util: 
issued_total_row = 1585386 
issued_total_col = 2940307 
Row_Bus_Util =  0.018055 
CoL_Bus_Util = 0.033486 
Either_Row_CoL_Bus_Util = 0.051128 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.008088 
queue_avg = 1.084986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08499
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87806634 n_nop=83305297 n_act=796269 n_pre=796253 n_ref_event=0 n_req=2641117 n_rd=2485557 n_rd_L2_A=0 n_write=0 n_wr_bk=459520 bw_util=0.1342
n_activity=54789817 dram_eff=0.215
bk0: 154883a 83868673i bk1: 155630a 83780897i bk2: 154688a 83875496i bk3: 155467a 83851250i bk4: 155928a 83823753i bk5: 155998a 83801629i bk6: 155466a 83766580i bk7: 155507a 83742425i bk8: 155255a 83598051i bk9: 154784a 83640968i bk10: 155285a 83684954i bk11: 155035a 83686443i bk12: 155536a 83879920i bk13: 156097a 83827466i bk14: 154754a 83935195i bk15: 155244a 83864600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698512
Row_Buffer_Locality_read = 0.726940
Row_Buffer_Locality_write = 0.244285
Bank_Level_Parallism = 1.974111
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.208070
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.134162 
total_CMD = 87806634 
util_bw = 11780308 
Wasted_Col = 14798988 
Wasted_Row = 9968332 
Idle = 51259006 

BW Util Bottlenecks: 
RCDc_limit = 13323116 
RCDWRc_limit = 1027704 
WTRc_limit = 2048368 
RTWc_limit = 2736156 
CCDLc_limit = 1654224 
rwq = 0 
CCDLc_limit_alone = 1391319 
WTRc_limit_alone = 1941480 
RTWc_limit_alone = 2580139 

Commands details: 
total_CMD = 87806634 
n_nop = 83305297 
Read = 2485557 
Write = 0 
L2_Alloc = 0 
L2_WB = 459520 
n_act = 796269 
n_pre = 796253 
n_ref = 0 
n_req = 2641117 
total_req = 2945077 

Dual Bus Interface Util: 
issued_total_row = 1592522 
issued_total_col = 2945077 
Row_Bus_Util =  0.018137 
CoL_Bus_Util = 0.033540 
Either_Row_CoL_Bus_Util = 0.051264 
Issued_on_Two_Bus_Simul_Util = 0.000413 
issued_two_Eff = 0.008056 
queue_avg = 1.114485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11448
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87806634 n_nop=83314628 n_act=794876 n_pre=794860 n_ref_event=0 n_req=2634084 n_rd=2479191 n_rd_L2_A=0 n_write=0 n_wr_bk=458814 bw_util=0.1338
n_activity=54701554 dram_eff=0.2148
bk0: 153987a 83949853i bk1: 154911a 83853859i bk2: 155288a 83838487i bk3: 155343a 83820192i bk4: 154461a 83909885i bk5: 154593a 83932774i bk6: 155405a 83741865i bk7: 154146a 83784466i bk8: 154246a 83648051i bk9: 155122a 83571709i bk10: 155221a 83685165i bk11: 155205a 83648043i bk12: 155575a 83850895i bk13: 155286a 83873911i bk14: 154852a 83929067i bk15: 155550a 83877135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698236
Row_Buffer_Locality_read = 0.726397
Row_Buffer_Locality_write = 0.247487
Bank_Level_Parallism = 1.966309
Bank_Level_Parallism_Col = 1.780226
Bank_Level_Parallism_Ready = 1.205919
write_to_read_ratio_blp_rw_average = 0.181401
GrpLevelPara = 1.462268 

BW Util details:
bwutil = 0.133840 
total_CMD = 87806634 
util_bw = 11752020 
Wasted_Col = 14804959 
Wasted_Row = 9958358 
Idle = 51291297 

BW Util Bottlenecks: 
RCDc_limit = 13331044 
RCDWRc_limit = 1016732 
WTRc_limit = 2055028 
RTWc_limit = 2704453 
CCDLc_limit = 1656328 
rwq = 0 
CCDLc_limit_alone = 1393567 
WTRc_limit_alone = 1947309 
RTWc_limit_alone = 2549411 

Commands details: 
total_CMD = 87806634 
n_nop = 83314628 
Read = 2479191 
Write = 0 
L2_Alloc = 0 
L2_WB = 458814 
n_act = 794876 
n_pre = 794860 
n_ref = 0 
n_req = 2634084 
total_req = 2938005 

Dual Bus Interface Util: 
issued_total_row = 1589736 
issued_total_col = 2938005 
Row_Bus_Util =  0.018105 
CoL_Bus_Util = 0.033460 
Either_Row_CoL_Bus_Util = 0.051158 
Issued_on_Two_Bus_Simul_Util = 0.000407 
issued_two_Eff = 0.007955 
queue_avg = 1.081396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0814
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87806634 n_nop=83292800 n_act=802561 n_pre=802545 n_ref_event=0 n_req=2641547 n_rd=2486297 n_rd_L2_A=0 n_write=0 n_wr_bk=458981 bw_util=0.1342
n_activity=54979670 dram_eff=0.2143
bk0: 155538a 83771684i bk1: 155893a 83751965i bk2: 155743a 83768685i bk3: 154700a 83827457i bk4: 154844a 83892195i bk5: 154329a 83919989i bk6: 156309a 83639534i bk7: 156302a 83641313i bk8: 155116a 83555875i bk9: 154454a 83623447i bk10: 155884a 83616689i bk11: 155751a 83622748i bk12: 155678a 83840251i bk13: 155843a 83811684i bk14: 154823a 83897540i bk15: 155090a 83870046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696179
Row_Buffer_Locality_read = 0.724683
Row_Buffer_Locality_write = 0.239691
Bank_Level_Parallism = 1.981344
Bank_Level_Parallism_Col = 1.794843
Bank_Level_Parallism_Ready = 1.212856
write_to_read_ratio_blp_rw_average = 0.182052
GrpLevelPara = 1.463528 

BW Util details:
bwutil = 0.134171 
total_CMD = 87806634 
util_bw = 11781112 
Wasted_Col = 14905673 
Wasted_Row = 10027419 
Idle = 51092430 

BW Util Bottlenecks: 
RCDc_limit = 13443286 
RCDWRc_limit = 1024639 
WTRc_limit = 2051104 
RTWc_limit = 2782863 
CCDLc_limit = 1651522 
rwq = 0 
CCDLc_limit_alone = 1384432 
WTRc_limit_alone = 1943562 
RTWc_limit_alone = 2623315 

Commands details: 
total_CMD = 87806634 
n_nop = 83292800 
Read = 2486297 
Write = 0 
L2_Alloc = 0 
L2_WB = 458981 
n_act = 802561 
n_pre = 802545 
n_ref = 0 
n_req = 2641547 
total_req = 2945278 

Dual Bus Interface Util: 
issued_total_row = 1605106 
issued_total_col = 2945278 
Row_Bus_Util =  0.018280 
CoL_Bus_Util = 0.033543 
Either_Row_CoL_Bus_Util = 0.051407 
Issued_on_Two_Bus_Simul_Util = 0.000416 
issued_two_Eff = 0.008097 
queue_avg = 1.118206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11821
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87806634 n_nop=83316852 n_act=792576 n_pre=792560 n_ref_event=0 n_req=2637337 n_rd=2482406 n_rd_L2_A=0 n_write=0 n_wr_bk=458728 bw_util=0.134
n_activity=54609817 dram_eff=0.2154
bk0: 155299a 83827484i bk1: 155403a 83822500i bk2: 154886a 83865433i bk3: 154837a 83866069i bk4: 155116a 83877267i bk5: 155360a 83845721i bk6: 155087a 83774924i bk7: 155164a 83774270i bk8: 155702a 83595925i bk9: 154834a 83675287i bk10: 155358a 83747976i bk11: 155168a 83746471i bk12: 155646a 83849746i bk13: 154887a 83896309i bk14: 154916a 83885755i bk15: 154743a 83891323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699480
Row_Buffer_Locality_read = 0.727719
Row_Buffer_Locality_write = 0.247013
Bank_Level_Parallism = 1.972207
Bank_Level_Parallism_Col = 1.784956
Bank_Level_Parallism_Ready = 1.207090
write_to_read_ratio_blp_rw_average = 0.181288
GrpLevelPara = 1.465168 

BW Util details:
bwutil = 0.133982 
total_CMD = 87806634 
util_bw = 11764536 
Wasted_Col = 14741592 
Wasted_Row = 9911459 
Idle = 51389047 

BW Util Bottlenecks: 
RCDc_limit = 13259966 
RCDWRc_limit = 1019647 
WTRc_limit = 2054512 
RTWc_limit = 2704559 
CCDLc_limit = 1652993 
rwq = 0 
CCDLc_limit_alone = 1392324 
WTRc_limit_alone = 1948515 
RTWc_limit_alone = 2549887 

Commands details: 
total_CMD = 87806634 
n_nop = 83316852 
Read = 2482406 
Write = 0 
L2_Alloc = 0 
L2_WB = 458728 
n_act = 792576 
n_pre = 792560 
n_ref = 0 
n_req = 2637337 
total_req = 2941134 

Dual Bus Interface Util: 
issued_total_row = 1585136 
issued_total_col = 2941134 
Row_Bus_Util =  0.018053 
CoL_Bus_Util = 0.033496 
Either_Row_CoL_Bus_Util = 0.051133 
Issued_on_Two_Bus_Simul_Util = 0.000416 
issued_two_Eff = 0.008127 
queue_avg = 1.082838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08284
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87806634 n_nop=83319984 n_act=792065 n_pre=792049 n_ref_event=0 n_req=2635402 n_rd=2480514 n_rd_L2_A=0 n_write=0 n_wr_bk=458421 bw_util=0.1339
n_activity=54746877 dram_eff=0.2147
bk0: 155091a 83869346i bk1: 156101a 83778166i bk2: 154885a 83854778i bk3: 155392a 83814697i bk4: 155667a 83831020i bk5: 155065a 83883895i bk6: 155366a 83740362i bk7: 154949a 83781930i bk8: 154343a 83693994i bk9: 154857a 83665471i bk10: 154953a 83745525i bk11: 153594a 83829415i bk12: 156251a 83794930i bk13: 155598a 83823448i bk14: 153868a 83988335i bk15: 154534a 83949682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699453
Row_Buffer_Locality_read = 0.727904
Row_Buffer_Locality_write = 0.243815
Bank_Level_Parallism = 1.969434
Bank_Level_Parallism_Col = 1.780809
Bank_Level_Parallism_Ready = 1.203869
write_to_read_ratio_blp_rw_average = 0.181984
GrpLevelPara = 1.462805 

BW Util details:
bwutil = 0.133882 
total_CMD = 87806634 
util_bw = 11755740 
Wasted_Col = 14745247 
Wasted_Row = 9930898 
Idle = 51374749 

BW Util Bottlenecks: 
RCDc_limit = 13257071 
RCDWRc_limit = 1021008 
WTRc_limit = 2031849 
RTWc_limit = 2720650 
CCDLc_limit = 1650010 
rwq = 0 
CCDLc_limit_alone = 1391090 
WTRc_limit_alone = 1926167 
RTWc_limit_alone = 2567412 

Commands details: 
total_CMD = 87806634 
n_nop = 83319984 
Read = 2480514 
Write = 0 
L2_Alloc = 0 
L2_WB = 458421 
n_act = 792065 
n_pre = 792049 
n_ref = 0 
n_req = 2635402 
total_req = 2938935 

Dual Bus Interface Util: 
issued_total_row = 1584114 
issued_total_col = 2938935 
Row_Bus_Util =  0.018041 
CoL_Bus_Util = 0.033471 
Either_Row_CoL_Bus_Util = 0.051097 
Issued_on_Two_Bus_Simul_Util = 0.000415 
issued_two_Eff = 0.008113 
queue_avg = 1.086611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08661
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87806634 n_nop=83314178 n_act=792278 n_pre=792262 n_ref_event=0 n_req=2640096 n_rd=2485020 n_rd_L2_A=0 n_write=0 n_wr_bk=458948 bw_util=0.1341
n_activity=54980697 dram_eff=0.2142
bk0: 156102a 83794796i bk1: 156833a 83711034i bk2: 154625a 83884399i bk3: 154372a 83907458i bk4: 155577a 83834333i bk5: 155267a 83860598i bk6: 155094a 83748912i bk7: 155684a 83728311i bk8: 154943a 83701041i bk9: 155360a 83685007i bk10: 154333a 83786891i bk11: 155556a 83743538i bk12: 155451a 83890871i bk13: 155881a 83845721i bk14: 155122a 83873709i bk15: 154820a 83909528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699907
Row_Buffer_Locality_read = 0.728230
Row_Buffer_Locality_write = 0.246041
Bank_Level_Parallism = 1.972776
Bank_Level_Parallism_Col = 1.787761
Bank_Level_Parallism_Ready = 1.206558
write_to_read_ratio_blp_rw_average = 0.181664
GrpLevelPara = 1.463875 

BW Util details:
bwutil = 0.134111 
total_CMD = 87806634 
util_bw = 11775872 
Wasted_Col = 14756438 
Wasted_Row = 9943682 
Idle = 51330642 

BW Util Bottlenecks: 
RCDc_limit = 13266743 
RCDWRc_limit = 1023632 
WTRc_limit = 2062498 
RTWc_limit = 2707995 
CCDLc_limit = 1663552 
rwq = 0 
CCDLc_limit_alone = 1397920 
WTRc_limit_alone = 1953235 
RTWc_limit_alone = 2551626 

Commands details: 
total_CMD = 87806634 
n_nop = 83314178 
Read = 2485020 
Write = 0 
L2_Alloc = 0 
L2_WB = 458948 
n_act = 792278 
n_pre = 792262 
n_ref = 0 
n_req = 2640096 
total_req = 2943968 

Dual Bus Interface Util: 
issued_total_row = 1584540 
issued_total_col = 2943968 
Row_Bus_Util =  0.018046 
CoL_Bus_Util = 0.033528 
Either_Row_CoL_Bus_Util = 0.051163 
Issued_on_Two_Bus_Simul_Util = 0.000411 
issued_two_Eff = 0.008025 
queue_avg = 1.129222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12922
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87806634 n_nop=83312826 n_act=793911 n_pre=793895 n_ref_event=0 n_req=2639504 n_rd=2484110 n_rd_L2_A=0 n_write=0 n_wr_bk=458761 bw_util=0.1341
n_activity=55142099 dram_eff=0.2135
bk0: 155777a 83779450i bk1: 156429a 83732032i bk2: 154704a 83863328i bk3: 154343a 83900733i bk4: 155286a 83834135i bk5: 155041a 83851410i bk6: 155648a 83742176i bk7: 154531a 83807896i bk8: 155075a 83712337i bk9: 155235a 83662920i bk10: 155606a 83708062i bk11: 156161a 83693864i bk12: 154662a 83916299i bk13: 154491a 83899368i bk14: 154836a 83884965i bk15: 156285a 83768725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699221
Row_Buffer_Locality_read = 0.727795
Row_Buffer_Locality_write = 0.242448
Bank_Level_Parallism = 1.976869
Bank_Level_Parallism_Col = 1.789571
Bank_Level_Parallism_Ready = 1.205579
write_to_read_ratio_blp_rw_average = 0.182427
GrpLevelPara = 1.464648 

BW Util details:
bwutil = 0.134061 
total_CMD = 87806634 
util_bw = 11771484 
Wasted_Col = 14774908 
Wasted_Row = 9959138 
Idle = 51301104 

BW Util Bottlenecks: 
RCDc_limit = 13302703 
RCDWRc_limit = 1027443 
WTRc_limit = 2031709 
RTWc_limit = 2747038 
CCDLc_limit = 1648176 
rwq = 0 
CCDLc_limit_alone = 1382661 
WTRc_limit_alone = 1926099 
RTWc_limit_alone = 2587133 

Commands details: 
total_CMD = 87806634 
n_nop = 83312826 
Read = 2484110 
Write = 0 
L2_Alloc = 0 
L2_WB = 458761 
n_act = 793911 
n_pre = 793895 
n_ref = 0 
n_req = 2639504 
total_req = 2942871 

Dual Bus Interface Util: 
issued_total_row = 1587806 
issued_total_col = 2942871 
Row_Bus_Util =  0.018083 
CoL_Bus_Util = 0.033515 
Either_Row_CoL_Bus_Util = 0.051178 
Issued_on_Two_Bus_Simul_Util = 0.000420 
issued_two_Eff = 0.008204 
queue_avg = 1.111728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11173
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87806634 n_nop=83323493 n_act=789833 n_pre=789817 n_ref_event=0 n_req=2635966 n_rd=2481178 n_rd_L2_A=0 n_write=0 n_wr_bk=458594 bw_util=0.1339
n_activity=55193273 dram_eff=0.2131
bk0: 155552a 83822629i bk1: 155013a 83879860i bk2: 155425a 83823983i bk3: 155118a 83845012i bk4: 155634a 83791072i bk5: 154505a 83904178i bk6: 154674a 83784581i bk7: 155536a 83743986i bk8: 155186a 83706052i bk9: 154511a 83787762i bk10: 155009a 83783050i bk11: 156307a 83676402i bk12: 154197a 83949927i bk13: 154902a 83919150i bk14: 155609a 83832015i bk15: 154000a 83951778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700364
Row_Buffer_Locality_read = 0.728697
Row_Buffer_Locality_write = 0.246208
Bank_Level_Parallism = 1.965031
Bank_Level_Parallism_Col = 1.785913
Bank_Level_Parallism_Ready = 1.208820
write_to_read_ratio_blp_rw_average = 0.182128
GrpLevelPara = 1.461816 

BW Util details:
bwutil = 0.133920 
total_CMD = 87806634 
util_bw = 11759088 
Wasted_Col = 14747201 
Wasted_Row = 9985641 
Idle = 51314704 

BW Util Bottlenecks: 
RCDc_limit = 13259352 
RCDWRc_limit = 1024003 
WTRc_limit = 2024471 
RTWc_limit = 2709605 
CCDLc_limit = 1635309 
rwq = 0 
CCDLc_limit_alone = 1375702 
WTRc_limit_alone = 1920091 
RTWc_limit_alone = 2554378 

Commands details: 
total_CMD = 87806634 
n_nop = 83323493 
Read = 2481178 
Write = 0 
L2_Alloc = 0 
L2_WB = 458594 
n_act = 789833 
n_pre = 789817 
n_ref = 0 
n_req = 2635966 
total_req = 2939772 

Dual Bus Interface Util: 
issued_total_row = 1579650 
issued_total_col = 2939772 
Row_Bus_Util =  0.017990 
CoL_Bus_Util = 0.033480 
Either_Row_CoL_Bus_Util = 0.051057 
Issued_on_Two_Bus_Simul_Util = 0.000413 
issued_two_Eff = 0.008093 
queue_avg = 1.087829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08783
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87806634 n_nop=83288298 n_act=801539 n_pre=801523 n_ref_event=0 n_req=2647953 n_rd=2491836 n_rd_L2_A=0 n_write=0 n_wr_bk=460364 bw_util=0.1345
n_activity=55439959 dram_eff=0.213
bk0: 155607a 83792207i bk1: 155321a 83825091i bk2: 154632a 83842649i bk3: 155433a 83806484i bk4: 155146a 83841791i bk5: 155755a 83798108i bk6: 156268a 83696017i bk7: 156153a 83704128i bk8: 156511a 83634220i bk9: 156678a 83573439i bk10: 155548a 83735097i bk11: 156089a 83700105i bk12: 155689a 83792238i bk13: 156287a 83796495i bk14: 155166a 83825003i bk15: 155553a 83830535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697300
Row_Buffer_Locality_read = 0.725860
Row_Buffer_Locality_write = 0.241441
Bank_Level_Parallism = 1.978535
Bank_Level_Parallism_Col = 1.793557
Bank_Level_Parallism_Ready = 1.212098
write_to_read_ratio_blp_rw_average = 0.182096
GrpLevelPara = 1.463764 

BW Util details:
bwutil = 0.134486 
total_CMD = 87806634 
util_bw = 11808800 
Wasted_Col = 14892594 
Wasted_Row = 10062670 
Idle = 51042570 

BW Util Bottlenecks: 
RCDc_limit = 13428635 
RCDWRc_limit = 1036487 
WTRc_limit = 2042438 
RTWc_limit = 2752199 
CCDLc_limit = 1642380 
rwq = 0 
CCDLc_limit_alone = 1377750 
WTRc_limit_alone = 1935134 
RTWc_limit_alone = 2594873 

Commands details: 
total_CMD = 87806634 
n_nop = 83288298 
Read = 2491836 
Write = 0 
L2_Alloc = 0 
L2_WB = 460364 
n_act = 801539 
n_pre = 801523 
n_ref = 0 
n_req = 2647953 
total_req = 2952200 

Dual Bus Interface Util: 
issued_total_row = 1603062 
issued_total_col = 2952200 
Row_Bus_Util =  0.018257 
CoL_Bus_Util = 0.033622 
Either_Row_CoL_Bus_Util = 0.051458 
Issued_on_Two_Bus_Simul_Util = 0.000421 
issued_two_Eff = 0.008172 
queue_avg = 1.105543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10554
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87806634 n_nop=83311140 n_act=791935 n_pre=791919 n_ref_event=0 n_req=2643147 n_rd=2487237 n_rd_L2_A=0 n_write=0 n_wr_bk=460165 bw_util=0.1343
n_activity=55100428 dram_eff=0.214
bk0: 155001a 83873527i bk1: 155867a 83801505i bk2: 156222a 83771774i bk3: 155874a 83787354i bk4: 155584a 83853259i bk5: 155602a 83843374i bk6: 155230a 83829080i bk7: 155221a 83800004i bk8: 155842a 83682384i bk9: 155210a 83734319i bk10: 155723a 83754888i bk11: 154998a 83788034i bk12: 154802a 83921936i bk13: 155696a 83866324i bk14: 155237a 83880513i bk15: 155128a 83883376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700383
Row_Buffer_Locality_read = 0.728974
Row_Buffer_Locality_write = 0.244269
Bank_Level_Parallism = 1.966600
Bank_Level_Parallism_Col = 1.782902
Bank_Level_Parallism_Ready = 1.204845
write_to_read_ratio_blp_rw_average = 0.182530
GrpLevelPara = 1.463037 

BW Util details:
bwutil = 0.134268 
total_CMD = 87806634 
util_bw = 11789608 
Wasted_Col = 14771758 
Wasted_Row = 9951969 
Idle = 51293299 

BW Util Bottlenecks: 
RCDc_limit = 13263065 
RCDWRc_limit = 1031222 
WTRc_limit = 2048868 
RTWc_limit = 2706228 
CCDLc_limit = 1652512 
rwq = 0 
CCDLc_limit_alone = 1393469 
WTRc_limit_alone = 1942640 
RTWc_limit_alone = 2553413 

Commands details: 
total_CMD = 87806634 
n_nop = 83311140 
Read = 2487237 
Write = 0 
L2_Alloc = 0 
L2_WB = 460165 
n_act = 791935 
n_pre = 791919 
n_ref = 0 
n_req = 2643147 
total_req = 2947402 

Dual Bus Interface Util: 
issued_total_row = 1583854 
issued_total_col = 2947402 
Row_Bus_Util =  0.018038 
CoL_Bus_Util = 0.033567 
Either_Row_CoL_Bus_Util = 0.051198 
Issued_on_Two_Bus_Simul_Util = 0.000407 
issued_two_Eff = 0.007955 
queue_avg = 1.084530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08453
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87806634 n_nop=83319951 n_act=789922 n_pre=789906 n_ref_event=0 n_req=2638241 n_rd=2482975 n_rd_L2_A=0 n_write=0 n_wr_bk=459180 bw_util=0.134
n_activity=54914424 dram_eff=0.2143
bk0: 155492a 83869186i bk1: 155552a 83850201i bk2: 155457a 83819914i bk3: 155456a 83829637i bk4: 155078a 83855825i bk5: 155270a 83866126i bk6: 155067a 83821119i bk7: 155995a 83737156i bk8: 154940a 83721075i bk9: 155784a 83666368i bk10: 155281a 83756081i bk11: 155371a 83764782i bk12: 153722a 84034843i bk13: 154225a 83956977i bk14: 155203a 83874556i bk15: 155082a 83928744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700589
Row_Buffer_Locality_read = 0.728830
Row_Buffer_Locality_write = 0.248966
Bank_Level_Parallism = 1.959571
Bank_Level_Parallism_Col = 1.776566
Bank_Level_Parallism_Ready = 1.202864
write_to_read_ratio_blp_rw_average = 0.182202
GrpLevelPara = 1.461160 

BW Util details:
bwutil = 0.134029 
total_CMD = 87806634 
util_bw = 11768620 
Wasted_Col = 14757477 
Wasted_Row = 9940683 
Idle = 51339854 

BW Util Bottlenecks: 
RCDc_limit = 13250750 
RCDWRc_limit = 1028855 
WTRc_limit = 2031065 
RTWc_limit = 2714340 
CCDLc_limit = 1654052 
rwq = 0 
CCDLc_limit_alone = 1393241 
WTRc_limit_alone = 1925750 
RTWc_limit_alone = 2558844 

Commands details: 
total_CMD = 87806634 
n_nop = 83319951 
Read = 2482975 
Write = 0 
L2_Alloc = 0 
L2_WB = 459180 
n_act = 789922 
n_pre = 789906 
n_ref = 0 
n_req = 2638241 
total_req = 2942155 

Dual Bus Interface Util: 
issued_total_row = 1579828 
issued_total_col = 2942155 
Row_Bus_Util =  0.017992 
CoL_Bus_Util = 0.033507 
Either_Row_CoL_Bus_Util = 0.051097 
Issued_on_Two_Bus_Simul_Util = 0.000402 
issued_two_Eff = 0.007868 
queue_avg = 1.075896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0759

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2711957, Miss = 1240333, Miss_rate = 0.457, Pending_hits = 141544, Reservation_fails = 5163
L2_cache_bank[1]: Access = 2713518, Miss = 1241168, Miss_rate = 0.457, Pending_hits = 142558, Reservation_fails = 3388
L2_cache_bank[2]: Access = 2718398, Miss = 1241795, Miss_rate = 0.457, Pending_hits = 141185, Reservation_fails = 5009
L2_cache_bank[3]: Access = 2724253, Miss = 1243765, Miss_rate = 0.457, Pending_hits = 143798, Reservation_fails = 4591
L2_cache_bank[4]: Access = 2688750, Miss = 1239036, Miss_rate = 0.461, Pending_hits = 143287, Reservation_fails = 5711
L2_cache_bank[5]: Access = 2709577, Miss = 1240159, Miss_rate = 0.458, Pending_hits = 142478, Reservation_fails = 4457
L2_cache_bank[6]: Access = 9595242, Miss = 1243955, Miss_rate = 0.130, Pending_hits = 142790, Reservation_fails = 5975
L2_cache_bank[7]: Access = 2707691, Miss = 1242363, Miss_rate = 0.459, Pending_hits = 143166, Reservation_fails = 3094
L2_cache_bank[8]: Access = 2725375, Miss = 1242012, Miss_rate = 0.456, Pending_hits = 141785, Reservation_fails = 6112
L2_cache_bank[9]: Access = 2711957, Miss = 1240398, Miss_rate = 0.457, Pending_hits = 141731, Reservation_fails = 3425
L2_cache_bank[10]: Access = 2711154, Miss = 1240429, Miss_rate = 0.458, Pending_hits = 143139, Reservation_fails = 5292
L2_cache_bank[11]: Access = 2721392, Miss = 1240091, Miss_rate = 0.456, Pending_hits = 140921, Reservation_fails = 5768
L2_cache_bank[12]: Access = 2698228, Miss = 1241247, Miss_rate = 0.460, Pending_hits = 141491, Reservation_fails = 6140
L2_cache_bank[13]: Access = 2717624, Miss = 1243773, Miss_rate = 0.458, Pending_hits = 143731, Reservation_fails = 5310
L2_cache_bank[14]: Access = 2708464, Miss = 1241595, Miss_rate = 0.458, Pending_hits = 142667, Reservation_fails = 3636
L2_cache_bank[15]: Access = 2711093, Miss = 1242516, Miss_rate = 0.458, Pending_hits = 142629, Reservation_fails = 4764
L2_cache_bank[16]: Access = 2716670, Miss = 1241288, Miss_rate = 0.457, Pending_hits = 143275, Reservation_fails = 3994
L2_cache_bank[17]: Access = 2708176, Miss = 1239895, Miss_rate = 0.458, Pending_hits = 143358, Reservation_fails = 5575
L2_cache_bank[18]: Access = 2719366, Miss = 1244568, Miss_rate = 0.458, Pending_hits = 142853, Reservation_fails = 2577
L2_cache_bank[19]: Access = 2732986, Miss = 1247270, Miss_rate = 0.456, Pending_hits = 142897, Reservation_fails = 3929
L2_cache_bank[20]: Access = 2703140, Miss = 1243642, Miss_rate = 0.460, Pending_hits = 141591, Reservation_fails = 4666
L2_cache_bank[21]: Access = 2711705, Miss = 1243597, Miss_rate = 0.459, Pending_hits = 142051, Reservation_fails = 4491
L2_cache_bank[22]: Access = 2705250, Miss = 1240242, Miss_rate = 0.458, Pending_hits = 142571, Reservation_fails = 5586
L2_cache_bank[23]: Access = 2715130, Miss = 1242736, Miss_rate = 0.458, Pending_hits = 141975, Reservation_fails = 4987
L2_total_cache_accesses = 71987096
L2_total_cache_misses = 29807873
L2_total_cache_miss_rate = 0.4141
L2_total_cache_pending_hits = 3419471
L2_total_cache_reservation_fails = 113640
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16968616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3419467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10617974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 113640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19189846
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3419467
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21791136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50195903
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21791193
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 113640
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=71987096
icnt_total_pkts_simt_to_mem=71987096
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 71987096
Req_Network_cycles = 34239702
Req_Network_injected_packets_per_cycle =       2.1024 
Req_Network_conflicts_per_cycle =       1.1843
Req_Network_conflicts_per_cycle_util =       1.4369
Req_Bank_Level_Parallism =       2.5507
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3238
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0887

Reply_Network_injected_packets_num = 71987096
Reply_Network_cycles = 34239702
Reply_Network_injected_packets_per_cycle =        2.1024
Reply_Network_conflicts_per_cycle =        0.3140
Reply_Network_conflicts_per_cycle_util =       0.3781
Reply_Bank_Level_Parallism =       2.5317
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0721
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0701
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 3 days, 20 hrs, 34 min, 8 sec (333248 sec)
gpgpu_simulation_rate = 42925 (inst/sec)
gpgpu_simulation_rate = 102 (cycle/sec)
gpgpu_silicon_slowdown = 13382352x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc7215982c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159810..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc72159808..

GPGPU-Sim PTX: cudaLaunch for 0x0x557116c8fd90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
