
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 975.070 ; gain = 130.918 ; free physical = 4539 ; free virtual = 21712
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/top.sv:29]
INFO: [Synth 8-638] synthesizing module 'clockdivider_Nexys4' [/home/vir/LabProject/LabProject.srcs/sources_1/new/clockdiv.sv:11]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20516]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 80 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (1#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20516]
WARNING: [Synth 8-350] instance 'mmcm' of module 'MMCME2_BASE' requires 18 connections, but only 10 given [/home/vir/LabProject/LabProject.srcs/sources_1/new/clockdiv.sv:17]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'INV' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17255]
INFO: [Synth 8-256] done synthesizing module 'INV' (3#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17255]
INFO: [Synth 8-638] synthesizing module 'BUFGMUX' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:696]
	Parameter CLK_SEL_TYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFGMUX' (4#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:696]
INFO: [Synth 8-256] done synthesizing module 'clockdivider_Nexys4' (5#1) [/home/vir/LabProject/LabProject.srcs/sources_1/new/clockdiv.sv:11]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/new/debouncer.sv:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (6#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/new/debouncer.sv:23]
INFO: [Synth 8-638] synthesizing module 'mips' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/mips.sv:25]
INFO: [Synth 8-638] synthesizing module 'controller' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/controller.sv:53]
INFO: [Synth 8-256] done synthesizing module 'controller' (7#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/controller.sv:53]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/datapath.sv:25]
	Parameter Abits bound to: 5 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_file' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/register_file.sv:13]
	Parameter Abits bound to: 5 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'regd_init.txt' is read successfully [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/register_file.sv:26]
INFO: [Synth 8-256] done synthesizing module 'register_file' (8#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/register_file.sv:13]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/ALU.sv:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'addsub' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/addsub.sv:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adder' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/adder.sv:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fulladder' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/fulladder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (9#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/fulladder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'adder' (10#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/adder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'addsub' (11#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/addsub.sv:23]
INFO: [Synth 8-638] synthesizing module 'shifter' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/shifter.sv:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shifter' (12#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/shifter.sv:23]
INFO: [Synth 8-638] synthesizing module 'logical' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/logical.sv:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'logical' (13#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/logical.sv:23]
INFO: [Synth 8-638] synthesizing module 'comparator' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/comparator.sv:23]
INFO: [Synth 8-256] done synthesizing module 'comparator' (14#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/comparator.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (15#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/ALU.sv:23]
INFO: [Synth 8-256] done synthesizing module 'datapath' (16#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/datapath.sv:25]
WARNING: [Synth 8-350] instance 'dp' of module 'datapath' requires 17 connections, but only 16 given [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/mips.sv:45]
INFO: [Synth 8-256] done synthesizing module 'mips' (17#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/mips.sv:25]
INFO: [Synth 8-638] synthesizing module 'imem' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/imem.sv:28]
INFO: [Synth 8-3876] $readmem data file 'imem_init.txt' is read successfully [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/imem.sv:34]
INFO: [Synth 8-256] done synthesizing module 'imem' (18#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/imem.sv:28]
INFO: [Synth 8-638] synthesizing module 'memIO' [/home/vir/LabProject/LabProject.srcs/sources_1/new/memIO.sv:27]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/vir/LabProject/LabProject.srcs/sources_1/new/memIO.sv:157]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/vir/LabProject/LabProject.srcs/sources_1/new/memIO.sv:158]
INFO: [Synth 8-638] synthesizing module 'keyboard' [/home/vir/LabProject/LabProject.srcs/sources_1/new/keyboard.sv:17]
INFO: [Synth 8-256] done synthesizing module 'keyboard' (19#1) [/home/vir/LabProject/LabProject.srcs/sources_1/new/keyboard.sv:17]
INFO: [Synth 8-638] synthesizing module 'display8digit' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/display8digit.sv:74]
INFO: [Synth 8-638] synthesizing module 'hexto7seg' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/hexto7seg.sv:4]
INFO: [Synth 8-256] done synthesizing module 'hexto7seg' (20#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/hexto7seg.sv:4]
INFO: [Synth 8-256] done synthesizing module 'display8digit' (21#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/display8digit.sv:74]
INFO: [Synth 8-638] synthesizing module 'smem' [/home/vir/LabProject/LabProject.srcs/sources_1/new/smem.sv:27]
INFO: [Synth 8-3876] $readmem data file 'smem_init.txt' is read successfully [/home/vir/LabProject/LabProject.srcs/sources_1/new/smem.sv:36]
INFO: [Synth 8-256] done synthesizing module 'smem' (22#1) [/home/vir/LabProject/LabProject.srcs/sources_1/new/smem.sv:27]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/dmem.sv:28]
INFO: [Synth 8-3876] $readmem data file 'dmem_init.txt' is read successfully [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/dmem.sv:36]
INFO: [Synth 8-256] done synthesizing module 'dmem' (23#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/dmem.sv:28]
INFO: [Synth 8-256] done synthesizing module 'memIO' (24#1) [/home/vir/LabProject/LabProject.srcs/sources_1/new/memIO.sv:27]
INFO: [Synth 8-638] synthesizing module 'vgadisplaydriver' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/new/vgadisplaydriver.sv:13]
INFO: [Synth 8-638] synthesizing module 'vgatimer' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/new/vgatimer.sv:25]
INFO: [Synth 8-638] synthesizing module 'xycounter' [/home/vir/LabProject/LabProject.srcs/sources_1/imports/new/xycounter.sv:24]
	Parameter width bound to: 800 - type: integer 
	Parameter height bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xycounter' (25#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/new/xycounter.sv:24]
INFO: [Synth 8-256] done synthesizing module 'vgatimer' (26#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/new/vgatimer.sv:25]
INFO: [Synth 8-638] synthesizing module 'bitmapmem' [/home/vir/LabProject/LabProject.srcs/sources_1/new/bitmapmem.sv:28]
INFO: [Synth 8-3876] $readmem data file 'bmem_init.txt' is read successfully [/home/vir/LabProject/LabProject.srcs/sources_1/new/bitmapmem.sv:35]
INFO: [Synth 8-256] done synthesizing module 'bitmapmem' (27#1) [/home/vir/LabProject/LabProject.srcs/sources_1/new/bitmapmem.sv:28]
INFO: [Synth 8-256] done synthesizing module 'vgadisplaydriver' (28#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/new/vgadisplaydriver.sv:13]
INFO: [Synth 8-256] done synthesizing module 'top' (29#1) [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/top.sv:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.453 ; gain = 170.301 ; free physical = 4498 ; free virtual = 21671
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dp:wr to constant 0 [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/mips.sv:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.453 ; gain = 170.301 ; free physical = 4498 ; free virtual = 21671
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vir/LabProject/LabProject.srcs/constrs_1/new/master.xdc]
Finished Parsing XDC File [/home/vir/LabProject/LabProject.srcs/constrs_1/new/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vir/LabProject/LabProject.srcs/constrs_1/new/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 4 instances
  INV => LUT1: 1 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1352.000 ; gain = 0.000 ; free physical = 4283 ; free virtual = 21450
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6309 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1352.000 ; gain = 507.848 ; free physical = 4278 ; free virtual = 21444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1352.000 ; gain = 507.848 ; free physical = 4278 ; free virtual = 21444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1352.000 ; gain = 507.848 ; free physical = 4278 ; free virtual = 21444
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1352.000 ; gain = 507.848 ; free physical = 4273 ; free virtual = 21439
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 67    
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	 131 Input     32 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   9 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clockdivider_Nexys4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   9 Input     10 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module fulladder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module logical 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	 131 Input     32 Bit        Muxes := 1     
Module keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module hexto7seg 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
Module display8digit 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module memIO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module xycounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vgatimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module vgadisplaydriver 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1352.000 ; gain = 507.848 ; free physical = 4273 ; free virtual = 21439
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "disp/myhexencoder/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "timer/xy/y0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1352.000 ; gain = 507.848 ; free physical = 4274 ; free virtual = 21441
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1352.000 ; gain = 507.848 ; free physical = 4274 ; free virtual = 21441

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|bitmapmem        | rom        | 2048x12       | LUT            | 
|vgadisplaydriver | rom        | 2048x12       | LUT            | 
+-----------------+------------+---------------+----------------+


Distributed RAM: 
+------------+--------------------------+-----------+----------------------+----------------------------------------------+-------------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives                                   | Hierarchical Name | 
+------------+--------------------------+-----------+----------------------+----------------------------------------------+-------------------+
|top         | mips/dp/registers/rf_reg | Implied   | 32 x 32              | RAM32M x 12                                  | top/ram__6        | 
|top         | memIO/smem/mem_reg       | Implied   | 2 K x 8              | RAM16X1D x 8  RAM32X1D x 8  RAM128X1D x 72   | top/ram__8        | 
|top         | memIO/dmem/mem_reg       | Implied   | 32 x 32              | RAM32X1S x 32                                | top/ram__10       | 
+------------+--------------------------+-----------+----------------------+----------------------------------------------+-------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[31] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[29] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[27] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/disp/counter_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/disp/counter_reg[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/disp/counter_reg[20] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/disp/counter_reg[21] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/disp/counter_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/disp/counter_reg[23] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/disp/counter_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/disp/counter_reg[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/disp/counter_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/disp/counter_reg[27] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/disp/counter_reg[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/disp/counter_reg[29] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/disp/counter_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/disp/counter_reg[31] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[12] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[15] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[16] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[17] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/count_reg[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\rbouncer/temp_clean_reg ) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance '\memIO/kmem/temp_char_reg[13] ' (FDE) to '\memIO/kmem/temp_char_reg[14] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/temp_char_reg[14] ' (FDE) to '\memIO/kmem/temp_char_reg[15] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/temp_char_reg[8] ' (FDE) to '\memIO/kmem/temp_char_reg[9] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/temp_char_reg[9] ' (FDE) to '\memIO/kmem/temp_char_reg[10] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/temp_char_reg[10] ' (FDE) to '\memIO/kmem/temp_char_reg[11] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memIO/kmem/temp_char_reg[11] )
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[13] ' (FDE) to '\memIO/kmem/keyb_char_reg[15] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[14] ' (FDE) to '\memIO/kmem/keyb_char_reg[15] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[8] ' (FDE) to '\memIO/kmem/keyb_char_reg[11] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[9] ' (FDE) to '\memIO/kmem/keyb_char_reg[11] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[10] ' (FDE) to '\memIO/kmem/keyb_char_reg[11] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memIO/kmem/keyb_char_reg[11] )
INFO: [Synth 8-3886] merging instance '\memIO/kmem/temp_char_reg[22] ' (FDE) to '\memIO/kmem/temp_char_reg[21] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/temp_char_reg[21] ' (FDE) to '\memIO/kmem/temp_char_reg[23] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/temp_char_reg[11] ' (FDE) to '\memIO/kmem/temp_char_reg[16] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/temp_char_reg[16] ' (FDE) to '\memIO/kmem/temp_char_reg[17] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/temp_char_reg[17] ' (FDE) to '\memIO/kmem/temp_char_reg[18] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/temp_char_reg[18] ' (FDE) to '\memIO/kmem/temp_char_reg[19] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memIO/kmem/temp_char_reg[19] )
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[21] ' (FDE) to '\memIO/kmem/keyb_char_reg[23] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[22] ' (FDE) to '\memIO/kmem/keyb_char_reg[23] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[16] ' (FDE) to '\memIO/kmem/keyb_char_reg[19] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[11] ' (FDE) to '\memIO/kmem/keyb_char_reg[19] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[17] ' (FDE) to '\memIO/kmem/keyb_char_reg[19] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[18] ' (FDE) to '\memIO/kmem/keyb_char_reg[19] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memIO/kmem/keyb_char_reg[19] )
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[30] ' (FDE) to '\memIO/kmem/keyb_char_reg[31] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[29] ' (FDE) to '\memIO/kmem/keyb_char_reg[31] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[24] ' (FDE) to '\memIO/kmem/keyb_char_reg[27] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[19] ' (FDE) to '\memIO/kmem/keyb_char_reg[27] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[25] ' (FDE) to '\memIO/kmem/keyb_char_reg[27] '
INFO: [Synth 8-3886] merging instance '\memIO/kmem/keyb_char_reg[26] ' (FDE) to '\memIO/kmem/keyb_char_reg[27] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memIO/kmem/keyb_char_reg[27] )
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[21] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[17] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[16] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/temp_char_reg[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[29] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[27] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[21] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[17] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[16] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\memIO/kmem/keyb_char_reg[8] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1352.000 ; gain = 507.848 ; free physical = 4274 ; free virtual = 21423
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1352.000 ; gain = 507.848 ; free physical = 4274 ; free virtual = 21423

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1352.000 ; gain = 507.848 ; free physical = 4255 ; free virtual = 21401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1352.000 ; gain = 507.848 ; free physical = 4240 ; free virtual = 21390
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1375.109 ; gain = 530.957 ; free physical = 4196 ; free virtual = 21346
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1375.109 ; gain = 530.957 ; free physical = 4196 ; free virtual = 21346

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1375.109 ; gain = 530.957 ; free physical = 4196 ; free virtual = 21346
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.109 ; gain = 530.957 ; free physical = 4196 ; free virtual = 21346
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.109 ; gain = 530.957 ; free physical = 4196 ; free virtual = 21346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.109 ; gain = 530.957 ; free physical = 4196 ; free virtual = 21346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.109 ; gain = 530.957 ; free physical = 4196 ; free virtual = 21346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.109 ; gain = 530.957 ; free physical = 4196 ; free virtual = 21346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.109 ; gain = 530.957 ; free physical = 4196 ; free virtual = 21346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |BUFGMUX     |     4|
|3     |CARRY4      |    30|
|4     |INV         |     1|
|5     |LUT1        |    84|
|6     |LUT2        |   150|
|7     |LUT3        |   121|
|8     |LUT4        |   144|
|9     |LUT5        |   140|
|10    |LUT6        |   485|
|11    |MMCME2_BASE |     1|
|12    |MUXF7       |    17|
|13    |MUXF8       |     2|
|14    |RAM128X1D   |    72|
|15    |RAM16X1D    |     8|
|16    |RAM32M      |    12|
|17    |RAM32X1D    |     8|
|18    |RAM32X1S    |    32|
|19    |FDRE        |   140|
|20    |IBUF        |     4|
|21    |OBUF        |    30|
+------+------------+------+

Report Instance Areas: 
+------+----------------+--------------------+------+
|      |Instance        |Module              |Cells |
+------+----------------+--------------------+------+
|1     |top             |                    |  1486|
|2     |  clkdv         |clockdivider_Nexys4 |    14|
|3     |  display       |vgadisplaydriver    |    99|
|4     |    timer       |vgatimer            |    81|
|5     |      xy        |xycounter           |    77|
|6     |  memIO         |memIO               |   315|
|7     |    disp        |display8digit       |    50|
|8     |    dmem        |dmem                |    33|
|9     |    kmem        |keyboard            |   130|
|10    |    smem        |smem                |   102|
|11    |  mips          |mips                |  1024|
|12    |    dp          |datapath            |  1024|
|13    |      registers |register_file       |   942|
+------+----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.109 ; gain = 530.957 ; free physical = 4196 ; free virtual = 21346
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1375.109 ; gain = 101.488 ; free physical = 4196 ; free virtual = 21346
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.109 ; gain = 530.957 ; free physical = 4196 ; free virtual = 21346
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 138 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 4 instances
  INV => LUT1: 1 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 72 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1407.125 ; gain = 491.637 ; free physical = 4196 ; free virtual = 21346
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1439.145 ; gain = 0.000 ; free physical = 4196 ; free virtual = 21346
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 11:14:11 2016...
