
## 
### HDLGen-ChatGPT                 &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;   Fearghal Morgan, John Patrick Byrne, Abishek Bupathi
### Digital Systems Design and Test Plan Capture, VHDL/Verilog Model, Testbench and EDA Project Generation.
* If you use this work, please cite research paper: Fearghal Morgan et al., "HDLGen-ChatGPT Case Study: RISC-V Processor VHDL and Verilog Model, Testbench and EDA Project Generation", 34th International Workshopd on Rapid System Prototyping (RSP), Sept 2023, in press.
##
* [Project Setup instructions](https://tinyurl.com/34srhxjw) : use a Python environment or download/execute application .exe file
* [Tutorials](https://tinyurl.com/zbjxa9fz) : Using HDLGen-ChatGPT / ChatGPT on a range of digital component design, including RV32I RISC-V processor design
* [Other link](https://tinyurl.com/4x53f828)
* [HDLGen-ChatGPT logic pseudo code capture guidelines](https://tinyurl.com/4x53f828)
* [Latest ChatGPT prompt headers](https://tinyurl.com/4x53f828)
* [User experiences](https://tinyurl.com/4x53f828)
##
* [Kanban project management](https://github.com/users/abishek-bupathi/projects/1)
* [HDLGen-ChatGPT application background](https://tinyurl.com/4x53f828) : Architecture and code walkthrough
* [Masters Thesis](https://vicicourse.s3.eu-west-1.amazonaws.com/HDLGen/RSP2023/HDLGen-ChatGPT_JPB.pdf), John Patrick Byrne “HDLGen-ChatGPT Digital Systems Design Capture Automation”, May'23, University of Galway
* HDLGen-ChatGPT / ChatGPT / EDA toolsuite process diagram:
![image](https://vicicourse.s3.eu-west-1.amazonaws.com/HDLGen/HDLGen_ChatGPT_DetailedProcessDiagram.png)
* License: MIT - <http://www.opensource.org/licenses/mit-license.ph
  
* [Links to online HDL testbench generators](https://vicicourse.s3.eu-west-1.amazonaws.com/HDLGen/Online+HDL+Generator+Examples.pdf)
