Timing-driven routing for symmetrical array-based FPGAs