/*
 * si5351.h
 *
 *  Created on: Mar 19, 2021
 *      Author: Sx107
 *      Origin: Si5351 library by adafruit (https://github.com/adafruit/Adafruit_Si5351_Library),
 *      rewritten for STM32 in C and made as lightweight as possible
 */

#ifndef SI5351_REGMAP_H_
#define SI5351_REGMAP_H_


enum {
  SI5351_REG_DEVICE_STATUS = 0,
  SI5351_REG_INTERRUPT_STATUS_STICKY = 1,
  SI5351_REG_INTERRUPT_STATUS_MASK = 2,
  SI5351_REG_OUTPUT_ENABLE_CONTROL = 3,
  SI5351_REG_OEB_PIN_ENABLE_CONTROL = 9,
  SI5351_REG_PLL_INPUT_SOURCE = 15,

  SI5351_REG_CLK0_CONTROL = 16,
  SI5351_REG_CLK1_CONTROL = 17,
  SI5351_REG_CLK2_CONTROL = 18,

  SI5351_REG_CLK3_0_DISABLE_STATE = 24,
  SI5351_REG_CLK7_4_DISABLE_STATE = 25,

  // PLL A parameters
  SI5351_REG_PLLA_P0 = 26,
  SI5351_REG_PLLA_P1 = 27,
  SI5351_REG_PLLA_P2 = 28,
  SI5351_REG_PLLA_P3 = 29,
  SI5351_REG_PLLA_P4 = 30,
  SI5351_REG_PLLA_P5 = 31,
  SI5351_REG_PLLA_P6 = 32,
  SI5351_REG_PLLA_P7 = 33,

  // PLL B parameters
  SI5351_REG_PLLB_P0 = 34,
  SI5351_REG_PLLB_P1 = 35,
  SI5351_REG_PLLB_P2 = 36,
  SI5351_REG_PLLB_P3 = 37,
  SI5351_REG_PLLB_P4 = 38,
  SI5351_REG_PLLB_P5 = 39,
  SI5351_REG_PLLB_P6 = 40,
  SI5351_REG_PLLB_P7 = 41,

  SI5351_REG_MULTISYNTH0_P0 = 42,
  SI5351_REG_MULTISYNTH0_P1 = 43,
  SI5351_REG_MULTISYNTH0_P2 = 44,
  SI5351_REG_MULTISYNTH0_P3 = 45,
  SI5351_REG_MULTISYNTH0_P4 = 46,
  SI5351_REG_MULTISYNTH0_P5 = 47,
  SI5351_REG_MULTISYNTH0_P6 = 48,
  SI5351_REG_MULTISYNTH0_P7 = 49,

  SI5351_REG_MULTISYNTH1_P0 = 50,
  SI5351_REG_MULTISYNTH1_P1 = 51,
  SI5351_REG_MULTISYNTH1_P2 = 52,
  SI5351_REG_MULTISYNTH1_P3 = 53,
  SI5351_REG_MULTISYNTH1_P4 = 54,
  SI5351_REG_MULTISYNTH1_P5 = 55,
  SI5351_REG_MULTISYNTH1_P6 = 56,
  SI5351_REG_MULTISYNTH1_P7 = 57,

  SI5351_REG_MULTISYNTH2_P0 = 58,
  SI5351_REG_MULTISYNTH2_P1 = 59,
  SI5351_REG_MULTISYNTH2_P2 = 60,
  SI5351_REG_MULTISYNTH2_P3 = 61,
  SI5351_REG_MULTISYNTH2_P4 = 62,
  SI5351_REG_MULTISYNTH2_P5 = 63,
  SI5351_REG_MULTISYNTH2_P6 = 64,
  SI5351_REG_MULTISYNTH2_P7 = 65,

  SI5351_REG_CLK0_INITIAL_PHASE_OFFSET = 165,
  SI5351_REG_CLK1_INITIAL_PHASE_OFFSET = 166,
  SI5351_REG_CLK2_INITIAL_PHASE_OFFSET = 167,
  SI5351_REG_CLK3_INITIAL_PHASE_OFFSET = 168,
  SI5351_REG_CLK4_INITIAL_PHASE_OFFSET = 169,
  SI5351_REG_CLK5_INITIAL_PHASE_OFFSET = 170,
  SI5351_REG_PLL_RESET = 177,
  SI5351_REG_CRYSTAL_INTERNAL_LOAD_CAPACITANCE = 183
};


#endif /* SI5351_REGMAP_H_ */
