$comment
	File created using the following command:
		vcd file FrequencyDivider.msim.vcd -direction
$end
$date
	Tue Nov  7 12:15:13 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module FrequencyDivider_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 1 " Startup $end
$var wire 1 # Q $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * Clock~combout $end
$var wire 1 + inst3~1_combout $end
$var wire 1 , inst2~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
x"
x#
0$
1%
x&
1'
1(
1)
0*
x+
x,
$end
#45000
1!
1*
1,
1#
#50000
0!
0*
x,
x#
#95000
1!
1*
1,
1#
#100000
0!
0*
x,
x#
#145000
1!
1*
1,
1#
#150000
0!
0*
x,
x#
#195000
1!
1*
1,
1#
#200000
0!
0*
x,
x#
#245000
1!
1*
1,
1#
#250000
0!
0*
x,
x#
#295000
1!
1*
1,
1#
#300000
0!
0*
x,
x#
#345000
1!
1*
1,
1#
#350000
0!
0*
x,
x#
#395000
1!
1*
1,
1#
#400000
0!
0*
x,
x#
#445000
1!
1*
1,
1#
#450000
0!
0*
x,
x#
#495000
1!
1*
1,
1#
#500000
0!
0*
x,
x#
#545000
1!
1*
1,
1#
#550000
0!
0*
x,
x#
#595000
1!
1*
1,
1#
#600000
0!
0*
x,
x#
#645000
1!
1*
1,
1#
#650000
0!
0*
x,
x#
#695000
1!
1*
1,
1#
#700000
0!
0*
x,
x#
#745000
1!
1*
1,
1#
#750000
0!
0*
x,
x#
#795000
1!
1*
1,
1#
#800000
0!
0*
x,
x#
#845000
1!
1*
1,
1#
#850000
0!
0*
x,
x#
#895000
1!
1*
1,
1#
#900000
0!
0*
x,
x#
#945000
1!
1*
1,
1#
#950000
0!
0*
x,
x#
#995000
1!
1*
1,
1#
#1000000
