{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589857745494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589857745504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 12:09:05 2020 " "Processing started: Tue May 19 12:09:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589857745504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857745504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857745504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589857747115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589857747115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysendtofx2lp.v 1 1 " "Found 1 design units, including 1 entities, in source file mysendtofx2lp.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySendToFX2LP " "Found entity 1: MySendToFX2LP" {  } { { "MySendToFX2LP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MySendToFX2LP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857761515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857761515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/qsyscore.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/qsyscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore " "Found entity 1: QsysCore" {  } { { "QsysCore/synthesis/QsysCore.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/QsysCore.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857761639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857761639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QsysCore/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857761709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857761709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QsysCore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857761743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857761743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0 " "Found entity 1: QsysCore_mm_interconnect_0" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857761840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857761840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_avalon_st_adapter " "Found entity 1: QsysCore_mm_interconnect_0_avalon_st_adapter" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857761915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857761915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857761991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857761991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_rsp_mux " "Found entity 1: QsysCore_mm_interconnect_0_rsp_mux" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyscore/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762149 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_rsp_demux " "Found entity 1: QsysCore_mm_interconnect_0_rsp_demux" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_cmd_mux " "Found entity 1: QsysCore_mm_interconnect_0_cmd_mux" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_cmd_demux " "Found entity 1: QsysCore_mm_interconnect_0_cmd_demux" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "QsysCore/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyscore/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "QsysCore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762537 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "QsysCore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QsysCore/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysCore_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at QsysCore_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589857762691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysCore_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at QsysCore_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589857762692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_router_001_default_decode " "Found entity 1: QsysCore_mm_interconnect_0_router_001_default_decode" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762695 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysCore_mm_interconnect_0_router_001 " "Found entity 2: QsysCore_mm_interconnect_0_router_001" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysCore_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at QsysCore_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589857762710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysCore_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at QsysCore_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589857762711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_router_default_decode " "Found entity 1: QsysCore_mm_interconnect_0_router_default_decode" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762714 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysCore_mm_interconnect_0_router " "Found entity 2: QsysCore_mm_interconnect_0_router" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QsysCore/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QsysCore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QsysCore/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QsysCore/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QsysCore/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/spislavetoavalonmasterbridge.v 14 14 " "Found 14 design units, including 14 entities, in source file qsyscore/synthesis/submodules/spislavetoavalonmasterbridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator " "Found entity 1: altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762918 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator " "Found entity 2: altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762918 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator " "Found entity 3: altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762918 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator " "Found entity 4: altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762918 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator " "Found entity 5: altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762918 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator " "Found entity 6: altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762918 ""} { "Info" "ISGN_ENTITY_NAME" "7 channel_adapter_btop_for_spichain_in_arbitrator " "Found entity 7: channel_adapter_btop_for_spichain_in_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762918 ""} { "Info" "ISGN_ENTITY_NAME" "8 channel_adapter_btop_for_spichain_out_arbitrator " "Found entity 8: channel_adapter_btop_for_spichain_out_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762918 ""} { "Info" "ISGN_ENTITY_NAME" "9 channel_adapter_ptob_for_spichain_in_arbitrator " "Found entity 9: channel_adapter_ptob_for_spichain_in_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762918 ""} { "Info" "ISGN_ENTITY_NAME" "10 channel_adapter_ptob_for_spichain_out_arbitrator " "Found entity 10: channel_adapter_ptob_for_spichain_out_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762918 ""} { "Info" "ISGN_ENTITY_NAME" "11 spislave_inst_for_spichain_avalon_streaming_sink_arbitrator " "Found entity 11: spislave_inst_for_spichain_avalon_streaming_sink_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762918 ""} { "Info" "ISGN_ENTITY_NAME" "12 spislave_inst_for_spichain_avalon_streaming_source_arbitrator " "Found entity 12: spislave_inst_for_spichain_avalon_streaming_source_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762918 ""} { "Info" "ISGN_ENTITY_NAME" "13 SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module " "Found entity 13: SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762918 ""} { "Info" "ISGN_ENTITY_NAME" "14 SPISlaveToAvalonMasterBridge " "Found entity 14: SPISlaveToAvalonMasterBridge" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master_inst_for_spichain " "Found entity 1: altera_avalon_packets_to_master_inst_for_spichain" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets_inst_for_spichain " "Found entity 1: altera_avalon_st_bytes_to_packets_inst_for_spichain" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes_inst_for_spichain " "Found entity 1: altera_avalon_st_packets_to_bytes_inst_for_spichain" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857762975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857762975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/channel_adapter_btop_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/channel_adapter_btop_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_adapter_btop_for_spichain " "Found entity 1: channel_adapter_btop_for_spichain" {  } { { "QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/channel_adapter_ptob_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/channel_adapter_ptob_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_adapter_ptob_for_spichain " "Found entity 1: channel_adapter_ptob_for_spichain" {  } { { "QsysCore/synthesis/submodules/channel_adapter_ptob_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/channel_adapter_ptob_for_spichain.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/spislave_inst_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/spislave_inst_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 spislave_inst_for_spichain " "Found entity 1: spislave_inst_for_spichain" {  } { { "QsysCore/synthesis/submodules/spislave_inst_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spislave_inst_for_spichain.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file qsyscore/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763085 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763085 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763085 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763085 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763085 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763085 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/spiphyslave.v 6 6 " "Found 6 design units, including 6 entities, in source file qsyscore/synthesis/submodules/spiphyslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPhy " "Found entity 1: SPIPhy" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763175 ""} { "Info" "ISGN_ENTITY_NAME" "2 MOSIctl " "Found entity 2: MOSIctl" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763175 ""} { "Info" "ISGN_ENTITY_NAME" "3 MISOctl " "Found entity 3: MISOctl" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763175 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_phy_internal_altera_avalon_st_idle_remover " "Found entity 4: spi_phy_internal_altera_avalon_st_idle_remover" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763175 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_phy_internal_altera_avalon_st_idle_inserter " "Found entity 5: spi_phy_internal_altera_avalon_st_idle_inserter" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763175 ""} { "Info" "ISGN_ENTITY_NAME" "6 single_output_pipeline_stage " "Found entity 6: single_output_pipeline_stage" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_pio_0 " "Found entity 1: QsysCore_pio_0" {  } { { "QsysCore/synthesis/submodules/QsysCore_pio_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "QsysCore/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "QsysCore/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "QsysCore/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/mysendtofx2lp.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/mysendtofx2lp.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySendToFX2LP " "Found entity 1: MySendToFX2LP" {  } { { "QsysCore/synthesis/submodules/MySendToFX2LP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/MySendToFX2LP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsin.v 1 1 " "Found 1 design units, including 1 entities, in source file romsin.v" { { "Info" "ISGN_ENTITY_NAME" "1 romsin " "Found entity 1: romsin" {  } { { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16x256.v 1 1 " "Found 1 design units, including 1 entities, in source file ram16x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16x256 " "Found entity 1: ram16x256" {  } { { "ram16x256.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/ram16x256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynco.v 1 1 " "Found 1 design units, including 1 entities, in source file mynco.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyNCO " "Found entity 1: MyNCO" {  } { { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyNCO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myfir.v 1 1 " "Found 1 design units, including 1 entities, in source file myfir.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyFIR " "Found entity 1: MyFIR" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycic.v 1 1 " "Found 1 design units, including 1 entities, in source file mycic.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyCIC " "Found entity 1: MyCIC" {  } { { "MyCIC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyCIC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk top.v(8) " "Verilog HDL Declaration information at top.v(8): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589857763587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADC adc top.v(15) " "Verilog HDL Declaration information at top.v(15): object \"ADC\" differs only in case from object \"adc\" in the same scope" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589857763588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857763601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857763601 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SPISlaveToAvalonMasterBridge.v(665) " "Verilog HDL or VHDL warning at SPISlaveToAvalonMasterBridge.v(665): conditional expression evaluates to a constant" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 665 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1589857763635 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SPISlaveToAvalonMasterBridge.v(674) " "Verilog HDL or VHDL warning at SPISlaveToAvalonMasterBridge.v(674): conditional expression evaluates to a constant" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 674 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1589857763635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589857764561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "top.v" "pll_inst" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857764722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857764917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857764958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 32 " "Parameter \"clk0_multiply_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 16 " "Parameter \"clk1_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857764959 ""}  } { { "pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589857764959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857765078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857765078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857765084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore QsysCore:u0 " "Elaborating entity \"QsysCore\" for hierarchy \"QsysCore:u0\"" {  } { { "top.v" "u0" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857765211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySendToFX2LP QsysCore:u0\|MySendToFX2LP:mysendtofx2lp_0 " "Elaborating entity \"MySendToFX2LP\" for hierarchy \"QsysCore:u0\|MySendToFX2LP:mysendtofx2lp_0\"" {  } { { "QsysCore/synthesis/QsysCore.v" "mysendtofx2lp_0" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/QsysCore.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857765270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo QsysCore:u0\|altera_avalon_dc_fifo:dc_fifo_0 " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"QsysCore:u0\|altera_avalon_dc_fifo:dc_fifo_0\"" {  } { { "QsysCore/synthesis/QsysCore.v" "dc_fifo_0" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/QsysCore.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857765338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle QsysCore:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"QsysCore:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "QsysCore/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857765393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut QsysCore:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"QsysCore:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "QsysCore/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857765456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_pio_0 QsysCore:u0\|QsysCore_pio_0:pio_0 " "Elaborating entity \"QsysCore_pio_0\" for hierarchy \"QsysCore:u0\|QsysCore_pio_0:pio_0\"" {  } { { "QsysCore/synthesis/QsysCore.v" "pio_0" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/QsysCore.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857765704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPISlaveToAvalonMasterBridge QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0 " "Elaborating entity \"SPISlaveToAvalonMasterBridge\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\"" {  } { { "QsysCore/synthesis/QsysCore.v" "spi_slave_to_avalon_mm_master_bridge_0" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/QsysCore.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857765749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator:the_altera_avalon_packets_to_master_inst_for_spichain_in_stream " "Elaborating entity \"altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator:the_altera_avalon_packets_to_master_inst_for_spichain_in_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_packets_to_master_inst_for_spichain_in_stream" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857765794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator:the_altera_avalon_packets_to_master_inst_for_spichain_out_stream " "Elaborating entity \"altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator:the_altera_avalon_packets_to_master_inst_for_spichain_out_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_packets_to_master_inst_for_spichain_out_stream" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857765850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master_inst_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain " "Elaborating entity \"altera_avalon_packets_to_master_inst_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_packets_to_master_inst_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857765915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\|altera_avalon_packets_to_master:the_altera_avalon_packets_to_master " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\|altera_avalon_packets_to_master:the_altera_avalon_packets_to_master\"" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" "the_altera_avalon_packets_to_master" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857765991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\|altera_avalon_packets_to_master:the_altera_avalon_packets_to_master\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\|altera_avalon_packets_to_master:the_altera_avalon_packets_to_master\|packets_to_master:p2m\"" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator:the_altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream " "Elaborating entity \"altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator:the_altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator:the_altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream " "Elaborating entity \"altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator:the_altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets_inst_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain:the_altera_avalon_st_bytes_to_packets_inst_for_spichain " "Elaborating entity \"altera_avalon_st_bytes_to_packets_inst_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain:the_altera_avalon_st_bytes_to_packets_inst_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_bytes_to_packets_inst_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain:the_altera_avalon_st_bytes_to_packets_inst_for_spichain\|altera_avalon_st_bytes_to_packets:the_altera_avalon_st_bytes_to_packets " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain:the_altera_avalon_st_bytes_to_packets_inst_for_spichain\|altera_avalon_st_bytes_to_packets:the_altera_avalon_st_bytes_to_packets\"" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" "the_altera_avalon_st_bytes_to_packets" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator:the_altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream " "Elaborating entity \"altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator:the_altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator:the_altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream " "Elaborating entity \"altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator:the_altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes_inst_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain:the_altera_avalon_st_packets_to_bytes_inst_for_spichain " "Elaborating entity \"altera_avalon_st_packets_to_bytes_inst_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain:the_altera_avalon_st_packets_to_bytes_inst_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_packets_to_bytes_inst_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain:the_altera_avalon_st_packets_to_bytes_inst_for_spichain\|altera_avalon_st_packets_to_bytes:the_altera_avalon_st_packets_to_bytes " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain:the_altera_avalon_st_packets_to_bytes_inst_for_spichain\|altera_avalon_st_packets_to_bytes:the_altera_avalon_st_packets_to_bytes\"" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" "the_altera_avalon_st_packets_to_bytes" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_btop_for_spichain_in_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain_in_arbitrator:the_channel_adapter_btop_for_spichain_in " "Elaborating entity \"channel_adapter_btop_for_spichain_in_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain_in_arbitrator:the_channel_adapter_btop_for_spichain_in\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_btop_for_spichain_in" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_btop_for_spichain_out_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain_out_arbitrator:the_channel_adapter_btop_for_spichain_out " "Elaborating entity \"channel_adapter_btop_for_spichain_out_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain_out_arbitrator:the_channel_adapter_btop_for_spichain_out\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_btop_for_spichain_out" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_btop_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain:the_channel_adapter_btop_for_spichain " "Elaborating entity \"channel_adapter_btop_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain:the_channel_adapter_btop_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_btop_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766688 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel channel_adapter_btop_for_spichain.v(40) " "Verilog HDL or VHDL warning at channel_adapter_btop_for_spichain.v(40): object \"out_channel\" assigned a value but never read" {  } { { "QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589857766707 "|top|QsysCore:u0|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0|channel_adapter_btop_for_spichain:the_channel_adapter_btop_for_spichain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 channel_adapter_btop_for_spichain.v(52) " "Verilog HDL assignment warning at channel_adapter_btop_for_spichain.v(52): truncated value with size 8 to match size of target (1)" {  } { { "QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857766707 "|top|QsysCore:u0|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0|channel_adapter_btop_for_spichain:the_channel_adapter_btop_for_spichain"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_ptob_for_spichain_in_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain_in_arbitrator:the_channel_adapter_ptob_for_spichain_in " "Elaborating entity \"channel_adapter_ptob_for_spichain_in_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain_in_arbitrator:the_channel_adapter_ptob_for_spichain_in\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_ptob_for_spichain_in" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_ptob_for_spichain_out_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain_out_arbitrator:the_channel_adapter_ptob_for_spichain_out " "Elaborating entity \"channel_adapter_ptob_for_spichain_out_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain_out_arbitrator:the_channel_adapter_ptob_for_spichain_out\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_ptob_for_spichain_out" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_ptob_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain:the_channel_adapter_ptob_for_spichain " "Elaborating entity \"channel_adapter_ptob_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain:the_channel_adapter_ptob_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_ptob_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spislave_inst_for_spichain_avalon_streaming_sink_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain_avalon_streaming_sink_arbitrator:the_spislave_inst_for_spichain_avalon_streaming_sink " "Elaborating entity \"spislave_inst_for_spichain_avalon_streaming_sink_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain_avalon_streaming_sink_arbitrator:the_spislave_inst_for_spichain_avalon_streaming_sink\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_spislave_inst_for_spichain_avalon_streaming_sink" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857766917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spislave_inst_for_spichain_avalon_streaming_source_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain_avalon_streaming_source_arbitrator:the_spislave_inst_for_spichain_avalon_streaming_source " "Elaborating entity \"spislave_inst_for_spichain_avalon_streaming_source_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain_avalon_streaming_source_arbitrator:the_spislave_inst_for_spichain_avalon_streaming_source\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_spislave_inst_for_spichain_avalon_streaming_source" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spislave_inst_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain " "Elaborating entity \"spislave_inst_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_spislave_inst_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPhy QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy " "Elaborating entity \"SPIPhy\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\"" {  } { { "QsysCore/synthesis/submodules/spislave_inst_for_spichain.v" "the_SPIPhy" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spislave_inst_for_spichain.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOSIctl QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl " "Elaborating entity \"MOSIctl\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_MOSIctl" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "sync_mosi_stsrcvalid" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborated megafunction instantiation \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Instantiated megafunction \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857767290 ""}  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589857767290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MISOctl QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MISOctl:SPIPhy_MISOctl " "Elaborating entity \"MISOctl\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MISOctl:SPIPhy_MISOctl\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_MISOctl" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_remover QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_remover\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_remover" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_output_pipeline_stage QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage " "Elaborating entity \"single_output_pipeline_stage\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_single_output_pipeline_stage" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_inserter QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_inserter\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_inserter" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module:SPISlaveToAvalonMasterBridge_reset_clk_domain_synch " "Elaborating entity \"SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module:SPISlaveToAvalonMasterBridge_reset_clk_domain_synch\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "SPISlaveToAvalonMasterBridge_reset_clk_domain_synch" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0 QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"QsysCore_mm_interconnect_0\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\"" {  } { { "QsysCore/synthesis/QsysCore.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/QsysCore.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "pio_0_s1_agent" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QsysCore/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857767872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "pio_0_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_router QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router:router " "Elaborating entity \"QsysCore_mm_interconnect_0_router\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router:router\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_router_default_decode QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router:router\|QsysCore_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"QsysCore_mm_interconnect_0_router_default_decode\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router:router\|QsysCore_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_router_001 QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"QsysCore_mm_interconnect_0_router_001\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router_001:router_001\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_router_001_default_decode QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router_001:router_001\|QsysCore_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"QsysCore_mm_interconnect_0_router_001_default_decode\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router_001:router_001\|QsysCore_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_cmd_demux QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"QsysCore_mm_interconnect_0_cmd_demux\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_cmd_mux QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"QsysCore_mm_interconnect_0_cmd_mux\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_rsp_demux QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"QsysCore_mm_interconnect_0_rsp_demux\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_rsp_mux QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"QsysCore_mm_interconnect_0_rsp_mux\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_avalon_st_adapter QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"QsysCore_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller QsysCore:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"QsysCore:u0\|altera_reset_controller:rst_controller\"" {  } { { "QsysCore/synthesis/QsysCore.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/QsysCore.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QsysCore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QsysCore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "QsysCore/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QsysCore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QsysCore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "QsysCore/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyNCO MyNCO:nco_inst " "Elaborating entity \"MyNCO\" for hierarchy \"MyNCO:nco_inst\"" {  } { { "top.v" "nco_inst" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romsin MyNCO:nco_inst\|romsin:romsin_sin_inst " "Elaborating entity \"romsin\" for hierarchy \"MyNCO:nco_inst\|romsin:romsin_sin_inst\"" {  } { { "MyNCO.v" "romsin_sin_inst" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyNCO.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857768984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\"" {  } { { "romsin.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857769162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\"" {  } { { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857769224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../romsin.mif " "Parameter \"init_file\" = \"../romsin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769225 ""}  } { { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589857769225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_idb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_idb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_idb1 " "Found entity 1: altsyncram_idb1" {  } { { "db/altsyncram_idb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_idb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857769334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857769334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_idb1 MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated " "Elaborating entity \"altsyncram_idb1\" for hierarchy \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857769339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyCIC MyCIC:cic_inst_i " "Elaborating entity \"MyCIC\" for hierarchy \"MyCIC:cic_inst_i\"" {  } { { "top.v" "cic_inst_i" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857769530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MyCIC.v(93) " "Verilog HDL assignment warning at MyCIC.v(93): truncated value with size 32 to match size of target (8)" {  } { { "MyCIC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyCIC.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769571 "|top|MyCIC:cic_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 19 MyCIC.v(129) " "Verilog HDL assignment warning at MyCIC.v(129): truncated value with size 49 to match size of target (19)" {  } { { "MyCIC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyCIC.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769571 "|top|MyCIC:cic_inst_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyFIR MyFIR:fir8_inst_i " "Elaborating entity \"MyFIR\" for hierarchy \"MyFIR:fir8_inst_i\"" {  } { { "top.v" "fir8_inst_i" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857769597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(49) " "Verilog HDL assignment warning at MyFIR.v(49): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769646 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(50) " "Verilog HDL assignment warning at MyFIR.v(50): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769646 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(51) " "Verilog HDL assignment warning at MyFIR.v(51): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769646 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(52) " "Verilog HDL assignment warning at MyFIR.v(52): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769646 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(53) " "Verilog HDL assignment warning at MyFIR.v(53): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769646 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(54) " "Verilog HDL assignment warning at MyFIR.v(54): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769646 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(55) " "Verilog HDL assignment warning at MyFIR.v(55): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769646 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(65) " "Verilog HDL assignment warning at MyFIR.v(65): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(66) " "Verilog HDL assignment warning at MyFIR.v(66): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(67) " "Verilog HDL assignment warning at MyFIR.v(67): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(68) " "Verilog HDL assignment warning at MyFIR.v(68): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(69) " "Verilog HDL assignment warning at MyFIR.v(69): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(70) " "Verilog HDL assignment warning at MyFIR.v(70): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(71) " "Verilog HDL assignment warning at MyFIR.v(71): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(81) " "Verilog HDL assignment warning at MyFIR.v(81): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(82) " "Verilog HDL assignment warning at MyFIR.v(82): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(83) " "Verilog HDL assignment warning at MyFIR.v(83): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(84) " "Verilog HDL assignment warning at MyFIR.v(84): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(85) " "Verilog HDL assignment warning at MyFIR.v(85): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(86) " "Verilog HDL assignment warning at MyFIR.v(86): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(87) " "Verilog HDL assignment warning at MyFIR.v(87): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(97) " "Verilog HDL assignment warning at MyFIR.v(97): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(98) " "Verilog HDL assignment warning at MyFIR.v(98): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(99) " "Verilog HDL assignment warning at MyFIR.v(99): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(100) " "Verilog HDL assignment warning at MyFIR.v(100): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(101) " "Verilog HDL assignment warning at MyFIR.v(101): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769647 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(102) " "Verilog HDL assignment warning at MyFIR.v(102): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(103) " "Verilog HDL assignment warning at MyFIR.v(103): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(113) " "Verilog HDL assignment warning at MyFIR.v(113): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(114) " "Verilog HDL assignment warning at MyFIR.v(114): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(115) " "Verilog HDL assignment warning at MyFIR.v(115): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(116) " "Verilog HDL assignment warning at MyFIR.v(116): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(117) " "Verilog HDL assignment warning at MyFIR.v(117): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(118) " "Verilog HDL assignment warning at MyFIR.v(118): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(119) " "Verilog HDL assignment warning at MyFIR.v(119): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(129) " "Verilog HDL assignment warning at MyFIR.v(129): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(130) " "Verilog HDL assignment warning at MyFIR.v(130): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(131) " "Verilog HDL assignment warning at MyFIR.v(131): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(132) " "Verilog HDL assignment warning at MyFIR.v(132): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(133) " "Verilog HDL assignment warning at MyFIR.v(133): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(134) " "Verilog HDL assignment warning at MyFIR.v(134): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(135) " "Verilog HDL assignment warning at MyFIR.v(135): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(153) " "Verilog HDL assignment warning at MyFIR.v(153): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(154) " "Verilog HDL assignment warning at MyFIR.v(154): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(155) " "Verilog HDL assignment warning at MyFIR.v(155): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(156) " "Verilog HDL assignment warning at MyFIR.v(156): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769648 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(157) " "Verilog HDL assignment warning at MyFIR.v(157): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(158) " "Verilog HDL assignment warning at MyFIR.v(158): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(159) " "Verilog HDL assignment warning at MyFIR.v(159): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(169) " "Verilog HDL assignment warning at MyFIR.v(169): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(170) " "Verilog HDL assignment warning at MyFIR.v(170): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(171) " "Verilog HDL assignment warning at MyFIR.v(171): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(172) " "Verilog HDL assignment warning at MyFIR.v(172): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(173) " "Verilog HDL assignment warning at MyFIR.v(173): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(174) " "Verilog HDL assignment warning at MyFIR.v(174): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(175) " "Verilog HDL assignment warning at MyFIR.v(175): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(185) " "Verilog HDL assignment warning at MyFIR.v(185): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(186) " "Verilog HDL assignment warning at MyFIR.v(186): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(187) " "Verilog HDL assignment warning at MyFIR.v(187): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(188) " "Verilog HDL assignment warning at MyFIR.v(188): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(189) " "Verilog HDL assignment warning at MyFIR.v(189): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(190) " "Verilog HDL assignment warning at MyFIR.v(190): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(191) " "Verilog HDL assignment warning at MyFIR.v(191): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(201) " "Verilog HDL assignment warning at MyFIR.v(201): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(202) " "Verilog HDL assignment warning at MyFIR.v(202): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(203) " "Verilog HDL assignment warning at MyFIR.v(203): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(204) " "Verilog HDL assignment warning at MyFIR.v(204): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769649 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(205) " "Verilog HDL assignment warning at MyFIR.v(205): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(206) " "Verilog HDL assignment warning at MyFIR.v(206): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(207) " "Verilog HDL assignment warning at MyFIR.v(207): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(217) " "Verilog HDL assignment warning at MyFIR.v(217): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(218) " "Verilog HDL assignment warning at MyFIR.v(218): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(219) " "Verilog HDL assignment warning at MyFIR.v(219): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(220) " "Verilog HDL assignment warning at MyFIR.v(220): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(221) " "Verilog HDL assignment warning at MyFIR.v(221): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(222) " "Verilog HDL assignment warning at MyFIR.v(222): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(223) " "Verilog HDL assignment warning at MyFIR.v(223): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(233) " "Verilog HDL assignment warning at MyFIR.v(233): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(234) " "Verilog HDL assignment warning at MyFIR.v(234): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(235) " "Verilog HDL assignment warning at MyFIR.v(235): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(236) " "Verilog HDL assignment warning at MyFIR.v(236): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(237) " "Verilog HDL assignment warning at MyFIR.v(237): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(238) " "Verilog HDL assignment warning at MyFIR.v(238): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(239) " "Verilog HDL assignment warning at MyFIR.v(239): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MyFIR.v(264) " "Verilog HDL assignment warning at MyFIR.v(264): truncated value with size 32 to match size of target (8)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769650 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MyFIR.v(278) " "Verilog HDL assignment warning at MyFIR.v(278): truncated value with size 32 to match size of target (8)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769651 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MyFIR.v(281) " "Verilog HDL assignment warning at MyFIR.v(281): truncated value with size 32 to match size of target (9)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769651 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MyFIR.v(291) " "Verilog HDL assignment warning at MyFIR.v(291): truncated value with size 32 to match size of target (9)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769651 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MyFIR.v(301) " "Verilog HDL assignment warning at MyFIR.v(301): truncated value with size 32 to match size of target (8)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589857769651 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h.data_a 0 MyFIR.v(35) " "Net \"h.data_a\" at MyFIR.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589857769651 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h.waddr_a 0 MyFIR.v(35) " "Net \"h.waddr_a\" at MyFIR.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589857769651 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h.we_a 0 MyFIR.v(35) " "Net \"h.we_a\" at MyFIR.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589857769651 "|top|MyFIR:fir8_inst_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram16x256 MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst " "Elaborating entity \"ram16x256\" for hierarchy \"MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\"" {  } { { "MyFIR.v" "ram16x256_inst" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857769684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component\"" {  } { { "ram16x256.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/ram16x256.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857769732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component\"" {  } { { "ram16x256.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/ram16x256.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857769877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857769877 ""}  } { { "ram16x256.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/ram16x256.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589857769877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e5q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5q1 " "Found entity 1: altsyncram_e5q1" {  } { { "db/altsyncram_e5q1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_e5q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857770001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857770001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e5q1 MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component\|altsyncram_e5q1:auto_generated " "Elaborating entity \"altsyncram_e5q1\" for hierarchy \"MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component\|altsyncram_e5q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857770007 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[0\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_idb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_idb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyNCO.v" 54 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857771331 "|top|MyNCO:nco_inst|romsin:romsin_cos_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[1\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_idb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_idb1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyNCO.v" 54 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857771331 "|top|MyNCO:nco_inst|romsin:romsin_cos_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[2\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_idb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_idb1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyNCO.v" 54 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857771331 "|top|MyNCO:nco_inst|romsin:romsin_cos_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[3\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_idb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_idb1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyNCO.v" 54 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857771331 "|top|MyNCO:nco_inst|romsin:romsin_cos_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[4\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_idb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_idb1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyNCO.v" 54 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857771331 "|top|MyNCO:nco_inst|romsin:romsin_cos_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[5\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_idb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_idb1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyNCO.v" 54 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857771331 "|top|MyNCO:nco_inst|romsin:romsin_cos_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[0\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_idb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_idb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyNCO.v" 48 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857771331 "|top|MyNCO:nco_inst|romsin:romsin_sin_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[1\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_idb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_idb1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyNCO.v" 48 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857771331 "|top|MyNCO:nco_inst|romsin:romsin_sin_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[2\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_idb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_idb1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyNCO.v" 48 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857771331 "|top|MyNCO:nco_inst|romsin:romsin_sin_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[3\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_idb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_idb1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyNCO.v" 48 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857771331 "|top|MyNCO:nco_inst|romsin:romsin_sin_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[4\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_idb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_idb1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyNCO.v" 48 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857771331 "|top|MyNCO:nco_inst|romsin:romsin_sin_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[5\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_idb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_idb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_idb1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyNCO.v" 48 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857771331 "|top|MyNCO:nco_inst|romsin:romsin_sin_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ram_block1a5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1589857771331 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1589857771331 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 191 C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/top.ram0_MyFIR_fcb57337.hdl.mif " "Memory depth (256) in the design file differs from memory depth (191) in the Memory Initialization File \"C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/top.ram0_MyFIR_fcb57337.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1589857772701 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "QsysCore:u0\|altera_avalon_dc_fifo:dc_fifo_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"QsysCore:u0\|altera_avalon_dc_fifo:dc_fifo_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589857774249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589857774249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589857774249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589857774249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589857774249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589857774249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589857774249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589857774249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589857774249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589857774249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589857774249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589857774249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589857774249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589857774249 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589857774249 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1589857774249 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MyFIR:fir8_inst_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MyFIR:fir8_inst_i\|Mult0\"" {  } { { "MyFIR.v" "Mult0" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 294 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857774250 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MyFIR:fir8_inst_q\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MyFIR:fir8_inst_q\|Mult0\"" {  } { { "MyFIR.v" "Mult0" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 294 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857774250 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "top.v" "Mult0" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857774250 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "top.v" "Mult1" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 123 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857774250 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1589857774250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysCore:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"QsysCore:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857774364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysCore:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"QsysCore:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774364 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589857774364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g8d1 " "Found entity 1: altsyncram_g8d1" {  } { { "db/altsyncram_g8d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/altsyncram_g8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857774476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857774476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyFIR:fir8_inst_i\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MyFIR:fir8_inst_i\|lpm_mult:Mult0\"" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 294 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857774700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyFIR:fir8_inst_i\|lpm_mult:Mult0 " "Instantiated megafunction \"MyFIR:fir8_inst_i\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774700 ""}  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/MyFIR.v" 294 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589857774700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/mult_v5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857774804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857774804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857774929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857774929 ""}  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589857774929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e4t " "Found entity 1: mult_e4t" {  } { { "db/mult_e4t.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/mult_e4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857775050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857775050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857775240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857775241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857775241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857775241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857775241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857775241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857775241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857775241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857775241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589857775241 ""}  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589857775241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_g4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g4t " "Found entity 1: mult_g4t" {  } { { "db/mult_g4t.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/mult_g4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589857775341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857775341 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589857775946 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "QsysCore/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 605 -1 0 } } { "QsysCore/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1589857776074 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1589857776075 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SLRD VCC " "Pin \"SLRD\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589857777192 "|top|SLRD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SLOE VCC " "Pin \"SLOE\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589857777192 "|top|SLOE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIFOADR\[0\] GND " "Pin \"FIFOADR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589857777192 "|top|FIFOADR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIFOADR\[1\] GND " "Pin \"FIFOADR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589857777192 "|top|FIFOADR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PKTEND VCC " "Pin \"PKTEND\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589857777192 "|top|PKTEND"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589857777192 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589857777465 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589857783312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/output_files/top.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857783958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589857785120 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589857785120 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLAG\[0\] " "No output dependent on input pin \"FLAG\[0\]\"" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857785966 "|top|FLAG[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLAG\[2\] " "No output dependent on input pin \"FLAG\[2\]\"" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589857785966 "|top|FLAG[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589857785966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3221 " "Implemented 3221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589857785966 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589857785966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3088 " "Implemented 3088 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589857785966 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589857785966 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1589857785966 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1589857785966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589857785966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589857786142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 19 12:09:46 2020 " "Processing ended: Tue May 19 12:09:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589857786142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589857786142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589857786142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589857786142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1589857788497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589857788506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 12:09:47 2020 " "Processing started: Tue May 19 12:09:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589857788506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1589857788506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1589857788506 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1589857788739 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1589857788740 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1589857788740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1589857788937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1589857788937 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589857788981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589857789040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589857789040 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 32 25 0 0 " "Implementing clock multiplication of 32, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 1544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589857789670 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 16 25 0 0 " "Implementing clock multiplication of 16, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 1545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589857789670 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 1544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1589857789670 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589857789932 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589857790036 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589857790880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589857790880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589857790880 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589857790880 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 7926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589857790908 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 7928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589857790908 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 7930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589857790908 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 7932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589857790908 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 7934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589857790908 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589857790908 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589857790915 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1589857791005 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MISOctl " "Entity MISOctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MOSIctl " "Entity MOSIctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589857792995 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1589857792995 ""}
{ "Info" "ISTA_SDC_FOUND" "QsysCore/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'QsysCore/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589857793022 ""}
{ "Info" "ISTA_SDC_FOUND" "QsysCore/synthesis/submodules/spiphyslave.sdc " "Reading SDC File: 'QsysCore/synthesis/submodules/spiphyslave.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589857793028 ""}
{ "Info" "ISTA_SDC_FOUND" "QsysCore/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'QsysCore/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589857793035 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589857793088 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589857793092 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1589857793156 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1589857793157 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1589857793158 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589857793158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589857793158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589857793158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.625 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  15.625 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589857793158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  31.250 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589857793158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     SPI_SCLK " "   1.000     SPI_SCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589857793158 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1589857793158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589857793599 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 1544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589857793599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589857793599 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 1544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589857793599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_SCLK~input (placed in PIN 42 (DQS1B/CQ1B#,DPCLK2)) " "Automatically promoted node SPI_SCLK~input (placed in PIN 42 (DQS1B/CQ1B#,DPCLK2))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589857793600 ""}  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 7909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589857793600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "QsysCore:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node QsysCore:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589857793600 ""}  } { { "QsysCore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 2332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589857793600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module:SPISlaveToAvalonMasterBridge_reset_clk_domain_synch\|data_out  " "Automatically promoted node QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module:SPISlaveToAvalonMasterBridge_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589857793600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MISOctl:SPIPhy_MISOctl\|spi_domain_reset " "Destination node QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MISOctl:SPIPhy_MISOctl\|spi_domain_reset" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/spiphyslave.v" 544 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 1107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589857793600 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589857793600 ""}  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 654 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module:SPISlaveToAvalonMasterBridge_reset_clk_domain_synch\|data_out" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589857793600 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589857794542 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589857794548 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589857794549 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589857794557 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589857794570 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589857794582 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589857794852 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1589857794859 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "38 Embedded multiplier output " "Packed 38 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1589857794859 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589857794859 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] ENCODE~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"ENCODE~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/pll.v" 94 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 72 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 16 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1589857794950 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] IFCLK~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"IFCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/pll.v" 94 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 72 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1589857794953 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589857795051 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1589857795132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589857796389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589857797212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589857797262 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589857805509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589857805509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589857806909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1589857810842 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589857810842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1589857814357 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589857814357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589857814361 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.72 " "Total time spent on timing analysis during the Fitter is 5.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1589857814690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589857814732 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589857815523 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589857815526 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589857816775 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589857818185 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "16 Cyclone IV E " "16 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MISO 3.3-V LVTTL 44 " "Pin SPI_MISO uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SPI_MISO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_MISO" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLAG\[0\] 3.3-V LVTTL 51 " "Pin FLAG\[0\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FLAG[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLAG\[0\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLAG\[2\] 3.3-V LVTTL 49 " "Pin FLAG\[2\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FLAG[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLAG\[2\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_NSS 3.3-V LVTTL 33 " "Pin SPI_NSS uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SPI_NSS } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_NSS" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL 88 " "Pin CLK uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLAG\[1\] 3.3-V LVTTL 52 " "Pin FLAG\[1\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FLAG[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLAG\[1\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCLK 3.3-V LVTTL 42 " "Pin SPI_SCLK uses I/O standard 3.3-V LVTTL at 42" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SPI_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCLK" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MOSI 3.3-V LVTTL 50 " "Pin SPI_MOSI uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SPI_MOSI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_MOSI" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC\[0\] 3.3-V LVTTL 129 " "Pin ADC\[0\] uses I/O standard 3.3-V LVTTL at 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC\[0\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC\[1\] 3.3-V LVTTL 133 " "Pin ADC\[1\] uses I/O standard 3.3-V LVTTL at 133" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC\[1\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC\[2\] 3.3-V LVTTL 136 " "Pin ADC\[2\] uses I/O standard 3.3-V LVTTL at 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC\[2\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC\[3\] 3.3-V LVTTL 138 " "Pin ADC\[3\] uses I/O standard 3.3-V LVTTL at 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC\[3\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC\[4\] 3.3-V LVTTL 142 " "Pin ADC\[4\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC\[4\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC\[5\] 3.3-V LVTTL 144 " "Pin ADC\[5\] uses I/O standard 3.3-V LVTTL at 144" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC\[5\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC\[6\] 3.3-V LVTTL 2 " "Pin ADC\[6\] uses I/O standard 3.3-V LVTTL at 2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC\[6\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC\[7\] 3.3-V LVTTL 7 " "Pin ADC\[7\] uses I/O standard 3.3-V LVTTL at 7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC\[7\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589857818718 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1589857818718 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/output_files/top.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/CYC4_SDR_FX2LP/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589857819220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5553 " "Peak virtual memory: 5553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589857821892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 19 12:10:21 2020 " "Processing ended: Tue May 19 12:10:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589857821892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589857821892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589857821892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589857821892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1589857823906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589857823918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 12:10:23 2020 " "Processing started: Tue May 19 12:10:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589857823918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1589857823918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1589857823918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1589857824840 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1589857826004 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1589857826055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589857827012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 19 12:10:27 2020 " "Processing ended: Tue May 19 12:10:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589857827012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589857827012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589857827012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1589857827012 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1589857828067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1589857829658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589857829669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 12:10:28 2020 " "Processing started: Tue May 19 12:10:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589857829669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1589857829669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1589857829669 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1589857830009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1589857831345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1589857831345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857831426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857831426 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MISOctl " "Entity MISOctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MOSIctl " "Entity MOSIctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589857832096 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1589857832096 ""}
{ "Info" "ISTA_SDC_FOUND" "QsysCore/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'QsysCore/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589857832133 ""}
{ "Info" "ISTA_SDC_FOUND" "QsysCore/synthesis/submodules/spiphyslave.sdc " "Reading SDC File: 'QsysCore/synthesis/submodules/spiphyslave.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589857832150 ""}
{ "Info" "ISTA_SDC_FOUND" "QsysCore/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'QsysCore/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589857832171 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857832247 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589857832249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 32 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 32 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589857832249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589857832249 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589857832249 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857832249 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_SCLK SPI_SCLK " "create_clock -period 1.000 -name SPI_SCLK SPI_SCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589857832252 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589857832252 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1589857832308 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589857832309 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1589857832312 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1589857832396 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1589857832555 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1589857832555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.941 " "Worst-case setup slack is -4.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.941             -53.235 SPI_SCLK  " "   -4.941             -53.235 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.681               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.681               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.682               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.682               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857832566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.391               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 SPI_SCLK  " "    0.453               0.000 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.455               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857832605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.106 " "Worst-case recovery slack is -5.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.106            -150.583 SPI_SCLK  " "   -5.106            -150.583 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.551               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.551               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.152               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   28.152               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857832626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.160 " "Worst-case removal slack is 1.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.160               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.032               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.032               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.698               0.000 SPI_SCLK  " "    2.698               0.000 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857832643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.045 SPI_SCLK  " "   -3.000             -55.045 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.393               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.393               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858               0.000 CLK  " "    9.858               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.326               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.326               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857832659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857832659 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589857833170 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589857833170 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589857833190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1589857833298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1589857834667 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589857835113 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1589857835209 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1589857835209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.987 " "Worst-case setup slack is -4.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.987             -50.827 SPI_SCLK  " "   -4.987             -50.827 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.799               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.799               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.189               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.189               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857835280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.377               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 SPI_SCLK  " "    0.401               0.000 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.405               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857835357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.932 " "Worst-case recovery slack is -4.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.932            -145.253 SPI_SCLK  " "   -4.932            -145.253 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.069               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.069               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.383               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   28.383               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857835378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.065 " "Worst-case removal slack is 1.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.065               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.838               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.838               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.687               0.000 SPI_SCLK  " "    2.687               0.000 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857835424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.045 SPI_SCLK  " "   -3.000             -55.045 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.422               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.422               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.855               0.000 CLK  " "    9.855               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.289               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.289               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857835492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857835492 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589857836009 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589857836009 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589857836034 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589857836372 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1589857836400 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1589857836400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.134 " "Worst-case setup slack is -2.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.134             -17.102 SPI_SCLK  " "   -2.134             -17.102 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.508               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.508               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.107               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   12.107               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857836432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.139               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 SPI_SCLK  " "    0.185               0.000 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.185               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857836476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.834 " "Worst-case recovery slack is -1.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.834             -55.241 SPI_SCLK  " "   -1.834             -55.241 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.699               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.699               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.903               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   29.903               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857836500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.497 " "Worst-case removal slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.497               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 SPI_SCLK  " "    0.891               0.000 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.930               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857836543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.505 SPI_SCLK  " "   -3.000             -49.505 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.547               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.547               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423               0.000 CLK  " "    9.423               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.361               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.361               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589857836568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589857836568 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 7.04e-05 years or 2.22e+03 seconds.\n " "Typical MTBF of Design is 7.04e-05 years or 2.22e+03 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589857837157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589857837157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589857837157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589857837157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.866 ns " "Worst Case Available Settling Time: 0.866 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589857837157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589857837157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589857837157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589857837157 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589857837157 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589857839295 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589857839296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589857840068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 19 12:10:40 2020 " "Processing ended: Tue May 19 12:10:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589857840068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589857840068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589857840068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589857840068 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 135 s " "Quartus Prime Full Compilation was successful. 0 errors, 135 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589857841144 ""}
