{
  "DESIGN_NAME": "tt_um_mult4_complete",
  "VERILOG_FILES": [
    "dir::mult_4bit.v"
  ],
  "DIE_AREA": "0 0 334.88 225.76",
  "FP_DEF_TEMPLATE": "dir::../tt/tech/sky130A/def/tt_block_2x2_pg.def",
  "VDD_PIN": "VPWR",
  "GND_PIN": "VGND",
  "RT_MAX_LAYER": "met4"
}