$comment
	File created using the following command:
		vcd file proj-final.msim.vcd -direction
$end
$date
	Sat Apr 01 20:10:07 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module reg_decod_regUser_vlg_vec_tst $end
$var reg 1 ! btn_inc $end
$var reg 1 " btn_seleciona $end
$var reg 1 # btn_troca $end
$var reg 1 $ change_pass $end
$var reg 1 % CLK $end
$var wire 1 & comp $end
$var wire 1 ' reg_user [3] $end
$var wire 1 ( reg_user [2] $end
$var wire 1 ) reg_user [1] $end
$var wire 1 * reg_user [0] $end
$var wire 1 + S [3] $end
$var wire 1 , S [2] $end
$var wire 1 - S [1] $end
$var wire 1 . S [0] $end
$var wire 1 / sampler $end
$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 comp~output_o $end
$var wire 1 7 reg_user[3]~output_o $end
$var wire 1 8 reg_user[2]~output_o $end
$var wire 1 9 reg_user[1]~output_o $end
$var wire 1 : reg_user[0]~output_o $end
$var wire 1 ; S[3]~output_o $end
$var wire 1 < S[2]~output_o $end
$var wire 1 = S[1]~output_o $end
$var wire 1 > S[0]~output_o $end
$var wire 1 ? change_pass~input_o $end
$var wire 1 @ CLK~input_o $end
$var wire 1 A CLK~inputclkctrl_outclk $end
$var wire 1 B btn_inc~input_o $end
$var wire 1 C btn_troca~input_o $end
$var wire 1 D inst2|inst|pressed~feeder_combout $end
$var wire 1 E inst2|inst|pressed~q $end
$var wire 1 F inst2|inst|count[0]~1_combout $end
$var wire 1 G inst2|inst|count[1]~0_combout $end
$var wire 1 H inst2|inst8~combout $end
$var wire 1 I inst2|inst3|inc_reg_stable~q $end
$var wire 1 J inst2|inst3|reg~0_combout $end
$var wire 1 K inst2|inst3|reg~q $end
$var wire 1 L btn_seleciona~input_o $end
$var wire 1 M inst~combout $end
$var wire 1 N inst1|inst4~q $end
$var wire 1 O inst10|inst~combout $end
$var wire 1 P inst2|inst2|inst3~2_combout $end
$var wire 1 Q inst2|inst6|inc_reg_stable~q $end
$var wire 1 R inst2|inst6|reg~0_combout $end
$var wire 1 S inst2|inst6|reg~q $end
$var wire 1 T inst1|inst~q $end
$var wire 1 U inst10|inst3~combout $end
$var wire 1 V inst2|inst2|inst3~0_combout $end
$var wire 1 W inst2|inst4|inc_reg_stable~q $end
$var wire 1 X inst2|inst4|reg~0_combout $end
$var wire 1 Y inst2|inst4|reg~q $end
$var wire 1 Z inst1|inst3~q $end
$var wire 1 [ inst10|inst1~combout $end
$var wire 1 \ inst2|inst2|inst3~1_combout $end
$var wire 1 ] inst2|inst5|inc_reg_stable~q $end
$var wire 1 ^ inst2|inst5|reg~0_combout $end
$var wire 1 _ inst2|inst5|reg~q $end
$var wire 1 ` inst1|inst2~q $end
$var wire 1 a inst10|inst2~combout $end
$var wire 1 b inst10|inst4~0_combout $end
$var wire 1 c inst2|inst|count [1] $end
$var wire 1 d inst2|inst|count [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0*
0)
0(
0'
0.
0-
0,
0+
x/
00
11
x2
13
14
15
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
1O
0P
0Q
0R
0S
0T
1U
0V
0W
0X
0Y
0Z
1[
0\
0]
0^
0_
0`
1a
0b
0d
0c
$end
#10000
1%
1@
1A
0/
#20000
1!
0%
1B
0@
0A
1/
1H
1J
#30000
1%
1@
1A
0/
1I
1K
1:
1*
#40000
0%
0@
0A
1/
#50000
0!
1%
0B
1@
1A
0/
0H
#60000
1#
0%
1C
0@
0A
1/
1F
1D
#70000
1%
1@
1A
0/
0I
1d
1E
#80000
0%
0@
0A
1/
#90000
0#
1%
0C
1@
1A
0/
0D
#100000
0%
0@
0A
1/
#110000
1%
1@
1A
0/
0E
#120000
1#
0%
1C
0@
0A
1/
1G
0F
1D
#130000
1%
1@
1A
0/
1c
0d
1E
#140000
0%
0@
0A
1/
#150000
0#
1%
0C
1@
1A
0/
0D
#160000
0%
0@
0A
1/
#170000
1!
1%
1B
1@
1A
0/
1\
1^
0E
#180000
0%
0@
0A
1/
#190000
1%
1@
1A
0/
1]
1_
18
1(
#200000
0!
0%
0B
0@
0A
1/
0\
#210000
1%
1@
1A
0/
0]
#220000
0%
0@
0A
1/
#230000
1"
1$
1%
1L
1?
1@
1A
0/
1M
#240000
0%
0@
0A
1/
#250000
1%
1@
1A
0/
1`
1N
0a
0O
1<
1>
1,
1.
#260000
0%
0@
0A
1/
#270000
1%
1@
1A
0/
#280000
0%
0@
0A
1/
#290000
0"
1%
0L
1@
1A
0/
0M
#300000
0$
0%
0?
0@
0A
1/
#310000
1%
1@
1A
0/
#320000
0%
0@
0A
1/
#330000
1%
1@
1A
0/
#340000
0%
0@
0A
1/
#350000
1%
1@
1A
0/
#360000
0%
0@
0A
1/
#370000
1%
1@
1A
0/
#380000
0%
0@
0A
1/
#390000
1%
1@
1A
0/
#400000
0%
0@
0A
1/
#410000
1%
1@
1A
0/
#420000
0%
0@
0A
1/
#430000
1%
1@
1A
0/
#440000
0%
0@
0A
1/
#450000
1"
1%
1L
1@
1A
0/
0[
0U
1b
16
1&
#460000
0%
0@
0A
1/
#470000
1%
1@
1A
0/
#480000
0%
0@
0A
1/
#490000
1%
1@
1A
0/
#500000
0%
0@
0A
1/
#510000
1%
1@
1A
0/
#520000
0"
0%
0L
0@
0A
1/
1[
1U
0b
06
0&
#530000
1%
1@
1A
0/
#540000
0%
0@
0A
1/
#550000
1%
1@
1A
0/
#560000
1#
0%
1C
0@
0A
1/
1F
1D
#570000
1%
1@
1A
0/
1d
1E
#580000
0%
0@
0A
1/
#590000
0#
1%
0C
1@
1A
0/
0D
#600000
0%
0@
0A
1/
#610000
1%
1@
1A
0/
0E
#620000
0%
0@
0A
1/
#630000
1!
1%
1B
1@
1A
0/
1P
1R
#640000
0%
0@
0A
1/
#650000
1%
1@
1A
0/
1Q
1S
17
1'
#660000
0%
0@
0A
1/
#670000
1%
1@
1A
0/
#680000
0!
0%
0B
0@
0A
1/
0P
#690000
1%
1@
1A
0/
0Q
#700000
0%
0@
0A
1/
#710000
1%
1@
1A
0/
#720000
0%
0@
0A
1/
#730000
1%
1@
1A
0/
#740000
0%
0@
0A
1/
#750000
1%
1@
1A
0/
#760000
0%
0@
0A
1/
#770000
1%
1@
1A
0/
#780000
0%
0@
0A
1/
#790000
1"
1%
1L
1@
1A
0/
0[
#800000
0%
0@
0A
1/
#810000
1%
1@
1A
0/
#820000
0%
0@
0A
1/
#830000
1%
1@
1A
0/
#840000
0"
0%
0L
0@
0A
1/
1[
#850000
1%
1@
1A
0/
#860000
0%
0@
0A
1/
#870000
1%
1@
1A
0/
#880000
0%
0@
0A
1/
#890000
1%
1@
1A
0/
#900000
0%
0@
0A
1/
#910000
1%
1@
1A
0/
#920000
0%
0@
0A
1/
#930000
1%
1@
1A
0/
#940000
0%
0@
0A
1/
#950000
1%
1@
1A
0/
#960000
0%
0@
0A
1/
#970000
1%
1@
1A
0/
#980000
0%
0@
0A
1/
#990000
1%
1@
1A
0/
#1000000
