Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycleProcessor_tb_behav xil_defaultlib.SingleCycleProcessor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 32 for port 'in' [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'sum' [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'difference' [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder4bit
Compiling module xil_defaultlib.Adder16bit
Compiling module xil_defaultlib.Adder32bit
Compiling module xil_defaultlib.LeftShifter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.Mux2to1(WIDTH=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.SignedAdder32bit
Compiling module xil_defaultlib.SignedSubtractor32bit
Compiling module xil_defaultlib.SignedMultiplier32bit
Compiling module xil_defaultlib.SignedDivider32bit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.SingleCycleProcessor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCycleProcessor_tb_behav
