-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_vsd_and_park\hdlsrc\VSD_and_Park_transformation_6Phase\parallel_8_VSD_and_Park_src_MATLAB_Function1.vhd
-- Created: 2022-10-21 09:47:41
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_VSD_and_Park_src_MATLAB_Function1
-- Source Path: VSD_and_Park_transformation_6Phase/vsd_and_park_tra/MATLAB Function1
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_8_VSD_and_Park_src_MATLAB_Function1 IS
  PORT( u                                 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
        y                                 :   OUT   std_logic_vector(47 DOWNTO 0)  -- sfix48_En45
        );
END parallel_8_VSD_and_Park_src_MATLAB_Function1;


ARCHITECTURE rtl OF parallel_8_VSD_and_Park_src_MATLAB_Function1 IS

  -- Signals
  SIGNAL u_signed                         : signed(23 DOWNTO 0);  -- sfix24_En20
  SIGNAL y_tmp                            : signed(47 DOWNTO 0);  -- sfix48_En45

BEGIN
  u_signed <= signed(u);

  y_tmp <= u_signed * to_signed(16#517CC1#, 24);

  y <= std_logic_vector(y_tmp);

END rtl;

