0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_2/lab1_2_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_2/lab1_2_2.srcs/sources_1/new/lab1_2_2.v,1645133656,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_2/mux_2bit_2_to_1_dataflow_tb.v,,lab1_2_2,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_2/mux_2bit_2_to_1_dataflow_tb.v,1645133751,verilog,,,,mux_2bit_2_to_1_dataflow_tb,,,,,,,,
