cocci_test_suite() {
	u16 cocci_id/* arch/x86/pci/amd_bus.c 87 */;
	struct resource cocci_id/* arch/x86/pci/amd_bus.c 77 */;
	bool cocci_id/* arch/x86/pci/amd_bus.c 76 */;
	struct range cocci_id/* arch/x86/pci/amd_bus.c 73 */[RANGE_NUM];
	u32 cocci_id/* arch/x86/pci/amd_bus.c 70 */;
	struct pci_root_info *cocci_id/* arch/x86/pci/amd_bus.c 69 */;
	unsigned cocci_id/* arch/x86/pci/amd_bus.c 63 */;
	struct pci_root_info __init *cocci_id/* arch/x86/pci/amd_bus.c 42 */;
	int __init cocci_id/* arch/x86/pci/amd_bus.c 392 */;
	void cocci_id/* arch/x86/pci/amd_bus.c 392 */;
	u8 cocci_id/* arch/x86/pci/amd_bus.c 350 */;
	void __init cocci_id/* arch/x86/pci/amd_bus.c 344 */;
	struct amd_hostbridge cocci_id/* arch/x86/pci/amd_bus.c 34 */[]__initdata;
	u64 cocci_id/* arch/x86/pci/amd_bus.c 334 */;
	unsigned int cocci_id/* arch/x86/pci/amd_bus.c 332 */;
	int cocci_id/* arch/x86/pci/amd_bus.c 332 */;
	struct pci_root_res *cocci_id/* arch/x86/pci/amd_bus.c 317 */;
	struct amd_hostbridge {
		u32 bus;
		u32 slot;
		u32 device;
	} cocci_id/* arch/x86/pci/amd_bus.c 22 */;
}
