
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001453                       # Number of seconds simulated
sim_ticks                                  1453375500                       # Number of ticks simulated
final_tick                                 1453375500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 354609                       # Simulator instruction rate (inst/s)
host_op_rate                                   693269                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              666711962                       # Simulator tick rate (ticks/s)
host_mem_usage                                4502252                       # Number of bytes of host memory used
host_seconds                                     2.18                       # Real time elapsed on the host
sim_insts                                      773012                       # Number of instructions simulated
sim_ops                                       1511261                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::ruby.dir_cntrl0       109696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             109696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::ruby.dir_cntrl0        11008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           11008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0          857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::ruby.dir_cntrl0           86                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 86                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0     75476709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75476709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::ruby.dir_cntrl0      7574092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7574092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0     83050801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             83050801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         857                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         86                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1714                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      172                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 106624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    8768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  109696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                11008                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1453322500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1714                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  172                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    337.820359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   250.715124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.034686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          158     47.31%     47.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           63     18.86%     66.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      8.68%     74.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           20      5.99%     80.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      4.79%     85.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      4.49%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.50%     91.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           28      8.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          334                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     344.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    114.181085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    554.777132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      34.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.844403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     11.265730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1     25.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1     25.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     23149496                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                54386996                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    8330000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13895.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32645.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        73.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     75.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1336                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     126                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.25                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1541169.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1035720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   565125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5350800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             94592160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            155306475                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            732859500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              989709780                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            683.270602                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1219514500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      48360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     181843500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1459080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   796125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 7222800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 887760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             94592160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            230842305                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            666600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1002400230                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            692.031768                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1110366500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      48360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     292710500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.ruby_clk_domain.clock                      500                       # Clock period in ticks
system.ruby.phys_mem.bytes_read::cpu0.inst      8359688                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::cpu0.data      1081943                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.ce          4892                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores0.data         7584                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores0.inst           96                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores1.data         1760                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores1.inst           96                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total        9456059                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::cpu0.inst      8359688                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores0.inst           96                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores1.inst           96                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total      8359880                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::cpu0.data       750920                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.ce         4892                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores0.data         2176                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores1.data           64                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total       758052                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::cpu0.inst      1044961                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::cpu0.data       174008                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.ce             45                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores0.data           85                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores0.inst            6                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores1.data           24                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores1.inst            6                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total         1219135                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::cpu0.data       118425                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.ce            44                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores0.data           50                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores1.data            8                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total         118527                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::cpu0.inst    5751912014                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::cpu0.data     744434594                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.ce          3365957                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores0.data      5218197                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores0.inst        66053                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores1.data      1210974                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores1.inst        66053                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total        6506273843                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::cpu0.inst   5751912014                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores0.inst        66053                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores1.inst        66053                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total   5752044121                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::cpu0.data    516673083                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.ce         3365957                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores0.data      1497204                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores1.data        44035                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total        521580280                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu0.inst   5751912014                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu0.data   1261107677                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.ce         6731915                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores0.data      6715401                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores0.inst        66053                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores1.data      1255009                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores1.inst        66053                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total       7027854123                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.workload.num_syscalls                  44                       # Number of system calls
system.cpu0.numCycles                         2906751                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     1                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   1                       # number of work items this cpu completed
system.cpu0.committedInsts                     773012                       # Number of instructions committed
system.cpu0.committedOps                      1511261                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              1483575                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 36551                       # Number of float alu accesses
system.cpu0.num_func_calls                      25761                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       140988                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     1483575                       # number of integer instructions
system.cpu0.num_fp_insts                        36551                       # number of float instructions
system.cpu0.num_int_register_reads            2801575                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           1180024                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               54213                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              26422                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads              950904                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes             478663                       # number of times the CC registers were written
system.cpu0.num_mem_refs                       292406                       # number of memory refs
system.cpu0.num_load_insts                     173982                       # Number of load instructions
system.cpu0.num_store_insts                    118424                       # Number of store instructions
system.cpu0.num_idle_cycles              57073.011961                       # Number of idle cycles
system.cpu0.num_busy_cycles              2849677.988039                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.980365                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.019635                       # Percentage of idle cycles
system.cpu0.Branches                           187173                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 6237      0.41%      0.41% # Class of executed instruction
system.cpu0.op_class::IntAlu                  1185558     78.45%     78.86% # Class of executed instruction
system.cpu0.op_class::IntMult                    3320      0.22%     79.08% # Class of executed instruction
system.cpu0.op_class::IntDiv                      576      0.04%     79.12% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  23164      1.53%     80.65% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::MemRead                  173982     11.51%     92.16% # Class of executed instruction
system.cpu0.op_class::MemWrite                 118424      7.84%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   1511261                       # Class of executed instruction
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.gpu.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.gpu.clk_domain.clock                      1429                       # Clock period in ticks
system.gpu.dram_wrapper.clk_domain.clock          541                       # Clock period in ticks
system.gpu.icnt_wrapper.clk_domain.clock         2858                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  4                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  39                       # delay histogram for all message
system.ruby.delayHist::samples                    105                       # delay histogram for all message
system.ruby.delayHist::mean                  1.104762                       # delay histogram for all message
system.ruby.delayHist::stdev                 4.531776                       # delay histogram for all message
system.ruby.delayHist                    |          98     93.33%     93.33% |           0      0.00%     93.33% |           2      1.90%     95.24% |           0      0.00%     95.24% |           3      2.86%     98.10% |           1      0.95%     99.05% |           0      0.00%     99.05% |           1      0.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      105                       # delay histogram for all message
system.ruby.outstanding_req_hist::bucket_size            2                      
system.ruby.outstanding_req_hist::max_bucket           19                      
system.ruby.outstanding_req_hist::samples      1337662                      
system.ruby.outstanding_req_hist::mean       1.000944                      
system.ruby.outstanding_req_hist::gmean      1.000288                      
system.ruby.outstanding_req_hist::stdev      0.083524                      
system.ruby.outstanding_req_hist         |     1337445     99.98%     99.98% |          50      0.00%     99.99% |          22      0.00%     99.99% |          24      0.00%     99.99% |          71      0.01%    100.00% |          50      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist::total       1337662                      
system.ruby.latency_hist::bucket_size             128                      
system.ruby.latency_hist::max_bucket             1279                      
system.ruby.latency_hist::samples             1337662                      
system.ruby.latency_hist::mean               1.155536                      
system.ruby.latency_hist::gmean              1.014385                      
system.ruby.latency_hist::stdev              4.226527                      
system.ruby.latency_hist                 |     1337212     99.97%     99.97% |         390      0.03%    100.00% |          35      0.00%    100.00% |          15      0.00%    100.00% |           6      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist::total               1337662                      
system.ruby.hit_latency_hist::bucket_size           32                      
system.ruby.hit_latency_hist::max_bucket          319                      
system.ruby.hit_latency_hist::samples         1336792                      
system.ruby.hit_latency_hist::mean           1.070263                      
system.ruby.hit_latency_hist::gmean          1.011240                      
system.ruby.hit_latency_hist::stdev          1.570942                      
system.ruby.hit_latency_hist             |     1336645     99.99%     99.99% |           7      0.00%     99.99% |          47      0.00%     99.99% |          15      0.00%     99.99% |          68      0.01%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist::total           1336792                      
system.ruby.miss_latency_hist::bucket_size          128                      
system.ruby.miss_latency_hist::max_bucket         1279                      
system.ruby.miss_latency_hist::samples            870                      
system.ruby.miss_latency_hist::mean        132.181609                      
system.ruby.miss_latency_hist::gmean       119.857193                      
system.ruby.miss_latency_hist::stdev        80.637587                      
system.ruby.miss_latency_hist            |         498     57.24%     57.24% |         314     36.09%     93.33% |          33      3.79%     97.13% |          15      1.72%     98.85% |           6      0.69%     99.54% |           4      0.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist::total              870                      
system.ruby.L1Cache.incomplete_times                5                      
system.ruby.GPUL2Cache.incomplete_times             4                      
system.ruby.Directory.incomplete_times             40                      
system.gpu.shader_mmu.numPagefaults                 0                       # Number of Pagefaults
system.gpu.shader_mmu.numPagewalks                 11                       # Number of Pagewalks
system.gpu.shader_mmu.totalRequests                11                       # Total number of requests
system.gpu.shader_mmu.l2hits                        0                       # Hits in the shared L2
system.gpu.shader_mmu.prefetchHits                  0                       # Number of prefetch hits
system.gpu.shader_mmu.numPrefetches                 0                       # Number of prefetchs
system.gpu.shader_mmu.prefetchFaults                0                       # Number of faults caused by prefetches
system.gpu.shader_mmu.pagefaultLatency::samples            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::mean          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::gmean          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::stdev          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::0            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::1            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::2            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::3            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::4            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::5            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::6            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::7            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::8            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::9            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::10            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::11            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::12            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::13            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::14            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::15            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::16            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::17            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::18            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::19            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::20            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::21            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::22            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::23            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::24            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::25            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::26            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::27            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::28            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::29            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::30            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::31            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::total            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.concurrentWalks::samples           11                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::mean            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::gmean            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::stdev            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::0           11    100.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::1            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::2            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::3            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::4            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::5            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::6            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::7            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::8            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::9            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::10            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::11            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::12            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::13            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::14            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::15            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::total           11                       # Number of outstanding walks
system.gpu.shader_mmu.pagewalkLatency::samples           11                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::mean            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::gmean            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::stdev            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::0           11    100.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::1            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::2            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::3            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::4            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::5            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::6            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::7            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::8            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::9            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::10            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::11            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::12            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::13            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::14            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::15            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::16            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::17            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::18            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::19            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::20            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::21            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::22            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::23            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::24            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::25            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::26            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::27            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::28            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::29            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::30            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::31            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::total           11                       # Latency to complete the pagewalk
system.gpu.kernels_started                          2                       # Number of kernels started
system.gpu.kernels_completed                        2                       # Number of kernels completed
system.gpu.ce.device_dtb.hits                       0                       # Number of hits in this TLB
system.gpu.ce.device_dtb.misses                     0                       # Number of misses in this TLB
system.gpu.ce.device_dtb.hitRate                  nan                       # Hit rate for this TLB
system.gpu.ce.host_dtb.hits                        34                       # Number of hits in this TLB
system.gpu.ce.host_dtb.misses                      11                       # Number of misses in this TLB
system.gpu.ce.host_dtb.hitRate               0.755556                       # Hit rate for this TLB
system.gpu.ce.numOperations                         8                       # Number of copy/memset operations
system.gpu.ce.opBytesRead                        4892                       # Number of copy bytes read
system.gpu.ce.opBytesWritten                     4892                       # Number of copy/memset bytes written
system.gpu.ce.opTimeTicks                    40970126                       # Total time spent in copy/memset operations
system.gpu.shader_cores0.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores0.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores0.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores0.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores0.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores0.shared_loads               0                       # Number of loads from shared space
system.gpu.shader_cores0.shared_stores              0                       # Number of stores to shared space
system.gpu.shader_cores0.param_kernel_loads         1280                       # Number of loads from kernel parameter space
system.gpu.shader_cores0.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores0.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores0.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores0.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores0.global_loads            1872                       # Number of loads from global space
system.gpu.shader_cores0.global_stores            544                       # Number of stores to global space
system.gpu.shader_cores0.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores0.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores0.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores0.inst_cache_requests            6                       # Number of instruction cache requests sent
system.gpu.shader_cores0.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores0.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::1         13056                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::2           544                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::3           752                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::4             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::5          3696                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.activeCycles            2261                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores0.notStalledCycles          434                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores0.instInstances          18048                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores0.instPerCycle        7.982309                       # Instruction instances per cycle
system.gpu.shader_cores0.kernels_completed            1                       # Number of kernels completed
system.gpu.shader_cores0.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores0.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores0.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores0.lsq.warpInstBufActive::samples      2520756                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::mean     4.640023                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::stdev     4.810492                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::0       800240     31.75%     31.75% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::1       332957     13.21%     44.95% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::2        74308      2.95%     47.90% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::3        34296      1.36%     49.26% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::4       117178      4.65%     53.91% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::5        80024      3.17%     57.09% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::6        77166      3.06%     60.15% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::7        71450      2.83%     62.98% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::8       643050     25.51%     88.49% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::9         8574      0.34%     88.83% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::10        10003      0.40%     89.23% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::11        15719      0.62%     89.85% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::12        61447      2.44%     92.29% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::13         7145      0.28%     92.57% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::14        10003      0.40%     92.97% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::15        20006      0.79%     93.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::16       157190      6.24%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::17            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::18            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::19            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::20            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::21            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::22            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::23            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::24            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::25            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::26            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::27            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::28            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::29            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::30            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::31            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::32            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::33            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::total      2520756                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.cacheAccesses     0.005227                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores0.lsq.writebackBlockedCycles           28                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores0.lsq.mshrHitQueued           54                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores0.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores0.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::samples           79                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::mean     1.708861                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::gmean     1.542000                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::stdev     0.786943                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::1           39     49.37%     49.37% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::2           24     30.38%     79.75% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::3           16     20.25%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::total           79                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpLatencyRead::samples           61                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::mean    85.852459                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::gmean    55.338969                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::stdev    57.838809                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::0-15           19     31.15%     31.15% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::16-31            0      0.00%     31.15% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::32-47            0      0.00%     31.15% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::48-63            5      8.20%     39.34% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::64-79            1      1.64%     40.98% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::80-95            0      0.00%     40.98% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::96-111           15     24.59%     65.57% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::112-127            1      1.64%     67.21% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::128-143            9     14.75%     81.97% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::144-159            6      9.84%     91.80% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::160-175            5      8.20%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::176-191            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::192-207            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::208-223            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::224-239            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::240-255            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::total           61                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyWrite::samples           18                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::mean   112.666667                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::gmean   108.929839                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::stdev    27.261263                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::0-15            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::16-31            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::32-47            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::48-63            2     11.11%     11.11% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::64-79            0      0.00%     11.11% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::80-95            0      0.00%     11.11% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::96-111            9     50.00%     61.11% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::112-127            0      0.00%     61.11% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::128-143            5     27.78%     88.89% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::144-159            2     11.11%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::160-175            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::176-191            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::192-207            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::208-223            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::224-239            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::240-255            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::total           18                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyFence::samples            8                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::mean          115                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::gmean   113.932750                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::stdev    17.179722                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::0-15            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::16-31            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::32-47            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::48-63            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::64-79            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::80-95            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::96-111            5     62.50%     62.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::112-127            0      0.00%     62.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::128-143            3     37.50%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::144-159            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::160-175            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::176-191            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::192-207            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::208-223            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::224-239            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::240-255            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::total            8                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores1.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores1.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores1.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores1.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores1.shared_loads            1008                       # Number of loads from shared space
system.gpu.shader_cores1.shared_stores            768                       # Number of stores to shared space
system.gpu.shader_cores1.param_kernel_loads          544                       # Number of loads from kernel parameter space
system.gpu.shader_cores1.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores1.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores1.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores1.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores1.global_loads             272                       # Number of loads from global space
system.gpu.shader_cores1.global_stores             16                       # Number of stores to global space
system.gpu.shader_cores1.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores1.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores1.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores1.inst_cache_requests            6                       # Number of instruction cache requests sent
system.gpu.shader_cores1.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores1.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::1         19744                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::2             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::3          4080                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::4          1536                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::5          2608                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.activeCycles            3444                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores1.notStalledCycles          937                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores1.instInstances          27968                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores1.instPerCycle        8.120790                       # Instruction instances per cycle
system.gpu.shader_cores1.kernels_completed            1                       # Number of kernels completed
system.gpu.shader_cores1.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores1.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores1.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores1.lsq.warpInstBufActive::samples      4709984                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::mean     1.307039                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::stdev     2.577870                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::0      3376727     71.69%     71.69% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::1       311522      6.61%     78.31% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::2       164335      3.49%     81.80% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::3        97172      2.06%     83.86% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::4        84311      1.79%     85.65% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::5        85740      1.82%     87.47% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::6        91456      1.94%     89.41% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::7        80024      1.70%     91.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::8       418697      8.89%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::9            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::10            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::11            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::12            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::13            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::14            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::15            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::16            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::17            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::18            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::19            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::20            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::21            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::22            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::23            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::24            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::25            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::26            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::27            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::28            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::29            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::30            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::31            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::32            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::33            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::total      4709984                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.cacheAccesses     0.001622                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores1.lsq.writebackBlockedCycles            8                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores1.lsq.mshrHitQueued           20                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores1.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores1.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::samples           24                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::mean     1.333333                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::gmean     1.259921                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::stdev     0.481543                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::1           16     66.67%     66.67% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::2            8     33.33%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::3            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::total           24                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpLatencyRead::samples           16                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::mean   117.937500                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::gmean   117.078002                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::stdev    15.596875                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::0-15            0      0.00%      0.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::16-31            0      0.00%      0.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::32-47            0      0.00%      0.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::48-63            0      0.00%      0.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::64-79            0      0.00%      0.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::80-95            0      0.00%      0.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::96-111            8     50.00%     50.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::112-127            5     31.25%     81.25% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::128-143            0      0.00%     81.25% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::144-159            3     18.75%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::160-175            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::176-191            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::192-207            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::208-223            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::224-239            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::240-255            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::total           16                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyWrite::samples            8                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::mean   260.625000                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::gmean   239.715984                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::stdev   105.709761                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::0-31            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::32-63            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::64-95            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::96-127            1     12.50%     12.50% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::128-159            1     12.50%     25.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::160-191            0      0.00%     25.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::192-223            1     12.50%     37.50% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::224-255            1     12.50%     50.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::256-287            1     12.50%     62.50% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::288-319            0      0.00%     62.50% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::320-351            1     12.50%     75.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::352-383            1     12.50%     87.50% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::384-415            1     12.50%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::416-447            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::448-479            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::480-511            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::total            8                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyFence::samples           56                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::mean            6                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::gmean     6.000000                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::stdev            0                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::0            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::1            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::2            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::4            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::5            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::6           56    100.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::7            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::8            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::9            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::10            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::11            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::12            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::13            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::14            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::15            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::total           56                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.ruby.ce_cntrl.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.ce_cntrl.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.ce_cntrl.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.probeFilter.num_data_array_reads          957                       # number of data array reads
system.ruby.dir_cntrl0.probeFilter.num_data_array_writes         1813                       # number of data array writes
system.ruby.dir_cntrl0.fully_busy_cycles           20                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits       291403                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         1030                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       292433                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      1040028                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4933                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      1044961                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits         5140                       # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses          823                       # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses         5963                       # Number of cache demand accesses
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L2cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.L2cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp00.cache.demand_hits           61                       # Number of cache demand hits
system.ruby.l1_cntrl_sp00.cache.demand_misses           80                       # Number of cache demand misses
system.ruby.l1_cntrl_sp00.cache.demand_accesses          141                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp00.cache.num_data_array_reads           61                       # number of data array reads
system.ruby.l1_cntrl_sp00.cache.num_data_array_writes           30                       # number of data array writes
system.ruby.l1_cntrl_sp00.cache.num_tag_array_reads          141                       # number of tag array reads
system.ruby.l1_cntrl_sp00.cache.num_tag_array_writes           52                       # number of tag array writes
system.ruby.l1_cntrl_sp01.cache.demand_hits           13                       # Number of cache demand hits
system.ruby.l1_cntrl_sp01.cache.demand_misses           25                       # Number of cache demand misses
system.ruby.l1_cntrl_sp01.cache.demand_accesses           38                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp01.cache.num_data_array_reads           13                       # number of data array reads
system.ruby.l1_cntrl_sp01.cache.num_data_array_writes           17                       # number of data array writes
system.ruby.l1_cntrl_sp01.cache.num_tag_array_reads           38                       # number of tag array reads
system.ruby.l1_cntrl_sp01.cache.num_tag_array_writes           17                       # number of tag array writes
system.ruby.l1_pw_cntrl.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_pw_cntrl.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_pw_cntrl.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.L2cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.L2cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           58                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           47                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses          105                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.num_data_array_reads           35                       # number of data array reads
system.ruby.l2_cntrl0.L2cache.num_data_array_writes          103                       # number of data array writes
system.ruby.l2_cntrl0.L2cache.num_tag_array_reads         1017                       # number of tag array reads
system.ruby.l2_cntrl0.L2cache.num_tag_array_writes          100                       # number of tag array writes
system.ruby.l2_cntrl0.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.network.ext_links0.int_node.percent_links_utilized     0.012357                      
system.ruby.network.ext_links0.int_node.msg_count.Response_Data::1           45                      
system.ruby.network.ext_links0.int_node.msg_count.Writeback_Control::0           89                      
system.ruby.network.ext_links0.int_node.msg_count.Writeback_Control::1           44                      
system.ruby.network.ext_links0.int_node.msg_bytes.Response_Data::1         6120                      
system.ruby.network.ext_links0.int_node.msg_bytes.Writeback_Control::0          712                      
system.ruby.network.ext_links0.int_node.msg_bytes.Writeback_Control::1          352                      
system.ruby.network.ext_links1.int_node.percent_links_utilized     0.027215                      
system.ruby.network.ext_links1.int_node.msg_count.Request_Control::2          823                      
system.ruby.network.ext_links1.int_node.msg_count.Response_Data::4          868                      
system.ruby.network.ext_links1.int_node.msg_count.Response_Control::4         2678                      
system.ruby.network.ext_links1.int_node.msg_count.Broadcast_Control::3         1093                      
system.ruby.network.ext_links1.int_node.msg_count.Unblock_Control::5          822                      
system.ruby.network.ext_links1.int_node.msg_bytes.Request_Control::2         6584                      
system.ruby.network.ext_links1.int_node.msg_bytes.Response_Data::4       118048                      
system.ruby.network.ext_links1.int_node.msg_bytes.Response_Control::4        21424                      
system.ruby.network.ext_links1.int_node.msg_bytes.Broadcast_Control::3         8744                      
system.ruby.network.ext_links1.int_node.msg_bytes.Unblock_Control::5         6576                      
system.ruby.network.ext_links3.int_node.percent_links_utilized     0.011828                      
system.ruby.network.ext_links3.int_node.msg_count.Control::7           47                      
system.ruby.network.ext_links3.int_node.msg_count.Data::7           58                      
system.ruby.network.ext_links3.int_node.msg_count.Response_Data::6           47                      
system.ruby.network.ext_links3.int_node.msg_count.Response_Control::4          957                      
system.ruby.network.ext_links3.int_node.msg_count.Writeback_Control::6           58                      
system.ruby.network.ext_links3.int_node.msg_count.Broadcast_Control::3          957                      
system.ruby.network.ext_links3.int_node.msg_bytes.Control::7          376                      
system.ruby.network.ext_links3.int_node.msg_bytes.Data::7         7888                      
system.ruby.network.ext_links3.int_node.msg_bytes.Response_Data::6         6392                      
system.ruby.network.ext_links3.int_node.msg_bytes.Response_Control::4         7656                      
system.ruby.network.ext_links3.int_node.msg_bytes.Writeback_Control::6          464                      
system.ruby.network.ext_links3.int_node.msg_bytes.Broadcast_Control::3         7656                      
system.ruby.network.ext_links5.int_node.percent_links_utilized     0.019255                      
system.ruby.network.ext_links5.int_node.msg_count.Control::7           47                      
system.ruby.network.ext_links5.int_node.msg_count.Data::7           58                      
system.ruby.network.ext_links5.int_node.msg_count.Request_Control::2           47                      
system.ruby.network.ext_links5.int_node.msg_count.Request_Control::3            2                      
system.ruby.network.ext_links5.int_node.msg_count.Response_Data::4           80                      
system.ruby.network.ext_links5.int_node.msg_count.Response_Data::6           47                      
system.ruby.network.ext_links5.int_node.msg_count.Response_Control::4         1923                      
system.ruby.network.ext_links5.int_node.msg_count.Writeback_Control::6           58                      
system.ruby.network.ext_links5.int_node.msg_count.Broadcast_Control::3         1867                      
system.ruby.network.ext_links5.int_node.msg_count.Unblock_Control::5           47                      
system.ruby.network.ext_links5.int_node.msg_bytes.Control::7          376                      
system.ruby.network.ext_links5.int_node.msg_bytes.Data::7         7888                      
system.ruby.network.ext_links5.int_node.msg_bytes.Request_Control::2          376                      
system.ruby.network.ext_links5.int_node.msg_bytes.Request_Control::3           16                      
system.ruby.network.ext_links5.int_node.msg_bytes.Response_Data::4        10880                      
system.ruby.network.ext_links5.int_node.msg_bytes.Response_Data::6         6392                      
system.ruby.network.ext_links5.int_node.msg_bytes.Response_Control::4        15384                      
system.ruby.network.ext_links5.int_node.msg_bytes.Writeback_Control::6          464                      
system.ruby.network.ext_links5.int_node.msg_bytes.Broadcast_Control::3        14936                      
system.ruby.network.ext_links5.int_node.msg_bytes.Unblock_Control::5          376                      
system.ruby.network.int_links0.node_a.percent_links_utilized     0.032731                      
system.ruby.network.int_links0.node_a.msg_count.Request_Control::2          870                      
system.ruby.network.int_links0.node_a.msg_count.Request_Control::3            2                      
system.ruby.network.int_links0.node_a.msg_count.Response_Data::1           45                      
system.ruby.network.int_links0.node_a.msg_count.Response_Data::4          927                      
system.ruby.network.int_links0.node_a.msg_count.Response_Control::4         2016                      
system.ruby.network.int_links0.node_a.msg_count.Writeback_Control::0           89                      
system.ruby.network.int_links0.node_a.msg_count.Writeback_Control::1           44                      
system.ruby.network.int_links0.node_a.msg_count.Broadcast_Control::3         1914                      
system.ruby.network.int_links0.node_a.msg_count.Unblock_Control::5          869                      
system.ruby.network.int_links0.node_a.msg_bytes.Request_Control::2         6960                      
system.ruby.network.int_links0.node_a.msg_bytes.Request_Control::3           16                      
system.ruby.network.int_links0.node_a.msg_bytes.Response_Data::1         6120                      
system.ruby.network.int_links0.node_a.msg_bytes.Response_Data::4       126072                      
system.ruby.network.int_links0.node_a.msg_bytes.Response_Control::4        16128                      
system.ruby.network.int_links0.node_a.msg_bytes.Writeback_Control::0          712                      
system.ruby.network.int_links0.node_a.msg_bytes.Writeback_Control::1          352                      
system.ruby.network.int_links0.node_a.msg_bytes.Broadcast_Control::3        15312                      
system.ruby.network.int_links0.node_a.msg_bytes.Unblock_Control::5         6952                      
system.ruby.network.msg_count.Control              94                      
system.ruby.network.msg_count.Data                116                      
system.ruby.network.msg_count.Request_Control         1744                      
system.ruby.network.msg_count.Response_Data         2059                      
system.ruby.network.msg_count.Response_Control         7574                      
system.ruby.network.msg_count.Writeback_Control          382                      
system.ruby.network.msg_count.Broadcast_Control         5831                      
system.ruby.network.msg_count.Unblock_Control         1738                      
system.ruby.network.msg_byte.Control              752                      
system.ruby.network.msg_byte.Data               15776                      
system.ruby.network.msg_byte.Request_Control        13952                      
system.ruby.network.msg_byte.Response_Data       280024                      
system.ruby.network.msg_byte.Response_Control        60592                      
system.ruby.network.msg_byte.Writeback_Control         3056                      
system.ruby.network.msg_byte.Broadcast_Control        46648                      
system.ruby.network.msg_byte.Unblock_Control        13904                      
system.ruby.network.int_links0.node_a.throttle0.link_utilization     0.026628                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Request_Control::2          870                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Response_Data::4           57                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Response_Control::4          299                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Writeback_Control::0           89                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Unblock_Control::5          869                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Request_Control::2         6960                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Response_Data::4         7752                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Response_Control::4         2392                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Writeback_Control::0          712                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Unblock_Control::5         6952                      
system.ruby.network.int_links0.node_a.throttle1.link_utilization     0.022265                      
system.ruby.network.int_links0.node_a.throttle1.msg_count.Response_Data::1           45                      
system.ruby.network.int_links0.node_a.throttle1.msg_count.Writeback_Control::1           44                      
system.ruby.network.int_links0.node_a.throttle1.msg_bytes.Response_Data::1         6120                      
system.ruby.network.int_links0.node_a.throttle1.msg_bytes.Writeback_Control::1          352                      
system.ruby.network.int_links0.node_a.throttle2.link_utilization     0.067097                      
system.ruby.network.int_links0.node_a.throttle2.msg_count.Response_Data::4          823                      
system.ruby.network.int_links0.node_a.throttle2.msg_count.Response_Control::4         1630                      
system.ruby.network.int_links0.node_a.throttle2.msg_count.Broadcast_Control::3          957                      
system.ruby.network.int_links0.node_a.throttle2.msg_bytes.Response_Data::4       111928                      
system.ruby.network.int_links0.node_a.throttle2.msg_bytes.Response_Control::4        13040                      
system.ruby.network.int_links0.node_a.throttle2.msg_bytes.Broadcast_Control::3         7656                      
system.ruby.network.int_links0.node_a.throttle3.link_utilization     0.014935                      
system.ruby.network.int_links0.node_a.throttle3.msg_count.Request_Control::3            2                      
system.ruby.network.int_links0.node_a.throttle3.msg_count.Response_Data::4           47                      
system.ruby.network.int_links0.node_a.throttle3.msg_count.Response_Control::4           87                      
system.ruby.network.int_links0.node_a.throttle3.msg_count.Broadcast_Control::3          957                      
system.ruby.network.int_links0.node_a.throttle3.msg_bytes.Request_Control::3           16                      
system.ruby.network.int_links0.node_a.throttle3.msg_bytes.Response_Data::4         6392                      
system.ruby.network.int_links0.node_a.throttle3.msg_bytes.Response_Control::4          696                      
system.ruby.network.int_links0.node_a.throttle3.msg_bytes.Broadcast_Control::3         7656                      
system.ruby.network.ext_links0.int_node.throttle0.link_utilization     0.022265                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Data::1           45                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Writeback_Control::1           44                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Data::1         6120                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Writeback_Control::1          352                      
system.ruby.network.ext_links0.int_node.throttle1.link_utilization     0.002449                      
system.ruby.network.ext_links0.int_node.throttle1.msg_count.Writeback_Control::0           89                      
system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Writeback_Control::0          712                      
system.ruby.network.ext_links1.int_node.throttle0.link_utilization     0.067097                      
system.ruby.network.ext_links1.int_node.throttle0.msg_count.Response_Data::4          823                      
system.ruby.network.ext_links1.int_node.throttle0.msg_count.Response_Control::4         2451                      
system.ruby.network.ext_links1.int_node.throttle0.msg_count.Broadcast_Control::3          136                      
system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Response_Data::4       111928                      
system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Response_Control::4        19608                      
system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Broadcast_Control::3         1088                      
system.ruby.network.ext_links1.int_node.throttle1.link_utilization     0.003873                      
system.ruby.network.ext_links1.int_node.throttle1.msg_count.Broadcast_Control::3          957                      
system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Broadcast_Control::3         7656                      
system.ruby.network.ext_links1.int_node.throttle2.link_utilization     0.010673                      
system.ruby.network.ext_links1.int_node.throttle2.msg_count.Request_Control::2          823                      
system.ruby.network.ext_links1.int_node.throttle2.msg_count.Response_Data::4           45                      
system.ruby.network.ext_links1.int_node.throttle2.msg_count.Response_Control::4          227                      
system.ruby.network.ext_links1.int_node.throttle2.msg_count.Unblock_Control::5          822                      
system.ruby.network.ext_links1.int_node.throttle2.msg_bytes.Request_Control::2         6584                      
system.ruby.network.ext_links1.int_node.throttle2.msg_bytes.Response_Data::4         6120                      
system.ruby.network.ext_links1.int_node.throttle2.msg_bytes.Response_Control::4         1816                      
system.ruby.network.ext_links1.int_node.throttle2.msg_bytes.Unblock_Control::5         6576                      
system.ruby.network.ext_links3.int_node.throttle0.link_utilization     0.016462                      
system.ruby.network.ext_links3.int_node.throttle0.msg_count.Broadcast_Control::3          957                      
system.ruby.network.ext_links3.int_node.throttle0.msg_bytes.Broadcast_Control::3         7656                      
system.ruby.network.ext_links3.int_node.throttle1.link_utilization     0.009633                      
system.ruby.network.ext_links3.int_node.throttle1.msg_count.Response_Data::6           30                      
system.ruby.network.ext_links3.int_node.throttle1.msg_count.Writeback_Control::6           50                      
system.ruby.network.ext_links3.int_node.throttle1.msg_bytes.Response_Data::6         4080                      
system.ruby.network.ext_links3.int_node.throttle1.msg_bytes.Writeback_Control::6          400                      
system.ruby.network.ext_links3.int_node.throttle2.link_utilization     0.005109                      
system.ruby.network.ext_links3.int_node.throttle2.msg_count.Response_Data::6           17                      
system.ruby.network.ext_links3.int_node.throttle2.msg_count.Writeback_Control::6            8                      
system.ruby.network.ext_links3.int_node.throttle2.msg_bytes.Response_Data::6         2312                      
system.ruby.network.ext_links3.int_node.throttle2.msg_bytes.Writeback_Control::6           64                      
system.ruby.network.ext_links3.int_node.throttle3.link_utilization     0.016109                      
system.ruby.network.ext_links3.int_node.throttle3.msg_count.Control::7           47                      
system.ruby.network.ext_links3.int_node.throttle3.msg_count.Data::7           58                      
system.ruby.network.ext_links3.int_node.throttle3.msg_count.Response_Control::4          957                      
system.ruby.network.ext_links3.int_node.throttle3.msg_bytes.Control::7          376                      
system.ruby.network.ext_links3.int_node.throttle3.msg_bytes.Data::7         7888                      
system.ruby.network.ext_links3.int_node.throttle3.msg_bytes.Response_Control::4         7656                      
system.ruby.network.ext_links5.int_node.throttle0.link_utilization     0.023297                      
system.ruby.network.ext_links5.int_node.throttle0.msg_count.Control::7           47                      
system.ruby.network.ext_links5.int_node.throttle0.msg_count.Data::7           58                      
system.ruby.network.ext_links5.int_node.throttle0.msg_count.Request_Control::3            2                      
system.ruby.network.ext_links5.int_node.throttle0.msg_count.Response_Data::4           47                      
system.ruby.network.ext_links5.int_node.throttle0.msg_count.Response_Control::4          134                      
system.ruby.network.ext_links5.int_node.throttle0.msg_count.Broadcast_Control::3          910                      
system.ruby.network.ext_links5.int_node.throttle0.msg_bytes.Control::7          376                      
system.ruby.network.ext_links5.int_node.throttle0.msg_bytes.Data::7         7888                      
system.ruby.network.ext_links5.int_node.throttle0.msg_bytes.Request_Control::3           16                      
system.ruby.network.ext_links5.int_node.throttle0.msg_bytes.Response_Data::4         6392                      
system.ruby.network.ext_links5.int_node.throttle0.msg_bytes.Response_Control::4         1072                      
system.ruby.network.ext_links5.int_node.throttle0.msg_bytes.Broadcast_Control::3         7280                      
system.ruby.network.ext_links5.int_node.throttle1.link_utilization     0.019784                      
system.ruby.network.ext_links5.int_node.throttle1.msg_count.Request_Control::2           47                      
system.ruby.network.ext_links5.int_node.throttle1.msg_count.Response_Data::4           33                      
system.ruby.network.ext_links5.int_node.throttle1.msg_count.Response_Control::4         1789                      
system.ruby.network.ext_links5.int_node.throttle1.msg_count.Unblock_Control::5           47                      
system.ruby.network.ext_links5.int_node.throttle1.msg_bytes.Request_Control::2          376                      
system.ruby.network.ext_links5.int_node.throttle1.msg_bytes.Response_Data::4         4488                      
system.ruby.network.ext_links5.int_node.throttle1.msg_bytes.Response_Control::4        14312                      
system.ruby.network.ext_links5.int_node.throttle1.msg_bytes.Unblock_Control::5          376                      
system.ruby.network.ext_links5.int_node.throttle2.link_utilization     0.014684                      
system.ruby.network.ext_links5.int_node.throttle2.msg_count.Response_Data::6           47                      
system.ruby.network.ext_links5.int_node.throttle2.msg_count.Writeback_Control::6           58                      
system.ruby.network.ext_links5.int_node.throttle2.msg_count.Broadcast_Control::3          957                      
system.ruby.network.ext_links5.int_node.throttle2.msg_bytes.Response_Data::6         6392                      
system.ruby.network.ext_links5.int_node.throttle2.msg_bytes.Writeback_Control::6          464                      
system.ruby.network.ext_links5.int_node.throttle2.msg_bytes.Broadcast_Control::3         7656                      
system.work_item_type0::samples                     1                       # Run time stat forwork_item_type0
system.work_item_type0::mean                111406500                       # Run time stat forwork_item_type0
system.work_item_type0::gmean            111406500.000000                       # Run time stat forwork_item_type0
system.work_item_type0::stdev                     nan                       # Run time stat forwork_item_type0
system.work_item_type0::0-8.38861e+06               0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::8.38861e+06-1.67772e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.67772e+07-2.51658e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::2.51658e+07-3.35544e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::3.35544e+07-4.1943e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::4.1943e+07-5.03316e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::5.03316e+07-5.87203e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::5.87203e+07-6.71089e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::6.71089e+07-7.54975e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::7.54975e+07-8.38861e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::8.38861e+07-9.22747e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::9.22747e+07-1.00663e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.00663e+08-1.09052e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.09052e+08-1.17441e+08            1    100.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::total                       1                       # Run time stat forwork_item_type0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           105                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         1.104762                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        4.531776                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          98     93.33%     93.33% |           0      0.00%     93.33% |           2      1.90%     95.24% |           0      0.00%     95.24% |           3      2.86%     98.10% |           1      0.95%     99.05% |           0      0.00%     99.05% |           1      0.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             105                       # delay histogram for vnet_1
system.ruby.LD.latency_hist::bucket_size           64                      
system.ruby.LD.latency_hist::max_bucket           639                      
system.ruby.LD.latency_hist::samples           167383                      
system.ruby.LD.latency_hist::mean            1.260486                      
system.ruby.LD.latency_hist::gmean           1.018251                      
system.ruby.LD.latency_hist::stdev           6.644540                      
system.ruby.LD.latency_hist              |      167191     99.89%     99.89% |          66      0.04%     99.92% |          86      0.05%     99.98% |           5      0.00%     99.98% |          16      0.01%     99.99% |           5      0.00%     99.99% |           8      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist::total             167383                      
system.ruby.LD.hit_latency_hist::bucket_size           32                      
system.ruby.LD.hit_latency_hist::max_bucket          319                      
system.ruby.LD.hit_latency_hist::samples       167212                      
system.ruby.LD.hit_latency_hist::mean        1.095753                      
system.ruby.LD.hit_latency_hist::gmean       1.013187                      
system.ruby.LD.hit_latency_hist::stdev       2.315907                      
system.ruby.LD.hit_latency_hist          |      167167     99.97%     99.97% |           7      0.00%     99.98% |          10      0.01%     99.98% |           9      0.01%     99.99% |          11      0.01%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist::total         167212                      
system.ruby.LD.miss_latency_hist::bucket_size           64                      
system.ruby.LD.miss_latency_hist::max_bucket          639                      
system.ruby.LD.miss_latency_hist::samples          171                      
system.ruby.LD.miss_latency_hist::mean     162.345029                      
system.ruby.LD.miss_latency_hist::gmean    133.441930                      
system.ruby.LD.miss_latency_hist::stdev    109.849968                      
system.ruby.LD.miss_latency_hist         |          17      9.94%      9.94% |          47     27.49%     37.43% |          71     41.52%     78.95% |           1      0.58%     79.53% |          16      9.36%     88.89% |           5      2.92%     91.81% |           8      4.68%     96.49% |           5      2.92%     99.42% |           1      0.58%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist::total           171                      
system.ruby.ST.latency_hist::bucket_size          128                      
system.ruby.ST.latency_hist::max_bucket          1279                      
system.ruby.ST.latency_hist::samples           118487                      
system.ruby.ST.latency_hist::mean            1.281558                      
system.ruby.ST.latency_hist::gmean           1.011249                      
system.ruby.ST.latency_hist::stdev           6.567143                      
system.ruby.ST.latency_hist              |      118357     99.89%     99.89% |         123      0.10%     99.99% |           3      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist::total             118487                      
system.ruby.ST.hit_latency_hist::bucket_size           32                      
system.ruby.ST.hit_latency_hist::max_bucket          319                      
system.ruby.ST.hit_latency_hist::samples       118309                      
system.ruby.ST.hit_latency_hist::mean        1.097550                      
system.ruby.ST.hit_latency_hist::gmean       1.004085                      
system.ruby.ST.hit_latency_hist::stdev       3.452870                      
system.ruby.ST.hit_latency_hist          |      118207     99.91%     99.91% |           0      0.00%     99.91% |          37      0.03%     99.95% |           6      0.01%     99.95% |          57      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist::total         118309                      
system.ruby.ST.miss_latency_hist::bucket_size          128                      
system.ruby.ST.miss_latency_hist::max_bucket         1279                      
system.ruby.ST.miss_latency_hist::samples          178                      
system.ruby.ST.miss_latency_hist::mean     123.584270                      
system.ruby.ST.miss_latency_hist::gmean    114.058055                      
system.ruby.ST.miss_latency_hist::stdev     76.393393                      
system.ruby.ST.miss_latency_hist         |         107     60.11%     60.11% |          66     37.08%     97.19% |           1      0.56%     97.75% |           0      0.00%     97.75% |           3      1.69%     99.44% |           1      0.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist::total           178                      
system.ruby.IFETCH.latency_hist::bucket_size          128                      
system.ruby.IFETCH.latency_hist::max_bucket         1279                      
system.ruby.IFETCH.latency_hist::samples      1044973                      
system.ruby.IFETCH.latency_hist::mean        1.125330                      
system.ruby.IFETCH.latency_hist::gmean       1.014213                      
system.ruby.IFETCH.latency_hist::stdev       3.299243                      
system.ruby.IFETCH.latency_hist          |     1044780     99.98%     99.98% |         175      0.02%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist::total        1044973                      
system.ruby.IFETCH.hit_latency_hist::bucket_size            2                      
system.ruby.IFETCH.hit_latency_hist::max_bucket           19                      
system.ruby.IFETCH.hit_latency_hist::samples      1044453                      
system.ruby.IFETCH.hit_latency_hist::mean     1.063550                      
system.ruby.IFETCH.hit_latency_hist::gmean     1.011816                      
system.ruby.IFETCH.hit_latency_hist::stdev     0.974275                      
system.ruby.IFETCH.hit_latency_hist      |     1040028     99.58%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |        4425      0.42%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist::total      1044453                      
system.ruby.IFETCH.miss_latency_hist::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist::samples          520                      
system.ruby.IFETCH.miss_latency_hist::mean   125.213462                      
system.ruby.IFETCH.miss_latency_hist::gmean   117.665290                      
system.ruby.IFETCH.miss_latency_hist::stdev    67.607665                      
system.ruby.IFETCH.miss_latency_hist     |         327     62.88%     62.88% |         175     33.65%     96.54% |          11      2.12%     98.65% |           2      0.38%     99.04% |           2      0.38%     99.42% |           3      0.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist::total          520                      
system.ruby.RMW_Read.latency_hist::bucket_size           16                      
system.ruby.RMW_Read.latency_hist::max_bucket          159                      
system.ruby.RMW_Read.latency_hist::samples         6739                      
system.ruby.RMW_Read.latency_hist::mean      1.018846                      
system.ruby.RMW_Read.latency_hist::gmean     1.000720                      
system.ruby.RMW_Read.latency_hist::stdev     1.547056                      
system.ruby.RMW_Read.latency_hist        |        6738     99.99%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist::total         6739                      
system.ruby.RMW_Read.hit_latency_hist::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist::samples         6738                      
system.ruby.RMW_Read.hit_latency_hist::mean            1                      
system.ruby.RMW_Read.hit_latency_hist::gmean            1                      
system.ruby.RMW_Read.hit_latency_hist    |           0      0.00%      0.00% |        6738    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist::total         6738                      
system.ruby.RMW_Read.miss_latency_hist::bucket_size           16                      
system.ruby.RMW_Read.miss_latency_hist::max_bucket          159                      
system.ruby.RMW_Read.miss_latency_hist::samples            1                      
system.ruby.RMW_Read.miss_latency_hist::mean          128                      
system.ruby.RMW_Read.miss_latency_hist::gmean   128.000000                      
system.ruby.RMW_Read.miss_latency_hist::stdev          nan                      
system.ruby.RMW_Read.miss_latency_hist   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist::total            1                      
system.ruby.Locked_RMW_Read.latency_hist::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist::samples           40                      
system.ruby.Locked_RMW_Read.latency_hist::mean            1                      
system.ruby.Locked_RMW_Read.latency_hist::gmean            1                      
system.ruby.Locked_RMW_Read.latency_hist |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist::total           40                      
system.ruby.Locked_RMW_Read.hit_latency_hist::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist::samples           40                      
system.ruby.Locked_RMW_Read.hit_latency_hist::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist::total           40                      
system.ruby.Locked_RMW_Write.latency_hist::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist::samples           40                      
system.ruby.Locked_RMW_Write.latency_hist::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist::total           40                      
system.ruby.Locked_RMW_Write.hit_latency_hist::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist::samples           40                      
system.ruby.Locked_RMW_Write.hit_latency_hist::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist::total           40                      
system.ruby.L1Cache.hit_mach_latency_hist::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist::samples      1331431                      
system.ruby.L1Cache.hit_mach_latency_hist::mean            1                      
system.ruby.L1Cache.hit_mach_latency_hist::gmean            1                      
system.ruby.L1Cache.hit_mach_latency_hist |           0      0.00%      0.00% |     1331431    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist::total      1331431                      
system.ruby.L1Cache.miss_mach_latency_hist::bucket_size           32                      
system.ruby.L1Cache.miss_mach_latency_hist::max_bucket          319                      
system.ruby.L1Cache.miss_mach_latency_hist::samples            5                      
system.ruby.L1Cache.miss_mach_latency_hist::mean          282                      
system.ruby.L1Cache.miss_mach_latency_hist::gmean   281.972026                      
system.ruby.L1Cache.miss_mach_latency_hist::stdev     4.472136                      
system.ruby.L1Cache.miss_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     80.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist::total            5                      
system.ruby.L2Cache.hit_mach_latency_hist::bucket_size            2                      
system.ruby.L2Cache.hit_mach_latency_hist::max_bucket           19                      
system.ruby.L2Cache.hit_mach_latency_hist::samples         5140                      
system.ruby.L2Cache.hit_mach_latency_hist::mean           16                      
system.ruby.L2Cache.hit_mach_latency_hist::gmean    16.000000                      
system.ruby.L2Cache.hit_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        5140    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist::total         5140                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::bucket_size           32                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::max_bucket          319                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::samples          132                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::mean    59.727273                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::gmean     8.573096                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::stdev    69.052595                      
system.ruby.GPUL1Cache.hit_mach_latency_hist |          74     56.06%     56.06% |           0      0.00%     56.06% |           0      0.00%     56.06% |           0      0.00%     56.06% |          56     42.42%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           2      1.52%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL1Cache.hit_mach_latency_hist::total          132                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::bucket_size           16                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::max_bucket          159                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::samples           16                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::mean    61.687500                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::gmean    57.703484                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::stdev    27.668800                      
system.ruby.GPUL2Cache.miss_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12     75.00%     75.00% |           2     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           2     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_mach_latency_hist::total           16                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::bucket_size            1                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::max_bucket            9                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::samples           12                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::mean            1                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::gmean            1                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request |           0      0.00%      0.00% |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::total           12                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::bucket_size            1                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::max_bucket            9                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::samples           12                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::mean            5                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::gmean     5.000000                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::total           12                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::bucket_size            2                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::max_bucket           19                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::samples           12                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::mean           17                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::gmean    17.000000                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::total           12                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::bucket_size            4                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::max_bucket           39                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::samples           12                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::mean    25.416667                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::gmean    25.411906                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::stdev     0.514929                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::total           12                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::bucket_size           32                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::max_bucket          319                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::samples           89                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::mean   102.966292                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::gmean    96.745054                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::stdev    40.434135                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist |           0      0.00%      0.00% |           7      7.87%      7.87% |          47     52.81%     60.67% |          15     16.85%     77.53% |          12     13.48%     91.01% |           4      4.49%     95.51% |           2      2.25%     97.75% |           2      2.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUCopyDMA.hit_mach_latency_hist::total           89                      
system.ruby.Directory.miss_mach_latency_hist::bucket_size          128                      
system.ruby.Directory.miss_mach_latency_hist::max_bucket         1279                      
system.ruby.Directory.miss_mach_latency_hist::samples          849                      
system.ruby.Directory.miss_mach_latency_hist::mean   132.627797                      
system.ruby.Directory.miss_mach_latency_hist::gmean   120.909042                      
system.ruby.Directory.miss_mach_latency_hist::stdev    80.146773                      
system.ruby.Directory.miss_mach_latency_hist |         484     57.01%     57.01% |         312     36.75%     93.76% |          28      3.30%     97.06% |          15      1.77%     98.82% |           6      0.71%     99.53% |           4      0.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist::total          849                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::samples          809                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::mean            1                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::gmean            1                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request |           0      0.00%      0.00% |         809    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::total          809                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::samples          809                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::mean            5                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::gmean     5.000000                      
system.ruby.Directory.miss_latency_hist.initial_to_forward |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         809    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.initial_to_forward::total          809                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::bucket_size            2                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::max_bucket           19                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::samples          809                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::mean    17.001236                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::gmean    17.001201                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::stdev     0.035158                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         808     99.88%     99.88% |           1      0.12%    100.00%
system.ruby.Directory.miss_latency_hist.forward_to_first_response::total          809                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::bucket_size          128                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::max_bucket         1279                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::samples          809                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::mean    98.177998                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::gmean    90.039054                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::stdev    61.607432                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion |         700     86.53%     86.53% |          97     11.99%     98.52% |           1      0.12%     98.64% |           2      0.25%     98.89% |           6      0.74%     99.63% |           3      0.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.first_response_to_completion::total          809                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::samples       166379                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |      166379    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::total       166379                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::bucket_size           32                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::max_bucket          319                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::samples            4                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::mean   282.500000                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::gmean   282.467199                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::stdev            5                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           1     25.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::total            4                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::bucket_size            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::max_bucket           19                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::samples          714                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::mean           16                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::gmean    16.000000                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         714    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::total          714                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::samples           74                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |          74    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::total           74                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::bucket_size           16                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::max_bucket          159                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::samples            9                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::mean    71.777778                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::gmean    65.829243                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::stdev    34.255575                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     55.56%     55.56% |           2     22.22%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           2     22.22%    100.00% |           0      0.00%    100.00%
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::total            9                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::bucket_size           32                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::max_bucket          319                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::samples           45                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::mean   118.800000                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::gmean   108.676620                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::stdev    50.733080                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist |           0      0.00%      0.00% |           7     15.56%     15.56% |          10     22.22%     37.78% |           9     20.00%     57.78% |          11     24.44%     82.22% |           4      8.89%     91.11% |           2      4.44%     95.56% |           2      4.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::total           45                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::bucket_size           64                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::max_bucket          639                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::samples          158                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::mean   164.462025                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::gmean   136.309929                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::stdev   110.287732                      
system.ruby.LD.Directory.miss_type_mach_latency_hist |          12      7.59%      7.59% |          45     28.48%     36.08% |          69     43.67%     79.75% |           1      0.63%     80.38% |          12      7.59%     87.97% |           5      3.16%     91.14% |           8      5.06%     96.20% |           5      3.16%     99.37% |           1      0.63%    100.00% |           0      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist::total          158                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::samples       118206                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |      118206    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::total       118206                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::bucket_size            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::max_bucket           19                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::samples            1                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::mean           16                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::gmean    16.000000                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::stdev          nan                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::total            1                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::bucket_size           32                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::max_bucket          319                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::samples           58                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::mean   134.655172                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::gmean   132.951337                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::stdev    27.720758                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          56     96.55%     96.55% |           0      0.00%     96.55% |           0      0.00%     96.55% |           0      0.00%     96.55% |           2      3.45%    100.00% |           0      0.00%    100.00%
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::total           58                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::bucket_size            8                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::max_bucket           79                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::samples            7                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::mean    48.714286                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::gmean    48.712179                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::stdev     0.487950                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::total            7                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::bucket_size           16                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::max_bucket          159                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::samples           44                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::mean    86.772727                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::gmean    85.896115                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::stdev    13.471527                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          28     63.64%     63.64% |           9     20.45%     84.09% |           3      6.82%     90.91% |           3      6.82%     97.73% |           1      2.27%    100.00% |           0      0.00%    100.00%
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::total           44                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::bucket_size          128                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::max_bucket         1279                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::samples          171                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::mean   126.649123                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::gmean   118.100359                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::stdev    76.393599                      
system.ruby.ST.Directory.miss_type_mach_latency_hist |         100     58.48%     58.48% |          66     38.60%     97.08% |           1      0.58%     97.66% |           0      0.00%     97.66% |           3      1.75%     99.42% |           1      0.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist::total          171                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::samples      1040028                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |     1040028    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::total      1040028                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::bucket_size           32                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::max_bucket          319                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::samples            1                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::mean          280                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::gmean   280.000000                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::stdev          nan                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::total            1                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::bucket_size            2                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::max_bucket           19                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::samples         4425                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::mean           16                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::gmean    16.000000                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        4425    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::total         4425                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::samples          519                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::mean   124.915222                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::gmean   117.468904                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::stdev    67.329626                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist |         327     63.01%     63.01% |         175     33.72%     96.72% |          10      1.93%     98.65% |           2      0.39%     99.04% |           2      0.39%     99.42% |           3      0.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::total          519                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist::samples         6738                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |        6738    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist::total         6738                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist::bucket_size           16                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist::max_bucket          159                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist::samples            1                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist::mean          128                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist::gmean   128.000000                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist::stdev          nan                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist::total            1                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist::samples           40                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist::total           40                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist::samples           40                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist::total           40                      
system.ruby.GPUCopyDMA_Controller.ReadRequest           45      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.WriteRequest           44      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.Data             45      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.Ack              44      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.READY.ReadRequest           45      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.READY.WriteRequest           44      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.BUSY_RD.Data           45      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.BUSY_WR.Ack           44      0.00%      0.00%
system.ruby.Directory_Controller.GETX             181      0.00%      0.00%
system.ruby.Directory_Controller.GETS             689      0.00%      0.00%
system.ruby.Directory_Controller.UnblockS            6      0.00%      0.00%
system.ruby.Directory_Controller.UnblockM          863      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ           45      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           44      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data          857      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           86      0.00%      0.00%
system.ruby.Directory_Controller.Ack              299      0.00%      0.00%
system.ruby.Directory_Controller.Shared_Data            3      0.00%      0.00%
system.ruby.Directory_Controller.Data               1      0.00%      0.00%
system.ruby.Directory_Controller.Exclusive_Data           53      0.00%      0.00%
system.ruby.Directory_Controller.All_acks_and_shared_data            3      0.00%      0.00%
system.ruby.Directory_Controller.All_acks_and_data_no_sharers           86      0.00%      0.00%
system.ruby.Directory_Controller.All_Unblocks            2      0.00%      0.00%
system.ruby.Directory_Controller.NX.GETX            5      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETX            4      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETS            9      0.00%      0.00%
system.ruby.Directory_Controller.NO.DMA_READ           36      0.00%      0.00%
system.ruby.Directory_Controller.NO.DMA_WRITE           19      0.00%      0.00%
system.ruby.Directory_Controller.S.GETS             1      0.00%      0.00%
system.ruby.Directory_Controller.S.DMA_READ            1      0.00%      0.00%
system.ruby.Directory_Controller.S.DMA_WRITE            1      0.00%      0.00%
system.ruby.Directory_Controller.E.GETX           172      0.00%      0.00%
system.ruby.Directory_Controller.E.GETS           677      0.00%      0.00%
system.ruby.Directory_Controller.E.DMA_READ            8      0.00%      0.00%
system.ruby.Directory_Controller.E.DMA_WRITE           24      0.00%      0.00%
system.ruby.Directory_Controller.NO_B.GETS            2      0.00%      0.00%
system.ruby.Directory_Controller.NO_B.UnblockS            4      0.00%      0.00%
system.ruby.Directory_Controller.NO_B.UnblockM          861      0.00%      0.00%
system.ruby.Directory_Controller.NO_B_S.UnblockM            2      0.00%      0.00%
system.ruby.Directory_Controller.NO_B_S_W.UnblockS            2      0.00%      0.00%
system.ruby.Directory_Controller.NO_B_S_W.All_Unblocks            2      0.00%      0.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data          849      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.Ack          156      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.Data            1      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.Exclusive_Data           19      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.All_acks_and_data_no_sharers           44      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_W.Memory_Data            8      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_W.Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.Ack          111      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.Shared_Data            3      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.Exclusive_Data           34      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.All_acks_and_shared_data            3      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.All_acks_and_data_no_sharers           34      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B.All_acks_and_data_no_sharers            8      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_W.Memory_Ack           44      0.00%      0.00%
system.ruby.Directory_Controller.WB_E_W.Memory_Ack           42      0.00%      0.00%
system.ruby.L1Cache_Controller.Load      |      167229    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       167229                      
system.ruby.L1Cache_Controller.Ifetch    |     1044961    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total      1044961                      
system.ruby.L1Cache_Controller.Store     |      125204    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       125204                      
system.ruby.L1Cache_Controller.L1_to_L2  |        5467    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_to_L2::total         5467                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D |         715    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D::total          715                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I |        4425    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I::total         4425                      
system.ruby.L1Cache_Controller.Complete_L2_to_L1 |        5140    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1::total         5140                      
system.ruby.L1Cache_Controller.Other_GETX |          46      9.27%      9.27% |         225     45.36%     54.64% |         225     45.36%    100.00%
system.ruby.L1Cache_Controller.Other_GETX::total          496                      
system.ruby.L1Cache_Controller.Other_GETS |          90      5.79%      5.79% |         732     47.10%     52.90% |         732     47.10%    100.00%
system.ruby.L1Cache_Controller.Other_GETS::total         1554                      
system.ruby.L1Cache_Controller.Ack       |        2451    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total         2451                      
system.ruby.L1Cache_Controller.Data      |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            5                      
system.ruby.L1Cache_Controller.Shared_Data |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Shared_Data::total            5                      
system.ruby.L1Cache_Controller.Exclusive_Data |         813    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total          813                      
system.ruby.L1Cache_Controller.All_acks  |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.All_acks::total            5                      
system.ruby.L1Cache_Controller.All_acks_no_sharers |         818    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers::total          818                      
system.ruby.L1Cache_Controller.I.Load    |         136    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          136                      
system.ruby.L1Cache_Controller.I.Ifetch  |         508    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          508                      
system.ruby.L1Cache_Controller.I.Store   |         174    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          174                      
system.ruby.L1Cache_Controller.I.Other_GETX |          33      6.83%      6.83% |         225     46.58%     53.42% |         225     46.58%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETX::total          483                      
system.ruby.L1Cache_Controller.I.Other_GETS |          58      3.81%      3.81% |         732     48.09%     51.91% |         732     48.09%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETS::total         1522                      
system.ruby.L1Cache_Controller.S.Load    |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            8                      
system.ruby.L1Cache_Controller.S.Store   |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            5                      
system.ruby.L1Cache_Controller.O.Load    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Load::total            2                      
system.ruby.L1Cache_Controller.O.Other_GETX |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETX::total            1                      
system.ruby.L1Cache_Controller.O.Other_GETS |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETS::total            1                      
system.ruby.L1Cache_Controller.M.Load    |       17760    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        17760                      
system.ruby.L1Cache_Controller.M.Ifetch  |     1040028    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total      1040028                      
system.ruby.L1Cache_Controller.M.Store   |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total           37                      
system.ruby.L1Cache_Controller.M.L1_to_L2 |        5088    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_to_L2::total         5088                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D |         373    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D::total          373                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I |        4425    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I::total         4425                      
system.ruby.L1Cache_Controller.M.Other_GETX |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETX::total            2                      
system.ruby.L1Cache_Controller.M.Other_GETS |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETS::total            2                      
system.ruby.L1Cache_Controller.MM.Load   |      148608    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total       148608                      
system.ruby.L1Cache_Controller.MM.Store  |      124987    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total       124987                      
system.ruby.L1Cache_Controller.MM.L1_to_L2 |         379    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2::total          379                      
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D |         342    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D::total          342                      
system.ruby.L1Cache_Controller.MM.Other_GETX |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETX::total           10                      
system.ruby.L1Cache_Controller.MM.Other_GETS |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETS::total           29                      
system.ruby.L1Cache_Controller.MR.Load   |         373    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MR.Load::total          373                      
system.ruby.L1Cache_Controller.MR.Ifetch |        4425    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MR.Ifetch::total         4425                      
system.ruby.L1Cache_Controller.MMR.Load  |         341    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMR.Load::total          341                      
system.ruby.L1Cache_Controller.MMR.Store |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMR.Store::total            1                      
system.ruby.L1Cache_Controller.IM.Ack    |         520    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total          520                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |         174    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total          174                      
system.ruby.L1Cache_Controller.SM.Ack    |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           10                      
system.ruby.L1Cache_Controller.SM.Data   |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Data::total            5                      
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers::total            5                      
system.ruby.L1Cache_Controller.M_W.Load  |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total            1                      
system.ruby.L1Cache_Controller.M_W.Ack   |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Ack::total           12                      
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers |         639    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers::total          639                      
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers |         174    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers::total          174                      
system.ruby.L1Cache_Controller.IS.Ack    |        1909    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Ack::total         1909                      
system.ruby.L1Cache_Controller.IS.Shared_Data |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Shared_Data::total            5                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |         639    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total          639                      
system.ruby.L1Cache_Controller.SS.All_acks |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SS.All_acks::total            5                      
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 |        4798    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1::total         4798                      
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 |         342    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1::total          342                      
system.ruby.GPUL1Cache_Controller.Load   |          85     77.98%     77.98% |          24     22.02%    100.00%
system.ruby.GPUL1Cache_Controller.Load::total          109                      
system.ruby.GPUL1Cache_Controller.Ifetch |           6     50.00%     50.00% |           6     50.00%    100.00%
system.ruby.GPUL1Cache_Controller.Ifetch::total           12                      
system.ruby.GPUL1Cache_Controller.Store  |          50     86.21%     86.21% |           8     13.79%    100.00%
system.ruby.GPUL1Cache_Controller.Store::total           58                      
system.ruby.GPUL1Cache_Controller.Data   |          30     63.83%     63.83% |          17     36.17%    100.00%
system.ruby.GPUL1Cache_Controller.Data::total           47                      
system.ruby.GPUL1Cache_Controller.Write_Ack |          50     86.21%     86.21% |           8     13.79%    100.00%
system.ruby.GPUL1Cache_Controller.Write_Ack::total           58                      
system.ruby.GPUL1Cache_Controller.I.Load |          24     68.57%     68.57% |          11     31.43%    100.00%
system.ruby.GPUL1Cache_Controller.I.Load::total           35                      
system.ruby.GPUL1Cache_Controller.I.Ifetch |           6     50.00%     50.00% |           6     50.00%    100.00%
system.ruby.GPUL1Cache_Controller.I.Ifetch::total           12                      
system.ruby.GPUL1Cache_Controller.I.Store |          28     77.78%     77.78% |           8     22.22%    100.00%
system.ruby.GPUL1Cache_Controller.I.Store::total           36                      
system.ruby.GPUL1Cache_Controller.V.Load |          61     82.43%     82.43% |          13     17.57%    100.00%
system.ruby.GPUL1Cache_Controller.V.Load::total           74                      
system.ruby.GPUL1Cache_Controller.V.Store |          22    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL1Cache_Controller.V.Store::total           22                      
system.ruby.GPUL1Cache_Controller.IA.Write_Ack |          50     86.21%     86.21% |           8     13.79%    100.00%
system.ruby.GPUL1Cache_Controller.IA.Write_Ack::total           58                      
system.ruby.GPUL1Cache_Controller.IV.Data |          30     63.83%     63.83% |          17     36.17%    100.00%
system.ruby.GPUL1Cache_Controller.IV.Data::total           47                      
system.ruby.GPUL2Cache_Controller.Get              47      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Store            58      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Other_GETX          223      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Other_GETS          687      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Merged_GETS            2      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Ack             134      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Shared_Data            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Exclusive_Data           46      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.All_acks            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.All_acks_no_sharers           46      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Get            45      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Store            2      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Other_GETX          207      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Other_GETS          672      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.O.Other_GETX            5      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.O.Other_GETS            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Store           19      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Other_GETX           10      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Other_GETS            3      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Merged_GETS            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Get            2      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Store           37      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Other_GETX            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Other_GETS           11      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Merged_GETS            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IM.Ack            2      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IM.Exclusive_Data            2      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IS.Ack          126      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IS.Shared_Data            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IS.Exclusive_Data           44      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.SS.Ack            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.SS.All_acks            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M_W.Ack            3      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M_W.All_acks_no_sharers           44      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM_W.Ack            2      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM_W.All_acks_no_sharers            2      0.00%      0.00%

---------- End Simulation Statistics   ----------
