# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:21 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:11:21 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:21 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:11:21 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:21 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:11:21 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:21 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:11:21 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:21 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:11:22 on May 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:22 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:11:22 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:22 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:11:22 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:22 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:11:22 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:22 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:11:22 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:11:22 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(26): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(65): Variable '/DE1_SOC_testbench/dut/HEX5', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(61): Variable '/DE1_SOC_testbench/dut/HEX5', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(58): Variable '/DE1_SOC_testbench/dut/HEX5', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# ** Error: (vish-4014) No objects found matching '/DE1_SOC_testbench/dut/sc/reset_round'.
# Executing ONERROR command at macro ./DE1_SOC_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/DE1_SOC_testbench/dut/sc/l_count'.
# Executing ONERROR command at macro ./DE1_SOC_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/DE1_SOC_testbench/dut/sc/r_count'.
# Executing ONERROR command at macro ./DE1_SOC_wave.do line 6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(154)
#    Time: 5250 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 154
add wave -position 18  sim:/DE1_SOC_testbench/dut/sc1/l_count
add wave -position 19  sim:/DE1_SOC_testbench/dut/sc1/r_count
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:25 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:13:25 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:26 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:13:26 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:26 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:13:26 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:26 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:13:26 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:26 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:13:26 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:26 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:13:26 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:26 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:13:26 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:26 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:13:26 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:26 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:13:26 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:13:27 on May 14,2023, Elapsed time: 0:02:05
# Errors: 9, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:13:27 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(26): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(65): Variable '/DE1_SOC_testbench/dut/HEX5', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(61): Variable '/DE1_SOC_testbench/dut/HEX5', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(58): Variable '/DE1_SOC_testbench/dut/HEX5', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# ** Error: (vish-4014) No objects found matching '/DE1_SOC_testbench/dut/sc/reset_round'.
# Executing ONERROR command at macro ./DE1_SOC_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/DE1_SOC_testbench/dut/sc/l_count'.
# Executing ONERROR command at macro ./DE1_SOC_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/DE1_SOC_testbench/dut/sc/r_count'.
# Executing ONERROR command at macro ./DE1_SOC_wave.do line 6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(151)
#    Time: 5650 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 151
add wave -position 18  sim:/DE1_SOC_testbench/dut/sc1/l_count
add wave -position 19  sim:/DE1_SOC_testbench/dut/sc1/r_count
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Anna/Documents/ee-271/lab7/DE1_SOC_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:03 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:14:03 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:03 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:14:03 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:03 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:14:03 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:04 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:14:04 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:04 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:14:04 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:04 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:14:04 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:04 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:14:04 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:04 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:14:04 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:04 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:14:04 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:14:05 on May 14,2023, Elapsed time: 0:00:38
# Errors: 9, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:14:05 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(26): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(65): Variable '/DE1_SOC_testbench/dut/HEX5', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(61): Variable '/DE1_SOC_testbench/dut/HEX5', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(58): Variable '/DE1_SOC_testbench/dut/HEX5', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(151)
#    Time: 5650 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 151
add wave -position 1  sim:/DE1_SOC_testbench/dut/sc1/reset_round
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Anna/Documents/ee-271/lab7/DE1_SOC_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:35 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:14:35 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:35 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:14:35 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:35 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:14:35 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:35 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:14:35 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:35 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:14:35 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:35 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:14:35 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:35 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:14:35 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:35 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:14:35 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:35 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:14:35 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:14:36 on May 14,2023, Elapsed time: 0:00:31
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:14:36 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(26): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(65): Variable '/DE1_SOC_testbench/dut/HEX5', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(61): Variable '/DE1_SOC_testbench/dut/HEX5', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(58): Variable '/DE1_SOC_testbench/dut/HEX5', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(151)
#    Time: 5650 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 151
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:40 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:16:40 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:40 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:16:40 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:40 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:16:41 on May 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:41 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:16:41 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:41 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:16:41 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:41 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:16:41 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:41 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:16:41 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:41 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:16:41 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:41 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:16:41 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:16:42 on May 14,2023, Elapsed time: 0:02:06
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:16:42 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(27): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(140)
#    Time: 5650 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 140
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:24 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:21:24 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:24 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:21:24 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:24 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:21:24 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:24 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:21:24 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:24 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:21:24 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:24 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:21:24 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:24 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:21:24 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:24 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# ** Error: ./score_counter.sv(9): 'win' already declared in this scope.
# ** Error: ./score_counter.sv(1): Identifier must be declared with a port mode: l.
# ** Error: ./score_counter.sv(1): Identifier must be declared with a port mode: r.
# End time: 16:21:25 on May 14,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./score_counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:51 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:21:51 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:51 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:21:51 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:51 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:21:51 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:51 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:21:51 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:51 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:21:51 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:51 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:21:51 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:51 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:21:51 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:51 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# ** Error: ./score_counter.sv(10): 'win' already declared in this scope.
# End time: 16:21:51 on May 14,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./score_counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:08 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:22:08 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:08 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:22:08 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:08 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:22:08 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:08 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:22:08 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:08 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:22:08 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:08 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:22:08 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:08 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:22:08 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:08 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:22:08 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:08 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:22:08 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:22:09 on May 14,2023, Elapsed time: 0:05:27
# Errors: 10, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:22:09 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(27): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(140)
#    Time: 5650 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 140
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:53 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:27:53 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:53 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:27:53 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:53 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:27:53 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:53 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:27:53 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:54 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:27:54 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:54 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:27:54 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:54 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:27:54 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:54 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:27:54 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:54 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:27:54 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:27:54 on May 14,2023, Elapsed time: 0:05:45
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:27:54 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.button_fsm
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(29): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(142)
#    Time: 5650 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 142
add wave -position 2  sim:/DE1_SOC_testbench/dut/soft_reset
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Anna/Documents/ee-271/lab7/DE1_SOC_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:29 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:29:29 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:29 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:29:29 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:29 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:29:29 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:29 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:29:29 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:29 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:29:29 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:29 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:29:29 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:29 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:29:29 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:29 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:29:29 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:29 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:29:29 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:29:30 on May 14,2023, Elapsed time: 0:01:36
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:29:30 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.button_fsm
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(29): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(142)
#    Time: 5650 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 142
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:00 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:44:00 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:00 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:44:00 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:00 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:44:00 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:00 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:44:00 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:00 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:44:00 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:00 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:44:00 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:00 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:44:00 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:00 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# ** Error: ./score_counter.sv(12): Enum literal name 'reset_round' already exists.
# ** Error: (vlog-13069) ./score_counter.sv(14): near "always_comb": syntax error, unexpected "SystemVerilog keyword 'always_comb'", expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER or '='.
# ** Error: ./score_counter.sv(43): 'reset_round' already exists - must not be redefined.
# ** Error: (vlog-13069) ./score_counter.sv(43): near "ns": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ./score_counter.sv(50): (vlog-13205) Syntax error found in the scope following 'r_count'. Is there a missing '::'?
# End time: 16:44:01 on May 14,2023, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./score_counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:55 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:44:55 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:55 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:44:55 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:55 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:44:55 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:55 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:44:55 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:55 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:44:55 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:55 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:44:56 on May 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:56 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:44:56 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:56 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# ** Error: (vlog-13069) ./score_counter.sv(14): near "always_comb": syntax error, unexpected "SystemVerilog keyword 'always_comb'", expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER or '='.
# ** Error: ./score_counter.sv(43): 'clean_up' already exists - must not be redefined.
# ** Error: (vlog-13069) ./score_counter.sv(43): near "ns": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ./score_counter.sv(50): (vlog-13205) Syntax error found in the scope following 'r_count'. Is there a missing '::'?
# End time: 16:44:56 on May 14,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./score_counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:47:46 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:47:46 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:47:46 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:47:46 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:47:46 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:47:46 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:47:46 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# ** Error: ./score_counter.sv(54): 'idle' already exists; must not be redefined as a named block
# ** Error: ./score_counter.sv(59): 'l_won' already exists; must not be redefined as a named block
# ** Error: ./score_counter.sv(63): 'r_won' already exists; must not be redefined as a named block
# ** Error: ./score_counter.sv(67): 'clean_up' already exists; must not be redefined as a named block
# ** Error: ./score_counter.sv(72): 'game_over' already exists; must not be redefined as a named block
# End time: 16:47:46 on May 14,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./score_counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:39 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:48:39 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:39 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:48:39 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:39 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:48:39 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:39 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:48:39 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:39 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:48:39 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:39 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:48:39 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:39 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:48:39 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:39 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:48:39 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:39 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:48:39 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:48:40 on May 14,2023, Elapsed time: 0:19:10
# Errors: 23, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:48:40 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.button_fsm
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(29): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(142)
#    Time: 5650 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 142
add wave -position 20  sim:/DE1_SOC_testbench/dut/sc1/l_win
add wave -position 23  sim:/DE1_SOC_testbench/dut/sc1/r_win
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Anna/Documents/ee-271/lab7/DE1_SOC_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:43 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:49:43 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:43 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:49:43 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:43 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:49:43 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:43 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:49:43 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:43 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:49:43 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:43 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:49:43 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:43 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:49:43 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:44 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:49:44 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:44 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:49:44 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:49:44 on May 14,2023, Elapsed time: 0:01:04
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:49:44 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.button_fsm
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(29): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(142)
#    Time: 5650 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 142
add wave -position 24  sim:/DE1_SOC_testbench/dut/sc1/ps
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Anna/Documents/ee-271/lab7/DE1_SOC_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:33 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:50:33 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:33 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:50:33 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:33 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:50:33 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:33 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:50:33 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:33 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:50:33 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:33 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:50:33 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:33 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:50:33 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:33 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:50:33 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:33 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:50:33 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:50:34 on May 14,2023, Elapsed time: 0:00:50
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:50:34 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.button_fsm
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(29): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(142)
#    Time: 5650 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 142
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:22 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:51:22 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:22 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:51:22 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:22 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:51:22 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:22 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:51:22 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:22 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:51:22 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:22 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:51:23 on May 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:23 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:51:23 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:23 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:51:23 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:23 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:51:23 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:51:23 on May 14,2023, Elapsed time: 0:00:49
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:51:23 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.button_fsm
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(29): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(142)
#    Time: 5650 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 142
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:17 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:54:17 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:17 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:54:17 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:17 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:54:17 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:17 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:54:17 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:17 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:54:17 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:17 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:54:17 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:17 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:54:17 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:17 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:54:17 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:17 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:54:17 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:54:18 on May 14,2023, Elapsed time: 0:02:55
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:54:18 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(27): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(141)
#    Time: 5950 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:55:23 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:55:23 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:55:23 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:55:23 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:55:23 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:55:23 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:55:23 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:55:23 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:55:23 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:55:24 on May 14,2023, Elapsed time: 0:01:06
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:55:24 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(27): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(141)
#    Time: 5950 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:36 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:55:36 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:36 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:55:36 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:36 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:55:36 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:36 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:55:36 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:36 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:55:36 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:36 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:55:36 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:36 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:55:36 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:36 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:55:36 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:36 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:55:36 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:55:37 on May 14,2023, Elapsed time: 0:00:13
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:55:37 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.button_fsm
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(29): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(32): Variable '/DE1_SOC_testbench/dut/soft_reset', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(143)
#    Time: 5950 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 143
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:58 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:56:58 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:58 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:56:58 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:58 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:56:58 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:58 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:56:58 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:58 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:56:58 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:58 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:56:58 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:58 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:56:58 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:58 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:56:58 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:58 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# ** Error: (vlog-13069) ./DE1_SOC.sv(79): near "KEY": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 16:56:58 on May 14,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./DE1_SOC.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:26 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:57:26 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:26 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:57:26 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:26 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:57:26 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:26 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:57:26 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:27 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:57:27 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:27 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:57:27 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:27 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:57:27 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:27 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:57:27 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:27 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:57:27 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:57:28 on May 14,2023, Elapsed time: 0:01:51
# Errors: 4, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:57:28 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(27): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(141)
#    Time: 6150 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:45 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:58:45 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:45 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:58:45 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:45 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:58:45 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:45 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:58:45 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:45 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:58:45 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:45 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:58:45 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:45 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:58:45 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:45 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:58:46 on May 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:46 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:58:46 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:58:46 on May 14,2023, Elapsed time: 0:01:18
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:58:46 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(27): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(141)
#    Time: 6150 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:01 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 17:00:01 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:01 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 17:00:01 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:01 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 17:00:01 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:01 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 17:00:01 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:01 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 17:00:01 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:01 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 17:00:01 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:01 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 17:00:02 on May 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:02 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 17:00:02 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:02 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 17:00:02 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:00:02 on May 14,2023, Elapsed time: 0:01:16
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 17:00:02 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(27): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(140)
#    Time: 5850 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 140
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:10 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 17:02:10 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:10 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 17:02:10 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:10 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 17:02:10 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:10 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 17:02:10 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:10 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 17:02:10 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:10 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 17:02:10 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:10 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 17:02:10 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:10 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 17:02:10 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:10 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 17:02:10 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:02:11 on May 14,2023, Elapsed time: 0:02:09
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 17:02:11 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(27): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(150)
#    Time: 8850 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 150
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:19 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 17:03:19 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:19 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 17:03:19 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:19 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 17:03:19 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:19 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 17:03:19 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:19 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 17:03:19 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:19 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 17:03:19 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:19 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 17:03:19 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:19 on May 14,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 17:03:19 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:19 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 17:03:19 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:03:20 on May 14,2023, Elapsed time: 0:01:09
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 17:03:20 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(27): [PCDPC] - Port size (7) does not match connection size (1) for port 'r_hex'. The port definition is at: ./score_counter.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut/sc1 File: ./score_counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(150)
#    Time: 9150 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 150
# End time: 17:11:51 on May 14,2023, Elapsed time: 0:08:31
# Errors: 0, Warnings: 1
