/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  reg [13:0] celloutsig_0_7z;
  wire [17:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [5:0] _00_;
  always_latch
    if (clkin_data[64]) _00_ = 6'h00;
    else if (!clkin_data[32]) _00_ = { celloutsig_1_5z[8:4], celloutsig_1_4z };
  assign { celloutsig_1_12z[9:5], celloutsig_1_12z[0] } = _00_;
  assign celloutsig_1_3z = in_data[170:167] & celloutsig_1_2z[4:1];
  assign celloutsig_1_18z = { celloutsig_1_17z[2], celloutsig_1_15z, 1'h0 } / { 2'h2, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[66:60] === in_data[16:10];
  assign celloutsig_0_1z = { in_data[41:36], celloutsig_0_0z, celloutsig_0_0z } && { in_data[60:55], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[145:128] % { 1'h1, in_data[128:112] };
  assign celloutsig_1_19z = 3'h0 % { 1'h1, celloutsig_1_0z[8:7] };
  assign celloutsig_0_5z = celloutsig_0_1z ? { in_data[26:21], 2'h3, celloutsig_0_3z } : in_data[52:44];
  assign celloutsig_1_15z = in_data[139:120] != { celloutsig_1_0z[13:1], celloutsig_1_1z, 1'h0, celloutsig_1_2z };
  assign celloutsig_0_10z = celloutsig_0_7z[5:0] | { celloutsig_0_6z[5:2], celloutsig_0_6z[2], celloutsig_0_6z[0] };
  assign celloutsig_1_2z = celloutsig_1_0z[11:7] | { celloutsig_1_0z[7:4], celloutsig_1_1z };
  assign celloutsig_0_3z = & { celloutsig_0_2z, celloutsig_0_1z, in_data[5:0], celloutsig_0_0z };
  assign celloutsig_1_4z = & celloutsig_1_0z[9:0];
  assign celloutsig_1_1z = | celloutsig_1_0z[14:7];
  assign celloutsig_0_2z = | { celloutsig_0_1z, in_data[70:68] };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_7z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z[6:2], celloutsig_0_6z[2], celloutsig_0_6z[0] };
  assign celloutsig_1_17z[3:2] = celloutsig_1_5z[8:7] | celloutsig_1_12z[6:5];
  assign { celloutsig_1_5z[5], celloutsig_1_5z[8:6], celloutsig_1_5z[4] } = { celloutsig_1_4z, celloutsig_1_2z[3:1], celloutsig_1_1z } ^ { celloutsig_1_3z[1], celloutsig_1_0z[15], celloutsig_1_3z[3:2], celloutsig_1_3z[0] };
  assign { celloutsig_0_6z[6:4], celloutsig_0_6z[2], celloutsig_0_6z[3], celloutsig_0_6z[0] } = { celloutsig_0_5z[7:5], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } | { celloutsig_0_5z[7:5], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_6z[1] = celloutsig_0_6z[2];
  assign celloutsig_1_12z[4:1] = 4'h0;
  assign celloutsig_1_17z[1:0] = { celloutsig_1_15z, 1'h0 };
  assign celloutsig_1_5z[3:0] = 4'h0;
  assign { out_data[130:128], out_data[98:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_10z };
endmodule
