{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542955290462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542955290470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 01:41:30 2018 " "Processing started: Fri Nov 23 01:41:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542955290470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955290470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955290470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542955291501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542955291501 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "data_game_flow.v(111) " "Verilog HDL Module Instantiation warning at data_game_flow.v(111): ignored dangling comma in List of Port Connections" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542955305024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_game_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file data_game_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_game_flow " "Found entity 1: data_game_flow" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_start WAIT_START control_game_flow.v(34) " "Verilog HDL Declaration information at control_game_flow.v(34): object \"wait_start\" differs only in case from object \"WAIT_START\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_begin STAGE_1_BEGIN control_game_flow.v(36) " "Verilog HDL Declaration information at control_game_flow.v(36): object \"stage_1_begin\" differs only in case from object \"STAGE_1_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_draw_tower STAGE_1_DRAW_TOWER control_game_flow.v(37) " "Verilog HDL Declaration information at control_game_flow.v(37): object \"stage_1_draw_tower\" differs only in case from object \"STAGE_1_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_in_progress STAGE_1_IN_PROGRESS control_game_flow.v(38) " "Verilog HDL Declaration information at control_game_flow.v(38): object \"stage_1_in_progress\" differs only in case from object \"STAGE_1_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_done STAGE_1_DONE control_game_flow.v(39) " "Verilog HDL Declaration information at control_game_flow.v(39): object \"stage_1_done\" differs only in case from object \"STAGE_1_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_begin STAGE_2_BEGIN control_game_flow.v(42) " "Verilog HDL Declaration information at control_game_flow.v(42): object \"stage_2_begin\" differs only in case from object \"STAGE_2_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_draw_tower STAGE_2_DRAW_TOWER control_game_flow.v(43) " "Verilog HDL Declaration information at control_game_flow.v(43): object \"stage_2_draw_tower\" differs only in case from object \"STAGE_2_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_in_progress STAGE_2_IN_PROGRESS control_game_flow.v(44) " "Verilog HDL Declaration information at control_game_flow.v(44): object \"stage_2_in_progress\" differs only in case from object \"STAGE_2_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_done STAGE_2_DONE control_game_flow.v(45) " "Verilog HDL Declaration information at control_game_flow.v(45): object \"stage_2_done\" differs only in case from object \"STAGE_2_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_begin STAGE_3_BEGIN control_game_flow.v(48) " "Verilog HDL Declaration information at control_game_flow.v(48): object \"stage_3_begin\" differs only in case from object \"STAGE_3_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_draw_tower STAGE_3_DRAW_TOWER control_game_flow.v(49) " "Verilog HDL Declaration information at control_game_flow.v(49): object \"stage_3_draw_tower\" differs only in case from object \"STAGE_3_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_in_progress STAGE_3_IN_PROGRESS control_game_flow.v(50) " "Verilog HDL Declaration information at control_game_flow.v(50): object \"stage_3_in_progress\" differs only in case from object \"STAGE_3_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_done STAGE_3_DONE control_game_flow.v(51) " "Verilog HDL Declaration information at control_game_flow.v(51): object \"stage_3_done\" differs only in case from object \"STAGE_3_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN control_game_flow.v(53) " "Verilog HDL Declaration information at control_game_flow.v(53): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_game_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file control_game_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_game_flow " "Found entity 1: control_game_flow" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_car.v(4) " "Verilog HDL Declaration information at draw_car.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_car.v(5) " "Verilog HDL Declaration information at draw_car.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/draw_car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/draw_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_car " "Found entity 1: draw_car" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/data_car.v 2 2 " "Found 2 design units, including 2 entities, in source file car/data_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_car " "Found entity 1: datapath_car" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305050 ""} { "Info" "ISGN_ENTITY_NAME" "2 DelayCounter " "Found entity 2: DelayCounter" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_start WAIT_START control_car.v(12) " "Verilog HDL Declaration information at control_car.v(12): object \"wait_start\" differs only in case from object \"WAIT_START\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay DELAY control_car.v(13) " "Verilog HDL Declaration information at control_car.v(13): object \"delay\" differs only in case from object \"DELAY\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_car DRAW_CAR control_car.v(14) " "Verilog HDL Declaration information at control_car.v(14): object \"draw_car\" differs only in case from object \"DRAW_CAR\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_car ERASE_CAR control_car.v(16) " "Verilog HDL Declaration information at control_car.v(16): object \"erase_car\" differs only in case from object \"ERASE_CAR\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "increment INCREMENT control_car.v(17) " "Verilog HDL Declaration information at control_car.v(17): object \"increment\" differs only in case from object \"INCREMENT\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/control_car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/control_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_car " "Found entity 1: control_car" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/car.v" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_tower.v(4) " "Verilog HDL Declaration information at draw_tower.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_tower.v(5) " "Verilog HDL Declaration information at draw_tower.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_tower " "Found entity 1: draw_tower" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_files/vga_controller.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_files/vga_address_translator.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "top_left TOP_LEFT control_towerplacer.v(19) " "Verilog HDL Declaration information at control_towerplacer.v(19): object \"top_left\" differs only in case from object \"TOP_LEFT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_square DRAW_SQUARE control_towerplacer.v(17) " "Verilog HDL Declaration information at control_towerplacer.v(17): object \"draw_square\" differs only in case from object \"DRAW_SQUARE\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down MOVE_DOWN control_towerplacer.v(13) " "Verilog HDL Declaration information at control_towerplacer.v(13): object \"move_down\" differs only in case from object \"MOVE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down_wait MOVE_DOWN_WAIT control_towerplacer.v(15) " "Verilog HDL Declaration information at control_towerplacer.v(15): object \"move_down_wait\" differs only in case from object \"MOVE_DOWN_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right MOVE_RIGHT control_towerplacer.v(14) " "Verilog HDL Declaration information at control_towerplacer.v(14): object \"move_right\" differs only in case from object \"MOVE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right_wait MOVE_RIGHT_WAIT control_towerplacer.v(16) " "Verilog HDL Declaration information at control_towerplacer.v(16): object \"move_right_wait\" differs only in case from object \"MOVE_RIGHT_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_tower DRAW_TOWER control_towerplacer.v(18) " "Verilog HDL Declaration information at control_towerplacer.v(18): object \"draw_tower\" differs only in case from object \"DRAW_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_right ERASE_SQUARE_RIGHT control_towerplacer.v(20) " "Verilog HDL Declaration information at control_towerplacer.v(20): object \"erase_square_right\" differs only in case from object \"ERASE_SQUARE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_down ERASE_SQUARE_DOWN control_towerplacer.v(21) " "Verilog HDL Declaration information at control_towerplacer.v(21): object \"erase_square_down\" differs only in case from object \"ERASE_SQUARE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_tower ERASE_SQUARE_TOWER control_towerplacer.v(23) " "Verilog HDL Declaration information at control_towerplacer.v(23): object \"erase_square_tower\" differs only in case from object \"ERASE_SQUARE_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file control_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_towerplacer " "Found entity 1: control_towerplacer" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece241project.v 1 1 " "Found 1 design units, including 1 entities, in source file ece241project.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE241Project " "Found entity 1: ECE241Project" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_square_grid_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_square_grid_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_square_grid_selection " "Found entity 1: ram400x9_square_grid_selection" {  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_tower " "Found entity 1: ram400x9_tower" {  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_car.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_car " "Found entity 1: ram400x9_car" {  } { { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_20x20.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_20x20.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_20x20 " "Found entity 1: memory_address_translator_20x20" {  } { { "memory_address_translator_20x20.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_20x20.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram19200x9_map_background.v 1 1 " "Found 1 design units, including 1 entities, in source file ram19200x9_map_background.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram19200x9_map_background " "Found entity 1: ram19200x9_map_background" {  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tower.v 1 1 " "Found 1 design units, including 1 entities, in source file tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 tower " "Found entity 1: tower" {  } { { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x grid_selection_square.v(4) " "Verilog HDL Declaration information at grid_selection_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y grid_selection_square.v(5) " "Verilog HDL Declaration information at grid_selection_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid_selection_square.v 1 1 " "Found 1 design units, including 1 entities, in source file grid_selection_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_selection_square " "Found entity 1: grid_selection_square" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_square.v(4) " "Verilog HDL Declaration information at draw_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_square.v(5) " "Verilog HDL Declaration information at draw_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_square.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_square_grid " "Found entity 1: draw_square_grid" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x erase_square.v(4) " "Verilog HDL Declaration information at erase_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y erase_square.v(5) " "Verilog HDL Declaration information at erase_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_square.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_square " "Found entity 1: erase_square" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_160x120.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_160x120.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_160x120 " "Found entity 1: memory_address_translator_160x120" {  } { { "memory_address_translator_160x120.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_160x120.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x erase_car.v(4) " "Verilog HDL Declaration information at erase_car.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y erase_car.v(5) " "Verilog HDL Declaration information at erase_car.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955305207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_car.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_car_background " "Found entity 1: erase_car_background" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "towers.v 1 1 " "Found 1 design units, including 1 entities, in source file towers.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOWERS " "Found entity 1: TOWERS" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305217 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CARS.v(74) " "Verilog HDL Module Instantiation warning at CARS.v(74): ignored dangling comma in List of Port Connections" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542955305223 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CARS.v(92) " "Verilog HDL Module Instantiation warning at CARS.v(92): ignored dangling comma in List of Port Connections" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542955305223 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CARS.v(110) " "Verilog HDL Module Instantiation warning at CARS.v(110): ignored dangling comma in List of Port Connections" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542955305223 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CARS.v(128) " "Verilog HDL Module Instantiation warning at CARS.v(128): ignored dangling comma in List of Port Connections" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542955305223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cars.v 2 2 " "Found 2 design units, including 2 entities, in source file cars.v" { { "Info" "ISGN_ENTITY_NAME" "1 CARS " "Found entity 1: CARS" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305228 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrameCounter_30 " "Found entity 2: FrameCounter_30" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955305228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE241Project " "Elaborating entity \"ECE241Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542955305689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_game_flow data_game_flow:DGF " "Elaborating entity \"data_game_flow\" for hierarchy \"data_game_flow:DGF\"" {  } { { "ECE241Project.v" "DGF" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955305780 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "colours data_game_flow.v(63) " "Output port \"colours\" at data_game_flow.v(63) has no driver" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542955305783 "|ECE241Project|data_game_flow:DGF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "coordinates data_game_flow.v(64) " "Output port \"coordinates\" at data_game_flow.v(64) has no driver" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542955305783 "|ECE241Project|data_game_flow:DGF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "start_display_done data_game_flow.v(39) " "Output port \"start_display_done\" at data_game_flow.v(39) has no driver" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542955305783 "|ECE241Project|data_game_flow:DGF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stage_1_begin_done data_game_flow.v(42) " "Output port \"stage_1_begin_done\" at data_game_flow.v(42) has no driver" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542955305783 "|ECE241Project|data_game_flow:DGF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stage_1_end_display_done data_game_flow.v(45) " "Output port \"stage_1_end_display_done\" at data_game_flow.v(45) has no driver" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542955305783 "|ECE241Project|data_game_flow:DGF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stage_2_begin_done data_game_flow.v(48) " "Output port \"stage_2_begin_done\" at data_game_flow.v(48) has no driver" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542955305783 "|ECE241Project|data_game_flow:DGF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stage_2_end_display_done data_game_flow.v(51) " "Output port \"stage_2_end_display_done\" at data_game_flow.v(51) has no driver" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542955305783 "|ECE241Project|data_game_flow:DGF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stage_3_begin_done data_game_flow.v(54) " "Output port \"stage_3_begin_done\" at data_game_flow.v(54) has no driver" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542955305783 "|ECE241Project|data_game_flow:DGF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stage_3_end_display_done data_game_flow.v(57) " "Output port \"stage_3_end_display_done\" at data_game_flow.v(57) has no driver" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542955305783 "|ECE241Project|data_game_flow:DGF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_write_enable data_game_flow.v(67) " "Output port \"VGA_write_enable\" at data_game_flow.v(67) has no driver" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542955305783 "|ECE241Project|data_game_flow:DGF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOWERS data_game_flow:DGF\|TOWERS:T1 " "Elaborating entity \"TOWERS\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\"" {  } { { "data_game_flow.v" "T1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955305808 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coord TOWERS.v(49) " "Verilog HDL Always Construct warning at TOWERS.v(49): inferring latch(es) for variable \"coord\", which holds its previous value in one or more paths through the always construct" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542955305809 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colour TOWERS.v(49) " "Verilog HDL Always Construct warning at TOWERS.v(49): inferring latch(es) for variable \"colour\", which holds its previous value in one or more paths through the always construct" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542955305809 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[0\] TOWERS.v(53) " "Inferred latch for \"colour\[0\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305810 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[1\] TOWERS.v(53) " "Inferred latch for \"colour\[1\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305811 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[2\] TOWERS.v(53) " "Inferred latch for \"colour\[2\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305811 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[3\] TOWERS.v(53) " "Inferred latch for \"colour\[3\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305811 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[4\] TOWERS.v(53) " "Inferred latch for \"colour\[4\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305811 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[5\] TOWERS.v(53) " "Inferred latch for \"colour\[5\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305811 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[6\] TOWERS.v(53) " "Inferred latch for \"colour\[6\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305811 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[7\] TOWERS.v(53) " "Inferred latch for \"colour\[7\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305812 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[8\] TOWERS.v(53) " "Inferred latch for \"colour\[8\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305812 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[0\] TOWERS.v(53) " "Inferred latch for \"coord\[0\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305812 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[1\] TOWERS.v(53) " "Inferred latch for \"coord\[1\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305812 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[2\] TOWERS.v(53) " "Inferred latch for \"coord\[2\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305812 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[3\] TOWERS.v(53) " "Inferred latch for \"coord\[3\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305812 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[4\] TOWERS.v(53) " "Inferred latch for \"coord\[4\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305812 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[5\] TOWERS.v(53) " "Inferred latch for \"coord\[5\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305813 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[6\] TOWERS.v(53) " "Inferred latch for \"coord\[6\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305813 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[7\] TOWERS.v(53) " "Inferred latch for \"coord\[7\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305813 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[8\] TOWERS.v(53) " "Inferred latch for \"coord\[8\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305813 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[9\] TOWERS.v(53) " "Inferred latch for \"coord\[9\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305813 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[10\] TOWERS.v(53) " "Inferred latch for \"coord\[10\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305813 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[11\] TOWERS.v(53) " "Inferred latch for \"coord\[11\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305813 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[12\] TOWERS.v(53) " "Inferred latch for \"coord\[12\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305813 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[13\] TOWERS.v(53) " "Inferred latch for \"coord\[13\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305813 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coord\[14\] TOWERS.v(53) " "Inferred latch for \"coord\[14\]\" at TOWERS.v(53)" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955305813 "|ECE241Project|data_game_flow:DGF|TOWERS:T1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1 " "Elaborating entity \"tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\"" {  } { { "TOWERS.v" "TOWER1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955305838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\"" {  } { { "tower.v" "d0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955305971 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_memory_x_map data_towerplacer.v(32) " "Verilog HDL or VHDL warning at data_towerplacer.v(32): object \"counter_memory_x_map\" assigned a value but never read" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542955305971 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_memory_y_map data_towerplacer.v(33) " "Verilog HDL or VHDL warning at data_towerplacer.v(33): object \"counter_memory_y_map\" assigned a value but never read" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542955305972 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_address_map data_towerplacer.v(34) " "Verilog HDL or VHDL warning at data_towerplacer.v(34): object \"memory_address_map\" assigned a value but never read" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542955305972 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_memory_x_square data_towerplacer.v(37) " "Verilog HDL or VHDL warning at data_towerplacer.v(37): object \"counter_memory_x_square\" assigned a value but never read" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542955305972 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_memory_y_square data_towerplacer.v(38) " "Verilog HDL or VHDL warning at data_towerplacer.v(38): object \"counter_memory_y_square\" assigned a value but never read" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542955305972 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_address_square data_towerplacer.v(39) " "Verilog HDL or VHDL warning at data_towerplacer.v(39): object \"memory_address_square\" assigned a value but never read" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542955305972 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_grid data_towerplacer.v(42) " "Verilog HDL or VHDL warning at data_towerplacer.v(42): object \"game_grid\" assigned a value but never read" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542955305972 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_towerplacer.v(161) " "Verilog HDL assignment warning at data_towerplacer.v(161): truncated value with size 32 to match size of target (4)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955305974 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_towerplacer.v(162) " "Verilog HDL assignment warning at data_towerplacer.v(162): truncated value with size 39 to match size of target (15)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955305974 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_towerplacer.v(178) " "Verilog HDL assignment warning at data_towerplacer.v(178): truncated value with size 32 to match size of target (4)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955305974 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_towerplacer.v(179) " "Verilog HDL assignment warning at data_towerplacer.v(179): truncated value with size 40 to match size of target (15)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955305974 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1 " "Elaborating entity \"draw_tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\"" {  } { { "data_towerplacer.v" "t1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306009 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_tower.v(61) " "Verilog HDL assignment warning at draw_tower.v(61): truncated value with size 32 to match size of target (5)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955306022 "|ECE241Project|datapath:d0|draw_tower:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_tower.v(63) " "Verilog HDL assignment warning at draw_tower.v(63): truncated value with size 32 to match size of target (5)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955306022 "|ECE241Project|datapath:d0|draw_tower:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 draw_tower.v(76) " "Verilog HDL assignment warning at draw_tower.v(76): truncated value with size 32 to match size of target (1)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955306022 "|ECE241Project|datapath:d0|draw_tower:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_20x20 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|memory_address_translator_20x20:m1 " "Elaborating entity \"memory_address_translator_20x20\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|memory_address_translator_20x20:m1\"" {  } { { "draw_tower.v" "m1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit " "Elaborating entity \"ram400x9_tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\"" {  } { { "draw_tower.v" "tower_unit" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_tower.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tower.mif " "Parameter \"init_file\" = \"tower.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306421 ""}  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542955306421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vao1 " "Found entity 1: altsyncram_vao1" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955306537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955306537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vao1 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated " "Elaborating entity \"altsyncram_vao1\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_square_grid data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1 " "Elaborating entity \"draw_square_grid\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\"" {  } { { "data_towerplacer.v" "s1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_square.v(61) " "Verilog HDL assignment warning at draw_square.v(61): truncated value with size 32 to match size of target (5)" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955306618 "|ECE241Project|datapath:d0|draw_square_grid:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_square.v(63) " "Verilog HDL assignment warning at draw_square.v(63): truncated value with size 32 to match size of target (5)" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955306618 "|ECE241Project|datapath:d0|draw_square_grid:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_square_grid_selection data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid " "Elaborating entity \"ram400x9_square_grid_selection\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\"" {  } { { "draw_square.v" "select_grid" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_square_grid_selection.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file square_grid_selection.mif " "Parameter \"init_file\" = \"square_grid_selection.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306689 ""}  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542955306689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vp1 " "Found entity 1: altsyncram_9vp1" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955306761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955306761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vp1 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated " "Elaborating entity \"altsyncram_9vp1\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_square data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1 " "Elaborating entity \"erase_square\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\"" {  } { { "data_towerplacer.v" "e1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_square.v(68) " "Verilog HDL assignment warning at erase_square.v(68): truncated value with size 32 to match size of target (5)" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955306820 "|ECE241Project|datapath:d0|erase_square:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_square.v(70) " "Verilog HDL assignment warning at erase_square.v(70): truncated value with size 32 to match size of target (5)" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955306820 "|ECE241Project|datapath:d0|erase_square:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_160x120 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|memory_address_translator_160x120:v1 " "Elaborating entity \"memory_address_translator_160x120\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|memory_address_translator_160x120:v1\"" {  } { { "erase_square.v" "v1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram19200x9_map_background data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background " "Elaborating entity \"ram19200x9_map_background\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\"" {  } { { "erase_square.v" "map_background" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\"" {  } { { "ram19200x9_map_background.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\"" {  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file defense_map_with_turn.mif " "Parameter \"init_file\" = \"defense_map_with_turn.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955306895 ""}  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542955306894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3q1 " "Found entity 1: altsyncram_t3q1" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955306970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955306970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3q1 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated " "Elaborating entity \"altsyncram_t3q1\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955306973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955307058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955307058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_t3q1.tdf" "decode3" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955307136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955307136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_t3q1.tdf" "rden_decode" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/mux_ofb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955307237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955307237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_t3q1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_towerplacer data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|control_towerplacer:c0 " "Elaborating entity \"control_towerplacer\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|control_towerplacer:c0\"" {  } { { "tower.v" "c0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307361 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_towerplacer.v(134) " "Verilog HDL Case Statement warning at control_towerplacer.v(134): incomplete case statement has no default case item" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 134 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1542955307362 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_towerplacer.v(134) " "Verilog HDL Case Statement information at control_towerplacer.v(134): all case item expressions in this case statement are onehot" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 134 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542955307362 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARS data_game_flow:DGF\|CARS:C1 " "Elaborating entity \"CARS\" for hierarchy \"data_game_flow:DGF\|CARS:C1\"" {  } { { "data_game_flow.v" "C1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameCounter_30 data_game_flow:DGF\|CARS:C1\|FrameCounter_30:FC1 " "Elaborating entity \"FrameCounter_30\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|FrameCounter_30:FC1\"" {  } { { "CARS.v" "FC1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 CARS.v(180) " "Verilog HDL assignment warning at CARS.v(180): truncated value with size 32 to match size of target (21)" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307668 "|ECE241Project|data_game_flow:DGF|CARS:C1|FrameCounter_30:FC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car data_game_flow:DGF\|CARS:C1\|car:CAR0 " "Elaborating entity \"car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\"" {  } { { "CARS.v" "CAR0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0 " "Elaborating entity \"datapath_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\"" {  } { { "car/car.v" "d0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_address_map data_car.v(29) " "Verilog HDL or VHDL warning at data_car.v(29): object \"memory_address_map\" assigned a value but never read" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542955307728 "|ECE241Project|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_memory_x_car data_car.v(32) " "Verilog HDL or VHDL warning at data_car.v(32): object \"counter_memory_x_car\" assigned a value but never read" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542955307728 "|ECE241Project|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_memory_y_car data_car.v(33) " "Verilog HDL or VHDL warning at data_car.v(33): object \"counter_memory_y_car\" assigned a value but never read" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542955307728 "|ECE241Project|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_grid data_car.v(36) " "Verilog HDL or VHDL warning at data_car.v(36): object \"game_grid\" assigned a value but never read" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542955307728 "|ECE241Project|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(140) " "Verilog HDL assignment warning at data_car.v(140): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307728 "|ECE241Project|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(141) " "Verilog HDL assignment warning at data_car.v(141): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307728 "|ECE241Project|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 data_car.v(144) " "Verilog HDL assignment warning at data_car.v(144): truncated value with size 32 to match size of target (7)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307728 "|ECE241Project|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_car.v(145) " "Verilog HDL assignment warning at data_car.v(145): truncated value with size 40 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307728 "|ECE241Project|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(148) " "Verilog HDL assignment warning at data_car.v(148): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307728 "|ECE241Project|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(149) " "Verilog HDL assignment warning at data_car.v(149): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307729 "|ECE241Project|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 data_car.v(152) " "Verilog HDL assignment warning at data_car.v(152): truncated value with size 32 to match size of target (7)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307729 "|ECE241Project|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_car.v(153) " "Verilog HDL assignment warning at data_car.v(153): truncated value with size 40 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307729 "|ECE241Project|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(156) " "Verilog HDL assignment warning at data_car.v(156): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307729 "|ECE241Project|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(157) " "Verilog HDL assignment warning at data_car.v(157): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307729 "|ECE241Project|car:CAR0|datapath_car:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayCounter data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|DelayCounter:d1 " "Elaborating entity \"DelayCounter\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|DelayCounter:d1\"" {  } { { "car/data_car.v" "d1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(201) " "Verilog HDL assignment warning at data_car.v(201): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307745 "|ECE241Project|car:CAR0|datapath_car:d0|DelayCounter:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 data_car.v(206) " "Verilog HDL assignment warning at data_car.v(206): truncated value with size 32 to match size of target (21)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307746 "|ECE241Project|car:CAR0|datapath_car:d0|DelayCounter:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1 " "Elaborating entity \"draw_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\"" {  } { { "car/data_car.v" "c1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307747 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_x draw_car.v(15) " "Verilog HDL or VHDL warning at draw_car.v(15): object \"temp_x\" assigned a value but never read" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542955307760 "|ECE241Project|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_y draw_car.v(16) " "Verilog HDL or VHDL warning at draw_car.v(16): object \"temp_y\" assigned a value but never read" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542955307760 "|ECE241Project|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 draw_car.v(21) " "Verilog HDL assignment warning at draw_car.v(21): truncated value with size 8 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307760 "|ECE241Project|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 draw_car.v(22) " "Verilog HDL assignment warning at draw_car.v(22): truncated value with size 7 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307760 "|ECE241Project|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_car.v(55) " "Verilog HDL assignment warning at draw_car.v(55): truncated value with size 32 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307761 "|ECE241Project|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_car.v(57) " "Verilog HDL assignment warning at draw_car.v(57): truncated value with size 32 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307761 "|ECE241Project|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit " "Elaborating entity \"ram400x9_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\"" {  } { { "car/draw_car.v" "car_unit" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_car.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file car.mif " "Parameter \"init_file\" = \"car.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955307810 ""}  } { { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542955307810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43o1 " "Found entity 1: altsyncram_43o1" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955307887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955307887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_43o1 data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated " "Elaborating entity \"altsyncram_43o1\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_car_background data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1 " "Elaborating entity \"erase_car_background\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\"" {  } { { "car/data_car.v" "e1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955307933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_car.v(63) " "Verilog HDL assignment warning at erase_car.v(63): truncated value with size 32 to match size of target (5)" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307935 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_car.v(65) " "Verilog HDL assignment warning at erase_car.v(65): truncated value with size 32 to match size of target (5)" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542955307935 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|control_car:c0 " "Elaborating entity \"control_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|control_car:c0\"" {  } { { "car/car.v" "c0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955308010 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_car.v(93) " "Verilog HDL Case Statement warning at control_car.v(93): incomplete case statement has no default case item" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 93 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1542955308012 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_car.v(93) " "Verilog HDL Case Statement information at control_car.v(93): all case item expressions in this case statement are onehot" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542955308012 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_game_flow control_game_flow:CGF " "Elaborating entity \"control_game_flow\" for hierarchy \"control_game_flow:CGF\"" {  } { { "ECE241Project.v" "CGF" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955308397 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_game_flow.v(226) " "Verilog HDL Case Statement warning at control_game_flow.v(226): incomplete case statement has no default case item" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 226 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1542955308399 "|ECE241Project|control_game_flow:CGF"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_game_flow.v(226) " "Verilog HDL Case Statement information at control_game_flow.v(226): all case item expressions in this case statement are onehot" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 226 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542955308399 "|ECE241Project|control_game_flow:CGF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "ECE241Project.v" "VGA" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955308424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_files/vga_adapter.v" "user_input_translator" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955308439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_files/vga_adapter.v" "VideoMemory" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955308466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955308479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE defense_map_with_turn.mif " "Parameter \"INIT_FILE\" = \"defense_map_with_turn.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308480 ""}  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542955308480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsn1 " "Found entity 1: altsyncram_vsn1" {  } { { "db/altsyncram_vsn1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vsn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955308559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955308559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsn1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated " "Elaborating entity \"altsyncram_vsn1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955308562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_files/vga_adapter.v" "mypll" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955308653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_files/vga_pll.v" "altpll_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955308834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955308847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542955308847 ""}  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542955308847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955308930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955308930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955308932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_files/vga_adapter.v" "controller" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955308962 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 90 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_43o1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_43o1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 40 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 79 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 139 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 115 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 99 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 83 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955309485 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1542955309485 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1542955309485 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542955310645 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542955310706 "|ECE241Project|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542955310706 "|ECE241Project|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542955310706 "|ECE241Project|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542955310706 "|ECE241Project|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542955310706 "|ECE241Project|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542955310706 "|ECE241Project|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542955310706 "|ECE241Project|VGA_B[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542955310706 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542955310807 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "555 " "555 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542955311101 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955311510 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542955311975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955311975 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1542955312418 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1542955312418 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955312555 "|ECE241Project|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955312555 "|ECE241Project|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542955312555 "|ECE241Project|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542955312555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542955312558 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542955312558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542955312558 ""} { "Info" "ICUT_CUT_TM_RAMS" "27 " "Implemented 27 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542955312558 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1542955312558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542955312558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 359 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 359 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542955312691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 01:41:52 2018 " "Processing ended: Fri Nov 23 01:41:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542955312691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542955312691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542955312691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955312691 ""}
