"filename", "language", "Verilog", "Markdown", "comment", "blank", "total"
"e:\2023IC\rtl_workspace\cnn_fpga\source\document.md", "Markdown", 0, 62, 0, 6, 68
"e:\2023IC\rtl_workspace\cnn_fpga\source\markdown.md", "Markdown", 0, 64, 0, 12, 76
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\ControlUnit\StateMachine.v", "Verilog", 53, 0, 0, 12, 65
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\ConvUnit\APM.v", "Verilog", 81, 0, 12, 8, 101
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\ConvUnit\ConvCtrl.v", "Verilog", 47, 0, 4, 5, 56
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\ConvUnit\ConvUnit.v", "Verilog", 48, 0, 2, 11, 61
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\ConvUnit\NPUCore.v", "Verilog", 140, 0, 9, 16, 165
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\ConvUnit\align_reg_in.v", "Verilog", 57, 0, 4, 9, 70
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\BiasMemoryUnit\BiasAGU.v", "Verilog", 0, 0, 0, 1, 1
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\BiasMemoryUnit\BiasCtrl.v", "Verilog", 0, 0, 0, 1, 1
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\BiasMemoryUnit\BiasDRM.v", "Verilog", 0, 0, 0, 1, 1
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\BiasMemoryUnit\BiasMemoryTop.v", "Verilog", 0, 0, 0, 1, 1
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\FeatureMapMemoryUnit\FeatureMapAGU.v", "Verilog", 0, 0, 0, 1, 1
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\FeatureMapMemoryUnit\FeatureMapCtrl.v", "Verilog", 0, 0, 0, 1, 1
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\FeatureMapMemoryUnit\FeatureMapDRM.v", "Verilog", 0, 0, 0, 1, 1
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\FeatureMapMemoryUnit\FeatureMapMemoryTop.v", "Verilog", 0, 0, 0, 1, 1
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\MemoryCtrlTop.v", "Verilog", 0, 0, 0, 1, 1
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\WeightMemoryUnit\WeightAGU.v", "Verilog", 0, 0, 0, 1, 1
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\WeightMemoryUnit\WeightDRM.v", "Verilog", 38, 0, 2, 5, 45
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\WeightMemoryUnit\WeightMemoryTop.v", "Verilog", 16, 0, 2, 4, 22
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\DRMUnit\WidthConverter.v", "Verilog", 178, 0, 0, 6, 184
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl\PostProcessUnit\ReLU.v", "Verilog", 7, 0, 0, 3, 10
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl_old\DWconv_win_gen.v", "Verilog", 21, 0, 12, 6, 39
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl_old\align_reg_old.v", "Verilog", 552, 0, 4, 8, 564
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl_old\param_define.v", "Verilog", 2, 0, 0, 1, 3
"e:\2023IC\rtl_workspace\cnn_fpga\source\rtl_old\row_buffer_8_dual.v", "Verilog", 49, 0, 2, 8, 59
"e:\2023IC\rtl_workspace\cnn_fpga\source\sim\NPUTestbench.v", "Verilog", 211, 0, 0, 20, 231
"e:\2023IC\rtl_workspace\cnn_fpga\source\sim\WidthConverterTestbench.v", "Verilog", 47, 0, 0, 10, 57
"Total", "-", 1547, 126, 53, 160, 1886