/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:8.1-38.10" *)
module helloworldfpga(rst, \counter(0) , \counter(1) , \counter(2) , \counter(3) , \counter(4) , \counter(5) , \counter(6) , \counter(7) , \counter(8) , \counter(9) , \counter(10) , \counter(11) , \counter(12) , \counter(13) , \counter(14) , \counter(15) , redled);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:13.10-13.13" *)
  wire clk;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(0) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(1) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(10) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(11) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(12) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(13) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(14) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(15) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(2) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(3) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(4) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(5) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(6) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(7) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(8) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.21-10.28" *)
  output \counter(9) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(0) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(1) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(10) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(11) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(12) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(13) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(14) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(15) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(16) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(17) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(18) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(19) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(2) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(20) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(21) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(22) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(23) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(3) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(4) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(5) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(6) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(7) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(8) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.18-19.23" *)
  wire \delay(9) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(0) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(1) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(10) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(11) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(12) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(13) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(14) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(15) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(16) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(17) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(18) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(19) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(2) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(20) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(21) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(3) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(4) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(5) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(6) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(7) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(8) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \delay_dff_Q_9_D(9) ;
  wire delay_dff_Q_9_D_LUT2_O_10_I0;
  wire delay_dff_Q_9_D_LUT2_O_11_I0;
  wire delay_dff_Q_9_D_LUT2_O_1_I0;
  wire delay_dff_Q_9_D_LUT2_O_2_I0;
  wire delay_dff_Q_9_D_LUT2_O_3_I0;
  wire delay_dff_Q_9_D_LUT2_O_4_I0;
  wire delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_O_I3;
  wire delay_dff_Q_9_D_LUT2_O_5_I0;
  wire delay_dff_Q_9_D_LUT2_O_6_I0;
  wire delay_dff_Q_9_D_LUT2_O_7_I0;
  wire delay_dff_Q_9_D_LUT2_O_8_I0;
  wire delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0;
  wire delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3;
  wire delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_O;
  wire delay_dff_Q_9_D_LUT2_O_9_I0;
  wire delay_dff_Q_9_D_LUT3_O_1_I1;
  wire delay_dff_Q_9_D_LUT3_O_2_I1;
  wire delay_dff_Q_9_D_LUT3_O_4_I1;
  wire delay_dff_Q_9_D_LUT3_O_5_I1;
  wire delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3_O;
  wire delay_dff_Q_9_D_LUT3_O_6_I1;
  wire delay_dff_Q_9_D_LUT3_O_I1;
  wire delay_dff_Q_9_D_LUT3_O_I1_LUT3_O_I2;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:20.18-20.21" *)
  wire led;
  wire led_dffe_Q_EN;
  wire led_dffe_Q_EN_LUT4_O_I0;
  wire led_dffe_Q_EN_LUT4_O_I0_LUT4_O_I0;
  wire led_dffe_Q_EN_LUT4_O_I1;
  wire led_dffe_Q_EN_LUT4_O_I1_LUT4_O_I0;
  wire led_dffe_Q_EN_LUT4_O_I1_LUT4_O_I2;
  wire led_dffe_Q_EN_LUT4_O_I2;
  wire led_dffe_Q_EN_LUT4_O_I3;
  wire led_dffe_Q_EN_LUT4_O_I3_LUT4_O_I0;
  wire led_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:11.17-11.23" *)
  output redled;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:9.16-9.19" *)
  input rst;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(0) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(1) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(10) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(11) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(12) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(13) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(14) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(15) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(2) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(3) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(4) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(5) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(6) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(7) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(8) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4" *)
  wire \rst_LUT2_I1_O(9) ;
  wire rst_LUT3_I2_10_I1;
  wire rst_LUT3_I2_11_I1;
  wire rst_LUT3_I2_12_I1;
  wire rst_LUT3_I2_13_I1;
  wire rst_LUT3_I2_14_I1;
  wire rst_LUT3_I2_1_I1;
  wire rst_LUT3_I2_2_I1;
  wire rst_LUT3_I2_3_I1;
  wire rst_LUT3_I2_4_I1;
  wire rst_LUT3_I2_5_I1;
  wire rst_LUT3_I2_6_I1;
  wire rst_LUT3_I2_7_I1;
  wire rst_LUT3_I2_8_I1;
  wire rst_LUT3_I2_9_I1;
  logic_0 _17_ (
    .a(\delay_dff_Q_9_D(21) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _18_ (
    .A(_00_),
    .P(\counter(0) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _19_ (
    .A(_01_),
    .P(\counter(1) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _20_ (
    .A(_02_),
    .P(\counter(10) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _21_ (
    .A(_03_),
    .P(\counter(11) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _22_ (
    .A(_04_),
    .P(\counter(12) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _23_ (
    .A(_05_),
    .P(\counter(13) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _24_ (
    .A(_06_),
    .P(\counter(14) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _25_ (
    .A(_07_),
    .P(\counter(15) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _26_ (
    .A(_08_),
    .P(\counter(2) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _27_ (
    .A(_09_),
    .P(\counter(3) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _28_ (
    .A(_10_),
    .P(\counter(4) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _29_ (
    .A(_11_),
    .P(\counter(5) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _30_ (
    .A(_12_),
    .P(\counter(6) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _31_ (
    .A(_13_),
    .P(\counter(7) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _32_ (
    .A(_14_),
    .P(\counter(8) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _33_ (
    .A(_15_),
    .P(\counter(9) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X10Y3"),
    .IO_PAD("2"),
    .IO_TYPE("BIDIR")
  ) _34_ (
    .A(led),
    .P(redled)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _35_ (
    .P(rst),
    .Q(_16_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(15) ),
    .EN(led_dffe_Q_EN),
    .Q(_07_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_1 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(14) ),
    .EN(led_dffe_Q_EN),
    .Q(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_10 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(5) ),
    .EN(led_dffe_Q_EN),
    .Q(_11_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_11 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(4) ),
    .EN(led_dffe_Q_EN),
    .Q(_10_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_12 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(3) ),
    .EN(led_dffe_Q_EN),
    .Q(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_13 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(2) ),
    .EN(led_dffe_Q_EN),
    .Q(_08_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_14 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(1) ),
    .EN(led_dffe_Q_EN),
    .Q(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_15 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(0) ),
    .EN(led_dffe_Q_EN),
    .Q(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_2 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(13) ),
    .EN(led_dffe_Q_EN),
    .Q(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_3 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(12) ),
    .EN(led_dffe_Q_EN),
    .Q(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_4 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(11) ),
    .EN(led_dffe_Q_EN),
    .Q(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_5 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(10) ),
    .EN(led_dffe_Q_EN),
    .Q(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_6 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(9) ),
    .EN(led_dffe_Q_EN),
    .Q(_15_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_7 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(8) ),
    .EN(led_dffe_Q_EN),
    .Q(_14_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_8 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(7) ),
    .EN(led_dffe_Q_EN),
    .Q(_13_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe counter_dffe_Q_9 (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(6) ),
    .EN(led_dffe_Q_EN),
    .Q(_12_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(21) ),
    .Q(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_1 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(21) ),
    .Q(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_10 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(13) ),
    .Q(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_11 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(12) ),
    .Q(\delay(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_12 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(11) ),
    .Q(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_13 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(10) ),
    .Q(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_14 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(9) ),
    .Q(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_15 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(8) ),
    .Q(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_16 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(7) ),
    .Q(\delay(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_17 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(6) ),
    .Q(\delay(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_18 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(5) ),
    .Q(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_19 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(4) ),
    .Q(\delay(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_2 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(21) ),
    .Q(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_20 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(3) ),
    .Q(\delay(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_21 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(2) ),
    .Q(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_22 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(1) ),
    .Q(\delay(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_23 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(0) ),
    .Q(\delay(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_3 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(20) ),
    .Q(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_4 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(19) ),
    .Q(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_5 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(18) ),
    .Q(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_6 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(17) ),
    .Q(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_7 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(16) ),
    .Q(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_8 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(15) ),
    .Q(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:21.1-35.4|/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_9 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(14) ),
    .Q(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O (
    .I0(led_dffe_Q_EN_LUT4_O_I2),
    .I1(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_1 (
    .I0(delay_dff_Q_9_D_LUT2_O_1_I0),
    .I1(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_10 (
    .I0(delay_dff_Q_9_D_LUT2_O_10_I0),
    .I1(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(delay_dff_Q_9_D_LUT3_O_4_I1),
    .O(delay_dff_Q_9_D_LUT2_O_10_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_11 (
    .I0(delay_dff_Q_9_D_LUT2_O_11_I0),
    .I1(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_11_I0_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT2_O_11_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT2_O_12 (
    .I0(\delay(0) ),
    .I1(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_1_I0_LUT3_O (
    .I0(\delay(19) ),
    .I1(\delay(18) ),
    .I2(delay_dff_Q_9_D_LUT3_O_I1),
    .O(delay_dff_Q_9_D_LUT2_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_2 (
    .I0(delay_dff_Q_9_D_LUT2_O_2_I0),
    .I1(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_2_I0_LUT3_O (
    .I0(\delay(17) ),
    .I1(\delay(16) ),
    .I2(delay_dff_Q_9_D_LUT3_O_I1_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT2_O_2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_3 (
    .I0(delay_dff_Q_9_D_LUT2_O_3_I0),
    .I1(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT2_O_3_I0_LUT2_O (
    .I0(\delay(16) ),
    .I1(delay_dff_Q_9_D_LUT3_O_I1_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT2_O_3_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_4 (
    .I0(delay_dff_Q_9_D_LUT2_O_4_I0),
    .I1(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'haaa2)
  ) delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0 (
    .I0(delay_dff_Q_9_D_LUT2_O_4_I0),
    .I1(delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_O),
    .I2(delay_dff_Q_9_D_LUT2_O_6_I0),
    .I3(delay_dff_Q_9_D_LUT2_O_5_I0),
    .O(led_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h6aaa)
  ) delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_O (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .I2(\delay(13) ),
    .I3(delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT2_O_4_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_O_I3_LUT4_O (
    .I0(\delay(12) ),
    .I1(\delay(11) ),
    .I2(\delay(10) ),
    .I3(delay_dff_Q_9_D_LUT3_O_1_I1),
    .O(delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_5 (
    .I0(delay_dff_Q_9_D_LUT2_O_5_I0),
    .I1(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_O (
    .I0(\delay(14) ),
    .I1(\delay(13) ),
    .I2(delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT2_O_5_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_6 (
    .I0(delay_dff_Q_9_D_LUT2_O_6_I0),
    .I1(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT2_O_6_I0_LUT2_O (
    .I0(\delay(13) ),
    .I1(delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT2_O_6_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_7 (
    .I0(delay_dff_Q_9_D_LUT2_O_7_I0),
    .I1(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h6aaa)
  ) delay_dff_Q_9_D_LUT2_O_7_I0_LUT4_O (
    .I0(\delay(12) ),
    .I1(\delay(11) ),
    .I2(\delay(10) ),
    .I3(delay_dff_Q_9_D_LUT3_O_1_I1),
    .O(delay_dff_Q_9_D_LUT2_O_7_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_8 (
    .I0(delay_dff_Q_9_D_LUT2_O_8_I0),
    .I1(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1 (
    .I0(delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0),
    .I1(delay_dff_Q_9_D_LUT2_O_8_I0),
    .I2(delay_dff_Q_9_D_LUT2_O_7_I0),
    .O(delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h60f0)
  ) delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O (
    .I0(\delay(7) ),
    .I1(\delay(9) ),
    .I2(\delay(10) ),
    .I3(delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h091)
  ) delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O (
    .I0(\delay(8) ),
    .I1(\delay(7) ),
    .I2(delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .I2(delay_dff_Q_9_D_LUT3_O_1_I1),
    .O(delay_dff_Q_9_D_LUT2_O_8_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_9 (
    .I0(delay_dff_Q_9_D_LUT2_O_9_I0),
    .I1(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(delay_dff_Q_9_D_LUT3_O_2_I1),
    .O(delay_dff_Q_9_D_LUT2_O_9_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O (
    .I0(\delay(18) ),
    .I1(delay_dff_Q_9_D_LUT3_O_I1),
    .I2(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_1 (
    .I0(\delay(10) ),
    .I1(delay_dff_Q_9_D_LUT3_O_1_I1),
    .I2(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_2 (
    .I0(\delay(8) ),
    .I1(delay_dff_Q_9_D_LUT3_O_2_I1),
    .I2(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O (
    .I0(\delay(7) ),
    .I1(delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_3 (
    .I0(\delay(7) ),
    .I1(delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3_O),
    .I2(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_4 (
    .I0(\delay(5) ),
    .I1(delay_dff_Q_9_D_LUT3_O_4_I1),
    .I2(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O (
    .I0(\delay(4) ),
    .I1(delay_dff_Q_9_D_LUT3_O_5_I1),
    .O(delay_dff_Q_9_D_LUT3_O_4_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_5 (
    .I0(\delay(4) ),
    .I1(delay_dff_Q_9_D_LUT3_O_5_I1),
    .I2(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3 (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(\delay(4) ),
    .I3(delay_dff_Q_9_D_LUT3_O_5_I1),
    .O(delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3_O_LUT4_I3 (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(\delay(7) ),
    .I3(delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_1_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O (
    .I0(\delay(3) ),
    .I1(\delay(2) ),
    .I2(\delay(1) ),
    .I3(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT3_O_5_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_6 (
    .I0(\delay(3) ),
    .I1(delay_dff_Q_9_D_LUT3_O_6_I1),
    .I2(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_6_I1_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT3_O_6_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_7 (
    .I0(\delay(1) ),
    .I1(\delay(0) ),
    .I2(led_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_I1_LUT3_O (
    .I0(\delay(17) ),
    .I1(\delay(16) ),
    .I2(delay_dff_Q_9_D_LUT3_O_I1_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_I1_LUT3_O_I2_LUT4_O (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .I2(\delay(13) ),
    .I3(delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT3_O_I1_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe led_dffe_Q (
    .CLK(clk),
    .D(\rst_LUT2_I1_O(0) ),
    .EN(led_dffe_Q_EN),
    .Q(led)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hfeee)
  ) led_dffe_Q_EN_LUT4_O (
    .I0(led_dffe_Q_EN_LUT4_O_I0),
    .I1(led_dffe_Q_EN_LUT4_O_I1),
    .I2(led_dffe_Q_EN_LUT4_O_I2),
    .I3(led_dffe_Q_EN_LUT4_O_I3),
    .O(led_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1555)
  ) led_dffe_Q_EN_LUT4_O_I0_LUT4_O (
    .I0(led_dffe_Q_EN_LUT4_O_I0_LUT4_O_I0),
    .I1(\delay(21) ),
    .I2(\delay(20) ),
    .I3(led_dffe_Q_EN_LUT4_O_I1_LUT4_O_I2),
    .O(led_dffe_Q_EN_LUT4_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) led_dffe_Q_EN_LUT4_O_I0_LUT4_O_I0_LUT2_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .O(led_dffe_Q_EN_LUT4_O_I0_LUT4_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h5444)
  ) led_dffe_Q_EN_LUT4_O_I1_LUT4_O (
    .I0(led_dffe_Q_EN_LUT4_O_I1_LUT4_O_I0),
    .I1(\delay(21) ),
    .I2(led_dffe_Q_EN_LUT4_O_I1_LUT4_O_I2),
    .I3(\delay(20) ),
    .O(led_dffe_Q_EN_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) led_dffe_Q_EN_LUT4_O_I1_LUT4_O_I0_LUT2_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .O(led_dffe_Q_EN_LUT4_O_I1_LUT4_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) led_dffe_Q_EN_LUT4_O_I1_LUT4_O_I2_LUT4_O (
    .I0(\delay(17) ),
    .I1(\delay(16) ),
    .I2(led_dffe_Q_EN_LUT4_O_I3_LUT4_O_I0),
    .I3(delay_dff_Q_9_D_LUT3_O_I1_LUT3_O_I2),
    .O(led_dffe_Q_EN_LUT4_O_I1_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) led_dffe_Q_EN_LUT4_O_I2_LUT2_O (
    .I0(\delay(20) ),
    .I1(led_dffe_Q_EN_LUT4_O_I1_LUT4_O_I2),
    .O(led_dffe_Q_EN_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8880)
  ) led_dffe_Q_EN_LUT4_O_I3_LUT4_O (
    .I0(led_dffe_Q_EN_LUT4_O_I3_LUT4_O_I0),
    .I1(delay_dff_Q_9_D_LUT2_O_2_I0),
    .I2(delay_dff_Q_9_D_LUT2_O_3_I0),
    .I3(led_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3),
    .O(led_dffe_Q_EN_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) led_dffe_Q_EN_LUT4_O_I3_LUT4_O_I0_LUT2_O (
    .I0(\delay(19) ),
    .I1(\delay(18) ),
    .O(led_dffe_Q_EN_LUT4_O_I3_LUT4_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) rst_LUT2_I1 (
    .I0(_00_),
    .I1(_16_),
    .O(\rst_LUT2_I1_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2 (
    .I0(_01_),
    .I1(_00_),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2_1 (
    .I0(_07_),
    .I1(rst_LUT3_I2_1_I1),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2_10 (
    .I0(_12_),
    .I1(rst_LUT3_I2_10_I1),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) rst_LUT3_I2_10_I1_LUT2_O (
    .I0(_11_),
    .I1(rst_LUT3_I2_11_I1),
    .O(rst_LUT3_I2_10_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2_11 (
    .I0(_11_),
    .I1(rst_LUT3_I2_11_I1),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) rst_LUT3_I2_11_I1_LUT3_O (
    .I0(_10_),
    .I1(_09_),
    .I2(rst_LUT3_I2_13_I1),
    .O(rst_LUT3_I2_11_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2_12 (
    .I0(_10_),
    .I1(rst_LUT3_I2_12_I1),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) rst_LUT3_I2_12_I1_LUT2_O (
    .I0(_09_),
    .I1(rst_LUT3_I2_13_I1),
    .O(rst_LUT3_I2_12_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2_13 (
    .I0(_09_),
    .I1(rst_LUT3_I2_13_I1),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) rst_LUT3_I2_13_I1_LUT2_O (
    .I0(_08_),
    .I1(rst_LUT3_I2_14_I1),
    .O(rst_LUT3_I2_13_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2_14 (
    .I0(_08_),
    .I1(rst_LUT3_I2_14_I1),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) rst_LUT3_I2_14_I1_LUT2_O (
    .I0(_01_),
    .I1(_00_),
    .O(rst_LUT3_I2_14_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) rst_LUT3_I2_1_I1_LUT3_O (
    .I0(_06_),
    .I1(_05_),
    .I2(rst_LUT3_I2_3_I1),
    .O(rst_LUT3_I2_1_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2_2 (
    .I0(_06_),
    .I1(rst_LUT3_I2_2_I1),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) rst_LUT3_I2_2_I1_LUT2_O (
    .I0(_05_),
    .I1(rst_LUT3_I2_3_I1),
    .O(rst_LUT3_I2_2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2_3 (
    .I0(_05_),
    .I1(rst_LUT3_I2_3_I1),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) rst_LUT3_I2_3_I1_LUT3_O (
    .I0(_04_),
    .I1(_03_),
    .I2(rst_LUT3_I2_5_I1),
    .O(rst_LUT3_I2_3_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2_4 (
    .I0(_04_),
    .I1(rst_LUT3_I2_4_I1),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) rst_LUT3_I2_4_I1_LUT2_O (
    .I0(_03_),
    .I1(rst_LUT3_I2_5_I1),
    .O(rst_LUT3_I2_4_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2_5 (
    .I0(_03_),
    .I1(rst_LUT3_I2_5_I1),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) rst_LUT3_I2_5_I1_LUT3_O (
    .I0(_02_),
    .I1(_15_),
    .I2(rst_LUT3_I2_7_I1),
    .O(rst_LUT3_I2_5_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2_6 (
    .I0(_02_),
    .I1(rst_LUT3_I2_6_I1),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) rst_LUT3_I2_6_I1_LUT2_O (
    .I0(_15_),
    .I1(rst_LUT3_I2_7_I1),
    .O(rst_LUT3_I2_6_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2_7 (
    .I0(_15_),
    .I1(rst_LUT3_I2_7_I1),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) rst_LUT3_I2_7_I1_LUT3_O (
    .I0(_14_),
    .I1(_13_),
    .I2(rst_LUT3_I2_9_I1),
    .O(rst_LUT3_I2_7_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2_8 (
    .I0(_14_),
    .I1(rst_LUT3_I2_8_I1),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) rst_LUT3_I2_8_I1_LUT2_O (
    .I0(_13_),
    .I1(rst_LUT3_I2_9_I1),
    .O(rst_LUT3_I2_8_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) rst_LUT3_I2_9 (
    .I0(_13_),
    .I1(rst_LUT3_I2_9_I1),
    .I2(_16_),
    .O(\rst_LUT2_I1_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) rst_LUT3_I2_9_I1_LUT3_O (
    .I0(_12_),
    .I1(_11_),
    .I2(rst_LUT3_I2_11_I1),
    .O(rst_LUT3_I2_9_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:15.25-17.6" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Sys_Clk0(clk)
  );
endmodule
