Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Jul 29 15:07:20 2018
| Host         : tingyuan-OptiPlex-9010 running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.250        0.000                      0                 4493        0.117        0.000                      0                 4493        3.000        0.000                       0                  1815  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk_in1_0                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        0.250        0.000                      0                 4493        0.117        0.000                      0                 4493        3.750        0.000                       0                  1811  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/reg_1054_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 2.815ns (30.057%)  route 6.551ns (69.943%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 7.955 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.746    -1.348    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X27Y45         FDRE                                         r  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.892 f  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[50]/Q
                         net (fo=12, routed)          1.084     0.191    design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612[50]
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.150     0.341 f  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_62/O
                         net (fo=6, routed)           0.351     0.692    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_62_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.355     1.047 f  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_117/O
                         net (fo=1, routed)           0.283     1.331    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_117_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.455 r  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_90/O
                         net (fo=1, routed)           0.577     2.032    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_90_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.156 r  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_47/O
                         net (fo=2, routed)           0.680     2.837    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_47_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I1_O)        0.124     2.961 f  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_26/O
                         net (fo=2, routed)           0.607     3.568    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_26_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.692 r  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_39/O
                         net (fo=2, routed)           0.740     4.432    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_39_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I4_O)        0.118     4.550 r  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_18/O
                         net (fo=2, routed)           0.587     5.137    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_18_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.326     5.463 r  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_7/O
                         net (fo=2, routed)           0.633     6.095    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_7_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     6.710 r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[7]_i_4/O[3]
                         net (fo=1, routed)           0.815     7.525    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/ap_return[7]
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.299     7.824 r  design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/reg_1054[7]_i_3/O
                         net (fo=1, routed)           0.193     8.017    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U_n_30
    SLICE_X18Y38         FDRE                                         r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.574     7.955    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X18Y38         FDRE                                         r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[7]/C
                         clock pessimism              0.640     8.595    
                         clock uncertainty           -0.074     8.520    
    SLICE_X18Y38         FDRE (Setup_fdre_C_D)       -0.253     8.267    design_1_i/HTA512_theta_0/inst/reg_1054_reg[7]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/reg_1054_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 2.755ns (29.528%)  route 6.575ns (70.472%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 7.955 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.746    -1.348    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X27Y45         FDRE                                         r  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.892 f  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[50]/Q
                         net (fo=12, routed)          1.084     0.191    design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612[50]
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.150     0.341 f  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_62/O
                         net (fo=6, routed)           0.351     0.692    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_62_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.355     1.047 f  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_117/O
                         net (fo=1, routed)           0.283     1.331    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_117_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.455 r  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_90/O
                         net (fo=1, routed)           0.577     2.032    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_90_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.156 r  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_47/O
                         net (fo=2, routed)           0.680     2.837    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_47_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I1_O)        0.124     2.961 f  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_26/O
                         net (fo=2, routed)           0.607     3.568    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_26_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.692 r  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_39/O
                         net (fo=2, routed)           0.740     4.432    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_39_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I4_O)        0.118     4.550 r  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_18/O
                         net (fo=2, routed)           0.587     5.137    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_18_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.326     5.463 r  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_7/O
                         net (fo=2, routed)           0.633     6.095    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_7_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     6.651 r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.839     7.491    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/ap_return[6]
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.298     7.789 r  design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/reg_1054[6]_i_1/O
                         net (fo=1, routed)           0.193     7.982    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U_n_31
    SLICE_X18Y38         FDRE                                         r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.574     7.955    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X18Y38         FDRE                                         r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[6]/C
                         clock pessimism              0.640     8.595    
                         clock uncertainty           -0.074     8.520    
    SLICE_X18Y38         FDRE (Setup_fdre_C_D)       -0.234     8.286    design_1_i/HTA512_theta_0/inst/reg_1054_reg[6]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/reg_1054_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 2.606ns (28.360%)  route 6.583ns (71.640%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 7.955 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.746    -1.348    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X27Y45         FDRE                                         r  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.892 f  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[50]/Q
                         net (fo=12, routed)          1.084     0.191    design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612[50]
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.150     0.341 f  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_62/O
                         net (fo=6, routed)           0.351     0.692    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_62_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.355     1.047 f  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_117/O
                         net (fo=1, routed)           0.283     1.331    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_117_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.455 r  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_90/O
                         net (fo=1, routed)           0.577     2.032    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_90_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.156 r  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_47/O
                         net (fo=2, routed)           0.680     2.837    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_47_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I1_O)        0.124     2.961 f  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_26/O
                         net (fo=2, routed)           0.607     3.568    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_26_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.692 r  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_39/O
                         net (fo=2, routed)           0.740     4.432    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_39_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I4_O)        0.118     4.550 r  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_18/O
                         net (fo=2, routed)           0.587     5.137    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_18_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.326     5.463 r  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_7/O
                         net (fo=2, routed)           0.633     6.095    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_7_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     6.502 r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.847     7.349    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/ap_return[5]
    SLICE_X17Y38         LUT3 (Prop_lut3_I2_O)        0.298     7.647 r  design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/reg_1054[5]_i_1/O
                         net (fo=1, routed)           0.193     7.841    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U_n_32
    SLICE_X16Y38         FDRE                                         r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.574     7.955    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X16Y38         FDRE                                         r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[5]/C
                         clock pessimism              0.640     8.595    
                         clock uncertainty           -0.074     8.520    
    SLICE_X16Y38         FDRE (Setup_fdre_C_D)       -0.236     8.284    design_1_i/HTA512_theta_0/inst/reg_1054_reg[5]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/reg_1054_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 2.607ns (28.929%)  route 6.405ns (71.071%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 7.955 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.746    -1.348    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X27Y45         FDRE                                         r  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.892 f  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[50]/Q
                         net (fo=12, routed)          1.084     0.191    design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612[50]
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.150     0.341 f  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_62/O
                         net (fo=6, routed)           0.351     0.692    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_62_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.355     1.047 f  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_117/O
                         net (fo=1, routed)           0.283     1.331    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_117_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.455 r  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_90/O
                         net (fo=1, routed)           0.577     2.032    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_90_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.156 r  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_47/O
                         net (fo=2, routed)           0.680     2.837    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_47_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I1_O)        0.124     2.961 f  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_26/O
                         net (fo=2, routed)           0.607     3.568    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_26_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.692 r  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_39/O
                         net (fo=2, routed)           0.740     4.432    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_39_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I4_O)        0.124     4.556 f  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_12/O
                         net (fo=4, routed)           0.599     5.155    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_12_n_0
    SLICE_X27Y38         LUT3 (Prop_lut3_I1_O)        0.124     5.279 r  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_3/O
                         net (fo=1, routed)           0.326     5.605    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_3_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.990 r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.990    design_1_i/HTA512_theta_0/inst/reg_1054_reg[3]_i_2_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.212 r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.822     7.034    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/ap_return[4]
    SLICE_X17Y38         LUT3 (Prop_lut3_I2_O)        0.295     7.329 r  design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/reg_1054[4]_i_1/O
                         net (fo=1, routed)           0.334     7.663    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U_n_33
    SLICE_X16Y38         FDRE                                         r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.574     7.955    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X16Y38         FDRE                                         r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[4]/C
                         clock pessimism              0.640     8.595    
                         clock uncertainty           -0.074     8.520    
    SLICE_X16Y38         FDRE (Setup_fdre_C_D)       -0.231     8.289    design_1_i/HTA512_theta_0/inst/reg_1054_reg[4]
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/reg_1054_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 2.749ns (30.752%)  route 6.190ns (69.248%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.744    -1.350    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X27Y39         FDRE                                         r  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.894 f  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[24]/Q
                         net (fo=16, routed)          1.223     0.329    design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612[24]
    SLICE_X26Y38         LUT4 (Prop_lut4_I1_O)        0.150     0.479 f  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_58/O
                         net (fo=2, routed)           0.858     1.337    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_58_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.328     1.665 r  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_72/O
                         net (fo=1, routed)           0.500     2.165    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_72_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I0_O)        0.124     2.289 r  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_67/O
                         net (fo=1, routed)           0.151     2.441    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_67_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.565 r  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_51/O
                         net (fo=1, routed)           0.434     2.998    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_51_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.122 r  design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_30/O
                         net (fo=4, routed)           0.320     3.443    design_1_i/HTA512_theta_0/inst/reg_1054[7]_i_30_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.567 r  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_19/O
                         net (fo=3, routed)           0.556     4.123    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_19_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.118     4.241 r  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_14/O
                         net (fo=2, routed)           0.662     4.902    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_14_n_0
    SLICE_X24Y37         LUT5 (Prop_lut5_I1_O)        0.326     5.228 r  design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_9/O
                         net (fo=1, routed)           0.000     5.228    design_1_i/HTA512_theta_0/inst/reg_1054[3]_i_9_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.808 r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[3]_i_2/O[2]
                         net (fo=1, routed)           1.018     6.827    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/ap_return[2]
    SLICE_X16Y39         LUT3 (Prop_lut3_I2_O)        0.295     7.122 r  design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/reg_1054[2]_i_1/O
                         net (fo=1, routed)           0.467     7.589    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U_n_35
    SLICE_X19Y39         FDRE                                         r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.575     7.956    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/HTA512_theta_0/inst/reg_1054_reg[2]/C
                         clock pessimism              0.640     8.596    
                         clock uncertainty           -0.074     8.521    
    SLICE_X19Y39         FDRE (Setup_fdre_C_D)       -0.247     8.274    design_1_i/HTA512_theta_0/inst/reg_1054_reg[2]
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__6/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 1.758ns (20.294%)  route 6.904ns (79.706%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 7.941 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.430ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.664    -1.430    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X38Y40         FDRE                                         r  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.912 f  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/Q
                         net (fo=18, routed)          1.178     0.265    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/tmp_V_1_reg_3612_reg[63][38]
    SLICE_X22Y38         LUT4 (Prop_lut4_I0_O)        0.124     0.389 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.521     0.911    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_15_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124     1.035 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_8/O
                         net (fo=1, routed)           0.303     1.337    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_8_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.461 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.497     1.959    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_3_n_0
    SLICE_X25Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.083 r  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_2/O
                         net (fo=8, routed)           0.833     2.916    design_1_i/HTA512_theta_0/inst/tmp_24_fu_2189_p2
    SLICE_X21Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.040 r  design_1_i/HTA512_theta_0/inst/alloc_addr[13]_INST_0_i_1/O
                         net (fo=17, routed)          0.276     3.315    design_1_i/HTA512_theta_0/inst/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X21Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.439 r  design_1_i/HTA512_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.163     3.602    design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X21Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.726 r  design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=14, routed)          0.928     4.654    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/alloc_addr_ap_ack
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.778 r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/r_V_17_reg_3733[8]_i_1/O
                         net (fo=29, routed)          0.708     5.486    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ap_NS_fsm138_out
    SLICE_X18Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.610 f  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.884     6.494    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/tmp_98_reg_3674_reg[0]_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I2_O)        0.124     6.618 r  design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/ram_reg_0_15_0_0_i_1__0/O
                         net (fo=16, routed)          0.614     7.232    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__6/WE
    SLICE_X8Y24          RAMS32                                       r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.560     7.941    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__6/WCLK
    SLICE_X8Y24          RAMS32                                       r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__6/SP/CLK
                         clock pessimism              0.640     8.581    
                         clock uncertainty           -0.074     8.506    
    SLICE_X8Y24          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     7.973    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__6/SP
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__7/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 1.758ns (20.294%)  route 6.904ns (79.706%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 7.941 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.430ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.664    -1.430    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X38Y40         FDRE                                         r  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.912 f  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/Q
                         net (fo=18, routed)          1.178     0.265    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/tmp_V_1_reg_3612_reg[63][38]
    SLICE_X22Y38         LUT4 (Prop_lut4_I0_O)        0.124     0.389 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.521     0.911    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_15_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124     1.035 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_8/O
                         net (fo=1, routed)           0.303     1.337    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_8_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.461 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.497     1.959    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_3_n_0
    SLICE_X25Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.083 r  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_2/O
                         net (fo=8, routed)           0.833     2.916    design_1_i/HTA512_theta_0/inst/tmp_24_fu_2189_p2
    SLICE_X21Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.040 r  design_1_i/HTA512_theta_0/inst/alloc_addr[13]_INST_0_i_1/O
                         net (fo=17, routed)          0.276     3.315    design_1_i/HTA512_theta_0/inst/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X21Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.439 r  design_1_i/HTA512_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.163     3.602    design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X21Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.726 r  design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=14, routed)          0.928     4.654    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/alloc_addr_ap_ack
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.778 r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/r_V_17_reg_3733[8]_i_1/O
                         net (fo=29, routed)          0.708     5.486    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ap_NS_fsm138_out
    SLICE_X18Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.610 f  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.884     6.494    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/tmp_98_reg_3674_reg[0]_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I2_O)        0.124     6.618 r  design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/ram_reg_0_15_0_0_i_1__0/O
                         net (fo=16, routed)          0.614     7.232    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__7/WE
    SLICE_X8Y24          RAMS32                                       r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.560     7.941    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__7/WCLK
    SLICE_X8Y24          RAMS32                                       r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__7/SP/CLK
                         clock pessimism              0.640     8.581    
                         clock uncertainty           -0.074     8.506    
    SLICE_X8Y24          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     7.973    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__7/SP
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__8/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 1.758ns (20.294%)  route 6.904ns (79.706%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 7.941 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.430ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.664    -1.430    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X38Y40         FDRE                                         r  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.912 f  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/Q
                         net (fo=18, routed)          1.178     0.265    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/tmp_V_1_reg_3612_reg[63][38]
    SLICE_X22Y38         LUT4 (Prop_lut4_I0_O)        0.124     0.389 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.521     0.911    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_15_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124     1.035 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_8/O
                         net (fo=1, routed)           0.303     1.337    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_8_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.461 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.497     1.959    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_3_n_0
    SLICE_X25Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.083 r  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_2/O
                         net (fo=8, routed)           0.833     2.916    design_1_i/HTA512_theta_0/inst/tmp_24_fu_2189_p2
    SLICE_X21Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.040 r  design_1_i/HTA512_theta_0/inst/alloc_addr[13]_INST_0_i_1/O
                         net (fo=17, routed)          0.276     3.315    design_1_i/HTA512_theta_0/inst/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X21Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.439 r  design_1_i/HTA512_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.163     3.602    design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X21Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.726 r  design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=14, routed)          0.928     4.654    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/alloc_addr_ap_ack
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.778 r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/r_V_17_reg_3733[8]_i_1/O
                         net (fo=29, routed)          0.708     5.486    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ap_NS_fsm138_out
    SLICE_X18Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.610 f  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.884     6.494    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/tmp_98_reg_3674_reg[0]_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I2_O)        0.124     6.618 r  design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/ram_reg_0_15_0_0_i_1__0/O
                         net (fo=16, routed)          0.614     7.232    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__8/WE
    SLICE_X8Y24          RAMS32                                       r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__8/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.560     7.941    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__8/WCLK
    SLICE_X8Y24          RAMS32                                       r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__8/SP/CLK
                         clock pessimism              0.640     8.581    
                         clock uncertainty           -0.074     8.506    
    SLICE_X8Y24          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     7.973    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__8/SP
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__9/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 1.758ns (20.294%)  route 6.904ns (79.706%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 7.941 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.430ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.664    -1.430    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X38Y40         FDRE                                         r  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.912 f  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/Q
                         net (fo=18, routed)          1.178     0.265    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/tmp_V_1_reg_3612_reg[63][38]
    SLICE_X22Y38         LUT4 (Prop_lut4_I0_O)        0.124     0.389 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.521     0.911    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_15_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124     1.035 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_8/O
                         net (fo=1, routed)           0.303     1.337    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_8_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.461 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.497     1.959    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_3_n_0
    SLICE_X25Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.083 r  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_2/O
                         net (fo=8, routed)           0.833     2.916    design_1_i/HTA512_theta_0/inst/tmp_24_fu_2189_p2
    SLICE_X21Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.040 r  design_1_i/HTA512_theta_0/inst/alloc_addr[13]_INST_0_i_1/O
                         net (fo=17, routed)          0.276     3.315    design_1_i/HTA512_theta_0/inst/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X21Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.439 r  design_1_i/HTA512_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.163     3.602    design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X21Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.726 r  design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=14, routed)          0.928     4.654    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/alloc_addr_ap_ack
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.778 r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/r_V_17_reg_3733[8]_i_1/O
                         net (fo=29, routed)          0.708     5.486    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ap_NS_fsm138_out
    SLICE_X18Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.610 f  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.884     6.494    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/tmp_98_reg_3674_reg[0]_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I2_O)        0.124     6.618 r  design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/ram_reg_0_15_0_0_i_1__0/O
                         net (fo=16, routed)          0.614     7.232    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__9/WE
    SLICE_X8Y24          RAMS32                                       r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__9/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.560     7.941    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__9/WCLK
    SLICE_X8Y24          RAMS32                                       r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__9/SP/CLK
                         clock pessimism              0.640     8.581    
                         clock uncertainty           -0.074     8.506    
    SLICE_X8Y24          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     7.973    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__9/SP
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 1.758ns (20.318%)  route 6.894ns (79.682%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.430ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.664    -1.430    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X38Y40         FDRE                                         r  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.912 f  design_1_i/HTA512_theta_0/inst/tmp_V_1_reg_3612_reg[38]/Q
                         net (fo=18, routed)          1.178     0.265    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/tmp_V_1_reg_3612_reg[63][38]
    SLICE_X22Y38         LUT4 (Prop_lut4_I0_O)        0.124     0.389 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.521     0.911    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_15_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124     1.035 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_8/O
                         net (fo=1, routed)           0.303     1.337    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_8_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.461 f  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.497     1.959    design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_3_n_0
    SLICE_X25Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.083 r  design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/alloc_addr[13]_INST_0_i_2/O
                         net (fo=8, routed)           0.833     2.916    design_1_i/HTA512_theta_0/inst/tmp_24_fu_2189_p2
    SLICE_X21Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.040 r  design_1_i/HTA512_theta_0/inst/alloc_addr[13]_INST_0_i_1/O
                         net (fo=17, routed)          0.276     3.315    design_1_i/HTA512_theta_0/inst/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X21Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.439 r  design_1_i/HTA512_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.163     3.602    design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X21Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.726 r  design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=14, routed)          0.928     4.654    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/alloc_addr_ap_ack
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124     4.778 r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/r_V_17_reg_3733[8]_i_1/O
                         net (fo=29, routed)          0.708     5.486    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ap_NS_fsm138_out
    SLICE_X18Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.610 f  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.884     6.494    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/tmp_98_reg_3674_reg[0]_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I2_O)        0.124     6.618 r  design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/ram_reg_0_15_0_0_i_1__0/O
                         net (fo=16, routed)          0.604     7.222    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0/WE
    SLICE_X8Y26          RAMS32                                       r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        1.562     7.943    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0/WCLK
    SLICE_X8Y26          RAMS32                                       r  design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.640     8.583    
                         clock uncertainty           -0.074     8.508    
    SLICE_X8Y26          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     7.975    design_1_i/HTA512_theta_0/inst/group_tree_V_1_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  0.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/HTA512_theta_0/inst/p_9_reg_1116_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/rhs_V_2_fu_294_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.556    -0.645    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X37Y34         FDRE                                         r  design_1_i/HTA512_theta_0/inst/p_9_reg_1116_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  design_1_i/HTA512_theta_0/inst/p_9_reg_1116_reg[42]/Q
                         net (fo=2, routed)           0.065    -0.439    design_1_i/HTA512_theta_0/inst/p_9_reg_1116[42]
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.045    -0.394 r  design_1_i/HTA512_theta_0/inst/rhs_V_2_fu_294[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    design_1_i/HTA512_theta_0/inst/rhs_V_2_fu_294[42]_i_1_n_0
    SLICE_X36Y34         FDRE                                         r  design_1_i/HTA512_theta_0/inst/rhs_V_2_fu_294_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.821    -0.885    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X36Y34         FDRE                                         r  design_1_i/HTA512_theta_0/inst/rhs_V_2_fu_294_reg[42]/C
                         clock pessimism              0.253    -0.632    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.121    -0.511    design_1_i/HTA512_theta_0/inst/rhs_V_2_fu_294_reg[42]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/HTA512_theta_0/inst/p_9_reg_1116_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/rhs_V_2_fu_294_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.554    -0.647    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X35Y30         FDRE                                         r  design_1_i/HTA512_theta_0/inst/p_9_reg_1116_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_1_i/HTA512_theta_0/inst/p_9_reg_1116_reg[54]/Q
                         net (fo=2, routed)           0.067    -0.439    design_1_i/HTA512_theta_0/inst/p_9_reg_1116[54]
    SLICE_X34Y30         LUT5 (Prop_lut5_I2_O)        0.045    -0.394 r  design_1_i/HTA512_theta_0/inst/rhs_V_2_fu_294[54]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    design_1_i/HTA512_theta_0/inst/rhs_V_2_fu_294[54]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  design_1_i/HTA512_theta_0/inst/rhs_V_2_fu_294_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.818    -0.888    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X34Y30         FDRE                                         r  design_1_i/HTA512_theta_0/inst/rhs_V_2_fu_294_reg[54]/C
                         clock pessimism              0.254    -0.634    
    SLICE_X34Y30         FDRE (Hold_fdre_C_D)         0.120    -0.514    design_1_i/HTA512_theta_0/inst/rhs_V_2_fu_294_reg[54]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.622    -0.579    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y9           FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.370    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/p_3_out[1]
    SLICE_X1Y9           FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.892    -0.814    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y9           FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.235    -0.579    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.078    -0.501    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/HTA512_theta_0/inst/r_V_36_reg_3424_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.595    -0.606    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X9Y48          FDRE                                         r  design_1_i/HTA512_theta_0/inst/r_V_36_reg_3424_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/HTA512_theta_0/inst/r_V_36_reg_3424_reg[41]/Q
                         net (fo=1, routed)           0.089    -0.376    design_1_i/HTA512_theta_0/inst/r_V_36_reg_3424[41]
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.049    -0.327 r  design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951[41]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.864    -0.842    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X8Y48          FDRE                                         r  design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[41]/C
                         clock pessimism              0.249    -0.593    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.131    -0.462    design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[41]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/HTA512_theta_0/inst/r_V_36_reg_3424_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.623    -0.578    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X5Y46          FDRE                                         r  design_1_i/HTA512_theta_0/inst/r_V_36_reg_3424_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_1_i/HTA512_theta_0/inst/r_V_36_reg_3424_reg[35]/Q
                         net (fo=1, routed)           0.091    -0.346    design_1_i/HTA512_theta_0/inst/r_V_36_reg_3424[35]
    SLICE_X4Y46          LUT3 (Prop_lut3_I0_O)        0.048    -0.298 r  design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951[35]_i_1_n_0
    SLICE_X4Y46          FDRE                                         r  design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.892    -0.814    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[35]/C
                         clock pessimism              0.249    -0.565    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.131    -0.434    design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[35]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HTA512_theta_0/inst/tmp_V_reg_3288_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.622    -0.579    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X3Y40          FDRE                                         r  design_1_i/HTA512_theta_0/inst/tmp_V_reg_3288_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/HTA512_theta_0/inst/tmp_V_reg_3288_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.351    design_1_i/HTA512_theta_0/inst/tmp_V_reg_3288[10]
    SLICE_X2Y40          LUT3 (Prop_lut3_I2_O)        0.045    -0.306 r  design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951[10]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.892    -0.814    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X2Y40          FDRE                                         r  design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[10]/C
                         clock pessimism              0.248    -0.566    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.120    -0.446    design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[10]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HTA512_theta_0/inst/tmp_V_reg_3288_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.622    -0.579    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X7Y41          FDRE                                         r  design_1_i/HTA512_theta_0/inst/tmp_V_reg_3288_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/HTA512_theta_0/inst/tmp_V_reg_3288_reg[13]/Q
                         net (fo=1, routed)           0.087    -0.351    design_1_i/HTA512_theta_0/inst/tmp_V_reg_3288[13]
    SLICE_X6Y41          LUT3 (Prop_lut3_I2_O)        0.045    -0.306 r  design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951[13]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.891    -0.815    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X6Y41          FDRE                                         r  design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[13]/C
                         clock pessimism              0.249    -0.566    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.120    -0.446    design_1_i/HTA512_theta_0/inst/TMP_0_V_4_reg_951_reg[13]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.622    -0.579    design_1_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X7Y9           FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.351    design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X6Y9           LUT2 (Prop_lut2_I1_O)        0.045    -0.306 r  design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X6Y9           FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.891    -0.815    design_1_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X6Y9           FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.249    -0.566    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.120    -0.446    design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/ap_reg_ioackin_allocator_size_ap_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.504%)  route 0.090ns (32.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.585    -0.616    design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/ap_clk
    SLICE_X17Y19         FDSE                                         r  design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDSE (Prop_fdse_C_Q)         0.141    -0.475 r  design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.090    -0.385    design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/ap_CS_fsm_reg_n_2_[0]
    SLICE_X16Y19         LUT6 (Prop_lut6_I1_O)        0.045    -0.340 r  design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/ap_reg_ioackin_allocator_size_ap_ack_i_1/O
                         net (fo=1, routed)           0.000    -0.340    design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/ap_reg_ioackin_allocator_size_ap_ack_i_1_n_2
    SLICE_X16Y19         FDRE                                         r  design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/ap_reg_ioackin_allocator_size_ap_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.853    -0.853    design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/ap_clk
    SLICE_X16Y19         FDRE                                         r  design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/ap_reg_ioackin_allocator_size_ap_ack_reg/C
                         clock pessimism              0.250    -0.603    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.121    -0.482    design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/ap_reg_ioackin_allocator_size_ap_ack_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/HTA512_theta_0/inst/p_Repl2_s_reg_3366_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA512_theta_0/inst/p_03398_3_in_reg_942_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.624    -0.577    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X3Y47          FDRE                                         r  design_1_i/HTA512_theta_0/inst/p_Repl2_s_reg_3366_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_1_i/HTA512_theta_0/inst/p_Repl2_s_reg_3366_reg[7]/Q
                         net (fo=2, routed)           0.099    -0.336    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/p_Repl2_s_reg_3366_reg[7][6]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.048    -0.288 r  design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/p_03398_3_in_reg_942[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U_n_217
    SLICE_X2Y47          FDRE                                         r  design_1_i/HTA512_theta_0/inst/p_03398_3_in_reg_942_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1810, routed)        0.894    -0.812    design_1_i/HTA512_theta_0/inst/ap_clk
    SLICE_X2Y47          FDRE                                         r  design_1_i/HTA512_theta_0/inst/p_03398_3_in_reg_942_reg[7]/C
                         clock pessimism              0.248    -0.564    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.131    -0.433    design_1_i/HTA512_theta_0/inst/p_03398_3_in_reg_942_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y11      design_1_i/HTA512_theta_0/inst/r_V_s_fu_2304_p2__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10     design_1_i/HTA512_theta_0/inst/addr_layer_map_V_U/HTA512_theta_addrhbi_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11     design_1_i/HTA512_theta_0/inst/addr_tree_map_V_U/HTA512_theta_addribs_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      design_1_i/HTA512_theta_0/inst/buddy_tree_V_1_U/HTA512_theta_buddfYi_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      design_1_i/HTA512_theta_0/inst/buddy_tree_V_1_U/HTA512_theta_buddfYi_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      design_1_i/HTA512_theta_0/inst/buddy_tree_V_1_U/HTA512_theta_buddfYi_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      design_1_i/HTA512_theta_0/inst/buddy_tree_V_1_U/HTA512_theta_buddfYi_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      design_1_i/HTA512_theta_0/inst/buddy_tree_V_0_U/HTA512_theta_buddg8j_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      design_1_i/acc1024_1024_mau_0/inst/i_reg_70_reg_rep/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25     design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25     design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25     design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25     design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26      design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26      design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26      design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26      design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27      design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27      design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25     design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25     design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25     design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25     design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25     design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25     design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25     design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25     design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26      design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26      design_1_i/HTA512_theta_0/inst/group_tree_V_0_U/HTA512_theta_groubkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



