// Seed: 1650717849
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri1  id_0,
    output wor   id_1,
    input  logic id_2,
    input  tri1  id_3
);
  tri0 id_5;
  id_6(
      .id_0(1), .id_1(!id_1)
  );
  reg  id_7;
  wire id_8 = $display(1, id_5);
  always @(1'b0 & id_5) id_7 <= id_2;
  module_0(
      id_8, id_5, id_5, id_8
  );
endmodule
