Source Block: hdl/library/common/up_delay_cntrl.v@94:104@HdlIdDef
  output  [31:0]                up_rdata;
  output                        up_rack;

  // internal registers
  
  reg                           up_preset = 'd0;
  reg                           up_wack = 'd0;
  reg                           up_rack = 'd0;
  reg     [31:0]                up_rdata = 'd0;
  reg                           up_dlocked_m1 = 'd0;
  reg                           up_dlocked = 'd0;

Diff Content:
- 99   reg                           up_preset = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_axis_dma_tx.v@99:109
  output          up_rack;

  // internal registers

  reg             up_wack = 'd0;
  reg     [31:0]  up_scratch = 'd0;
  reg             up_resetn = 'd0;
  reg     [31:0]  up_dma_frmcnt = 'd0;
  reg             up_dma_ovf = 'd0;
  reg             up_dma_unf = 'd0;
  reg             up_rack = 'd0;

Clone Blocks 2:
hdl/library/axi_ad9361/axi_ad9361_rx.v@157:167
  output  [31:0]  up_rdata;
  output          up_rack;

  // internal registers

  reg             up_status_pn_err = 'd0;
  reg             up_status_pn_oos = 'd0;
  reg             up_status_or = 'd0;
  reg     [31:0]  up_rdata = 'd0;
  reg             up_rack = 'd0;
  reg             up_wack = 'd0;

