xrun(64): 20.09-s018: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s018: Started on Jan 29, 2024 at 18:28:58 KST
xrun
	-64bit
	-access +rwc
	-sv
	-disable_sem2009
	-licq
	-timescale 1ns/10ps
	-vtimescale 10ps/10ps
	-define DV_TEST
	-define SIM_POWER_PINS
	-define SIM_FAST_ERASE
	-compile
	-makelib /mnt/users/DV/lx61102/SIM/ML4_DEV04/lx61102_tientq_ws_9/compile/lx61102_vip-lib/lx61102_vip_lib
	-define RTL
	-define UVM_HDL_MAX_WIDTH=1248
	-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/top/lx61102/rtl_codes/vcode.f
		/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/top/lx61102/rtl_codes/lx61102.sv
		-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/top/DTOP/rtl_codes/vcode.f
			/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/top/DTOP/rtl_codes/DTOP.sv
			-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_CPU/rtl_codes/vcode.f
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_CPU/rtl_codes/BLK_CPU.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/vcode.f
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_ahblite_master.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_ahblite_slave.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_apb3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2adc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2atop.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2dac.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2hosc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2ldo.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2lvd.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2pll.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2xosc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cac2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_ccureg2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_dcode.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_icode.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_system.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32iwdt.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dma2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2flash.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2fpi.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iom2sram.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_irc2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_ircreg2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iwdt2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iwdt2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2adc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pad.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2fctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmureg2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_rcureg2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_srctrl2sram.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_stc2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_syscon2busmtx.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_timers2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fdm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dacctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_adcctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2adcctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/stretch_pulse.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_ccu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_irc_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_pmu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_rcu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_adcctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dacctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fdm2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pad2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_srctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_bootrom2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2adcctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fdm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fpi.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pad.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2srctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2bootrom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2pmu.svh
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_regbank.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_16bit_dec.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_lsu_ctl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_exec.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu_ctl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_dec.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_status.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_fetch_ahbintf.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_lsu_ahbintf.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_fetch.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_32bit_dec.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu_bshift.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_etmintf.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu_dp.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_br_dec.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_lsu.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu_srtdiv.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_regfile.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_fetch_ctl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_fpb/cm3_fpb.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap_slv.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap_mst.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap_sync.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_emit.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_if.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_fifo_byte.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_ts.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_arb.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_fifo.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_int_state.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_reg.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_cell.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_tree.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_main.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_ppb_intf.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_preempt.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_apb_if.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_trace_out.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_trace_clk.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_formatter.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_trace_sync.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_atb_fifo.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_atb_sync.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_trace_fifo.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_decode_dcore.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_decode_dap.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_decode_icore.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_input_stage_icore.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_output_stage_icode.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_input_stage_dcore.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_input_stage_dap.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_bus_matrix.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_output_stage_sys.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_output_stage_dcode.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_output_stage_ppb.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_bit_master.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_packet_gen.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_comp.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_apb_if.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_packet_state.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3/cm3_htm_port.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3/cm3_ppb_ahb_to_apb.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3/CORTEXM3.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3/cm3_ppb_decoder.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_sync.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_cdc_capt_sync.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_std_clk_gate.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_clk_gate.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_cdc_connect.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_wic/cm3_wic.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_align.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_regions.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_region.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_maskgen.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_ppb_intf.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_default.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_ahb_ctl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_comp.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_full.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3_integration/cm3_code_mux.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3_integration/cm3_rom_table.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3_integration/cm3_flash_mux.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3_integration/CORTEXM3INTEGRATION.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpClamp0.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpIMux.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpApbSync.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSwDpProtocol.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpSync.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSwjWatcher.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpApbIfClamp.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpEnSync.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSwDpSync.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSWJDP.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPJtagDpProtocol.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSwDpApbIf.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3.sv
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_fpb
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_lic_defs
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/ualdis
			-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_BUS/rtl_codes/vcode.f
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_BUS/rtl_codes/BLK_BUS.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/vcode.f
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_ahblite_master.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_ahblite_slave.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_apb3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2adc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2atop.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2dac.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2hosc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2ldo.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2lvd.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2pll.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2xosc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cac2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_ccureg2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_dcode.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_icode.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_system.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32iwdt.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dma2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2flash.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2fpi.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iom2sram.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_irc2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_ircreg2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iwdt2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iwdt2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2adc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pad.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2fctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmureg2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_rcureg2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_srctrl2sram.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_stc2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_syscon2busmtx.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_timers2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fdm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dacctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_adcctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2adcctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/stretch_pulse.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_ccu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_irc_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_pmu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_rcu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_adcctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dacctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fdm2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pad2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_srctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_bootrom2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2adcctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fdm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fpi.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pad.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2srctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2bootrom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2pmu.svh
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s0.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s1.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s2.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s3.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s4.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_input_stage_5x9.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m0.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m1.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m2.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m3.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m4.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m5.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m6.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m7.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m8.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m0.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m1.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m2.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m3.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m4.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m5.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m6.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m7.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m8.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_busmatrix_5x9.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_busmatrix_5x9_default_slave.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_busmatrix_5x9_lite.v
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_ahb_to_apb.v
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v
			-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_MEM/rtl_codes/vcode.f
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_MEM/rtl_codes/BLK_MEM.sv
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_ahb_to_apb.v
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v
				/PROJECT/DK/LFR6LP/DK/RELEASE/MEMORY/rom/v2/lfr6lp_mc_vrom_hd_rvt_2048x39m8/lfr6lp_mc_vrom_hd_rvt_2048x39m8.v
				/PROJECT/DK/LFR6LP/DK/RELEASE/MEMORY/rom/v2/lfr6lp_mc_vrom_hd_rvt_2048x39m8/lfr6lp_mc_vrom_hd_rvt_2048x39m8_wrapper.v
				/PROJECT/DK/LFR6LP/DK/RELEASE/MEMORY/sram/v2/lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32/lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32.v
				/PROJECT/DK/LFR6LP/DK/RELEASE/MEMORY/sram/v2/lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32/lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32_wrapper.v
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_dec.v
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/DCT_REG_64_for_DNA.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/sf_eflash_dna_v1p22.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/sf_eflash_dna_v1p22.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/EFLASH_RTL_RSTnSYNCH_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/EFLASH_RTL_SYNCHRONIZER_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/ua_ctrl_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/external_bridge_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/bist_ctrl_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/bist_trim_TREG08_DCT32_DIN08_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/bist_trim_TREG16_DCT32_DIN32_and_above_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/bist_trim_TREG16_DCT64_DIN32_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/bist_trim_TREG16_DCT64_DIN64_and_above_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/bist_mat_REDNUM1_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/bist_mat_REDNUM2_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/ctrl_mux_secded_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/SECDED_39_32_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/SECDED_72_64_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/EFLASH_ECC_TOP_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/Process_related/EFLASH_GENERIC_LFR6LP.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/SWD_INTERFACE/SWD_Interface_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/SWD_INTERFACE/dp_sw_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/SWD_INTERFACE/ap_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/SWD_INTERFACE/ap_reg_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/SWD_INTERFACE/dp_ncsim.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/model/sf_eflash1kx39x4_s300_lfr6lp_4000.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/model/sf_eflash16kx39x4_s300_lfr6lp_4000.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/sf_eflash1kx39x4_s300_lfr6lp_4000_wrapper.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/sf_eflash16kx39x4_s300_lfr6lp_4000_wrapper.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_apb_mux.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_dec.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_enc.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_check.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_red.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/checksum.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_ahb.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_ctrl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_sfr.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_sub_top.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_top_A.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_top_B.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_top_16.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/NX_SYNCHRONIZER/rtl_codes/NX_SYNCHRONIZER.v
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/vcode.f
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_ahblite_master.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_ahblite_slave.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_apb3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2adc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2atop.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2dac.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2hosc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2ldo.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2lvd.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2pll.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2xosc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cac2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_ccureg2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_dcode.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_icode.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_system.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32iwdt.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dma2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2flash.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2fpi.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iom2sram.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_irc2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_ircreg2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iwdt2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iwdt2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2adc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pad.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2fctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmureg2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_rcureg2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_srctrl2sram.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_stc2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_syscon2busmtx.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_timers2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fdm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dacctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_adcctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2adcctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/stretch_pulse.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_ccu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_irc_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_pmu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_rcu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_adcctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dacctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fdm2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pad2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_srctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_bootrom2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2adcctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fdm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fpi.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pad.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2srctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2bootrom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2pmu.svh
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sram_ecc_ctrl/rtl_codes/vcode.f
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sram_ecc_ctrl/rtl_codes
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sram_ecc_ctrl/rtl_codes/sram_ecc_ctrl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sram_ecc_ctrl/rtl_codes/e_sse050_f0_ahb_to_sram.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sram_ecc_ctrl/rtl_codes/apb_slave.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sram_ecc_ctrl/rtl_codes/s_ecc_check.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_dec.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_enc.v
			-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_SYS/rtl_codes/vcode.f
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_SYS/rtl_codes/BLK_SYS.sv
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_sync.v
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/vcode.f
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_ahblite_master.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_ahblite_slave.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_apb3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2adc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2atop.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2dac.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2hosc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2ldo.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2lvd.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2pll.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2xosc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cac2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_ccureg2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_dcode.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_icode.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_system.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32iwdt.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dma2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2flash.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2fpi.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iom2sram.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_irc2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_ircreg2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iwdt2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iwdt2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2adc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pad.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2fctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmureg2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_rcureg2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_srctrl2sram.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_stc2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_syscon2busmtx.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_timers2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fdm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dacctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_adcctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2adcctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/stretch_pulse.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_ccu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_irc_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_pmu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_rcu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_adcctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dacctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fdm2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pad2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_srctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_bootrom2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2adcctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fdm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fpi.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pad.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2srctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2bootrom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2pmu.svh
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/if_syscon_apbif2reg.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_apbif.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_ccureg.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_ircreg.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_pmureg.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_rcureg.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/irc/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/irc/rtl_codes/irc.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/pmu_cm3/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/pmu_cm3/rtl_codes/cm3_pmu.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/pmu_cm3/rtl_codes/pmu_ps.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/pmu_cm3/rtl_codes/pmu.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/rcu/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/rcu/rtl_codes/rcu.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/ccu.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_and.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_buf.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_div.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_gate.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_inv.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_mux.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkdiv.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkdm6_wo_gf.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkgb.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkm5d.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkm5dgb.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkm5gb.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkmux2x1.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkmux5x1.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkmux5x1_wo_gf.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/stc/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/stc/rtl_codes/cmsdk_mcu_stclkctrl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/stc/rtl_codes/stc.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_wrapper.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_ahbif.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_chctrl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_chmux.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_dreq.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_ldreq.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_fifo.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_crc16.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_libs.v
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/vcode.f
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/fpi_buffer.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/fpi_i2c_slave.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/fpi_std_clk_gate.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/fpi_uart.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/i2c_deglitch.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/serial2bus_bridge.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/serial_ahb_master.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/serial_if.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/fpi.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/fpi_wrapper.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/sys_cfg.v
			-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_PERI/rtl_codes/vcode.f
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_PERI/rtl_codes/BLK_PERI.sv
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_ahb_to_apb.v
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/vcode.f
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_ahblite_master.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_ahblite_slave.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_apb3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2adc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2atop.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2dac.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2hosc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2ldo.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2lvd.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2pll.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2xosc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cac2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_ccureg2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_dcode.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_icode.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_system.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32iwdt.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dma2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2flash.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2fpi.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2ccu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iom2sram.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_irc2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_ircreg2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iwdt2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iwdt2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2adc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pad.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2fctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmureg2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_rcureg2rcu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_srctrl2sram.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_stc2cm3.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_syscon2busmtx.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_timers2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fdm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2dma.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2iom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2irc.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dacctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_adcctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2adcctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/stretch_pulse.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_ccu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_irc_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_pmu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_rcu_define.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_adcctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dacctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fdm2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pad2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_srctrl2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_bootrom2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2tm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2adcctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2anacon.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fdm.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fpi.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pad.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pmu.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2srctrl.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2bootrom.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2gpio.svh
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2pmu.svh
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_mux.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt_ctrl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt_divider.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt_reg.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt_wrapper.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/vcode.f
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/dtc_rstsync.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/apb_dualtimers.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/apb_dualtimers_defs.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/apb_dualtimers_frc.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/dual_timer.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/synchronizer.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/synchronizer_async.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/timers.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/timers_wrapper.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/vcode.f
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_inp_ab.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_out_ac.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_out_bd.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_reg_ab.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_reg_xy.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_tmng.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_tmng_dnf.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_tmng_tgen.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_e_dbgmux.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_e_intf.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_e_reg_map.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_e_sync.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_e_top.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_mtclk_dnf.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_type_e_v2.vp
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtue_wrapper.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/vcode.f
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_buf.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_mux.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_inv.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_top.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_sync.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_reg_map.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_mux.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_int.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_dnf.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_apbif.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_wrapper.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_ctrl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_df.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_div_measure.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_div_ref.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_edge.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_reg.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_wrapper.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/vcode.f
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspApbif.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspDMA.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspDataStp.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspDefs.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspIntGen.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspMTxRxCntl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRegCore.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRevAnd.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRxFCntl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRxFIFO.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRxRegFile.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspSTxRxCntl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspScaleCntr.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspSynctoPCLK.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspSynctoSSPCLK.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTest.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTxFCntl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTxFIFO.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTxLJustify.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTxRegFile.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspUnDefs.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/spi.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/spi_wrapper.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/vcode.f
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2c_master.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2c_master_bit_ctrl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2c_master_byte_ctrl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2c_master_defines.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2cm_filt.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2cm_scanmx2.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2cm_wrapper.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2c_ff.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2c_slave.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2cs_filt.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2cs_scanmx2.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2cs_wrapper.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartApbif.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartBaudCntr.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartDMA.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartDataStp.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartInterrupt.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXCntl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXFCntl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXFIFO.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXParShft.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXRegFile.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartReceive.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRegBlock.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRevAnd.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartSynctoPCLK.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartSynctoUCLK.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTXCntl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTXFCntl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTXFIFO.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTXRegFile.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTest.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/uart.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/uart_wrapper.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/vcode.f
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes
					+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_gate.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_core_a_grp.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_core_mctrl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_core_tconv.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_core_trg.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_type_a.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_dac_ctrl.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_intf.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_reg_map.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_top.v
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_wrapper.sv
				-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/vcode.f
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/ccu.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_and.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_buf.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_div.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_gate.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_inv.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_mux.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkdiv.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkdm6_wo_gf.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkgb.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkm5d.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkm5dgb.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkm5gb.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkmux2x1.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkmux5x1.sv
					/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkmux5x1_wo_gf.sv
			-f /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/vcode.f
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/tm.sv
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/um_tmux.sv
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/um_tst.v
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/ssf_tst.v
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/IHSOSC10MA_CAL_DUT_V2.sv
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/ILSOSC32K_CAL_DUT_V2.sv
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/tm_std_mux.v
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/tm_std_nand.v
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/tm_std_clk_buf.v
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/clib/clib_cbuf.sv
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/clib/clib_cgate.sv
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/clib/clib_cmux2.sv
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/clib/clib_cmux4.sv
				/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/clib/clib_cmux7.sv
				+incdir+/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/231030/IO_TOP_02A_r00_PG_231031.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61102/IOPAD/IO_TOP_module_instance.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/Common_function.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/AMUX0_r00_define_info.svh
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/ADC0_r00_define_info.svh
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/TSENSE_r00_define_info.svh
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/DAC0_r00_define_info.svh
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/POR_r00_define_info.svh
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/LDO1P2V_r00_define_info.svh
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/LDO2P4V_r00_define_info.svh
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/BGR_r00_define_info.svh
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/LXOSC_r00_define_info.svh
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/HXOSC_r00_define_info.svh
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/IHSOSC9MA_r00_define_info.svh
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/ILSOSC32K_r00_define_info.svh
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/IPLL0_r00_define_info.svh
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/AFE_TOP/AIP_TOP_LX61100_S_r00_DUT.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/ADC0/ADC0_r00_DUT_REGWr.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/ADC0/ADC0_r00_DUT_CORE.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/AMUX0/AMUX0_r00_DUT_REGWr.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/AMUX0/AMUX0_r00_DUT_CORE.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/DAC/DAC0_r00_DUT_REGWr.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/DAC/DAC0_r00_DUT_CORE.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/EHOSC/HXOSC_r00_DUT_REGWr.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/EHOSC/HXOSC_r00_DUT_CORE.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/ELOSC/LXOSC_r00_DUT_REGWr.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/ELOSC/LXOSC_r00_DUT_CORE.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/IHSOSC9MA/IHSOSC9MA_r00_DUT_REGWr.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/IHSOSC9MA/IHSOSC9MA_r00_DUT_CORE.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/ILSOSC32K/ILSOSC32K_r00_DUT_REGWr.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/ILSOSC32K/ILSOSC32K_r00_DUT_CORE.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/IPLL/IPLL0_r00_DUT_REGWr.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/240104/CoAsia_240103/CIP_TOP/CIP_TOP_LX61100_S_r00_DUT.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/240104/CoAsia_240103/IPLL0_r00_DUT_CORE.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/PIP_TOP/PIP_TOP_module_instance.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/PIP_TOP/PIP_TOP_LX61100_S_r00_DUT.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/BGR/BGR_r00_DUT_REGWr.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/BGR/BGR_r00_DUT_CORE.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LDO1P2V/LDO1P2V_r00_DUT_REGWr.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LDO1P2V/LDO1P2V_r00_DUT_CORE.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LDO2P4V/LDO2P4V_r00_DUT_REGWr.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LDO2P4V/LDO2P4V_r00_DUT_CORE.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LSH2L/PIP_LVSH2L_r00_DUT.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LSL2H/PIP_LVSL2H_r00_DUT.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/POR/POR_r00_DUT_REGWr.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/POR/POR_r00_DUT_CORE.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/TSENSE/TSENSE_r00_DUT_REGWr.sv
		/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/TSENSE/TSENSE_r00_DUT_CORE.sv
	-roelab
	-endlib
xrun: *N,ROELAB: Library lx61102_vip_lib is read-only for the elaborator.
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/top/lx61102/rtl_codes/lx61102.sv
	module lx61102_vip_lib.lx61102:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/top/DTOP/rtl_codes/DTOP.sv
	module lx61102_vip_lib.DTOP:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_CPU/rtl_codes/BLK_CPU.sv
	module lx61102_vip_lib.BLK_CPU:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_ahblite_master.svh
	interface lx61102_vip_lib.if_amba_ahblite_master:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_ahblite_slave.svh
	interface lx61102_vip_lib.if_amba_ahblite_slave:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_apb3.svh
	interface lx61102_vip_lib.if_amba_apb3:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2adc.svh
	interface lx61102_vip_lib.if_anacon2adc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2atop.svh
	interface lx61102_vip_lib.if_anacon2atop:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2ccu.svh
	interface lx61102_vip_lib.if_anacon2ccu:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2dac.svh
	interface lx61102_vip_lib.if_anacon2dac:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2dma.svh
	interface lx61102_vip_lib.if_anacon2dma:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2hosc.svh
	interface lx61102_vip_lib.if_anacon2hosc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2irc.svh
	interface lx61102_vip_lib.if_anacon2irc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2ldo.svh
	interface lx61102_vip_lib.if_anacon2ldo:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2lvd.svh
	interface lx61102_vip_lib.if_anacon2lvd:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2pll.svh
	interface lx61102_vip_lib.if_anacon2pll:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2xosc.svh
	interface lx61102_vip_lib.if_anacon2xosc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cac2irc.svh
	interface lx61102_vip_lib.if_cac2irc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_ccureg2ccu.svh
	interface lx61102_vip_lib.if_ccureg2ccu:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_dcode.svh
	interface lx61102_vip_lib.if_cm32busmtx_dcode:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_icode.svh
	interface lx61102_vip_lib.if_cm32busmtx_icode:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_system.svh
	interface lx61102_vip_lib.if_cm32busmtx_system:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32gpio.svh
	interface lx61102_vip_lib.if_cm32gpio:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32iwdt.svh
	interface lx61102_vip_lib.if_cm32iwdt:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32rcu.svh
	interface lx61102_vip_lib.if_cm32rcu:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dma2irc.svh
	interface lx61102_vip_lib.if_dma2irc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2anacon.svh
	interface lx61102_vip_lib.if_fctrl2anacon:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2flash.svh
	interface lx61102_vip_lib.if_fctrl2flash:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2fpi.svh
	interface lx61102_vip_lib.if_fctrl2fpi:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2irc.svh
	interface lx61102_vip_lib.if_fctrl2irc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2ccu.svh
	interface lx61102_vip_lib.if_fpi2ccu:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2gpio.svh
	interface lx61102_vip_lib.if_fpi2gpio:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2irc.svh
	interface lx61102_vip_lib.if_fpi2irc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2pmu.svh
	interface lx61102_vip_lib.if_fpi2pmu:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2tm.svh
	interface lx61102_vip_lib.if_fpi2tm:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2anacon.svh
	interface lx61102_vip_lib.if_gpio2anacon:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2ccu.svh
	interface lx61102_vip_lib.if_gpio2ccu:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2dma.svh
	interface lx61102_vip_lib.if_gpio2dma:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2irc.svh
	interface lx61102_vip_lib.if_gpio2irc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2rcu.svh
	interface lx61102_vip_lib.if_gpio2rcu:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2tm.svh
	interface lx61102_vip_lib.if_gpio2tm:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2dma.svh
	interface lx61102_vip_lib.if_i2cm2dma:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2iom.svh
	interface lx61102_vip_lib.if_i2cm2iom:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2irc.svh
	interface lx61102_vip_lib.if_i2cm2irc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2dma.svh
	interface lx61102_vip_lib.if_i2cs2dma:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2iom.svh
	interface lx61102_vip_lib.if_i2cs2iom:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2irc.svh
	interface lx61102_vip_lib.if_i2cs2irc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iom2sram.svh
	interface lx61102_vip_lib.if_iom2sram:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_irc2cm3.svh
	interface lx61102_vip_lib.if_irc2cm3:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_ircreg2irc.svh
	interface lx61102_vip_lib.if_ircreg2irc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iwdt2irc.svh
	interface lx61102_vip_lib.if_iwdt2irc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iwdt2rcu.svh
	interface lx61102_vip_lib.if_iwdt2rcu:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2adc.svh
	interface lx61102_vip_lib.if_mtue2adc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2dma.svh
	interface lx61102_vip_lib.if_mtue2dma:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2iom.svh
	interface lx61102_vip_lib.if_mtue2iom:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2irc.svh
	interface lx61102_vip_lib.if_mtue2irc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pad.svh
	interface lx61102_vip_lib.if_pad:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2anacon.svh
	interface lx61102_vip_lib.if_pmu2anacon:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2pmu.svh
	interface lx61102_vip_lib.if_anacon2pmu:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2cm3.svh
	interface lx61102_vip_lib.if_pmu2cm3:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2fctrl.svh
	interface lx61102_vip_lib.if_pmu2fctrl:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2gpio.svh
	interface lx61102_vip_lib.if_pmu2gpio:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2rcu.svh
	interface lx61102_vip_lib.if_pmu2rcu:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmureg2pmu.svh
	interface lx61102_vip_lib.if_pmureg2pmu:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_rcureg2rcu.svh
	interface lx61102_vip_lib.if_rcureg2rcu:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2dma.svh
	interface lx61102_vip_lib.if_spi2dma:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2iom.svh
	interface lx61102_vip_lib.if_spi2iom:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2irc.svh
	interface lx61102_vip_lib.if_spi2irc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_srctrl2sram.svh
	interface lx61102_vip_lib.if_srctrl2sram:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_stc2cm3.svh
	interface lx61102_vip_lib.if_stc2cm3:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_syscon2busmtx.svh
	interface lx61102_vip_lib.if_syscon2busmtx:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_timers2irc.svh
	interface lx61102_vip_lib.if_timers2irc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fdm.svh
	interface lx61102_vip_lib.if_tm2fdm:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pmu.svh
	interface lx61102_vip_lib.if_tm2pmu:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2dma.svh
	interface lx61102_vip_lib.if_uart2dma:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2iom.svh
	interface lx61102_vip_lib.if_uart2iom:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2irc.svh
	interface lx61102_vip_lib.if_uart2irc:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2tm.svh
	interface lx61102_vip_lib.if_anacon2tm:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2anacon.svh
	interface lx61102_vip_lib.if_tm2anacon:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dacctrl2tm.svh
	interface lx61102_vip_lib.if_dacctrl2tm:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_adcctrl2tm.svh
	interface lx61102_vip_lib.if_adcctrl2tm:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2adcctrl.svh
	interface lx61102_vip_lib.if_tm2adcctrl:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/stretch_pulse.sv
	module lx61102_vip_lib.stretch_pulse:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_ccu_define.svh
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_irc_define.svh
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_pmu_define.svh
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_rcu_define.svh
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fdm2tm.svh
	interface lx61102_vip_lib.if_fdm2tm:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pad2tm.svh
	interface lx61102_vip_lib.if_pad2tm:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2tm.svh
	interface lx61102_vip_lib.if_pmu2tm:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_srctrl2tm.svh
	interface lx61102_vip_lib.if_srctrl2tm:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_bootrom2tm.svh
	interface lx61102_vip_lib.if_bootrom2tm:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fpi.svh
	interface lx61102_vip_lib.if_tm2fpi:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pad.svh
	interface lx61102_vip_lib.if_tm2pad:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2srctrl.svh
	interface lx61102_vip_lib.if_tm2srctrl:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2bootrom.svh
	interface lx61102_vip_lib.if_tm2bootrom:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2gpio.svh
	interface lx61102_vip_lib.if_tm2gpio:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2pmu.svh
	interface lx61102_vip_lib.if_fctrl2pmu:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_regbank.v
	module lx61102_vip_lib.cm3_dpu_regbank:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_16bit_dec.v
	module lx61102_vip_lib.cm3_dpu_16bit_dec:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_lsu_ctl.v
	module lx61102_vip_lib.cm3_dpu_lsu_ctl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_exec.v
	module lx61102_vip_lib.cm3_dpu_exec:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu_ctl.v
	module lx61102_vip_lib.cm3_dpu_alu_ctl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_dec.v
	module lx61102_vip_lib.cm3_dpu_dec:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_status.v
	module lx61102_vip_lib.cm3_dpu_status:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_fetch_ahbintf.v
	module lx61102_vip_lib.cm3_dpu_fetch_ahbintf:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_lsu_ahbintf.v
	module lx61102_vip_lib.cm3_dpu_lsu_ahbintf:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_fetch.v
	module lx61102_vip_lib.cm3_dpu_fetch:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_32bit_dec.v
	module lx61102_vip_lib.cm3_dpu_32bit_dec:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu_bshift.v
	module lx61102_vip_lib.cm3_dpu_alu_bshift:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu.v
	module lx61102_vip_lib.cm3_dpu_alu:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_etmintf.v
	module lx61102_vip_lib.cm3_dpu_etmintf:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu.v
	module lx61102_vip_lib.cm3_dpu:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu_dp.v
	module lx61102_vip_lib.cm3_dpu_alu_dp:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_br_dec.v
	module lx61102_vip_lib.cm3_dpu_br_dec:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_lsu.v
	module lx61102_vip_lib.cm3_dpu_lsu:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu_srtdiv.v
	module lx61102_vip_lib.cm3_dpu_alu_srtdiv:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_regfile.v
	module lx61102_vip_lib.cm3_dpu_regfile:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_fetch_ctl.v
	module lx61102_vip_lib.cm3_dpu_fetch_ctl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_fpb/cm3_fpb.v
	module lx61102_vip_lib.cm3_fpb:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap_slv.v
	module lx61102_vip_lib.cm3_dap_ahb_ap_slv:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap_mst.v
	module lx61102_vip_lib.cm3_dap_ahb_ap_mst:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap_sync.v
	module lx61102_vip_lib.cm3_dap_ahb_ap_sync:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap.v
	module lx61102_vip_lib.cm3_dap_ahb_ap:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_emit.v
	module lx61102_vip_lib.cm3_itm_emit:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm.v
	module lx61102_vip_lib.cm3_itm:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_if.v
	module lx61102_vip_lib.cm3_itm_if:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_fifo_byte.v
	module lx61102_vip_lib.cm3_itm_fifo_byte:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_ts.v
	module lx61102_vip_lib.cm3_itm_ts:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_arb.v
	module lx61102_vip_lib.cm3_itm_arb:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_fifo.v
	module lx61102_vip_lib.cm3_itm_fifo:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_int_state.v
	module lx61102_vip_lib.cm3_nvic_int_state:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_reg.v
	module lx61102_vip_lib.cm3_nvic_reg:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_cell.v
	module lx61102_vip_lib.cm3_nvic_cell:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_tree.v
	module lx61102_vip_lib.cm3_nvic_tree:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_main.v
	module lx61102_vip_lib.cm3_nvic_main:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic.v
	module lx61102_vip_lib.cm3_nvic:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_ppb_intf.v
	module lx61102_vip_lib.cm3_nvic_ppb_intf:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_preempt.v
	module lx61102_vip_lib.cm3_nvic_preempt:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_apb_if.v
	module lx61102_vip_lib.cm3_tpiu_apb_if:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu.v
	module lx61102_vip_lib.cm3_tpiu:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_trace_out.v
	module lx61102_vip_lib.cm3_tpiu_trace_out:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_trace_clk.v
	module lx61102_vip_lib.cm3_tpiu_trace_clk:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_formatter.v
	module lx61102_vip_lib.cm3_tpiu_formatter:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_trace_sync.v
	module lx61102_vip_lib.cm3_tpiu_trace_sync:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_atb_fifo.v
	module lx61102_vip_lib.cm3_tpiu_atb_fifo:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_atb_sync.v
	module lx61102_vip_lib.cm3_tpiu_atb_sync:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_trace_fifo.v
	module lx61102_vip_lib.cm3_tpiu_trace_fifo:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_decode_dcore.v
	module lx61102_vip_lib.cm3_mtx_decode_dcore:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_decode_dap.v
	module lx61102_vip_lib.cm3_mtx_decode_dap:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_decode_icore.v
	module lx61102_vip_lib.cm3_mtx_decode_icore:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_input_stage_icore.v
	module lx61102_vip_lib.cm3_mtx_input_stage_icore:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_output_stage_icode.v
	module lx61102_vip_lib.cm3_mtx_output_stage_icode:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_input_stage_dcore.v
	module lx61102_vip_lib.cm3_mtx_input_stage_dcore:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_input_stage_dap.v
	module lx61102_vip_lib.cm3_mtx_input_stage_dap:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_bus_matrix.v
	module lx61102_vip_lib.cm3_bus_matrix:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_output_stage_sys.v
	module lx61102_vip_lib.cm3_mtx_output_stage_sys:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_output_stage_dcode.v
	module lx61102_vip_lib.cm3_mtx_output_stage_dcode:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_output_stage_ppb.v
	module lx61102_vip_lib.cm3_mtx_output_stage_ppb:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_bit_master.v
	module lx61102_vip_lib.cm3_mtx_bit_master:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_packet_gen.v
	module lx61102_vip_lib.cm3_dwt_packet_gen:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_comp.v
	module lx61102_vip_lib.cm3_dwt_comp:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_apb_if.v
	module lx61102_vip_lib.cm3_dwt_apb_if:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt.v
	module lx61102_vip_lib.cm3_dwt:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_packet_state.v
	module lx61102_vip_lib.cm3_dwt_packet_state:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3/cm3_htm_port.v
	module lx61102_vip_lib.cm3_htm_port:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3/cm3_ppb_ahb_to_apb.v
	module lx61102_vip_lib.cm3_ppb_ahb_to_apb:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3/CORTEXM3.v
	module lx61102_vip_lib.CORTEXM3:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3/cm3_ppb_decoder.v
	module lx61102_vip_lib.cm3_ppb_decoder:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_sync.v
	module lx61102_vip_lib.cm3_sync:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_cdc_capt_sync.v
	module lx61102_vip_lib.cm3_cdc_capt_sync:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_std_clk_gate.v
	module lx61102_vip_lib.cm3_std_clk_gate:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_clk_gate.v
	module lx61102_vip_lib.cm3_clk_gate:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_cdc_connect.v
	module lx61102_vip_lib.cm3_cdc_connect:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_wic/cm3_wic.v
	module lx61102_vip_lib.cm3_wic:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_align.v
	module lx61102_vip_lib.cm3_mpu_align:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_regions.v
	module lx61102_vip_lib.cm3_mpu_regions:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_region.v
	module lx61102_vip_lib.cm3_mpu_region:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_maskgen.v
	module lx61102_vip_lib.cm3_mpu_maskgen:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_ppb_intf.v
	module lx61102_vip_lib.cm3_mpu_ppb_intf:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu.v
	module lx61102_vip_lib.cm3_mpu:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_default.v
	module lx61102_vip_lib.cm3_mpu_default:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_ahb_ctl.v
	module lx61102_vip_lib.cm3_mpu_ahb_ctl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_comp.v
	module lx61102_vip_lib.cm3_mpu_comp:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_full.v
	module lx61102_vip_lib.cm3_mpu_full:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3_integration/cm3_code_mux.v
	module lx61102_vip_lib.cm3_code_mux:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3_integration/cm3_rom_table.v
	module lx61102_vip_lib.cm3_rom_table:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3_integration/cm3_flash_mux.v
	module lx61102_vip_lib.cm3_flash_mux:v
		errors: 0, warnings: 0
	module lx61102_vip_lib.input_stage_t:v
		errors: 0, warnings: 0
	module lx61102_vip_lib.matrix_decode_t:v
		errors: 0, warnings: 0
	module lx61102_vip_lib.output_stage_t:v
		errors: 0, warnings: 0
	module lx61102_vip_lib.output_arb_t:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3_integration/CORTEXM3INTEGRATION.v
	module lx61102_vip_lib.CORTEXM3INTEGRATION:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpClamp0.v
	module lx61102_vip_lib.DAPDpClamp0:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpIMux.v
	module lx61102_vip_lib.DAPDpIMux:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpApbSync.v
	module lx61102_vip_lib.DAPDpApbSync:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSwDpProtocol.v
	module lx61102_vip_lib.DAPSwDpProtocol:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpSync.v
	module lx61102_vip_lib.DAPDpSync:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSwjWatcher.v
	module lx61102_vip_lib.DAPSwjWatcher:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpApbIfClamp.v
	module lx61102_vip_lib.DAPDpApbIfClamp:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpEnSync.v
	module lx61102_vip_lib.DAPDpEnSync:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSwDpSync.v
	module lx61102_vip_lib.DAPSwDpSync:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSWJDP.v
	module lx61102_vip_lib.DAPSWJDP:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPJtagDpProtocol.v
	module lx61102_vip_lib.DAPJtagDpProtocol:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSwDpApbIf.v
	module lx61102_vip_lib.DAPSwDpApbIf:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3.sv
	module lx61102_vip_lib.cm3:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_BUS/rtl_codes/BLK_BUS.sv
	module lx61102_vip_lib.BLK_BUS:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s0.v
	module lx61102_vip_lib.cmsdk_ahb_bm_decode_5x9s0:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s1.v
	module lx61102_vip_lib.cmsdk_ahb_bm_decode_5x9s1:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s2.v
	module lx61102_vip_lib.cmsdk_ahb_bm_decode_5x9s2:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s3.v
	module lx61102_vip_lib.cmsdk_ahb_bm_decode_5x9s3:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s4.v
	module lx61102_vip_lib.cmsdk_ahb_bm_decode_5x9s4:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_input_stage_5x9.v
	module lx61102_vip_lib.cmsdk_ahb_bm_input_stage_5x9:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m0.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_arb_5x9m0:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m1.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_arb_5x9m1:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m2.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_arb_5x9m2:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m3.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_arb_5x9m3:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m4.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_arb_5x9m4:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m5.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_arb_5x9m5:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m6.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_arb_5x9m6:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m7.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_arb_5x9m7:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m8.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_arb_5x9m8:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m0.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_stage_5x9m0:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m1.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_stage_5x9m1:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m2.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_stage_5x9m2:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m3.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_stage_5x9m3:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m4.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_stage_5x9m4:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m5.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_stage_5x9m5:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m6.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_stage_5x9m6:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m7.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_stage_5x9m7:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m8.v
	module lx61102_vip_lib.cmsdk_ahb_bm_output_stage_5x9m8:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_busmatrix_5x9.v
	module lx61102_vip_lib.cmsdk_ahb_busmatrix_5x9:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_busmatrix_5x9_default_slave.v
	module lx61102_vip_lib.cmsdk_ahb_busmatrix_5x9_default_slave:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_busmatrix_5x9_lite.v
	module lx61102_vip_lib.cmsdk_ahb_busmatrix_5x9_lite:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_ahb_to_apb.v
	module lx61102_vip_lib.p_sse050_interconnect_f0_ahb_to_apb:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v
	module lx61102_vip_lib.p_sse050_interconnect_f0_apb_slave_mux:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_MEM/rtl_codes/BLK_MEM.sv
	module lx61102_vip_lib.BLK_MEM:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_ahb_to_apb.v
module p_sse050_interconnect_f0_ahb_to_apb #(
                                         |
xmvlog: *W,RECOMP (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_ahb_to_apb.v,33|41): recompiling design unit lx61102_vip_lib.p_sse050_interconnect_f0_ahb_to_apb:v.
	First compiled from line 33 of /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_ahb_to_apb.v.
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v
module p_sse050_interconnect_f0_apb_slave_mux #(
                                            |
xmvlog: *W,RECOMP (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v,29|44): recompiling design unit lx61102_vip_lib.p_sse050_interconnect_f0_apb_slave_mux:v.
	First compiled from line 29 of /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v.
file: /PROJECT/DK/LFR6LP/DK/RELEASE/MEMORY/rom/v2/lfr6lp_mc_vrom_hd_rvt_2048x39m8/lfr6lp_mc_vrom_hd_rvt_2048x39m8.v
	module lx61102_vip_lib.lfr6lp_mc_vrom_hd_rvt_2048x39m8:v
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/RELEASE/MEMORY/rom/v2/lfr6lp_mc_vrom_hd_rvt_2048x39m8/lfr6lp_mc_vrom_hd_rvt_2048x39m8_wrapper.v
	module lx61102_vip_lib.lfr6lp_mc_vrom_hd_rvt_2048x39m8_wrapper:v
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/RELEASE/MEMORY/sram/v2/lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32/lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32.v
	module lx61102_vip_lib.lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32:v
		errors: 0, warnings: 0
	module lx61102_vip_lib.lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32_error_injection:v
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/RELEASE/MEMORY/sram/v2/lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32/lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32_wrapper.v
	module lx61102_vip_lib.lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32_wrapper:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_dec.v
	module lx61102_vip_lib.ssf_dec:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/DCT_REG_64_for_DNA.v
	module lx61102_vip_lib.DCT_REG_64_for_DNA:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/sf_eflash_dna_v1p22.v
	module lx61102_vip_lib.sf_eflash_dna_v1p22:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/sf_eflash_dna_v1p22.v
module sf_eflash_dna_v1p22 #(
                         |
xmvlog: *W,RECOMP (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/sf_eflash_dna_v1p22.v,12|25): recompiling design unit lx61102_vip_lib.sf_eflash_dna_v1p22:v.
	First compiled from line 12 of /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/sf_eflash_dna_v1p22.v.
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/EFLASH_RTL_RSTnSYNCH_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/EFLASH_RTL_SYNCHRONIZER_ncsim.v
		errors: 0, warnings: 0
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/ua_ctrl_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/external_bridge_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/bist_ctrl_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/bist_trim_TREG08_DCT32_DIN08_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/bist_trim_TREG16_DCT32_DIN32_and_above_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/bist_trim_TREG16_DCT64_DIN32_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/bist_trim_TREG16_DCT64_DIN64_and_above_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/bist_mat_REDNUM1_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/bist_mat_REDNUM2_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/ctrl_mux_secded_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/SECDED_39_32_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/SECDED_72_64_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/EFLASH_ECC_TOP_ncsim.v
		errors: 0, warnings: 0
		errors: 0, warnings: 0
		errors: 0, warnings: 0
		errors: 0, warnings: 0
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/Process_related/EFLASH_GENERIC_LFR6LP.v
	module lx61102_vip_lib.EFLASH_GENERIC_CLKBUF:v
		errors: 0, warnings: 0
	module lx61102_vip_lib.EFLASH_GENERIC_CLKMUX2:v
		errors: 0, warnings: 0
	module lx61102_vip_lib.EFLASH_GENERIC_SYNCHRONIZER:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/SWD_INTERFACE/SWD_Interface_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/SWD_INTERFACE/dp_sw_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/SWD_INTERFACE/ap_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/SWD_INTERFACE/ap_reg_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/ncsim/RTL/SWD_INTERFACE/dp_ncsim.v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/model/sf_eflash1kx39x4_s300_lfr6lp_4000.sv
`define SEC_LPV_STARTTIME 10
                            |
xmvlog: *W,MACRDF (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/model/sf_eflash1kx39x4_s300_lfr6lp_4000.sv,140|28): text macro 'SEC_LPV_STARTTIME' redefined - replaced with new definition.
`define DELAY_FOR_STOP 1000000
                              |
xmvlog: *W,MACRDF (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/model/sf_eflash1kx39x4_s300_lfr6lp_4000.sv,141|30): text macro 'DELAY_FOR_STOP' redefined - replaced with new definition.
	module lx61102_vip_lib.sf_eflash1kx39x4_s300_lfr6lp_4000_assertion:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.sf_eflash1kx39x4_s300_lfr6lp_4000:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/model/sf_eflash16kx39x4_s300_lfr6lp_4000.sv
`define PRELOAD_MCS        1          // '0' : INITDATA_MEM (default)
                                                                     |
xmvlog: *W,MACRDF (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/model/sf_eflash16kx39x4_s300_lfr6lp_4000.sv,26|69): text macro 'PRELOAD_MCS' redefined - replaced with new definition.
`define USED_FUSE 4'b0011             // '0' : 0 - Do not check fuse area read
                                                                              |
xmvlog: *W,MACRDF (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/model/sf_eflash16kx39x4_s300_lfr6lp_4000.sv,77|78): text macro 'USED_FUSE' redefined - replaced with new definition.
`define tPERSBUSY            2000000.0 // 0.2 ms   : Normal Page Erase Cycle time
                                                                                 |
xmvlog: *W,MACRDF (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/model/sf_eflash16kx39x4_s300_lfr6lp_4000.sv,114|81): text macro 'tPERSBUSY' redefined - replaced with new definition.
`define tSERSBUSY            2000000.0 // 0.2 ms   : Sector Erase Cycle time
                                                                            |
xmvlog: *W,MACRDF (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/model/sf_eflash16kx39x4_s300_lfr6lp_4000.sv,115|76): text macro 'tSERSBUSY' redefined - replaced with new definition.
`define tMERSBUSY            8000000.0 // 0.8 ms   : MAT Erase Cycle time
                                                                         |
xmvlog: *W,MACRDF (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/model/sf_eflash16kx39x4_s300_lfr6lp_4000.sv,116|73): text macro 'tMERSBUSY' redefined - replaced with new definition.
	module lx61102_vip_lib.sf_eflash16kx39x4_s300_lfr6lp_4000_assertion:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.sf_eflash16kx39x4_s300_lfr6lp_4000:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/sf_eflash1kx39x4_s300_lfr6lp_4000_wrapper.v
	module lx61102_vip_lib.sf_eflash1kx39x4_s300_lfr6lp_4000_wrapper:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/sf_eflash16kx39x4_s300_lfr6lp_4000_wrapper.v
	module lx61102_vip_lib.sf_eflash16kx39x4_s300_lfr6lp_4000_wrapper:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_apb_mux.v
	module lx61102_vip_lib.eflash_apb_mux:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_dec.v
module ssf_dec ( DIN, DOUT, E1, E2, errbit );
             |
xmvlog: *W,RECOMP (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_dec.v,2|13): recompiling design unit lx61102_vip_lib.ssf_dec:v.
	First compiled from line 2 of /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_dec.v.
	module lx61102_vip_lib.ssf_dec:v
		errors: 0, warnings: 1
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_enc.v
	module lx61102_vip_lib.ssf_enc:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_check.v
	module lx61102_vip_lib.ecc_check:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_red.v
	module lx61102_vip_lib.eflash_red:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/checksum.v
	module lx61102_vip_lib.checksum:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_ahb.v
	module lx61102_vip_lib.eflash_ahb:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_ctrl.v
	module lx61102_vip_lib.eflash_ctrl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_sfr.v
	module lx61102_vip_lib.eflash_sfr:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_sub_top.v
	module lx61102_vip_lib.eflash_sub_top:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_top_A.v
	module lx61102_vip_lib.eflash_top_A:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_top_B.v
	module lx61102_vip_lib.eflash_top_B:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_top_16.v
	module lx61102_vip_lib.eflash_top_16:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/NX_SYNCHRONIZER/rtl_codes/NX_SYNCHRONIZER.v
	module lx61102_vip_lib.NX_SYNCHRONIZER:v
		errors: 0, warnings: 0
	module lx61102_vip_lib.NX_SYNCHRONIZER_eflash_eco0:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sram_ecc_ctrl/rtl_codes/sram_ecc_ctrl.v
	module lx61102_vip_lib.sram_ecc_ctrl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sram_ecc_ctrl/rtl_codes/e_sse050_f0_ahb_to_sram.v
	module lx61102_vip_lib.e_sse050_f0_ahb_to_sram:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sram_ecc_ctrl/rtl_codes/apb_slave.v
	module lx61102_vip_lib.apb_slave:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sram_ecc_ctrl/rtl_codes/s_ecc_check.v
	module lx61102_vip_lib.s_ecc_check:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_dec.v
module ssf_dec ( DIN, DOUT, E1, E2, errbit );
             |
xmvlog: *W,RECOMP (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_dec.v,2|13): recompiling design unit lx61102_vip_lib.ssf_dec:v.
	First compiled from line 2 of /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_dec.v.
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_enc.v
module ssf_enc (DIN, DOUT );
             |
xmvlog: *W,RECOMP (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_enc.v,2|13): recompiling design unit lx61102_vip_lib.ssf_enc:v.
	First compiled from line 2 of /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_enc.v.
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_SYS/rtl_codes/BLK_SYS.sv
	module lx61102_vip_lib.BLK_SYS:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v
module p_sse050_interconnect_f0_apb_slave_mux #(
                                            |
xmvlog: *W,RECOMP (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v,29|44): recompiling design unit lx61102_vip_lib.p_sse050_interconnect_f0_apb_slave_mux:v.
	First compiled from line 29 of /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v.
	module lx61102_vip_lib.p_sse050_interconnect_f0_apb_slave_mux:v
		errors: 0, warnings: 1
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_sync.v
module cm3_sync
              |
xmvlog: *W,RECOMP (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_sync.v,21|14): recompiling design unit lx61102_vip_lib.cm3_sync:v.
	First compiled from line 21 of /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_sync.v.
	module lx61102_vip_lib.cm3_sync:v
		errors: 0, warnings: 1
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/if_syscon_apbif2reg.svh
	interface lx61102_vip_lib.if_syscon_apbif2reg:svh
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon.sv
	module lx61102_vip_lib.syscon:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_apbif.sv
	module lx61102_vip_lib.syscon_apbif:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_ccureg.sv
	module lx61102_vip_lib.syscon_ccureg:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_ircreg.sv
	module lx61102_vip_lib.syscon_ircreg:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_pmureg.sv
	module lx61102_vip_lib.syscon_pmureg:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_rcureg.sv
	module lx61102_vip_lib.syscon_rcureg:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/irc/rtl_codes/irc.sv
	module lx61102_vip_lib.irc:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/pmu_cm3/rtl_codes/cm3_pmu.v
	module lx61102_vip_lib.cm3_pmu:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/pmu_cm3/rtl_codes/pmu_ps.sv
	module lx61102_vip_lib.pmu_ps:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/pmu_cm3/rtl_codes/pmu.sv
	module lx61102_vip_lib.pmu:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/rcu/rtl_codes/rcu.sv
	module lx61102_vip_lib.rcu:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/ccu.sv
	module lx61102_vip_lib.ccu:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_and.sv
	module lx61102_vip_lib.clk_and:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_buf.sv
	module lx61102_vip_lib.clk_buf:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_div.sv
	module lx61102_vip_lib.clk_div:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_gate.sv
	module lx61102_vip_lib.clk_gate:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.clk_mux_scan:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_inv.sv
	module lx61102_vip_lib.clk_inv:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_mux.sv
	module lx61102_vip_lib.clk_mux:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkdiv.sv
	module lx61102_vip_lib.clkdiv:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkdm6_wo_gf.sv
	module lx61102_vip_lib.clkdm6_wo_gf:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkgb.sv
	module lx61102_vip_lib.clkgb:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkm5d.sv
	module lx61102_vip_lib.clkm5d:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkm5dgb.sv
	module lx61102_vip_lib.clkm5dgb:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkm5gb.sv
	module lx61102_vip_lib.clkm5gb:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkmux2x1.sv
	module lx61102_vip_lib.clkmux2x1:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkmux5x1.sv
	module lx61102_vip_lib.clkmux5x1:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkmux5x1_wo_gf.sv
	module lx61102_vip_lib.clkmux5x1_wo_gf:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/stc/rtl_codes/cmsdk_mcu_stclkctrl.v
	module lx61102_vip_lib.cmsdk_mcu_stclkctrl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/stc/rtl_codes/stc.sv
	module lx61102_vip_lib.stc:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_wrapper.sv
	module lx61102_vip_lib.dma_wrapper:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma.sv
	module lx61102_vip_lib.dma:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_ahbif.v
	module lx61102_vip_lib.dma_ahbif:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_chctrl.v
	module lx61102_vip_lib.dma_chctrl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_chmux.v
	module lx61102_vip_lib.dma_chmux:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_dreq.v
	module lx61102_vip_lib.dma_dreq:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_ldreq.v
	module lx61102_vip_lib.dma_ldreq:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_fifo.v
	module lx61102_vip_lib.dma_fifo:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_crc16.v
	module lx61102_vip_lib.dma_crc16:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_libs.v
	module lx61102_vip_lib.dma_and2:v
		errors: 0, warnings: 0
	module lx61102_vip_lib.dma_and3:v
		errors: 0, warnings: 0
	module lx61102_vip_lib.dma_std_clk_gate:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/fpi_buffer.v
	module lx61102_vip_lib.fpi_buffer:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/fpi_i2c_slave.v
	module lx61102_vip_lib.fpi_i2c_slave:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/fpi_std_clk_gate.v
	module lx61102_vip_lib.fpi_std_clk_gate:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/fpi_uart.v
	module lx61102_vip_lib.fpi_uart:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/i2c_deglitch.v
	module lx61102_vip_lib.i2c_deglitch:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/serial2bus_bridge.v
	module lx61102_vip_lib.serial2bus_bridge:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/serial_ahb_master.v
	module lx61102_vip_lib.serial_ahb_master:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/serial_if.v
	module lx61102_vip_lib.serial_if:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/fpi.v
	module lx61102_vip_lib.fpi:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/fpi_wrapper.sv
	module lx61102_vip_lib.fpi_wrapper:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/sys_cfg.v
	module lx61102_vip_lib.sys_cfg:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_PERI/rtl_codes/BLK_PERI.sv
	module lx61102_vip_lib.BLK_PERI:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_ahb_to_apb.v
module p_sse050_interconnect_f0_ahb_to_apb #(
                                         |
xmvlog: *W,RECOMP (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_ahb_to_apb.v,33|41): recompiling design unit lx61102_vip_lib.p_sse050_interconnect_f0_ahb_to_apb:v.
	First compiled from line 33 of /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_ahb_to_apb.v.
	module lx61102_vip_lib.p_sse050_interconnect_f0_ahb_to_apb:v
		errors: 0, warnings: 1
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v
module p_sse050_interconnect_f0_apb_slave_mux #(
                                            |
xmvlog: *W,RECOMP (/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v,29|44): recompiling design unit lx61102_vip_lib.p_sse050_interconnect_f0_apb_slave_mux:v.
	First compiled from line 29 of /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v.
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt.v
	module lx61102_vip_lib.iwdt:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt_ctrl.v
	module lx61102_vip_lib.iwdt_ctrl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt_divider.v
	module lx61102_vip_lib.iwdt_divider:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt_reg.v
	module lx61102_vip_lib.iwdt_reg:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt_wrapper.sv
	module lx61102_vip_lib.iwdt_wrapper:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/dtc_rstsync.v
	module lx61102_vip_lib.dtc_rstsync:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/apb_dualtimers.v
	module lx61102_vip_lib.apb_dualtimers:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/apb_dualtimers_defs.v
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/apb_dualtimers_frc.v
	module lx61102_vip_lib.apb_dualtimers_frc:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/dual_timer.v
	module lx61102_vip_lib.dual_timer:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/synchronizer.v
	module lx61102_vip_lib.synchronizer:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/synchronizer_async.v
	module lx61102_vip_lib.synchronizer_async:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/timers.v
	module lx61102_vip_lib.timers:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/timers_wrapper.sv
	module lx61102_vip_lib.timers_wrapper:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_inp_ab.vp
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_out_ac.vp
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_out_bd.vp
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_reg_ab.vp
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_reg_xy.vp
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_tmng.vp
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_tmng_dnf.vp
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_core_tmng_tgen.vp
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_e_dbgmux.vp
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_e_intf.vp
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_e_reg_map.vp
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_e_sync.vp
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_e_top.vp
	module lx61102_vip_lib.mtu_e_top:vp
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_mtclk_dnf.vp
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_type_e_v2.vp
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtue_wrapper.sv
	module lx61102_vip_lib.mtue_wrapper:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_top.v
	module lx61102_vip_lib.gpio_top:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_sync.v
	module lx61102_vip_lib.gpio_sync:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_reg_map.v
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_mux.v
	module lx61102_vip_lib.gpio_mux:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_int.v
	module lx61102_vip_lib.gpio_int:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_dnf.v
	module lx61102_vip_lib.gpio_dnf:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_apbif.v
	module lx61102_vip_lib.gpio_apbif:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_wrapper.sv
	module lx61102_vip_lib.gpio_wrapper:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac.v
	module lx61102_vip_lib.cac:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_ctrl.v
	module lx61102_vip_lib.cac_ctrl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_df.v
	module lx61102_vip_lib.cac_df:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_div_measure.v
	module lx61102_vip_lib.cac_div_measure:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_div_ref.v
	module lx61102_vip_lib.cac_div_ref:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_edge.v
	module lx61102_vip_lib.cac_edge:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_reg.v
	module lx61102_vip_lib.cac_reg:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_wrapper.sv
	module lx61102_vip_lib.cac_wrapper:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspApbif.v
	module lx61102_vip_lib.SspApbif:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspDMA.v
	module lx61102_vip_lib.SspDMA:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspDataStp.v
	module lx61102_vip_lib.SspDataStp:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspDefs.v
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspIntGen.v
	module lx61102_vip_lib.SspIntGen:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspMTxRxCntl.v
	module lx61102_vip_lib.SspMTxRxCntl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRegCore.v
	module lx61102_vip_lib.SspRegCore:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRevAnd.v
	module lx61102_vip_lib.SspRevAnd:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRxFCntl.v
	module lx61102_vip_lib.SspRxFCntl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRxFIFO.v
	module lx61102_vip_lib.SspRxFIFO:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRxRegFile.v
	module lx61102_vip_lib.SspRxRegFile:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspSTxRxCntl.v
	module lx61102_vip_lib.SspSTxRxCntl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspScaleCntr.v
	module lx61102_vip_lib.SspScaleCntr:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspSynctoPCLK.v
	module lx61102_vip_lib.SspSynctoPCLK:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspSynctoSSPCLK.v
	module lx61102_vip_lib.SspSynctoSSPCLK:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTest.v
	module lx61102_vip_lib.SspTest:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTxFCntl.v
	module lx61102_vip_lib.SspTxFCntl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTxFIFO.v
	module lx61102_vip_lib.SspTxFIFO:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTxLJustify.v
	module lx61102_vip_lib.SspTxLJustify:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTxRegFile.v
	module lx61102_vip_lib.SspTxRegFile:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspUnDefs.v
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/spi.v
	module lx61102_vip_lib.spi:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/spi_wrapper.sv
	module lx61102_vip_lib.spi_wrapper:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2c_master.v
	module lx61102_vip_lib.i2c_master:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2c_master_bit_ctrl.v
	module lx61102_vip_lib.i2c_master_bit_ctrl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2c_master_byte_ctrl.v
	module lx61102_vip_lib.i2c_master_byte_ctrl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2c_master_defines.v
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2cm_filt.v
	module lx61102_vip_lib.i2cm_filt:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2cm_scanmx2.v
	module lx61102_vip_lib.i2cm_scanmx2:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2cm_wrapper.sv
	module lx61102_vip_lib.i2cm_wrapper:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2c_ff.v
	module lx61102_vip_lib.i2c_ff:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2c_slave.v
	module lx61102_vip_lib.i2c_slave:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2cs_filt.v
	module lx61102_vip_lib.i2cs_filt:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2cs_scanmx2.v
	module lx61102_vip_lib.i2cs_scanmx2:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2cs_wrapper.sv
	module lx61102_vip_lib.i2cs_wrapper:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartApbif.v
	module lx61102_vip_lib.UartApbif:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartBaudCntr.v
	module lx61102_vip_lib.UartBaudCntr:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartDMA.v
	module lx61102_vip_lib.UartDMA:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartDataStp.v
	module lx61102_vip_lib.UartDataStp:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartInterrupt.v
	module lx61102_vip_lib.UartInterrupt:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXCntl.v
	module lx61102_vip_lib.UartRXCntl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXFCntl.v
	module lx61102_vip_lib.UartRXFCntl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXFIFO.v
	module lx61102_vip_lib.UartRXFIFO:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXParShft.v
	module lx61102_vip_lib.UartRXParShft:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXRegFile.v
	module lx61102_vip_lib.UartRXRegFile:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartReceive.v
	module lx61102_vip_lib.UartReceive:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRegBlock.v
	module lx61102_vip_lib.UartRegBlock:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRevAnd.v
	module lx61102_vip_lib.UartRevAnd:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartSynctoPCLK.v
	module lx61102_vip_lib.UartSynctoPCLK:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartSynctoUCLK.v
	module lx61102_vip_lib.UartSynctoUCLK:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTXCntl.v
	module lx61102_vip_lib.UartTXCntl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTXFCntl.v
	module lx61102_vip_lib.UartTXFCntl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTXFIFO.v
	module lx61102_vip_lib.UartTXFIFO:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTXRegFile.v
	module lx61102_vip_lib.UartTXRegFile:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTest.v
	module lx61102_vip_lib.UartTest:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/uart.v
	module lx61102_vip_lib.uart:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/uart_wrapper.sv
	module lx61102_vip_lib.uart_wrapper:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_core_a_grp.v
	module lx61102_vip_lib.anacon_adc_core_a_grp:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_core_mctrl.v
	module lx61102_vip_lib.anacon_adc_core_mctrl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_core_tconv.v
	module lx61102_vip_lib.anacon_adc_core_tconv:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_core_trg.v
	module lx61102_vip_lib.anacon_adc_core_trg:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_type_a.v
	module lx61102_vip_lib.anacon_adc_type_a:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_dac_ctrl.v
	module lx61102_vip_lib.anacon_dac_ctrl:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_intf.v
	module lx61102_vip_lib.anacon_intf:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_reg_map.v
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_top.v
	module lx61102_vip_lib.anacon_top:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_wrapper.sv
	module lx61102_vip_lib.anacon_wrapper:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/tm.sv
	module lx61102_vip_lib.tm:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/um_tmux.sv
	module lx61102_vip_lib.um_tmux:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/um_tst.v
	module lx61102_vip_lib.um_tst:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/ssf_tst.v
	module lx61102_vip_lib.ssf_tst:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/IHSOSC10MA_CAL_DUT_V2.sv
	module lx61102_vip_lib.IHSOSC10MA_CAL_DUT_V2:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/ILSOSC32K_CAL_DUT_V2.sv
	module lx61102_vip_lib.ILSOSC32K_CAL_DUT_V2:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/tm_std_mux.v
	module lx61102_vip_lib.tm_std_mux:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/tm_std_nand.v
	module lx61102_vip_lib.tm_std_nand:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/tm_std_clk_buf.v
	module lx61102_vip_lib.tm_std_clk_buf:v
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/clib/clib_cbuf.sv
	module lx61102_vip_lib.clib_cbuf:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/clib/clib_cgate.sv
	module lx61102_vip_lib.clib_cgate:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/clib/clib_cmux2.sv
	module lx61102_vip_lib.clib_cmux2:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/clib/clib_cmux4.sv
	module lx61102_vip_lib.clib_cmux4:sv
		errors: 0, warnings: 0
file: /mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/clib/clib_cmux7.sv
	module lx61102_vip_lib.clib_cmux7:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/231030/IO_TOP_02A_r00_PG_231031.sv
	module lx61102_vip_lib.IO_TOP_02A_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61102/IOPAD/IO_TOP_module_instance.sv
	module lx61102_vip_lib.PUDW02SOPD_130_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PUDW02SOPD_130_M6_XTAL_32K_D6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.POC5_130_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PVSS5_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PVPP_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PVNN_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PVDDIA5_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PVDDI1_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PVDD5_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PVBAR5_DD_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PDVDD1_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PBRKD1_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PFILLER_0_1_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PFILLER_2_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PFILLER_10_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PFILLER_30_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PVSSA5_NP_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PVSSA5_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PVDD5_NP_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PAVDD1_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PVDD5_LDO_M5V3A_M6:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PDVDD1_LDO_M5V3A_M6:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/Common_function.sv
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/AMUX0_r00_define_info.svh
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/ADC0_r00_define_info.svh
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/TSENSE_r00_define_info.svh
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/DAC0_r00_define_info.svh
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/POR_r00_define_info.svh
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/LDO1P2V_r00_define_info.svh
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/LDO2P4V_r00_define_info.svh
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/BGR_r00_define_info.svh
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/LXOSC_r00_define_info.svh
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/HXOSC_r00_define_info.svh
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/IHSOSC9MA_r00_define_info.svh
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/ILSOSC32K_r00_define_info.svh
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/IPLL0_r00_define_info.svh
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/AFE_TOP/AIP_TOP_LX61100_S_r00_DUT.sv
	module lx61102_vip_lib.AIP_TOP_LX61100_S_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/ADC0/ADC0_r00_DUT_REGWr.sv
	module lx61102_vip_lib.ADC0_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/ADC0/ADC0_r00_DUT_CORE.sv
	module lx61102_vip_lib.ADC0_r00_CORE:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/AMUX0/AMUX0_r00_DUT_REGWr.sv
	module lx61102_vip_lib.AMUX0_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/AMUX0/AMUX0_r00_DUT_CORE.sv
	module lx61102_vip_lib.AMUX0_r00_CORE:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/DAC/DAC0_r00_DUT_REGWr.sv
	module lx61102_vip_lib.DAC0_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/DAC/DAC0_r00_DUT_CORE.sv
	module lx61102_vip_lib.DAC0_r00_DUT_CORE:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/EHOSC/HXOSC_r00_DUT_REGWr.sv
	module lx61102_vip_lib.HXOSC_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/EHOSC/HXOSC_r00_DUT_CORE.sv
	module lx61102_vip_lib.HXOSC_r00_CORE:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/ELOSC/LXOSC_r00_DUT_REGWr.sv
	module lx61102_vip_lib.LXOSC_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/ELOSC/LXOSC_r00_DUT_CORE.sv
	module lx61102_vip_lib.LXOSC_r00_CORE:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/IHSOSC9MA/IHSOSC9MA_r00_DUT_REGWr.sv
	module lx61102_vip_lib.IHSOSC9MA_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/IHSOSC9MA/IHSOSC9MA_r00_DUT_CORE.sv
	module lx61102_vip_lib.IHSOSC10MA_r00_CORE:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/ILSOSC32K/ILSOSC32K_r00_DUT_REGWr.sv
	module lx61102_vip_lib.ILSOSC32K_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/ILSOSC32K/ILSOSC32K_r00_DUT_CORE.sv
	module lx61102_vip_lib.ILSOSC32K_r00_CORE:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/IPLL/IPLL0_r00_DUT_REGWr.sv
	module lx61102_vip_lib.IPLL0_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/240104/CoAsia_240103/CIP_TOP/CIP_TOP_LX61100_S_r00_DUT.sv
	module lx61102_vip_lib.CIP_TOP_LX61100_S_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/240104/CoAsia_240103/IPLL0_r00_DUT_CORE.sv
	module lx61102_vip_lib.IPLL0_r00_CORE:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/PIP_TOP/PIP_TOP_module_instance.sv
	module lx61102_vip_lib.LDO_TIELOM_HV:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.INVX1:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.INVX1_H:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.NOR:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.POR_NAND2X_H:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.TIEHI_HV:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.opppcres:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.DFFRPQ_D1_HV:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/PIP_TOP/PIP_TOP_LX61100_S_r00_DUT.sv
	module lx61102_vip_lib.PIP_TOP_LX61100_S_r00:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.eFlash_Test_Logic:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/BGR/BGR_r00_DUT_REGWr.sv
	module lx61102_vip_lib.BGR_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/BGR/BGR_r00_DUT_CORE.sv
	module lx61102_vip_lib.BGR_r00_CORE:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LDO1P2V/LDO1P2V_r00_DUT_REGWr.sv
	module lx61102_vip_lib.LDO1P2V_R00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LDO1P2V/LDO1P2V_r00_DUT_CORE.sv
	module lx61102_vip_lib.LDO1P2V_r00_CORE:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LDO2P4V/LDO2P4V_r00_DUT_REGWr.sv
	module lx61102_vip_lib.LDO2P4V_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LDO2P4V/LDO2P4V_r00_DUT_CORE.sv
	module lx61102_vip_lib.LDO2P4V_r00_CORE:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LSH2L/PIP_LVSH2L_r00_DUT.sv
	module lx61102_vip_lib.POR_LVSH2L_FILT_r00:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.LDO_LVSH_r00:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.PIP_LVSH2L_r00:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.DFFRPQ_D1_N_7TR_L90_QN:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.DFFRPQ_D1_N_7TR_L90_QN_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.LSL2H5V_POKB_R_r00:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.LVD_TG:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.POR_TIEHIM:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.TIELO_HV_POR:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.SDM_MX2X1M:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.POR_DET_HOLD_200A_r01:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.POR_DET_HOLD2_200A_r01:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.POR_TEST_MUX:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.COMP_LSH2L_r00:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.POR_TIELOM:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.TIEHI_D1_N_7TR_L90_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.TIELO_D1_N_7TR_L90_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.trnmos:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.trpmos:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.BUF_D1_B_7TR_L90_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.BUF_D2_B_7TR_L90_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.BUF_D4_B_7TR_L90_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.INV_D1_B_7TR_L90_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.INV_D2_B_7TR_L90_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.INV_D4_B_7TR_L90_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.AND2_D1_B_7TR_L90_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.AND2_D4_B_7TR_L90_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.NAND2_D1_B_7TR_L90_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.NAND2_D2_B_7TR_L90_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.NAND3_D1_N_7TR_L90_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.OR2_D1_B_7TR_L90_A:sv
		errors: 0, warnings: 0
	module lx61102_vip_lib.NOR2_D1_B_7TR_L90_A:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LSL2H/PIP_LVSL2H_r00_DUT.sv
	module lx61102_vip_lib.PIP_LVSL2H_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/POR/POR_r00_DUT_REGWr.sv
	module lx61102_vip_lib.POR_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/POR/POR_r00_DUT_CORE.sv
	module lx61102_vip_lib.POR_r00_CORE:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/TSENSE/TSENSE_r00_DUT_REGWr.sv
	module lx61102_vip_lib.TSENSE_r00:sv
		errors: 0, warnings: 0
file: /PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/TSENSE/TSENSE_r00_DUT_CORE.sv
	module lx61102_vip_lib.TSENSE_r00_CORE:sv
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 7
TOOL:	xrun(64)	20.09-s018: Exiting on Jan 29, 2024 at 18:29:02 KST  (total: 00:00:04)
