<profile>

<section name = "Vivado HLS Report for 'karastuba_mul_ADD_SU'" level="0">
<item name = "Date">Fri Jun  5 20:27:36 2020
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">bigtest</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexu</item>
<item name = "Target device">xcvu095-ffva2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 1.768 ns, 0.38 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">855, 855, 2.565 us, 2.565 us, 855, 855, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_CAT_I_I_I_O_fu_260">CAT_I_I_I_O, 523, 523, 1.569 us, 1.569 us, 523, 523, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">129, 129, 4, 2, 1, 64, yes</column>
<column name="- Loop 2">67, 67, 5, 1, 1, 64, yes</column>
<column name="- Loop 3">129, 129, 3, 1, 1, 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 650, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 752, 934, -</column>
<column name="Memory">6, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 308, -</column>
<column name="Register">0, -, 866, 64, -</column>
<specialColumn name="Available">3456, 768, 1075200, 537600, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_CAT_I_I_I_O_fu_260">CAT_I_I_I_O, 0, 0, 752, 934, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="p_res_digits_data_V_U">karastuba_mul_ADD8jQ, 2, 0, 0, 0, 128, 64, 1, 8192</column>
<column name="add2_digits_data_V_U">karastuba_mul_ADDNgs, 2, 0, 0, 0, 64, 64, 1, 4096</column>
<column name="z1_digits_data_V_U">karastuba_mul_ADDNgs, 2, 0, 0, 0, 64, 64, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add2_tmp_bits_fu_347_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln209_14_fu_306_p2">+, 0, 0, 32, 64, 64</column>
<column name="add_ln209_5_fu_311_p2">+, 0, 0, 32, 64, 64</column>
<column name="add_ln64_fu_342_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln700_15_fu_414_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln700_fu_300_p2">+, 0, 0, 72, 65, 65</column>
<column name="add_ln96_fu_428_p2">+, 0, 0, 32, 32, 32</column>
<column name="i_31_fu_358_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_32_fu_445_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_fu_277_p2">+, 0, 0, 15, 7, 1</column>
<column name="tmp_V_26_fu_401_p2">+, 0, 0, 72, 65, 65</column>
<column name="tmp_V_fu_322_p2">+, 0, 0, 73, 66, 66</column>
<column name="tmp_V_25_fu_376_p2">-, 0, 0, 72, 65, 65</column>
<column name="z1_tmp_bits_fu_433_p2">-, 0, 0, 32, 32, 32</column>
<column name="exitcond_i_fu_352_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln364_fu_439_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="icmp_ln54_fu_271_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="p_neg207_i_fu_420_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln701_3_fu_390_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln701_fu_382_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add2_digits_data_V_address0">15, 3, 6, 18</column>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter4">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_0_i_phi_fu_219_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_op2_assign_phi_fu_230_p4">9, 2, 1, 2</column>
<column name="i5_0_reg_249">9, 2, 8, 16</column>
<column name="i_0_i11_reg_238">9, 2, 7, 14</column>
<column name="i_0_i_reg_215">9, 2, 7, 14</column>
<column name="op2_assign_reg_226">9, 2, 1, 2</column>
<column name="p_088_0_i_reg_203">9, 2, 2, 4</column>
<column name="p_res_digits_data_V_address0">15, 3, 7, 21</column>
<column name="p_res_digits_data_V_ce0">15, 3, 1, 3</column>
<column name="p_res_digits_data_V_we0">9, 2, 1, 2</column>
<column name="z0_digits_data_V_address0">15, 3, 6, 18</column>
<column name="z0_digits_data_V_ce0">15, 3, 1, 3</column>
<column name="z1_digits_data_V_address0">15, 3, 6, 18</column>
<column name="z1_digits_data_V_ce0">15, 3, 1, 3</column>
<column name="z2_digits_data_V_address0">15, 3, 6, 18</column>
<column name="z2_digits_data_V_ce0">15, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add2_digits_data_V_l_reg_556">64, 0, 64, 0</column>
<column name="add2_tmp_bits_reg_522">32, 0, 32, 0</column>
<column name="add_ln209_5_reg_512">64, 0, 64, 0</column>
<column name="add_ln700_15_reg_572">64, 0, 64, 0</column>
<column name="add_ln700_reg_507">65, 0, 65, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="cross_mul_digits_dat_5_reg_551">64, 0, 64, 0</column>
<column name="exitcond_i_reg_527">1, 0, 1, 0</column>
<column name="grp_CAT_I_I_I_O_fu_260_ap_start_reg">1, 0, 1, 0</column>
<column name="i5_0_reg_249">8, 0, 8, 0</column>
<column name="i_0_i11_reg_238">7, 0, 7, 0</column>
<column name="i_0_i_reg_215">7, 0, 7, 0</column>
<column name="i_reg_475">7, 0, 7, 0</column>
<column name="icmp_ln364_reg_582">1, 0, 1, 0</column>
<column name="icmp_ln364_reg_582_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln54_reg_471">1, 0, 1, 0</column>
<column name="icmp_ln54_reg_471_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="op2_assign_reg_226">1, 0, 1, 0</column>
<column name="p_088_0_i_reg_203">2, 0, 2, 0</column>
<column name="p_res_digits_data_V_l_reg_601">64, 0, 64, 0</column>
<column name="tmp_V_25_reg_561">65, 0, 65, 0</column>
<column name="tmp_reg_567">1, 0, 1, 0</column>
<column name="z0_digits_data_V_loa_reg_495">64, 0, 64, 0</column>
<column name="z1_tmp_bits_reg_577">32, 0, 32, 0</column>
<column name="z2_digits_data_V_loa_reg_501">64, 0, 64, 0</column>
<column name="zext_ln367_reg_591">8, 0, 64, 56</column>
<column name="zext_ln367_reg_591_pp2_iter1_reg">8, 0, 64, 56</column>
<column name="zext_ln59_reg_480">7, 0, 64, 57</column>
<column name="zext_ln59_reg_480_pp0_iter1_reg">7, 0, 64, 57</column>
<column name="zext_ln81_reg_536">7, 0, 64, 57</column>
<column name="exitcond_i_reg_527">64, 32, 1, 0</column>
<column name="zext_ln81_reg_536">64, 32, 64, 57</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, karastuba_mul_ADD_SU, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, karastuba_mul_ADD_SU, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, karastuba_mul_ADD_SU, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, karastuba_mul_ADD_SU, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, karastuba_mul_ADD_SU, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, karastuba_mul_ADD_SU, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, karastuba_mul_ADD_SU, return value</column>
<column name="z0_tmp_bits_read">in, 32, ap_none, z0_tmp_bits_read, scalar</column>
<column name="z0_digits_data_V_address0">out, 6, ap_memory, z0_digits_data_V, array</column>
<column name="z0_digits_data_V_ce0">out, 1, ap_memory, z0_digits_data_V, array</column>
<column name="z0_digits_data_V_q0">in, 64, ap_memory, z0_digits_data_V, array</column>
<column name="z2_tmp_bits_read">in, 32, ap_none, z2_tmp_bits_read, scalar</column>
<column name="z2_digits_data_V_address0">out, 6, ap_memory, z2_digits_data_V, array</column>
<column name="z2_digits_data_V_ce0">out, 1, ap_memory, z2_digits_data_V, array</column>
<column name="z2_digits_data_V_q0">in, 64, ap_memory, z2_digits_data_V, array</column>
<column name="cross_mul_tmp_bits_read">in, 32, ap_none, cross_mul_tmp_bits_read, scalar</column>
<column name="cross_mul_digits_data_V_address0">out, 6, ap_memory, cross_mul_digits_data_V, array</column>
<column name="cross_mul_digits_data_V_ce0">out, 1, ap_memory, cross_mul_digits_data_V, array</column>
<column name="cross_mul_digits_data_V_q0">in, 64, ap_memory, cross_mul_digits_data_V, array</column>
<column name="res_digits_data_V_address0">out, 7, ap_memory, res_digits_data_V, array</column>
<column name="res_digits_data_V_ce0">out, 1, ap_memory, res_digits_data_V, array</column>
<column name="res_digits_data_V_we0">out, 1, ap_memory, res_digits_data_V, array</column>
<column name="res_digits_data_V_d0">out, 64, ap_memory, res_digits_data_V, array</column>
</table>
</item>
</section>
</profile>
