{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 16:09:27 2011 " "Info: Processing started: Wed Jun 15 16:09:27 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projet_VHDL -c projet_VHDL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projet_VHDL -c projet_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guess.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file guess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guess-Montage " "Info: Found design unit 1: guess-Montage" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 guess " "Info: Found entity 1: guess" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PGCD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PGCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PGCD-Montage " "Info: Found design unit 1: PGCD-Montage" {  } { { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PGCD " "Info: Found entity 1: PGCD" {  } { { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "racine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file racine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 racine-Montage " "Info: Found design unit 1: racine-Montage" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 racine " "Info: Found entity 1: racine" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Schema.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Schema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Schema " "Info: Found entity 1: Schema" {  } { { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs232out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232out-Montage_1 " "Info: Found design unit 1: rs232out-Montage_1" {  } { { "rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232out.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs232out " "Info: Found entity 1: rs232out" {  } { { "rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232out.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232in.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs232in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232in-Montage_1 " "Info: Found design unit 1: rs232in-Montage_1" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs232in " "Info: Found entity 1: rs232in" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busToRS232.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file busToRS232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busToRS232-Montage " "Info: Found design unit 1: busToRS232-Montage" {  } { { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/busToRS232.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 busToRS232 " "Info: Found entity 1: busToRS232" {  } { { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/busToRS232.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busFromRS232.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file busFromRS232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busFromRS232-Montage " "Info: Found design unit 1: busFromRS232-Montage" {  } { { "busFromRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/busFromRS232.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 busFromRS232 " "Info: Found entity 1: busFromRS232" {  } { { "busFromRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/busFromRS232.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder12-Montage " "Info: Found design unit 1: adder12-Montage" {  } { { "adder12.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/adder12.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder12 " "Info: Found entity 1: adder12" {  } { { "adder12.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/adder12.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Schema " "Info: Elaborating entity \"Schema\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232out rs232out:inst1 " "Info: Elaborating entity \"rs232out\" for hierarchy \"rs232out:inst1\"" {  } { { "Schema.bdf" "inst1" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 320 720 872 416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busToRS232 busToRS232:inst2 " "Info: Elaborating entity \"busToRS232\" for hierarchy \"busToRS232:inst2\"" {  } { { "Schema.bdf" "inst2" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 320 384 600 448 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "guess guess:inst4 " "Info: Elaborating entity \"guess\" for hierarchy \"guess:inst4\"" {  } { { "Schema.bdf" "inst4" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { -768 360 648 -608 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CMD_Addr guess.vhd(57) " "Warning (10036): Verilog HDL or VHDL warning at guess.vhd(57): object \"CMD_Addr\" assigned a value but never read" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CMD_Status guess.vhd(58) " "Warning (10036): Verilog HDL or VHDL warning at guess.vhd(58): object \"CMD_Status\" assigned a value but never read" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_Addr guess.vhd(59) " "Warning (10541): VHDL Signal Declaration warning at guess.vhd(59): used implicit default value for signal \"R_Addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_Status guess.vhd(60) " "Warning (10541): VHDL Signal Declaration warning at guess.vhd(60): used implicit default value for signal \"R_Status\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busin_status guess.vhd(99) " "Warning (10036): Verilog HDL or VHDL warning at guess.vhd(99): object \"busin_status\" assigned a value but never read" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[0\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[0\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[1\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[1\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[2\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[2\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[3\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[3\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[4\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[4\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[5\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[5\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[6\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[6\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[7\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[7\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[8\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[8\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[9\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[9\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[10\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[10\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[11\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[11\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[12\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[12\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[13\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[13\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[14\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[14\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[15\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[15\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[16\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[16\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[17\] guess.vhd(188) " "Info (10041): Inferred latch for \"busout_data\[17\]\" at guess.vhd(188)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[18\] guess.vhd(187) " "Info (10041): Inferred latch for \"busout_data\[18\]\" at guess.vhd(187)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[19\] guess.vhd(187) " "Info (10041): Inferred latch for \"busout_data\[19\]\" at guess.vhd(187)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[20\] guess.vhd(187) " "Info (10041): Inferred latch for \"busout_data\[20\]\" at guess.vhd(187)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[21\] guess.vhd(187) " "Info (10041): Inferred latch for \"busout_data\[21\]\" at guess.vhd(187)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[22\] guess.vhd(187) " "Info (10041): Inferred latch for \"busout_data\[22\]\" at guess.vhd(187)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busout_data\[23\] guess.vhd(187) " "Info (10041): Inferred latch for \"busout_data\[23\]\" at guess.vhd(187)" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "racine racine:inst10 " "Info: Elaborating entity \"racine\" for hierarchy \"racine:inst10\"" {  } { { "Schema.bdf" "inst10" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { -504 384 616 -376 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PGCD PGCD:inst12 " "Info: Elaborating entity \"PGCD\" for hierarchy \"PGCD:inst12\"" {  } { { "Schema.bdf" "inst12" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { -240 384 616 -112 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_Status PGCD.vhd(48) " "Warning (10036): Verilog HDL or VHDL warning at PGCD.vhd(48): object \"R_Status\" assigned a value but never read" {  } { { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder12 adder12:inst11 " "Info: Elaborating entity \"adder12\" for hierarchy \"adder12:inst11\"" {  } { { "Schema.bdf" "inst11" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { -8 384 616 120 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busFromRS232 busFromRS232:inst3 " "Info: Elaborating entity \"busFromRS232\" for hierarchy \"busFromRS232:inst3\"" {  } { { "Schema.bdf" "inst3" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 296 96 328 424 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232in rs232in:inst " "Info: Elaborating entity \"rs232in\" for hierarchy \"rs232in:inst\"" {  } { { "Schema.bdf" "inst" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 328 -112 32 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "racine:inst10\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"racine:inst10\|Mult0\"" {  } { { "racine.vhd" "Mult0" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "racine:inst10\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"racine:inst10\|Mult1\"" {  } { { "racine.vhd" "Mult1" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 85 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "racine:inst10\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"racine:inst10\|lpm_mult:Mult0\"" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "racine:inst10\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"racine:inst10\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Info: Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Info: Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Info: Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Info: Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d8t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_d8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d8t " "Info: Found entity 1: mult_d8t" {  } { { "db/mult_d8t.tdf" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/db/mult_d8t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "832 " "Info: Implemented 832 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "786 " "Info: Implemented 786 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Info: Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 16:09:34 2011 " "Info: Processing ended: Wed Jun 15 16:09:34 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 16:09:36 2011 " "Info: Processing started: Wed Jun 15 16:09:36 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "projet_VHDL EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"projet_VHDL\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "/usr/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 1754 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "/usr/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 1755 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "guess:inst4\|state.ST_WRITE_COPY " "Info: Destination node guess:inst4\|state.ST_WRITE_COPY" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 118 -1 0 } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|state.ST_WRITE_COPY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 571 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/quartus/linux64/pin_planner.ppl" { CLK } } } { "/usr/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 51 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "guess:inst4\|state.ST_WRITE_COPY  " "Info: Automatically promoted node guess:inst4\|state.ST_WRITE_COPY " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "guess:inst4\|WideNor1~0 " "Info: Destination node guess:inst4\|WideNor1~0" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 268 -1 0 } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|WideNor1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 806 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "guess:inst4\|p\[17\]~0 " "Info: Destination node guess:inst4\|p\[17\]~0" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 68 -1 0 } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|p[17]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 811 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "guess:inst4\|p\[16\]~1 " "Info: Destination node guess:inst4\|p\[16\]~1" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 68 -1 0 } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|p[16]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 812 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "guess:inst4\|p\[15\]~2 " "Info: Destination node guess:inst4\|p\[15\]~2" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 68 -1 0 } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|p[15]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 813 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "guess:inst4\|p\[14\]~3 " "Info: Destination node guess:inst4\|p\[14\]~3" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 68 -1 0 } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|p[14]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 814 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "guess:inst4\|p\[13\]~4 " "Info: Destination node guess:inst4\|p\[13\]~4" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 68 -1 0 } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|p[13]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 815 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "guess:inst4\|p\[12\]~5 " "Info: Destination node guess:inst4\|p\[12\]~5" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 68 -1 0 } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|p[12]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 816 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "guess:inst4\|p\[11\]~6 " "Info: Destination node guess:inst4\|p\[11\]~6" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 68 -1 0 } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|p[11]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 817 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "guess:inst4\|p\[10\]~7 " "Info: Destination node guess:inst4\|p\[10\]~7" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 68 -1 0 } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|p[10]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 818 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "guess:inst4\|p\[9\]~8 " "Info: Destination node guess:inst4\|p\[9\]~8" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 68 -1 0 } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|p[9]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 819 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 118 -1 0 } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|state.ST_WRITE_COPY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/" 0 { } { { 0 { 0 ""} 0 571 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Embedded multiplier block " "Extra Info: Packed 24 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "24 " "Extra Info: Created 24 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.450 ns register register " "Info: Estimated most critical path is register to register delay of 9.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns racine:inst10\|i\[1\]~_Duplicate_2 1 REG LAB_X45_Y20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X45_Y20; Fanout = 4; REG Node = 'racine:inst10\|i\[1\]~_Duplicate_2'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { racine:inst10|i[1]~_Duplicate_2 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns racine:inst10\|Add1~1 2 COMB LAB_X45_Y20 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'racine:inst10\|Add1~1'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.869 ns" { racine:inst10|i[1]~_Duplicate_2 racine:inst10|Add1~1 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns racine:inst10\|Add1~3 3 COMB LAB_X45_Y20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'racine:inst10\|Add1~3'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~1 racine:inst10|Add1~3 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns racine:inst10\|Add1~5 4 COMB LAB_X45_Y20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'racine:inst10\|Add1~5'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~3 racine:inst10|Add1~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns racine:inst10\|Add1~7 5 COMB LAB_X45_Y20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'racine:inst10\|Add1~7'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~5 racine:inst10|Add1~7 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns racine:inst10\|Add1~9 6 COMB LAB_X45_Y20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'racine:inst10\|Add1~9'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~7 racine:inst10|Add1~9 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns racine:inst10\|Add1~11 7 COMB LAB_X45_Y20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'racine:inst10\|Add1~11'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~9 racine:inst10|Add1~11 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns racine:inst10\|Add1~13 8 COMB LAB_X45_Y20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'racine:inst10\|Add1~13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~11 racine:inst10|Add1~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns racine:inst10\|Add1~15 9 COMB LAB_X45_Y20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'racine:inst10\|Add1~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~13 racine:inst10|Add1~15 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns racine:inst10\|Add1~17 10 COMB LAB_X45_Y20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'racine:inst10\|Add1~17'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~15 racine:inst10|Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns racine:inst10\|Add1~19 11 COMB LAB_X45_Y20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = LAB_X45_Y20; Fanout = 1; COMB Node = 'racine:inst10\|Add1~19'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~17 racine:inst10|Add1~19 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.918 ns racine:inst10\|Add1~20 12 COMB LAB_X45_Y20 27 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 1.918 ns; Loc. = LAB_X45_Y20; Fanout = 27; COMB Node = 'racine:inst10\|Add1~20'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { racine:inst10|Add1~19 racine:inst10|Add1~20 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(2.679 ns) 5.037 ns racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_mult1~DATAOUT18 13 COMB DSPMULT_X46_Y20_N0 1 " "Info: 13: + IC(0.440 ns) + CELL(2.679 ns) = 5.037 ns; Loc. = DSPMULT_X46_Y20_N0; Fanout = 1; COMB Node = 'racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_mult1~DATAOUT18'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "3.119 ns" { racine:inst10|Add1~20 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT18 } "NODE_NAME" } } { "db/mult_d8t.tdf" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/db/mult_d8t.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 5.261 ns racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_out2~DATAOUT18 14 COMB DSPOUT_X46_Y20_N2 1 " "Info: 14: + IC(0.000 ns) + CELL(0.224 ns) = 5.261 ns; Loc. = DSPOUT_X46_Y20_N2; Fanout = 1; COMB Node = 'racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_out2~DATAOUT18'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.224 ns" { racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT18 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT18 } "NODE_NAME" } } { "db/mult_d8t.tdf" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/db/mult_d8t.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.275 ns) 6.255 ns racine:inst10\|Equal0~11 15 COMB LAB_X47_Y19 1 " "Info: 15: + IC(0.719 ns) + CELL(0.275 ns) = 6.255 ns; Loc. = LAB_X47_Y19; Fanout = 1; COMB Node = 'racine:inst10\|Equal0~11'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.994 ns" { racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT18 racine:inst10|Equal0~11 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 7.296 ns racine:inst10\|Equal0~12 16 COMB LAB_X48_Y20 1 " "Info: 16: + IC(0.891 ns) + CELL(0.150 ns) = 7.296 ns; Loc. = LAB_X48_Y20; Fanout = 1; COMB Node = 'racine:inst10\|Equal0~12'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.041 ns" { racine:inst10|Equal0~11 racine:inst10|Equal0~12 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 7.861 ns racine:inst10\|Equal0~15 17 COMB LAB_X48_Y20 2 " "Info: 17: + IC(0.290 ns) + CELL(0.275 ns) = 7.861 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'racine:inst10\|Equal0~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.565 ns" { racine:inst10|Equal0~12 racine:inst10|Equal0~15 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 8.672 ns guess:inst4\|data\[12\]~7 18 COMB LAB_X48_Y20 2 " "Info: 18: + IC(0.397 ns) + CELL(0.414 ns) = 8.672 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'guess:inst4\|data\[12\]~7'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.811 ns" { racine:inst10|Equal0~15 guess:inst4|data[12]~7 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.743 ns guess:inst4\|data\[13\]~9 19 COMB LAB_X48_Y20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.743 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'guess:inst4\|data\[13\]~9'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[12]~7 guess:inst4|data[13]~9 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.814 ns guess:inst4\|data\[14\]~11 20 COMB LAB_X48_Y20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.814 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'guess:inst4\|data\[14\]~11'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[13]~9 guess:inst4|data[14]~11 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.885 ns guess:inst4\|data\[15\]~13 21 COMB LAB_X48_Y20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.885 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'guess:inst4\|data\[15\]~13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[14]~11 guess:inst4|data[15]~13 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.956 ns guess:inst4\|data\[16\]~15 22 COMB LAB_X48_Y20 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.956 ns; Loc. = LAB_X48_Y20; Fanout = 1; COMB Node = 'guess:inst4\|data\[16\]~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[15]~13 guess:inst4|data[16]~15 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.366 ns guess:inst4\|data\[17\]~16 23 COMB LAB_X48_Y20 1 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 9.366 ns; Loc. = LAB_X48_Y20; Fanout = 1; COMB Node = 'guess:inst4\|data\[17\]~16'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { guess:inst4|data[16]~15 guess:inst4|data[17]~16 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.450 ns guess:inst4\|data\[17\] 24 REG LAB_X48_Y20 9 " "Info: 24: + IC(0.000 ns) + CELL(0.084 ns) = 9.450 ns; Loc. = LAB_X48_Y20; Fanout = 9; REG Node = 'guess:inst4\|data\[17\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { guess:inst4|data[17]~16 guess:inst4|data[17] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.258 ns ( 66.22 % ) " "Info: Total cell delay = 6.258 ns ( 66.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.192 ns ( 33.78 % ) " "Info: Total interconnect delay = 3.192 ns ( 33.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "9.450 ns" { racine:inst10|i[1]~_Duplicate_2 racine:inst10|Add1~1 racine:inst10|Add1~3 racine:inst10|Add1~5 racine:inst10|Add1~7 racine:inst10|Add1~9 racine:inst10|Add1~11 racine:inst10|Add1~13 racine:inst10|Add1~15 racine:inst10|Add1~17 racine:inst10|Add1~19 racine:inst10|Add1~20 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT18 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT18 racine:inst10|Equal0~11 racine:inst10|Equal0~12 racine:inst10|Equal0~15 guess:inst4|data[12]~7 guess:inst4|data[13]~9 guess:inst4|data[14]~11 guess:inst4|data[15]~13 guess:inst4|data[16]~15 guess:inst4|data[17]~16 guess:inst4|data[17] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X36_Y13 X47_Y25 " "Info: Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Warning: Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tx 0 " "Info: Pin \"Tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "diode_inf 0 " "Info: Pin \"diode_inf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "diode_sup 0 " "Info: Pin \"diode_sup\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "diode_running 0 " "Info: Pin \"diode_running\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[17\] 0 " "Info: Pin \"solution\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[16\] 0 " "Info: Pin \"solution\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[15\] 0 " "Info: Pin \"solution\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[14\] 0 " "Info: Pin \"solution\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[13\] 0 " "Info: Pin \"solution\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[12\] 0 " "Info: Pin \"solution\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[11\] 0 " "Info: Pin \"solution\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[10\] 0 " "Info: Pin \"solution\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[9\] 0 " "Info: Pin \"solution\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[8\] 0 " "Info: Pin \"solution\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[7\] 0 " "Info: Pin \"solution\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[6\] 0 " "Info: Pin \"solution\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[5\] 0 " "Info: Pin \"solution\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[4\] 0 " "Info: Pin \"solution\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[3\] 0 " "Info: Pin \"solution\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[2\] 0 " "Info: Pin \"solution\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "solution\[1\] 0 " "Info: Pin \"solution\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Info: Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 16:10:03 2011 " "Info: Processing ended: Wed Jun 15 16:10:03 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Info: Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 16:10:05 2011 " "Info: Processing started: Wed Jun 15 16:10:05 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Info: Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 16:10:13 2011 " "Info: Processing ended: Wed Jun 15 16:10:13 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 16:10:14 2011 " "Info: Processing started: Wed Jun 15 16:10:14 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[16\] " "Warning: Node \"guess:inst4\|busout_data\[16\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[8\] " "Warning: Node \"guess:inst4\|busout_data\[8\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[17\] " "Warning: Node \"guess:inst4\|busout_data\[17\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[0\] " "Warning: Node \"guess:inst4\|busout_data\[0\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[9\] " "Warning: Node \"guess:inst4\|busout_data\[9\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[18\] " "Warning: Node \"guess:inst4\|busout_data\[18\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[1\] " "Warning: Node \"guess:inst4\|busout_data\[1\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[10\] " "Warning: Node \"guess:inst4\|busout_data\[10\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[19\] " "Warning: Node \"guess:inst4\|busout_data\[19\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[20\] " "Warning: Node \"guess:inst4\|busout_data\[20\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[2\] " "Warning: Node \"guess:inst4\|busout_data\[2\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[11\] " "Warning: Node \"guess:inst4\|busout_data\[11\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[21\] " "Warning: Node \"guess:inst4\|busout_data\[21\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[12\] " "Warning: Node \"guess:inst4\|busout_data\[12\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[3\] " "Warning: Node \"guess:inst4\|busout_data\[3\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[13\] " "Warning: Node \"guess:inst4\|busout_data\[13\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[4\] " "Warning: Node \"guess:inst4\|busout_data\[4\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[22\] " "Warning: Node \"guess:inst4\|busout_data\[22\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[5\] " "Warning: Node \"guess:inst4\|busout_data\[5\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[14\] " "Warning: Node \"guess:inst4\|busout_data\[14\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[23\] " "Warning: Node \"guess:inst4\|busout_data\[23\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[6\] " "Warning: Node \"guess:inst4\|busout_data\[6\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[15\] " "Warning: Node \"guess:inst4\|busout_data\[15\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "guess:inst4\|busout_data\[7\] " "Warning: Node \"guess:inst4\|busout_data\[7\]\" is a latch" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } } { "/usr/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "guess:inst4\|state.ST_WRITE_COPY " "Info: Detected ripple clock \"guess:inst4\|state.ST_WRITE_COPY\" as buffer" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 118 -1 0 } } { "/usr/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/quartus/linux64/Assignment Editor.qase" 1 { { 0 "guess:inst4\|state.ST_WRITE_COPY" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register racine:inst10\|i\[1\]~_Duplicate_2 register guess:inst4\|data\[17\] 100.9 MHz 9.911 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 100.9 MHz between source register \"racine:inst10\|i\[1\]~_Duplicate_2\" and destination register \"guess:inst4\|data\[17\]\" (period= 9.911 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.697 ns + Longest register register " "Info: + Longest register to register delay is 9.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns racine:inst10\|i\[1\]~_Duplicate_2 1 REG LCFF_X45_Y20_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y20_N1; Fanout = 4; REG Node = 'racine:inst10\|i\[1\]~_Duplicate_2'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { racine:inst10|i[1]~_Duplicate_2 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.393 ns) 0.708 ns racine:inst10\|Add1~1 2 COMB LCCOMB_X45_Y20_N10 2 " "Info: 2: + IC(0.315 ns) + CELL(0.393 ns) = 0.708 ns; Loc. = LCCOMB_X45_Y20_N10; Fanout = 2; COMB Node = 'racine:inst10\|Add1~1'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.708 ns" { racine:inst10|i[1]~_Duplicate_2 racine:inst10|Add1~1 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.779 ns racine:inst10\|Add1~3 3 COMB LCCOMB_X45_Y20_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.779 ns; Loc. = LCCOMB_X45_Y20_N12; Fanout = 2; COMB Node = 'racine:inst10\|Add1~3'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~1 racine:inst10|Add1~3 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.938 ns racine:inst10\|Add1~5 4 COMB LCCOMB_X45_Y20_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.938 ns; Loc. = LCCOMB_X45_Y20_N14; Fanout = 2; COMB Node = 'racine:inst10\|Add1~5'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.159 ns" { racine:inst10|Add1~3 racine:inst10|Add1~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.009 ns racine:inst10\|Add1~7 5 COMB LCCOMB_X45_Y20_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.009 ns; Loc. = LCCOMB_X45_Y20_N16; Fanout = 2; COMB Node = 'racine:inst10\|Add1~7'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~5 racine:inst10|Add1~7 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.080 ns racine:inst10\|Add1~9 6 COMB LCCOMB_X45_Y20_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.080 ns; Loc. = LCCOMB_X45_Y20_N18; Fanout = 2; COMB Node = 'racine:inst10\|Add1~9'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~7 racine:inst10|Add1~9 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.151 ns racine:inst10\|Add1~11 7 COMB LCCOMB_X45_Y20_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.151 ns; Loc. = LCCOMB_X45_Y20_N20; Fanout = 2; COMB Node = 'racine:inst10\|Add1~11'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~9 racine:inst10|Add1~11 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.222 ns racine:inst10\|Add1~13 8 COMB LCCOMB_X45_Y20_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.222 ns; Loc. = LCCOMB_X45_Y20_N22; Fanout = 2; COMB Node = 'racine:inst10\|Add1~13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~11 racine:inst10|Add1~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.293 ns racine:inst10\|Add1~15 9 COMB LCCOMB_X45_Y20_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.293 ns; Loc. = LCCOMB_X45_Y20_N24; Fanout = 2; COMB Node = 'racine:inst10\|Add1~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~13 racine:inst10|Add1~15 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.364 ns racine:inst10\|Add1~17 10 COMB LCCOMB_X45_Y20_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.364 ns; Loc. = LCCOMB_X45_Y20_N26; Fanout = 2; COMB Node = 'racine:inst10\|Add1~17'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~15 racine:inst10|Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.435 ns racine:inst10\|Add1~19 11 COMB LCCOMB_X45_Y20_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.435 ns; Loc. = LCCOMB_X45_Y20_N28; Fanout = 1; COMB Node = 'racine:inst10\|Add1~19'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~17 racine:inst10|Add1~19 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.845 ns racine:inst10\|Add1~20 12 COMB LCCOMB_X45_Y20_N30 27 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 1.845 ns; Loc. = LCCOMB_X45_Y20_N30; Fanout = 27; COMB Node = 'racine:inst10\|Add1~20'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { racine:inst10|Add1~19 racine:inst10|Add1~20 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(2.663 ns) 5.224 ns racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_mult1~DATAOUT18 13 COMB DSPMULT_X46_Y20_N0 1 " "Info: 13: + IC(0.716 ns) + CELL(2.663 ns) = 5.224 ns; Loc. = DSPMULT_X46_Y20_N0; Fanout = 1; COMB Node = 'racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_mult1~DATAOUT18'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "3.379 ns" { racine:inst10|Add1~20 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT18 } "NODE_NAME" } } { "db/mult_d8t.tdf" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/db/mult_d8t.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 5.448 ns racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_out2~DATAOUT18 14 COMB DSPOUT_X46_Y20_N2 1 " "Info: 14: + IC(0.000 ns) + CELL(0.224 ns) = 5.448 ns; Loc. = DSPOUT_X46_Y20_N2; Fanout = 1; COMB Node = 'racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_out2~DATAOUT18'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.224 ns" { racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT18 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT18 } "NODE_NAME" } } { "db/mult_d8t.tdf" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/db/mult_d8t.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.150 ns) 6.532 ns racine:inst10\|Equal0~11 15 COMB LCCOMB_X47_Y19_N26 1 " "Info: 15: + IC(0.934 ns) + CELL(0.150 ns) = 6.532 ns; Loc. = LCCOMB_X47_Y19_N26; Fanout = 1; COMB Node = 'racine:inst10\|Equal0~11'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.084 ns" { racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT18 racine:inst10|Equal0~11 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.150 ns) 7.745 ns racine:inst10\|Equal0~12 16 COMB LCCOMB_X48_Y20_N20 1 " "Info: 16: + IC(1.063 ns) + CELL(0.150 ns) = 7.745 ns; Loc. = LCCOMB_X48_Y20_N20; Fanout = 1; COMB Node = 'racine:inst10\|Equal0~12'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.213 ns" { racine:inst10|Equal0~11 racine:inst10|Equal0~12 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 8.274 ns racine:inst10\|Equal0~15 17 COMB LCCOMB_X48_Y20_N0 2 " "Info: 17: + IC(0.254 ns) + CELL(0.275 ns) = 8.274 ns; Loc. = LCCOMB_X48_Y20_N0; Fanout = 2; COMB Node = 'racine:inst10\|Equal0~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.529 ns" { racine:inst10|Equal0~12 racine:inst10|Equal0~15 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.393 ns) 8.919 ns guess:inst4\|data\[12\]~7 18 COMB LCCOMB_X48_Y20_N4 2 " "Info: 18: + IC(0.252 ns) + CELL(0.393 ns) = 8.919 ns; Loc. = LCCOMB_X48_Y20_N4; Fanout = 2; COMB Node = 'guess:inst4\|data\[12\]~7'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.645 ns" { racine:inst10|Equal0~15 guess:inst4|data[12]~7 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.990 ns guess:inst4\|data\[13\]~9 19 COMB LCCOMB_X48_Y20_N6 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.990 ns; Loc. = LCCOMB_X48_Y20_N6; Fanout = 2; COMB Node = 'guess:inst4\|data\[13\]~9'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[12]~7 guess:inst4|data[13]~9 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.061 ns guess:inst4\|data\[14\]~11 20 COMB LCCOMB_X48_Y20_N8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 9.061 ns; Loc. = LCCOMB_X48_Y20_N8; Fanout = 2; COMB Node = 'guess:inst4\|data\[14\]~11'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[13]~9 guess:inst4|data[14]~11 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.132 ns guess:inst4\|data\[15\]~13 21 COMB LCCOMB_X48_Y20_N10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 9.132 ns; Loc. = LCCOMB_X48_Y20_N10; Fanout = 2; COMB Node = 'guess:inst4\|data\[15\]~13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[14]~11 guess:inst4|data[15]~13 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.203 ns guess:inst4\|data\[16\]~15 22 COMB LCCOMB_X48_Y20_N12 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.203 ns; Loc. = LCCOMB_X48_Y20_N12; Fanout = 1; COMB Node = 'guess:inst4\|data\[16\]~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[15]~13 guess:inst4|data[16]~15 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.613 ns guess:inst4\|data\[17\]~16 23 COMB LCCOMB_X48_Y20_N14 1 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 9.613 ns; Loc. = LCCOMB_X48_Y20_N14; Fanout = 1; COMB Node = 'guess:inst4\|data\[17\]~16'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { guess:inst4|data[16]~15 guess:inst4|data[17]~16 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.697 ns guess:inst4\|data\[17\] 24 REG LCFF_X48_Y20_N15 9 " "Info: 24: + IC(0.000 ns) + CELL(0.084 ns) = 9.697 ns; Loc. = LCFF_X48_Y20_N15; Fanout = 9; REG Node = 'guess:inst4\|data\[17\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { guess:inst4|data[17]~16 guess:inst4|data[17] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.163 ns ( 63.56 % ) " "Info: Total cell delay = 6.163 ns ( 63.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.534 ns ( 36.44 % ) " "Info: Total interconnect delay = 3.534 ns ( 36.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "9.697 ns" { racine:inst10|i[1]~_Duplicate_2 racine:inst10|Add1~1 racine:inst10|Add1~3 racine:inst10|Add1~5 racine:inst10|Add1~7 racine:inst10|Add1~9 racine:inst10|Add1~11 racine:inst10|Add1~13 racine:inst10|Add1~15 racine:inst10|Add1~17 racine:inst10|Add1~19 racine:inst10|Add1~20 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT18 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT18 racine:inst10|Equal0~11 racine:inst10|Equal0~12 racine:inst10|Equal0~15 guess:inst4|data[12]~7 guess:inst4|data[13]~9 guess:inst4|data[14]~11 guess:inst4|data[15]~13 guess:inst4|data[16]~15 guess:inst4|data[17]~16 guess:inst4|data[17] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "9.697 ns" { racine:inst10|i[1]~_Duplicate_2 {} racine:inst10|Add1~1 {} racine:inst10|Add1~3 {} racine:inst10|Add1~5 {} racine:inst10|Add1~7 {} racine:inst10|Add1~9 {} racine:inst10|Add1~11 {} racine:inst10|Add1~13 {} racine:inst10|Add1~15 {} racine:inst10|Add1~17 {} racine:inst10|Add1~19 {} racine:inst10|Add1~20 {} racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT18 {} racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT18 {} racine:inst10|Equal0~11 {} racine:inst10|Equal0~12 {} racine:inst10|Equal0~15 {} guess:inst4|data[12]~7 {} guess:inst4|data[13]~9 {} guess:inst4|data[14]~11 {} guess:inst4|data[15]~13 {} guess:inst4|data[16]~15 {} guess:inst4|data[17]~16 {} guess:inst4|data[17] {} } { 0.000ns 0.315ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.716ns 0.000ns 0.934ns 1.063ns 0.254ns 0.252ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 2.663ns 0.224ns 0.150ns 0.150ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.828 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 419 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 419; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.537 ns) 2.828 ns guess:inst4\|data\[17\] 3 REG LCFF_X48_Y20_N15 9 " "Info: 3: + IC(1.220 ns) + CELL(0.537 ns) = 2.828 ns; Loc. = LCFF_X48_Y20_N15; Fanout = 9; REG Node = 'guess:inst4\|data\[17\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.757 ns" { CLK~clkctrl guess:inst4|data[17] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.90 % ) " "Info: Total cell delay = 1.496 ns ( 52.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.332 ns ( 47.10 % ) " "Info: Total interconnect delay = 1.332 ns ( 47.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.828 ns" { CLK CLK~clkctrl guess:inst4|data[17] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.828 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|data[17] {} } { 0.000ns 0.000ns 0.112ns 1.220ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.828 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 419 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 419; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.537 ns) 2.828 ns racine:inst10\|i\[1\]~_Duplicate_2 3 REG LCFF_X45_Y20_N1 4 " "Info: 3: + IC(1.220 ns) + CELL(0.537 ns) = 2.828 ns; Loc. = LCFF_X45_Y20_N1; Fanout = 4; REG Node = 'racine:inst10\|i\[1\]~_Duplicate_2'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.757 ns" { CLK~clkctrl racine:inst10|i[1]~_Duplicate_2 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.90 % ) " "Info: Total cell delay = 1.496 ns ( 52.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.332 ns ( 47.10 % ) " "Info: Total interconnect delay = 1.332 ns ( 47.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.828 ns" { CLK CLK~clkctrl racine:inst10|i[1]~_Duplicate_2 } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.828 ns" { CLK {} CLK~combout {} CLK~clkctrl {} racine:inst10|i[1]~_Duplicate_2 {} } { 0.000ns 0.000ns 0.112ns 1.220ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.828 ns" { CLK CLK~clkctrl guess:inst4|data[17] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.828 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|data[17] {} } { 0.000ns 0.000ns 0.112ns 1.220ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.828 ns" { CLK CLK~clkctrl racine:inst10|i[1]~_Duplicate_2 } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.828 ns" { CLK {} CLK~combout {} CLK~clkctrl {} racine:inst10|i[1]~_Duplicate_2 {} } { 0.000ns 0.000ns 0.112ns 1.220ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "9.697 ns" { racine:inst10|i[1]~_Duplicate_2 racine:inst10|Add1~1 racine:inst10|Add1~3 racine:inst10|Add1~5 racine:inst10|Add1~7 racine:inst10|Add1~9 racine:inst10|Add1~11 racine:inst10|Add1~13 racine:inst10|Add1~15 racine:inst10|Add1~17 racine:inst10|Add1~19 racine:inst10|Add1~20 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT18 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT18 racine:inst10|Equal0~11 racine:inst10|Equal0~12 racine:inst10|Equal0~15 guess:inst4|data[12]~7 guess:inst4|data[13]~9 guess:inst4|data[14]~11 guess:inst4|data[15]~13 guess:inst4|data[16]~15 guess:inst4|data[17]~16 guess:inst4|data[17] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "9.697 ns" { racine:inst10|i[1]~_Duplicate_2 {} racine:inst10|Add1~1 {} racine:inst10|Add1~3 {} racine:inst10|Add1~5 {} racine:inst10|Add1~7 {} racine:inst10|Add1~9 {} racine:inst10|Add1~11 {} racine:inst10|Add1~13 {} racine:inst10|Add1~15 {} racine:inst10|Add1~17 {} racine:inst10|Add1~19 {} racine:inst10|Add1~20 {} racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT18 {} racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT18 {} racine:inst10|Equal0~11 {} racine:inst10|Equal0~12 {} racine:inst10|Equal0~15 {} guess:inst4|data[12]~7 {} guess:inst4|data[13]~9 {} guess:inst4|data[14]~11 {} guess:inst4|data[15]~13 {} guess:inst4|data[16]~15 {} guess:inst4|data[17]~16 {} guess:inst4|data[17] {} } { 0.000ns 0.315ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.716ns 0.000ns 0.934ns 1.063ns 0.254ns 0.252ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 2.663ns 0.224ns 0.150ns 0.150ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.828 ns" { CLK CLK~clkctrl guess:inst4|data[17] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.828 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|data[17] {} } { 0.000ns 0.000ns 0.112ns 1.220ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.828 ns" { CLK CLK~clkctrl racine:inst10|i[1]~_Duplicate_2 } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.828 ns" { CLK {} CLK~combout {} CLK~clkctrl {} racine:inst10|i[1]~_Duplicate_2 {} } { 0.000ns 0.000ns 0.112ns 1.220ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "guess:inst4\|i\[0\] guess:inst4\|busout_data\[18\] CLK 3.216 ns " "Info: Found hold time violation between source  pin or register \"guess:inst4\|i\[0\]\" and destination pin or register \"guess:inst4\|busout_data\[18\]\" for clock \"CLK\" (Hold time is 3.216 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.073 ns + Largest " "Info: + Largest clock skew is 4.073 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.905 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.787 ns) 3.191 ns guess:inst4\|state.ST_WRITE_COPY 2 REG LCFF_X48_Y22_N25 45 " "Info: 2: + IC(1.445 ns) + CELL(0.787 ns) = 3.191 ns; Loc. = LCFF_X48_Y22_N25; Fanout = 45; REG Node = 'guess:inst4\|state.ST_WRITE_COPY'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.232 ns" { CLK guess:inst4|state.ST_WRITE_COPY } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.000 ns) 5.172 ns guess:inst4\|state.ST_WRITE_COPY~clkctrl 3 COMB CLKCTRL_G13 24 " "Info: 3: + IC(1.981 ns) + CELL(0.000 ns) = 5.172 ns; Loc. = CLKCTRL_G13; Fanout = 24; COMB Node = 'guess:inst4\|state.ST_WRITE_COPY~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.981 ns" { guess:inst4|state.ST_WRITE_COPY guess:inst4|state.ST_WRITE_COPY~clkctrl } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.150 ns) 6.905 ns guess:inst4\|busout_data\[18\] 4 REG LCCOMB_X44_Y21_N18 1 " "Info: 4: + IC(1.583 ns) + CELL(0.150 ns) = 6.905 ns; Loc. = LCCOMB_X44_Y21_N18; Fanout = 1; REG Node = 'guess:inst4\|busout_data\[18\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.733 ns" { guess:inst4|state.ST_WRITE_COPY~clkctrl guess:inst4|busout_data[18] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.896 ns ( 27.46 % ) " "Info: Total cell delay = 1.896 ns ( 27.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.009 ns ( 72.54 % ) " "Info: Total interconnect delay = 5.009 ns ( 72.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.905 ns" { CLK guess:inst4|state.ST_WRITE_COPY guess:inst4|state.ST_WRITE_COPY~clkctrl guess:inst4|busout_data[18] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "6.905 ns" { CLK {} CLK~combout {} guess:inst4|state.ST_WRITE_COPY {} guess:inst4|state.ST_WRITE_COPY~clkctrl {} guess:inst4|busout_data[18] {} } { 0.000ns 0.000ns 1.445ns 1.981ns 1.583ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.832 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 419 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 419; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.537 ns) 2.832 ns guess:inst4\|i\[0\] 3 REG LCFF_X44_Y21_N5 4 " "Info: 3: + IC(1.224 ns) + CELL(0.537 ns) = 2.832 ns; Loc. = LCFF_X44_Y21_N5; Fanout = 4; REG Node = 'guess:inst4\|i\[0\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.761 ns" { CLK~clkctrl guess:inst4|i[0] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.82 % ) " "Info: Total cell delay = 1.496 ns ( 52.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.336 ns ( 47.18 % ) " "Info: Total interconnect delay = 1.336 ns ( 47.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.832 ns" { CLK CLK~clkctrl guess:inst4|i[0] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.832 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|i[0] {} } { 0.000ns 0.000ns 0.112ns 1.224ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.905 ns" { CLK guess:inst4|state.ST_WRITE_COPY guess:inst4|state.ST_WRITE_COPY~clkctrl guess:inst4|busout_data[18] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "6.905 ns" { CLK {} CLK~combout {} guess:inst4|state.ST_WRITE_COPY {} guess:inst4|state.ST_WRITE_COPY~clkctrl {} guess:inst4|busout_data[18] {} } { 0.000ns 0.000ns 1.445ns 1.981ns 1.583ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.150ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.832 ns" { CLK CLK~clkctrl guess:inst4|i[0] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.832 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|i[0] {} } { 0.000ns 0.000ns 0.112ns 1.224ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.607 ns - Shortest register register " "Info: - Shortest register to register delay is 0.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns guess:inst4\|i\[0\] 1 REG LCFF_X44_Y21_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y21_N5; Fanout = 4; REG Node = 'guess:inst4\|i\[0\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|i[0] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.275 ns) 0.607 ns guess:inst4\|busout_data\[18\] 2 REG LCCOMB_X44_Y21_N18 1 " "Info: 2: + IC(0.332 ns) + CELL(0.275 ns) = 0.607 ns; Loc. = LCCOMB_X44_Y21_N18; Fanout = 1; REG Node = 'guess:inst4\|busout_data\[18\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.607 ns" { guess:inst4|i[0] guess:inst4|busout_data[18] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.275 ns ( 45.30 % ) " "Info: Total cell delay = 0.275 ns ( 45.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 54.70 % ) " "Info: Total interconnect delay = 0.332 ns ( 54.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.607 ns" { guess:inst4|i[0] guess:inst4|busout_data[18] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "0.607 ns" { guess:inst4|i[0] {} guess:inst4|busout_data[18] {} } { 0.000ns 0.332ns } { 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 187 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.905 ns" { CLK guess:inst4|state.ST_WRITE_COPY guess:inst4|state.ST_WRITE_COPY~clkctrl guess:inst4|busout_data[18] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "6.905 ns" { CLK {} CLK~combout {} guess:inst4|state.ST_WRITE_COPY {} guess:inst4|state.ST_WRITE_COPY~clkctrl {} guess:inst4|busout_data[18] {} } { 0.000ns 0.000ns 1.445ns 1.981ns 1.583ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.150ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.832 ns" { CLK CLK~clkctrl guess:inst4|i[0] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.832 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|i[0] {} } { 0.000ns 0.000ns 0.112ns 1.224ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.607 ns" { guess:inst4|i[0] guess:inst4|busout_data[18] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "0.607 ns" { guess:inst4|i[0] {} guess:inst4|busout_data[18] {} } { 0.000ns 0.332ns } { 0.000ns 0.275ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "guess:inst4\|sup switches\[5\] CLK 9.462 ns register " "Info: tsu for register \"guess:inst4\|sup\" (data pin = \"switches\[5\]\", clock pin = \"CLK\") is 9.462 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.339 ns + Longest pin register " "Info: + Longest pin to register delay is 12.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns switches\[5\] 1 PIN PIN_AC24 8 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AC24; Fanout = 8; PIN Node = 'switches\[5\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switches[5] } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { -664 64 232 -648 "switches" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.745 ns) + CELL(0.275 ns) 8.842 ns guess:inst4\|p\[5\]~12 2 COMB LCCOMB_X42_Y22_N12 2 " "Info: 2: + IC(7.745 ns) + CELL(0.275 ns) = 8.842 ns; Loc. = LCCOMB_X42_Y22_N12; Fanout = 2; COMB Node = 'guess:inst4\|p\[5\]~12'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "8.020 ns" { switches[5] guess:inst4|p[5]~12 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.414 ns) 10.013 ns guess:inst4\|LessThan0~14 3 COMB LCCOMB_X43_Y24_N24 1 " "Info: 3: + IC(0.757 ns) + CELL(0.414 ns) = 10.013 ns; Loc. = LCCOMB_X43_Y24_N24; Fanout = 1; COMB Node = 'guess:inst4\|LessThan0~14'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.171 ns" { guess:inst4|p[5]~12 guess:inst4|LessThan0~14 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.084 ns guess:inst4\|LessThan0~16 4 COMB LCCOMB_X43_Y24_N26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 10.084 ns; Loc. = LCCOMB_X43_Y24_N26; Fanout = 1; COMB Node = 'guess:inst4\|LessThan0~16'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan0~14 guess:inst4|LessThan0~16 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.155 ns guess:inst4\|LessThan0~18 5 COMB LCCOMB_X43_Y24_N28 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 10.155 ns; Loc. = LCCOMB_X43_Y24_N28; Fanout = 1; COMB Node = 'guess:inst4\|LessThan0~18'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan0~16 guess:inst4|LessThan0~18 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 10.301 ns guess:inst4\|LessThan0~20 6 COMB LCCOMB_X43_Y24_N30 1 " "Info: 6: + IC(0.000 ns) + CELL(0.146 ns) = 10.301 ns; Loc. = LCCOMB_X43_Y24_N30; Fanout = 1; COMB Node = 'guess:inst4\|LessThan0~20'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.146 ns" { guess:inst4|LessThan0~18 guess:inst4|LessThan0~20 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.372 ns guess:inst4\|LessThan0~22 7 COMB LCCOMB_X43_Y23_N0 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 10.372 ns; Loc. = LCCOMB_X43_Y23_N0; Fanout = 1; COMB Node = 'guess:inst4\|LessThan0~22'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan0~20 guess:inst4|LessThan0~22 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.443 ns guess:inst4\|LessThan0~24 8 COMB LCCOMB_X43_Y23_N2 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.443 ns; Loc. = LCCOMB_X43_Y23_N2; Fanout = 1; COMB Node = 'guess:inst4\|LessThan0~24'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan0~22 guess:inst4|LessThan0~24 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.514 ns guess:inst4\|LessThan0~26 9 COMB LCCOMB_X43_Y23_N4 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 10.514 ns; Loc. = LCCOMB_X43_Y23_N4; Fanout = 1; COMB Node = 'guess:inst4\|LessThan0~26'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan0~24 guess:inst4|LessThan0~26 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.585 ns guess:inst4\|LessThan0~28 10 COMB LCCOMB_X43_Y23_N6 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 10.585 ns; Loc. = LCCOMB_X43_Y23_N6; Fanout = 1; COMB Node = 'guess:inst4\|LessThan0~28'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan0~26 guess:inst4|LessThan0~28 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.656 ns guess:inst4\|LessThan0~30 11 COMB LCCOMB_X43_Y23_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 10.656 ns; Loc. = LCCOMB_X43_Y23_N8; Fanout = 1; COMB Node = 'guess:inst4\|LessThan0~30'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan0~28 guess:inst4|LessThan0~30 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.727 ns guess:inst4\|LessThan0~32 12 COMB LCCOMB_X43_Y23_N10 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 10.727 ns; Loc. = LCCOMB_X43_Y23_N10; Fanout = 1; COMB Node = 'guess:inst4\|LessThan0~32'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan0~30 guess:inst4|LessThan0~32 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.798 ns guess:inst4\|LessThan0~34 13 COMB LCCOMB_X43_Y23_N12 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 10.798 ns; Loc. = LCCOMB_X43_Y23_N12; Fanout = 1; COMB Node = 'guess:inst4\|LessThan0~34'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan0~32 guess:inst4|LessThan0~34 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.957 ns guess:inst4\|LessThan0~36 14 COMB LCCOMB_X43_Y23_N14 1 " "Info: 14: + IC(0.000 ns) + CELL(0.159 ns) = 10.957 ns; Loc. = LCCOMB_X43_Y23_N14; Fanout = 1; COMB Node = 'guess:inst4\|LessThan0~36'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.159 ns" { guess:inst4|LessThan0~34 guess:inst4|LessThan0~36 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.367 ns guess:inst4\|LessThan0~37 15 COMB LCCOMB_X43_Y23_N16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 11.367 ns; Loc. = LCCOMB_X43_Y23_N16; Fanout = 2; COMB Node = 'guess:inst4\|LessThan0~37'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { guess:inst4|LessThan0~36 guess:inst4|LessThan0~37 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.150 ns) 12.255 ns guess:inst4\|sup~1 16 COMB LCCOMB_X43_Y24_N2 1 " "Info: 16: + IC(0.738 ns) + CELL(0.150 ns) = 12.255 ns; Loc. = LCCOMB_X43_Y24_N2; Fanout = 1; COMB Node = 'guess:inst4\|sup~1'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.888 ns" { guess:inst4|LessThan0~37 guess:inst4|sup~1 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.339 ns guess:inst4\|sup 17 REG LCFF_X43_Y24_N3 1 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 12.339 ns; Loc. = LCFF_X43_Y24_N3; Fanout = 1; REG Node = 'guess:inst4\|sup'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { guess:inst4|sup~1 guess:inst4|sup } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.099 ns ( 25.12 % ) " "Info: Total cell delay = 3.099 ns ( 25.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.240 ns ( 74.88 % ) " "Info: Total interconnect delay = 9.240 ns ( 74.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "12.339 ns" { switches[5] guess:inst4|p[5]~12 guess:inst4|LessThan0~14 guess:inst4|LessThan0~16 guess:inst4|LessThan0~18 guess:inst4|LessThan0~20 guess:inst4|LessThan0~22 guess:inst4|LessThan0~24 guess:inst4|LessThan0~26 guess:inst4|LessThan0~28 guess:inst4|LessThan0~30 guess:inst4|LessThan0~32 guess:inst4|LessThan0~34 guess:inst4|LessThan0~36 guess:inst4|LessThan0~37 guess:inst4|sup~1 guess:inst4|sup } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "12.339 ns" { switches[5] {} switches[5]~combout {} guess:inst4|p[5]~12 {} guess:inst4|LessThan0~14 {} guess:inst4|LessThan0~16 {} guess:inst4|LessThan0~18 {} guess:inst4|LessThan0~20 {} guess:inst4|LessThan0~22 {} guess:inst4|LessThan0~24 {} guess:inst4|LessThan0~26 {} guess:inst4|LessThan0~28 {} guess:inst4|LessThan0~30 {} guess:inst4|LessThan0~32 {} guess:inst4|LessThan0~34 {} guess:inst4|LessThan0~36 {} guess:inst4|LessThan0~37 {} guess:inst4|sup~1 {} guess:inst4|sup {} } { 0.000ns 0.000ns 7.745ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.738ns 0.000ns } { 0.000ns 0.822ns 0.275ns 0.414ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.841 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 419 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 419; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.537 ns) 2.841 ns guess:inst4\|sup 3 REG LCFF_X43_Y24_N3 1 " "Info: 3: + IC(1.233 ns) + CELL(0.537 ns) = 2.841 ns; Loc. = LCFF_X43_Y24_N3; Fanout = 1; REG Node = 'guess:inst4\|sup'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.770 ns" { CLK~clkctrl guess:inst4|sup } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.66 % ) " "Info: Total cell delay = 1.496 ns ( 52.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.345 ns ( 47.34 % ) " "Info: Total interconnect delay = 1.345 ns ( 47.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.841 ns" { CLK CLK~clkctrl guess:inst4|sup } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.841 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|sup {} } { 0.000ns 0.000ns 0.112ns 1.233ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "12.339 ns" { switches[5] guess:inst4|p[5]~12 guess:inst4|LessThan0~14 guess:inst4|LessThan0~16 guess:inst4|LessThan0~18 guess:inst4|LessThan0~20 guess:inst4|LessThan0~22 guess:inst4|LessThan0~24 guess:inst4|LessThan0~26 guess:inst4|LessThan0~28 guess:inst4|LessThan0~30 guess:inst4|LessThan0~32 guess:inst4|LessThan0~34 guess:inst4|LessThan0~36 guess:inst4|LessThan0~37 guess:inst4|sup~1 guess:inst4|sup } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "12.339 ns" { switches[5] {} switches[5]~combout {} guess:inst4|p[5]~12 {} guess:inst4|LessThan0~14 {} guess:inst4|LessThan0~16 {} guess:inst4|LessThan0~18 {} guess:inst4|LessThan0~20 {} guess:inst4|LessThan0~22 {} guess:inst4|LessThan0~24 {} guess:inst4|LessThan0~26 {} guess:inst4|LessThan0~28 {} guess:inst4|LessThan0~30 {} guess:inst4|LessThan0~32 {} guess:inst4|LessThan0~34 {} guess:inst4|LessThan0~36 {} guess:inst4|LessThan0~37 {} guess:inst4|sup~1 {} guess:inst4|sup {} } { 0.000ns 0.000ns 7.745ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.738ns 0.000ns } { 0.000ns 0.822ns 0.275ns 0.414ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.841 ns" { CLK CLK~clkctrl guess:inst4|sup } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.841 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|sup {} } { 0.000ns 0.000ns 0.112ns 1.233ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK solution\[4\] guess:inst4\|solution\[4\] 11.080 ns register " "Info: tco from clock \"CLK\" to destination pin \"solution\[4\]\" through register \"guess:inst4\|solution\[4\]\" is 11.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.841 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 419 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 419; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.537 ns) 2.841 ns guess:inst4\|solution\[4\] 3 REG LCFF_X43_Y24_N11 1 " "Info: 3: + IC(1.233 ns) + CELL(0.537 ns) = 2.841 ns; Loc. = LCFF_X43_Y24_N11; Fanout = 1; REG Node = 'guess:inst4\|solution\[4\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.770 ns" { CLK~clkctrl guess:inst4|solution[4] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.66 % ) " "Info: Total cell delay = 1.496 ns ( 52.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.345 ns ( 47.34 % ) " "Info: Total interconnect delay = 1.345 ns ( 47.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.841 ns" { CLK CLK~clkctrl guess:inst4|solution[4] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.841 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|solution[4] {} } { 0.000ns 0.000ns 0.112ns 1.233ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.989 ns + Longest register pin " "Info: + Longest register to pin delay is 7.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns guess:inst4\|solution\[4\] 1 REG LCFF_X43_Y24_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y24_N11; Fanout = 1; REG Node = 'guess:inst4\|solution\[4\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|solution[4] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.161 ns) + CELL(2.828 ns) 7.989 ns solution\[4\] 2 PIN PIN_AK3 0 " "Info: 2: + IC(5.161 ns) + CELL(2.828 ns) = 7.989 ns; Loc. = PIN_AK3; Fanout = 0; PIN Node = 'solution\[4\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.989 ns" { guess:inst4|solution[4] solution[4] } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { -560 1032 1208 -544 "solution" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.828 ns ( 35.40 % ) " "Info: Total cell delay = 2.828 ns ( 35.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.161 ns ( 64.60 % ) " "Info: Total interconnect delay = 5.161 ns ( 64.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.989 ns" { guess:inst4|solution[4] solution[4] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.989 ns" { guess:inst4|solution[4] {} solution[4] {} } { 0.000ns 5.161ns } { 0.000ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.841 ns" { CLK CLK~clkctrl guess:inst4|solution[4] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.841 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|solution[4] {} } { 0.000ns 0.000ns 0.112ns 1.233ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.989 ns" { guess:inst4|solution[4] solution[4] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.989 ns" { guess:inst4|solution[4] {} solution[4] {} } { 0.000ns 5.161ns } { 0.000ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "guess:inst4\|busout_data\[12\] switches\[12\] CLK -0.585 ns register " "Info: th for register \"guess:inst4\|busout_data\[12\]\" (data pin = \"switches\[12\]\", clock pin = \"CLK\") is -0.585 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.891 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.787 ns) 3.191 ns guess:inst4\|state.ST_WRITE_COPY 2 REG LCFF_X48_Y22_N25 45 " "Info: 2: + IC(1.445 ns) + CELL(0.787 ns) = 3.191 ns; Loc. = LCFF_X48_Y22_N25; Fanout = 45; REG Node = 'guess:inst4\|state.ST_WRITE_COPY'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.232 ns" { CLK guess:inst4|state.ST_WRITE_COPY } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.000 ns) 5.172 ns guess:inst4\|state.ST_WRITE_COPY~clkctrl 3 COMB CLKCTRL_G13 24 " "Info: 3: + IC(1.981 ns) + CELL(0.000 ns) = 5.172 ns; Loc. = CLKCTRL_G13; Fanout = 24; COMB Node = 'guess:inst4\|state.ST_WRITE_COPY~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.981 ns" { guess:inst4|state.ST_WRITE_COPY guess:inst4|state.ST_WRITE_COPY~clkctrl } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.150 ns) 6.891 ns guess:inst4\|busout_data\[12\] 4 REG LCCOMB_X44_Y22_N12 1 " "Info: 4: + IC(1.569 ns) + CELL(0.150 ns) = 6.891 ns; Loc. = LCCOMB_X44_Y22_N12; Fanout = 1; REG Node = 'guess:inst4\|busout_data\[12\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.719 ns" { guess:inst4|state.ST_WRITE_COPY~clkctrl guess:inst4|busout_data[12] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.896 ns ( 27.51 % ) " "Info: Total cell delay = 1.896 ns ( 27.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.995 ns ( 72.49 % ) " "Info: Total interconnect delay = 4.995 ns ( 72.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.891 ns" { CLK guess:inst4|state.ST_WRITE_COPY guess:inst4|state.ST_WRITE_COPY~clkctrl guess:inst4|busout_data[12] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "6.891 ns" { CLK {} CLK~combout {} guess:inst4|state.ST_WRITE_COPY {} guess:inst4|state.ST_WRITE_COPY~clkctrl {} guess:inst4|busout_data[12] {} } { 0.000ns 0.000ns 1.445ns 1.981ns 1.569ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.476 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns switches\[12\] 1 PIN PIN_U9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_U9; Fanout = 8; PIN Node = 'switches\[12\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switches[12] } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { -664 64 232 -648 "switches" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.709 ns) + CELL(0.271 ns) 6.802 ns guess:inst4\|p\[12\]~27 2 COMB LCCOMB_X44_Y22_N22 1 " "Info: 2: + IC(5.709 ns) + CELL(0.271 ns) = 6.802 ns; Loc. = LCCOMB_X44_Y22_N22; Fanout = 1; COMB Node = 'guess:inst4\|p\[12\]~27'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "5.980 ns" { switches[12] guess:inst4|p[12]~27 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 7.476 ns guess:inst4\|busout_data\[12\] 3 REG LCCOMB_X44_Y22_N12 1 " "Info: 3: + IC(0.254 ns) + CELL(0.420 ns) = 7.476 ns; Loc. = LCCOMB_X44_Y22_N12; Fanout = 1; REG Node = 'guess:inst4\|busout_data\[12\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.674 ns" { guess:inst4|p[12]~27 guess:inst4|busout_data[12] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.513 ns ( 20.24 % ) " "Info: Total cell delay = 1.513 ns ( 20.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.963 ns ( 79.76 % ) " "Info: Total interconnect delay = 5.963 ns ( 79.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.476 ns" { switches[12] guess:inst4|p[12]~27 guess:inst4|busout_data[12] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.476 ns" { switches[12] {} switches[12]~combout {} guess:inst4|p[12]~27 {} guess:inst4|busout_data[12] {} } { 0.000ns 0.000ns 5.709ns 0.254ns } { 0.000ns 0.822ns 0.271ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.891 ns" { CLK guess:inst4|state.ST_WRITE_COPY guess:inst4|state.ST_WRITE_COPY~clkctrl guess:inst4|busout_data[12] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "6.891 ns" { CLK {} CLK~combout {} guess:inst4|state.ST_WRITE_COPY {} guess:inst4|state.ST_WRITE_COPY~clkctrl {} guess:inst4|busout_data[12] {} } { 0.000ns 0.000ns 1.445ns 1.981ns 1.569ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.150ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.476 ns" { switches[12] guess:inst4|p[12]~27 guess:inst4|busout_data[12] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.476 ns" { switches[12] {} switches[12]~combout {} guess:inst4|p[12]~27 {} guess:inst4|busout_data[12] {} } { 0.000ns 0.000ns 5.709ns 0.254ns } { 0.000ns 0.822ns 0.271ns 0.420ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 29 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Info: Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 16:10:15 2011 " "Info: Processing ended: Wed Jun 15 16:10:15 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Info: Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
