

================================================================
== Vitis HLS Report for 'conv1_Pipeline_L2_L3_L4'
================================================================
* Date:           Sat Jan 25 15:56:17 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Conv1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4778|     4778|  47.780 us|  47.780 us|  4768|  4768|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3_L4  |     4776|     4776|        11|          1|          1|  4767|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 17 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty, void @empty_0, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inp_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inp_img"   --->   Operation 20 'read' 'inp_img_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten20"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln91 = store i2 0, i2 %c" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 22 'store' 'store_ln91' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln93 = store i4 4, i4 %i" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 24 'store' 'store_ln93' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln95 = store i8 0, i8 %j" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 25 'store' 'store_ln95' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.55>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i13 %indvar_flatten20" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 28 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.82ns)   --->   "%icmp_ln91 = icmp_eq  i13 %indvar_flatten20_load, i13 4767" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 30 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.82ns)   --->   "%add_ln91_2 = add i13 %indvar_flatten20_load, i13 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 31 'add' 'add_ln91_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc21, void %L6.preheader.exitStub" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 32 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 33 'load' 'j_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_load = load i4 %i"   --->   Operation 34 'load' 'i_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 35 'load' 'c_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.54ns)   --->   "%add_ln91_1 = add i2 %c_load, i2 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 36 'add' 'add_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L3_L4_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4767, i64 4767, i64 4767"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln93 = icmp_eq  i11 %indvar_flatten_load, i11 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 39 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.39ns)   --->   "%select_ln91 = select i1 %icmp_ln93, i4 4, i4 %i_load" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 40 'select' 'select_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%first_iter_129 = icmp_eq  i4 %i_load, i4 4"   --->   Operation 41 'icmp' 'first_iter_129' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node first_iter_1_mid2)   --->   "%or_ln91 = or i1 %icmp_ln93, i1 %first_iter_129" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 42 'or' 'or_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln91)   --->   "%xor_ln91 = xor i1 %icmp_ln93, i1 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 43 'xor' 'xor_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.76ns)   --->   "%icmp_ln95 = icmp_eq  i8 %j_load, i8 227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 44 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln91 = and i1 %icmp_ln95, i1 %xor_ln91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 45 'and' 'and_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.17ns)   --->   "%select_ln91_1 = select i1 %icmp_ln93, i2 %add_ln91_1, i2 %c_load" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 46 'select' 'select_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.79ns)   --->   "%add_ln93 = add i4 %select_ln91, i4 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 47 'add' 'add_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node j_mid2)   --->   "%empty_37 = or i1 %and_ln91, i1 %icmp_ln93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 48 'or' 'empty_37' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.39ns) (out node of the LUT)   --->   "%j_mid2 = select i1 %empty_37, i8 0, i8 %j_load" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 49 'select' 'j_mid2' <Predicate = (!icmp_ln91)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.28ns) (out node of the LUT)   --->   "%first_iter_1_mid2 = select i1 %and_ln91, i1 0, i1 %or_ln91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 50 'select' 'first_iter_1_mid2' <Predicate = (!icmp_ln91)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.39ns)   --->   "%select_ln93 = select i1 %and_ln91, i4 %add_ln93, i4 %select_ln91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 51 'select' 'select_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.76ns)   --->   "%first_iter_0 = icmp_eq  i8 %j_mid2, i8 0" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 52 'icmp' 'first_iter_0' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i2 %select_ln91_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 53 'zext' 'zext_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.49ns)   --->   "%mul_ln91 = mul i20 %zext_ln91, i20 206116" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 54 'mul' 'mul_ln91' <Predicate = (!icmp_ln91)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i20 %mul_ln91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 55 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.08ns)   --->   "%add_ln91 = add i64 %zext_ln91_1, i64 %inp_img_read" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 56 'add' 'add_ln91' <Predicate = (!icmp_ln91)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln91, i32 2, i32 63" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 57 'partselect' 'trunc_ln' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i62 %trunc_ln" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 58 'sext' 'sext_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 59 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %first_iter_0, void %for.inc.split, void %new.body.L4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 60 'br' 'br_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %first_iter_1_mid2, void %for.first.iter.for.inc, void %for.first.iter.L4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 61 'br' 'br_ln93' <Predicate = (!icmp_ln91 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc.split" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 62 'br' 'br_ln95' <Predicate = (!icmp_ln91 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.79ns)   --->   "%switch_ln98 = switch i4 %select_ln93, void %arrayidx1772.case.10, i4 4, void %arrayidx1772.case.4, i4 5, void %arrayidx1772.case.5, i4 6, void %arrayidx1772.case.6, i4 7, void %arrayidx1772.case.7, i4 8, void %arrayidx1772.case.8, i4 9, void %arrayidx1772.case.9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 63 'switch' 'switch_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.79>
ST_2 : Operation 64 [1/1] (0.76ns)   --->   "%add_ln95 = add i8 %j_mid2, i8 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 64 'add' 'add_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.79ns)   --->   "%add_ln93_1 = add i11 %indvar_flatten_load, i11 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 65 'add' 'add_ln93_1' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%select_ln93_1 = select i1 %icmp_ln93, i11 1, i11 %add_ln93_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 66 'select' 'select_ln93_1' <Predicate = (!icmp_ln91)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln91 = store i13 %add_ln91_2, i13 %indvar_flatten20" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 67 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln91 = store i2 %select_ln91_1, i2 %c" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 68 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_2 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln93 = store i11 %select_ln93_1, i11 %indvar_flatten" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 69 'store' 'store_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln93 = store i4 %select_ln93, i4 %i" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 70 'store' 'store_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln95 = store i8 %add_ln95, i8 %j" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 71 'store' 'store_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 72 'br' 'br_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 73 [8/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 73 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 74 [7/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 74 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 75 [6/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 75 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 76 [5/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 76 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 77 [4/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 77 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 78 [3/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 78 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 79 [2/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 79 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i2 %select_ln91_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 80 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [3/3] (0.99ns) (grouped into DSP with root node add_ln98)   --->   "%mul_ln98 = mul i10 %zext_ln98, i10 227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 81 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 82 [1/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 82 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.first.iter.for.inc" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 83 'br' 'br_ln93' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 0.00>
ST_10 : Operation 84 [2/3] (0.99ns) (grouped into DSP with root node add_ln98)   --->   "%mul_ln98 = mul i10 %zext_ln98, i10 227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 84 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln98)   --->   "%mul_ln98 = mul i10 %zext_ln98, i10 227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 85 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i8 %j_mid2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 86 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln98 = add i10 %mul_ln98, i10 %zext_ln98_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 87 'add' 'add_ln98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 88 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 88 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln98 = bitcast i32 %gmem_addr_read" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 89 'bitcast' 'bitcast_ln98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.42>

State 12 <SV = 11> <Delay = 1.88>
ST_12 : Operation 90 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln98 = add i10 %mul_ln98, i10 %zext_ln98_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 90 'add' 'add_ln98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i10 %add_ln98" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 91 'zext' 'zext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%line_buffer_3D_addr = getelementptr i32 %line_buffer_3D, i64 0, i64 %zext_ln98_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 92 'getelementptr' 'line_buffer_3D_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%line_buffer_3D_1_addr = getelementptr i32 %line_buffer_3D_1, i64 0, i64 %zext_ln98_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 93 'getelementptr' 'line_buffer_3D_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%line_buffer_3D_2_addr = getelementptr i32 %line_buffer_3D_2, i64 0, i64 %zext_ln98_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 94 'getelementptr' 'line_buffer_3D_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%line_buffer_3D_3_addr = getelementptr i32 %line_buffer_3D_3, i64 0, i64 %zext_ln98_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 95 'getelementptr' 'line_buffer_3D_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%line_buffer_3D_4_addr = getelementptr i32 %line_buffer_3D_4, i64 0, i64 %zext_ln98_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 96 'getelementptr' 'line_buffer_3D_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%line_buffer_3D_5_addr = getelementptr i32 %line_buffer_3D_5, i64 0, i64 %zext_ln98_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 97 'getelementptr' 'line_buffer_3D_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%line_buffer_3D_6_addr = getelementptr i32 %line_buffer_3D_6, i64 0, i64 %zext_ln98_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 98 'getelementptr' 'line_buffer_3D_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:97]   --->   Operation 99 'specpipeline' 'specpipeline_ln97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln98 = store i32 %bitcast_ln98, i10 %line_buffer_3D_5_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 100 'store' 'store_ln98' <Predicate = (select_ln93 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx1772.exit" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 101 'br' 'br_ln98' <Predicate = (select_ln93 == 9)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln98 = store i32 %bitcast_ln98, i10 %line_buffer_3D_4_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 102 'store' 'store_ln98' <Predicate = (select_ln93 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx1772.exit" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 103 'br' 'br_ln98' <Predicate = (select_ln93 == 8)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln98 = store i32 %bitcast_ln98, i10 %line_buffer_3D_3_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 104 'store' 'store_ln98' <Predicate = (select_ln93 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx1772.exit" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 105 'br' 'br_ln98' <Predicate = (select_ln93 == 7)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln98 = store i32 %bitcast_ln98, i10 %line_buffer_3D_2_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 106 'store' 'store_ln98' <Predicate = (select_ln93 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx1772.exit" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 107 'br' 'br_ln98' <Predicate = (select_ln93 == 6)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln98 = store i32 %bitcast_ln98, i10 %line_buffer_3D_1_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 108 'store' 'store_ln98' <Predicate = (select_ln93 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx1772.exit" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 109 'br' 'br_ln98' <Predicate = (select_ln93 == 5)> <Delay = 0.00>
ST_12 : Operation 110 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln98 = store i32 %bitcast_ln98, i10 %line_buffer_3D_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 110 'store' 'store_ln98' <Predicate = (select_ln93 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx1772.exit" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 111 'br' 'br_ln98' <Predicate = (select_ln93 == 4)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln98 = store i32 %bitcast_ln98, i10 %line_buffer_3D_6_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 112 'store' 'store_ln98' <Predicate = (select_ln93 != 4 & select_ln93 != 5 & select_ln93 != 6 & select_ln93 != 7 & select_ln93 != 8 & select_ln93 != 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx1772.exit" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 113 'br' 'br_ln98' <Predicate = (select_ln93 != 4 & select_ln93 != 5 & select_ln93 != 6 & select_ln93 != 7 & select_ln93 != 8 & select_ln93 != 9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ line_buffer_3D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_3D_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_3D_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_3D_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_3D_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_3D_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_3D_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ inp_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0110000000000]
i                     (alloca           ) [ 0110000000000]
indvar_flatten        (alloca           ) [ 0110000000000]
c                     (alloca           ) [ 0110000000000]
indvar_flatten20      (alloca           ) [ 0110000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
inp_img_read          (read             ) [ 0110000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln91            (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln93            (store            ) [ 0000000000000]
store_ln95            (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
indvar_flatten_load   (load             ) [ 0000000000000]
indvar_flatten20_load (load             ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000]
icmp_ln91             (icmp             ) [ 0111111111110]
add_ln91_2            (add              ) [ 0000000000000]
br_ln91               (br               ) [ 0000000000000]
j_load                (load             ) [ 0000000000000]
i_load                (load             ) [ 0000000000000]
c_load                (load             ) [ 0000000000000]
add_ln91_1            (add              ) [ 0000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
icmp_ln93             (icmp             ) [ 0000000000000]
select_ln91           (select           ) [ 0000000000000]
first_iter_129        (icmp             ) [ 0000000000000]
or_ln91               (or               ) [ 0000000000000]
xor_ln91              (xor              ) [ 0000000000000]
icmp_ln95             (icmp             ) [ 0000000000000]
and_ln91              (and              ) [ 0000000000000]
select_ln91_1         (select           ) [ 0101111111000]
add_ln93              (add              ) [ 0000000000000]
empty_37              (or               ) [ 0000000000000]
j_mid2                (select           ) [ 0101111111110]
first_iter_1_mid2     (select           ) [ 0101111111100]
select_ln93           (select           ) [ 0101111111111]
first_iter_0          (icmp             ) [ 0111111111100]
zext_ln91             (zext             ) [ 0000000000000]
mul_ln91              (mul              ) [ 0000000000000]
zext_ln91_1           (zext             ) [ 0000000000000]
add_ln91              (add              ) [ 0000000000000]
trunc_ln              (partselect       ) [ 0000000000000]
sext_ln93             (sext             ) [ 0000000000000]
gmem_addr             (getelementptr    ) [ 0101111111110]
br_ln95               (br               ) [ 0000000000000]
br_ln93               (br               ) [ 0000000000000]
br_ln95               (br               ) [ 0000000000000]
switch_ln98           (switch           ) [ 0000000000000]
add_ln95              (add              ) [ 0000000000000]
add_ln93_1            (add              ) [ 0000000000000]
select_ln93_1         (select           ) [ 0000000000000]
store_ln91            (store            ) [ 0000000000000]
store_ln91            (store            ) [ 0000000000000]
store_ln93            (store            ) [ 0000000000000]
store_ln93            (store            ) [ 0000000000000]
store_ln95            (store            ) [ 0000000000000]
br_ln95               (br               ) [ 0000000000000]
zext_ln98             (zext             ) [ 0100000000110]
empty_36              (readreq          ) [ 0000000000000]
br_ln93               (br               ) [ 0000000000000]
mul_ln98              (mul              ) [ 0100000000001]
zext_ln98_1           (zext             ) [ 0100000000001]
gmem_addr_read        (read             ) [ 0000000000000]
bitcast_ln98          (bitcast          ) [ 0100000000001]
add_ln98              (add              ) [ 0000000000000]
zext_ln98_2           (zext             ) [ 0000000000000]
line_buffer_3D_addr   (getelementptr    ) [ 0000000000000]
line_buffer_3D_1_addr (getelementptr    ) [ 0000000000000]
line_buffer_3D_2_addr (getelementptr    ) [ 0000000000000]
line_buffer_3D_3_addr (getelementptr    ) [ 0000000000000]
line_buffer_3D_4_addr (getelementptr    ) [ 0000000000000]
line_buffer_3D_5_addr (getelementptr    ) [ 0000000000000]
line_buffer_3D_6_addr (getelementptr    ) [ 0000000000000]
specpipeline_ln97     (specpipeline     ) [ 0000000000000]
store_ln98            (store            ) [ 0000000000000]
br_ln98               (br               ) [ 0000000000000]
store_ln98            (store            ) [ 0000000000000]
br_ln98               (br               ) [ 0000000000000]
store_ln98            (store            ) [ 0000000000000]
br_ln98               (br               ) [ 0000000000000]
store_ln98            (store            ) [ 0000000000000]
br_ln98               (br               ) [ 0000000000000]
store_ln98            (store            ) [ 0000000000000]
br_ln98               (br               ) [ 0000000000000]
store_ln98            (store            ) [ 0000000000000]
br_ln98               (br               ) [ 0000000000000]
store_ln98            (store            ) [ 0000000000000]
br_ln98               (br               ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line_buffer_3D">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3D"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="line_buffer_3D_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3D_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="line_buffer_3D_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3D_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="line_buffer_3D_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3D_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_buffer_3D_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3D_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="line_buffer_3D_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3D_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="line_buffer_3D_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3D_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inp_img">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_img"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L2_L3_L4_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="j_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="c_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten20_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="inp_img_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inp_img_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_readreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="0" index="2" bw="12" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_36/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="gmem_addr_read_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="9"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="146" class="1004" name="line_buffer_3D_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="10" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3D_addr/12 "/>
</bind>
</comp>

<comp id="153" class="1004" name="line_buffer_3D_1_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="10" slack="0"/>
<pin id="157" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3D_1_addr/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="line_buffer_3D_2_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="10" slack="0"/>
<pin id="164" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3D_2_addr/12 "/>
</bind>
</comp>

<comp id="167" class="1004" name="line_buffer_3D_3_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="10" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3D_3_addr/12 "/>
</bind>
</comp>

<comp id="174" class="1004" name="line_buffer_3D_4_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="10" slack="0"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3D_4_addr/12 "/>
</bind>
</comp>

<comp id="181" class="1004" name="line_buffer_3D_5_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="10" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3D_5_addr/12 "/>
</bind>
</comp>

<comp id="188" class="1004" name="line_buffer_3D_6_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="10" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3D_6_addr/12 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln98_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/12 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln98_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/12 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln98_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/12 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln98_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/12 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln98_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/12 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln98_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/12 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln98_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/12 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="13" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln91_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="2" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln0_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="11" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln93_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln95_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="1"/>
<pin id="264" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="indvar_flatten20_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="13" slack="1"/>
<pin id="267" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln91_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="13" slack="0"/>
<pin id="270" dir="0" index="1" bw="13" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln91_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="13" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_2/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="j_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="1"/>
<pin id="285" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="c_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="1"/>
<pin id="288" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln91_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln93_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="0" index="1" bw="10" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln91_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="0" index="2" bw="4" slack="0"/>
<pin id="305" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="first_iter_129_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_129/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="or_ln91_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln91/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="xor_ln91_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln91/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln95_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="6" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="and_ln91_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln91/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln91_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="2" slack="0"/>
<pin id="342" dir="0" index="2" bw="2" slack="0"/>
<pin id="343" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln93_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="empty_37_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_37/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="j_mid2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="8" slack="0"/>
<pin id="363" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="first_iter_1_mid2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_iter_1_mid2/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln93_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="0" index="2" bw="4" slack="0"/>
<pin id="379" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="first_iter_0_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln91_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="mul_ln91_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="0" index="1" bw="19" slack="0"/>
<pin id="396" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln91/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln91_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="20" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln91_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="20" slack="0"/>
<pin id="405" dir="0" index="1" bw="64" slack="1"/>
<pin id="406" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="62" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="0" index="2" bw="3" slack="0"/>
<pin id="412" dir="0" index="3" bw="7" slack="0"/>
<pin id="413" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln93_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="62" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="gmem_addr_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="62" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln95_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln93_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="11" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln93_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="11" slack="0"/>
<pin id="444" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93_1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln91_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="13" slack="0"/>
<pin id="450" dir="0" index="1" bw="13" slack="1"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln91_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="0" index="1" bw="2" slack="1"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln93_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="0"/>
<pin id="460" dir="0" index="1" bw="11" slack="1"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln93_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="0" index="1" bw="4" slack="1"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln95_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="1"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln98_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="7"/>
<pin id="475" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln98_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="9"/>
<pin id="478" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1/11 "/>
</bind>
</comp>

<comp id="479" class="1004" name="bitcast_ln98_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln98/11 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln98_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_2/12 "/>
</bind>
</comp>

<comp id="493" class="1007" name="grp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="2" slack="0"/>
<pin id="496" dir="0" index="2" bw="8" slack="0"/>
<pin id="497" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln98/9 add_ln98/11 "/>
</bind>
</comp>

<comp id="502" class="1005" name="j_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="509" class="1005" name="i_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="516" class="1005" name="indvar_flatten_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="0"/>
<pin id="518" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="523" class="1005" name="c_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="0"/>
<pin id="525" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="530" class="1005" name="indvar_flatten20_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="13" slack="0"/>
<pin id="532" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="537" class="1005" name="inp_img_read_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="1"/>
<pin id="539" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inp_img_read "/>
</bind>
</comp>

<comp id="542" class="1005" name="icmp_ln91_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="9"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="546" class="1005" name="select_ln91_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="7"/>
<pin id="548" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="select_ln91_1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="j_mid2_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="9"/>
<pin id="553" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="556" class="1005" name="first_iter_1_mid2_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_1_mid2 "/>
</bind>
</comp>

<comp id="560" class="1005" name="select_ln93_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="10"/>
<pin id="562" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln93 "/>
</bind>
</comp>

<comp id="564" class="1005" name="first_iter_0_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 "/>
</bind>
</comp>

<comp id="568" class="1005" name="gmem_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="zext_ln98_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="10" slack="1"/>
<pin id="576" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln98 "/>
</bind>
</comp>

<comp id="579" class="1005" name="zext_ln98_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="1"/>
<pin id="581" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln98_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="bitcast_ln98_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln98 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="96" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="98" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="102" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="104" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="104" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="104" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="104" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="104" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="104" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="104" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="181" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="174" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="167" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="160" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="153" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="146" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="188" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="265" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="50" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="265" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="262" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="283" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="283" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="295" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="295" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="66" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="280" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="68" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="321" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="295" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="289" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="286" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="301" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="70" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="333" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="295" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="46" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="280" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="333" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="72" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="315" pin="2"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="333" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="347" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="301" pin="3"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="359" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="46" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="339" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="74" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="414"><net_src comp="76" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="403" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="78" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="80" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="421"><net_src comp="408" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="0" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="359" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="92" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="262" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="94" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="295" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="94" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="434" pin="2"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="274" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="339" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="440" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="375" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="428" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="482"><net_src comp="141" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="483" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="489"><net_src comp="483" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="490"><net_src comp="483" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="492"><net_src comp="483" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="498"><net_src comp="473" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="100" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="476" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="501"><net_src comp="493" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="505"><net_src comp="108" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="512"><net_src comp="112" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="519"><net_src comp="116" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="526"><net_src comp="120" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="533"><net_src comp="124" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="536"><net_src comp="530" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="540"><net_src comp="128" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="545"><net_src comp="268" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="339" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="554"><net_src comp="359" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="559"><net_src comp="367" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="375" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="383" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="422" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="577"><net_src comp="473" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="582"><net_src comp="476" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="587"><net_src comp="479" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="593"><net_src comp="584" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="594"><net_src comp="584" pin="1"/><net_sink comp="231" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_3D | {12 }
	Port: line_buffer_3D_1 | {12 }
	Port: line_buffer_3D_2 | {12 }
	Port: line_buffer_3D_3 | {12 }
	Port: line_buffer_3D_4 | {12 }
	Port: line_buffer_3D_5 | {12 }
	Port: line_buffer_3D_6 | {12 }
 - Input state : 
	Port: conv1_Pipeline_L2_L3_L4 : gmem | {3 4 5 6 7 8 9 10 11 }
	Port: conv1_Pipeline_L2_L3_L4 : inp_img | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln91 : 1
		store_ln0 : 1
		store_ln93 : 1
		store_ln95 : 1
	State 2
		icmp_ln91 : 1
		add_ln91_2 : 1
		br_ln91 : 2
		add_ln91_1 : 1
		icmp_ln93 : 1
		select_ln91 : 2
		first_iter_129 : 1
		or_ln91 : 2
		xor_ln91 : 2
		icmp_ln95 : 1
		and_ln91 : 2
		select_ln91_1 : 2
		add_ln93 : 3
		empty_37 : 2
		j_mid2 : 2
		first_iter_1_mid2 : 2
		select_ln93 : 2
		first_iter_0 : 3
		zext_ln91 : 3
		mul_ln91 : 4
		zext_ln91_1 : 5
		add_ln91 : 6
		trunc_ln : 7
		sext_ln93 : 8
		gmem_addr : 9
		br_ln95 : 4
		br_ln93 : 3
		switch_ln98 : 3
		add_ln95 : 3
		add_ln93_1 : 1
		select_ln93_1 : 2
		store_ln91 : 2
		store_ln91 : 3
		store_ln93 : 3
		store_ln93 : 3
		store_ln95 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		mul_ln98 : 1
	State 10
	State 11
		add_ln98 : 1
	State 12
		zext_ln98_2 : 1
		line_buffer_3D_addr : 2
		line_buffer_3D_1_addr : 2
		line_buffer_3D_2_addr : 2
		line_buffer_3D_3_addr : 2
		line_buffer_3D_4_addr : 2
		line_buffer_3D_5_addr : 2
		line_buffer_3D_6_addr : 2
		store_ln98 : 3
		store_ln98 : 3
		store_ln98 : 3
		store_ln98 : 3
		store_ln98 : 3
		store_ln98 : 3
		store_ln98 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln91_2_fu_274     |    0    |    0    |    20   |
|          |      add_ln91_1_fu_289     |    0    |    0    |    9    |
|    add   |       add_ln93_fu_347      |    0    |    0    |    12   |
|          |       add_ln91_fu_403      |    0    |    0    |    71   |
|          |       add_ln95_fu_428      |    0    |    0    |    15   |
|          |      add_ln93_1_fu_434     |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln91_fu_268      |    0    |    0    |    20   |
|          |      icmp_ln93_fu_295      |    0    |    0    |    18   |
|   icmp   |    first_iter_129_fu_309   |    0    |    0    |    12   |
|          |      icmp_ln95_fu_327      |    0    |    0    |    15   |
|          |     first_iter_0_fu_383    |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln91_fu_301     |    0    |    0    |    4    |
|          |    select_ln91_1_fu_339    |    0    |    0    |    2    |
|  select  |        j_mid2_fu_359       |    0    |    0    |    8    |
|          |  first_iter_1_mid2_fu_367  |    0    |    0    |    2    |
|          |     select_ln93_fu_375     |    0    |    0    |    4    |
|          |    select_ln93_1_fu_440    |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|    mul   |       mul_ln91_fu_393      |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln91_fu_315       |    0    |    0    |    2    |
|          |       empty_37_fu_353      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    xor   |       xor_ln91_fu_321      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    and   |       and_ln91_fu_333      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_493         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |  inp_img_read_read_fu_128  |    0    |    0    |    0    |
|          | gmem_addr_read_read_fu_141 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  readreq |     grp_readreq_fu_134     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln91_fu_389      |    0    |    0    |    0    |
|          |     zext_ln91_1_fu_399     |    0    |    0    |    0    |
|   zext   |      zext_ln98_fu_473      |    0    |    0    |    0    |
|          |     zext_ln98_1_fu_476     |    0    |    0    |    0    |
|          |     zext_ln98_2_fu_483     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       trunc_ln_fu_408      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln93_fu_418      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   269   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   bitcast_ln98_reg_584  |   32   |
|        c_reg_523        |    2   |
|   first_iter_0_reg_564  |    1   |
|first_iter_1_mid2_reg_556|    1   |
|    gmem_addr_reg_568    |   32   |
|        i_reg_509        |    4   |
|    icmp_ln91_reg_542    |    1   |
| indvar_flatten20_reg_530|   13   |
|  indvar_flatten_reg_516 |   11   |
|   inp_img_read_reg_537  |   64   |
|      j_mid2_reg_551     |    8   |
|        j_reg_502        |    8   |
|  select_ln91_1_reg_546  |    2   |
|   select_ln93_reg_560   |    4   |
|   zext_ln98_1_reg_579   |   10   |
|    zext_ln98_reg_574    |   10   |
+-------------------------+--------+
|          Total          |   203  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_493 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_493 |  p1  |   2  |   2  |    4   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   20   ||  0.854  ||    0    ||    18   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   269  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   203  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   203  |   287  |
+-----------+--------+--------+--------+--------+
