/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [40:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [8:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_41z;
  wire [25:0] celloutsig_0_42z;
  reg [11:0] celloutsig_0_45z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [5:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [22:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [6:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [25:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  reg [7:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(in_data[118] | in_data[119]);
  assign celloutsig_1_13z = ~(celloutsig_1_9z | in_data[183]);
  assign celloutsig_0_33z = ~celloutsig_0_10z[3];
  assign celloutsig_0_34z = ~celloutsig_0_20z[2];
  assign celloutsig_1_4z = ~celloutsig_1_1z;
  assign celloutsig_1_10z = ~celloutsig_1_9z;
  assign celloutsig_0_7z = celloutsig_0_1z[6] | ~(celloutsig_0_4z[6]);
  assign celloutsig_0_18z = celloutsig_0_8z[4] | ~(celloutsig_0_0z[5]);
  assign celloutsig_0_24z = celloutsig_0_2z | celloutsig_0_9z[3];
  assign celloutsig_1_17z = { celloutsig_1_10z, celloutsig_1_16z } + { celloutsig_1_0z[0], celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_16z = in_data[53:13] + { in_data[38:13], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_1z = celloutsig_0_0z[8:1] + in_data[27:20];
  assign celloutsig_0_20z = celloutsig_0_16z[36:27] + { celloutsig_0_10z[9:2], celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_41z = { celloutsig_0_4z[5:4], celloutsig_0_30z } / { 1'h1, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_34z };
  assign celloutsig_0_42z = { celloutsig_0_6z[21:9], celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_8z } / { 1'h1, celloutsig_0_3z[6:5], celloutsig_0_13z, celloutsig_0_41z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_9z };
  assign celloutsig_0_4z = celloutsig_0_0z[8:1] / { 1'h1, celloutsig_0_1z[6:0] };
  assign celloutsig_1_18z = { celloutsig_1_17z[7:6], celloutsig_1_4z, celloutsig_1_2z } / { 1'h1, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_9z = { celloutsig_0_4z[6:2], celloutsig_0_7z } / { 1'h1, celloutsig_0_3z[6:2] };
  assign celloutsig_0_13z = in_data[35:26] / { 1'h1, celloutsig_0_10z[9:2], celloutsig_0_12z };
  assign celloutsig_1_19z = celloutsig_1_17z[7:3] >= { in_data[158:157], celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_17z = ! { celloutsig_0_16z[15:1], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_27z = ! { celloutsig_0_16z[38:19], celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_21z = { celloutsig_0_8z[5:2], celloutsig_0_2z, celloutsig_0_17z } < { celloutsig_0_6z[21:17], celloutsig_0_2z };
  assign celloutsig_1_5z = celloutsig_1_3z & ~(celloutsig_1_3z);
  assign celloutsig_1_9z = celloutsig_1_3z & ~(in_data[191]);
  assign celloutsig_1_14z = celloutsig_1_2z & ~(celloutsig_1_2z);
  assign celloutsig_0_12z = celloutsig_0_10z[9] & ~(celloutsig_0_1z[4]);
  assign celloutsig_0_2z = in_data[35] & ~(celloutsig_0_1z[2]);
  assign celloutsig_0_10z = celloutsig_0_0z[1] ? { celloutsig_0_6z[14:9], celloutsig_0_9z } : { celloutsig_0_4z[4:2], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_0z = - in_data[169:144];
  assign celloutsig_0_5z = ^ celloutsig_0_3z[7:5];
  assign celloutsig_1_1z = ^ celloutsig_1_0z[24:15];
  assign celloutsig_0_15z = ^ celloutsig_0_10z[6:1];
  assign celloutsig_0_3z = in_data[9:1] <<< { celloutsig_0_0z[9], celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[24:14], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z } <<< { in_data[18:12], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_6z = { in_data[175:169], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z } <<< { celloutsig_1_0z[20:10], celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_6z[3:0], celloutsig_1_4z } <<< { celloutsig_1_6z[3:0], celloutsig_1_4z };
  assign celloutsig_0_23z = celloutsig_0_20z[9:6] <<< celloutsig_0_10z[11:8];
  assign celloutsig_0_30z = { celloutsig_0_4z[1:0], celloutsig_0_2z } <<< { celloutsig_0_3z[1:0], celloutsig_0_15z };
  assign celloutsig_0_55z = { celloutsig_0_42z[22:18], celloutsig_0_31z } - celloutsig_0_45z[7:2];
  assign celloutsig_0_19z = ~((celloutsig_0_9z[2] & celloutsig_0_3z[7]) | celloutsig_0_18z);
  assign celloutsig_0_31z = ~((celloutsig_0_9z[5] & celloutsig_0_20z[4]) | celloutsig_0_15z);
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[94:84];
  always_latch
    if (clkin_data[64]) celloutsig_0_45z = 12'h000;
    else if (celloutsig_1_19z) celloutsig_0_45z = { celloutsig_0_1z[0], celloutsig_0_20z, celloutsig_0_33z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_16z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_16z = { celloutsig_1_0z[3:1], celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_13z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_8z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_8z = celloutsig_0_6z[7:1];
  assign celloutsig_0_54z = ~((celloutsig_0_9z[1] & celloutsig_0_2z) | (celloutsig_0_13z[5] & celloutsig_0_19z));
  assign celloutsig_1_3z = ~((celloutsig_1_0z[22] & celloutsig_1_0z[23]) | (celloutsig_1_2z & celloutsig_1_0z[17]));
  assign { out_data[131:128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
