
Blackshield_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006150  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .app_section  00000000  08010000  08010000  00008008  2**0
                  CONTENTS
  3 .rodata       00000464  080062d8  080062d8  000072d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0800673c  0800673c  00008008  2**0
                  CONTENTS, READONLY
  5 .ARM          00000000  0800673c  0800673c  00008008  2**0
                  CONTENTS, READONLY
  6 .preinit_array 00000000  0800673c  0800673c  00008008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800673c  0800673c  0000773c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  08006740  08006740  00007740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000008  20000000  08006744  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .ccmram       00000000  10000000  10000000  00008008  2**0
                  CONTENTS
 11 .bss          000008ec  20000008  20000008  00008008  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  200008f4  200008f4  00008008  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00008008  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000ae5c  00000000  00000000  00008038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000015a4  00000000  00000000  00012e94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000004f8  00000000  00000000  00014438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000003bd  00000000  00000000  00014930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000164e  00000000  00000000  00014ced  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00008583  00000000  00000000  0001633b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000904a2  00000000  00000000  0001e8be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  000aed60  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000014f4  00000000  00000000  000aeda4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000054  00000000  00000000  000b0298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000008 	.word	0x20000008
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080062c0 	.word	0x080062c0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	080062c0 	.word	0x080062c0

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2lz>:
 8000ac4:	b538      	push	{r3, r4, r5, lr}
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	2300      	movs	r3, #0
 8000aca:	4604      	mov	r4, r0
 8000acc:	460d      	mov	r5, r1
 8000ace:	f7ff ffa9 	bl	8000a24 <__aeabi_dcmplt>
 8000ad2:	b928      	cbnz	r0, 8000ae0 <__aeabi_d2lz+0x1c>
 8000ad4:	4620      	mov	r0, r4
 8000ad6:	4629      	mov	r1, r5
 8000ad8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000adc:	f000 b80a 	b.w	8000af4 <__aeabi_d2ulz>
 8000ae0:	4620      	mov	r0, r4
 8000ae2:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ae6:	f000 f805 	bl	8000af4 <__aeabi_d2ulz>
 8000aea:	4240      	negs	r0, r0
 8000aec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000af0:	bd38      	pop	{r3, r4, r5, pc}
 8000af2:	bf00      	nop

08000af4 <__aeabi_d2ulz>:
 8000af4:	b5d0      	push	{r4, r6, r7, lr}
 8000af6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b28 <__aeabi_d2ulz+0x34>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	4606      	mov	r6, r0
 8000afc:	460f      	mov	r7, r1
 8000afe:	f7ff fd1f 	bl	8000540 <__aeabi_dmul>
 8000b02:	f000 f815 	bl	8000b30 <__aeabi_d2uiz>
 8000b06:	4604      	mov	r4, r0
 8000b08:	f7ff fca0 	bl	800044c <__aeabi_ui2d>
 8000b0c:	4b07      	ldr	r3, [pc, #28]	@ (8000b2c <__aeabi_d2ulz+0x38>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	f7ff fd16 	bl	8000540 <__aeabi_dmul>
 8000b14:	4602      	mov	r2, r0
 8000b16:	460b      	mov	r3, r1
 8000b18:	4630      	mov	r0, r6
 8000b1a:	4639      	mov	r1, r7
 8000b1c:	f7ff fb58 	bl	80001d0 <__aeabi_dsub>
 8000b20:	f000 f806 	bl	8000b30 <__aeabi_d2uiz>
 8000b24:	4621      	mov	r1, r4
 8000b26:	bdd0      	pop	{r4, r6, r7, pc}
 8000b28:	3df00000 	.word	0x3df00000
 8000b2c:	41f00000 	.word	0x41f00000

08000b30 <__aeabi_d2uiz>:
 8000b30:	004a      	lsls	r2, r1, #1
 8000b32:	d211      	bcs.n	8000b58 <__aeabi_d2uiz+0x28>
 8000b34:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b38:	d211      	bcs.n	8000b5e <__aeabi_d2uiz+0x2e>
 8000b3a:	d50d      	bpl.n	8000b58 <__aeabi_d2uiz+0x28>
 8000b3c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b44:	d40e      	bmi.n	8000b64 <__aeabi_d2uiz+0x34>
 8000b46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_d2uiz+0x3a>
 8000b64:	f04f 30ff 	mov.w	r0, #4294967295
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0000 	mov.w	r0, #0
 8000b6e:	4770      	bx	lr

08000b70 <CRC_Init>:


#include "CRC.h"

void CRC_Init(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_CRCEN;
 8000b74:	4b05      	ldr	r3, [pc, #20]	@ (8000b8c <CRC_Init+0x1c>)
 8000b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b78:	4a04      	ldr	r2, [pc, #16]	@ (8000b8c <CRC_Init+0x1c>)
 8000b7a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b7e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	40023800 	.word	0x40023800

08000b90 <CRC_Reset>:

void CRC_Reset(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
	CRC->CR |= CRC_CR_RESET;
 8000b94:	4b05      	ldr	r3, [pc, #20]	@ (8000bac <CRC_Reset+0x1c>)
 8000b96:	689b      	ldr	r3, [r3, #8]
 8000b98:	4a04      	ldr	r2, [pc, #16]	@ (8000bac <CRC_Reset+0x1c>)
 8000b9a:	f043 0301 	orr.w	r3, r3, #1
 8000b9e:	6093      	str	r3, [r2, #8]
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	40023000 	.word	0x40023000

08000bb0 <CRC_Compute_8Bit_Block>:
	CRC->DR = (uint32_t)(word);
	return (CRC->DR);
}

uint32_t CRC_Compute_8Bit_Block(volatile uint8_t *wordBlock, size_t length)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	6039      	str	r1, [r7, #0]
	uint8_t temp=0;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	72fb      	strb	r3, [r7, #11]
	CRC_Reset();
 8000bbe:	f7ff ffe7 	bl	8000b90 <CRC_Reset>
	for(uint32_t i = 0; i < length; i++)
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60fb      	str	r3, [r7, #12]
 8000bc6:	e00a      	b.n	8000bde <CRC_Compute_8Bit_Block+0x2e>
	{
		temp = wordBlock[i];
 8000bc8:	687a      	ldr	r2, [r7, #4]
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	4413      	add	r3, r2
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	72fb      	strb	r3, [r7, #11]
		CRC -> DR = 0x00000000 | (temp);
 8000bd2:	4a08      	ldr	r2, [pc, #32]	@ (8000bf4 <CRC_Compute_8Bit_Block+0x44>)
 8000bd4:	7afb      	ldrb	r3, [r7, #11]
 8000bd6:	6013      	str	r3, [r2, #0]
	for(uint32_t i = 0; i < length; i++)
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	60fb      	str	r3, [r7, #12]
 8000bde:	68fa      	ldr	r2, [r7, #12]
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	429a      	cmp	r2, r3
 8000be4:	d3f0      	bcc.n	8000bc8 <CRC_Compute_8Bit_Block+0x18>

	}
	return (CRC -> DR);
 8000be6:	4b03      	ldr	r3, [pc, #12]	@ (8000bf4 <CRC_Compute_8Bit_Block+0x44>)
 8000be8:	681b      	ldr	r3, [r3, #0]
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	3710      	adds	r7, #16
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40023000 	.word	0x40023000

08000bf8 <Custom_Console_IRQ>:
volatile uint8_t Custom_TRX_Buffer[Custom_RX_Buffer_Length]; // Buffer for received and transmitted data

// USART configuration structure
USART_Config Custom_Comm;

void Custom_Console_IRQ(void){
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
	if (custom_rx_get_flag == 1) { // Check if reception is active
 8000bfc:	4b1c      	ldr	r3, [pc, #112]	@ (8000c70 <Custom_Console_IRQ+0x78>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d130      	bne.n	8000c66 <Custom_Console_IRQ+0x6e>
		(void)UART4->SR; // Read the status register to clear flags
 8000c04:	4b1b      	ldr	r3, [pc, #108]	@ (8000c74 <Custom_Console_IRQ+0x7c>)
 8000c06:	681b      	ldr	r3, [r3, #0]
		(void)UART4->DR; // Read the data register to clear flags
 8000c08:	4b1a      	ldr	r3, [pc, #104]	@ (8000c74 <Custom_Console_IRQ+0x7c>)
 8000c0a:	685b      	ldr	r3, [r3, #4]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c0c:	b672      	cpsid	i
}
 8000c0e:	bf00      	nop

		__disable_irq(); // Disable interrupts to safely update DMA configurations

		// Disable DMA stream
		Custom_Comm.USART_DMA_Instance_RX.Request.Stream->CR &= ~DMA_SxCR_EN;
 8000c10:	4b19      	ldr	r3, [pc, #100]	@ (8000c78 <Custom_Console_IRQ+0x80>)
 8000c12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	4b18      	ldr	r3, [pc, #96]	@ (8000c78 <Custom_Console_IRQ+0x80>)
 8000c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000c1a:	f022 0201 	bic.w	r2, r2, #1
 8000c1e:	601a      	str	r2, [r3, #0]

		// Calculate the length of received data
		Custom_RX_Length = Custom_RX_Buffer_Length - Custom_Comm.USART_DMA_Instance_RX.Request.Stream->NDTR;
 8000c20:	4b15      	ldr	r3, [pc, #84]	@ (8000c78 <Custom_Console_IRQ+0x80>)
 8000c22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 8000c2a:	461a      	mov	r2, r3
 8000c2c:	4b13      	ldr	r3, [pc, #76]	@ (8000c7c <Custom_Console_IRQ+0x84>)
 8000c2e:	601a      	str	r2, [r3, #0]

		// Prevent buffer overflow
		if (Custom_RX_Length > Custom_RX_Buffer_Length) {
 8000c30:	4b12      	ldr	r3, [pc, #72]	@ (8000c7c <Custom_Console_IRQ+0x84>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000c38:	dd03      	ble.n	8000c42 <Custom_Console_IRQ+0x4a>
			Custom_RX_Length = Custom_RX_Buffer_Length;
 8000c3a:	4b10      	ldr	r3, [pc, #64]	@ (8000c7c <Custom_Console_IRQ+0x84>)
 8000c3c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c40:	601a      	str	r2, [r3, #0]
		}

		// Reset DMA stream for the next reception
		Custom_Comm.USART_DMA_Instance_RX.Request.Stream->NDTR = Custom_RX_Buffer_Length;
 8000c42:	4b0d      	ldr	r3, [pc, #52]	@ (8000c78 <Custom_Console_IRQ+0x80>)
 8000c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000c46:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c4a:	605a      	str	r2, [r3, #4]
		Custom_Comm.USART_DMA_Instance_RX.Request.Stream->CR |= DMA_SxCR_EN;
 8000c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c78 <Custom_Console_IRQ+0x80>)
 8000c4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000c50:	681a      	ldr	r2, [r3, #0]
 8000c52:	4b09      	ldr	r3, [pc, #36]	@ (8000c78 <Custom_Console_IRQ+0x80>)
 8000c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000c56:	f042 0201 	orr.w	r2, r2, #1
 8000c5a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000c5c:	b662      	cpsie	i
}
 8000c5e:	bf00      	nop

		__enable_irq(); // Re-enable interrupts

		custom_rx_flag = 1; // Set the flag indicating data reception is complete
 8000c60:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <Custom_Console_IRQ+0x88>)
 8000c62:	2201      	movs	r2, #1
 8000c64:	601a      	str	r2, [r3, #0]
	}
}
 8000c66:	bf00      	nop
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr
 8000c70:	20000024 	.word	0x20000024
 8000c74:	40004c00 	.word	0x40004c00
 8000c78:	20000224 	.word	0x20000224
 8000c7c:	2000002c 	.word	0x2000002c
 8000c80:	20000028 	.word	0x20000028

08000c84 <Custom_Comm_Init>:


void Custom_Comm_Init(int32_t baudrate) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
	// Reset USART configuration to default values
	USART_Config_Reset(&Custom_Comm);
 8000c8c:	4815      	ldr	r0, [pc, #84]	@ (8000ce4 <Custom_Comm_Init+0x60>)
 8000c8e:	f002 fd93 	bl	80037b8 <USART_Config_Reset>

	// Configure USART parameters
	Custom_Comm.Port = UART4; // Use UART4 for console communication
 8000c92:	4b14      	ldr	r3, [pc, #80]	@ (8000ce4 <Custom_Comm_Init+0x60>)
 8000c94:	4a14      	ldr	r2, [pc, #80]	@ (8000ce8 <Custom_Comm_Init+0x64>)
 8000c96:	601a      	str	r2, [r3, #0]
	Custom_Comm.baudrate = baudrate; // Set the baud rate
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4a12      	ldr	r2, [pc, #72]	@ (8000ce4 <Custom_Comm_Init+0x60>)
 8000c9c:	6053      	str	r3, [r2, #4]
	Custom_Comm.mode = USART_Configuration.Mode.Asynchronous; // Asynchronous mode
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	4b10      	ldr	r3, [pc, #64]	@ (8000ce4 <Custom_Comm_Init+0x60>)
 8000ca2:	721a      	strb	r2, [r3, #8]
	Custom_Comm.stop_bits = USART_Configuration.Stop_Bits.Bit_1; // 1 stop bit
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce4 <Custom_Comm_Init+0x60>)
 8000caa:	741a      	strb	r2, [r3, #16]
	Custom_Comm.TX_Pin = UART4_TX_Pin.PC10; // TX pin is PC10
 8000cac:	220a      	movs	r2, #10
 8000cae:	4b0d      	ldr	r3, [pc, #52]	@ (8000ce4 <Custom_Comm_Init+0x60>)
 8000cb0:	725a      	strb	r2, [r3, #9]
	Custom_Comm.RX_Pin = UART4_RX_Pin.PC11; // RX pin is PC11
 8000cb2:	220b      	movs	r2, #11
 8000cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce4 <Custom_Comm_Init+0x60>)
 8000cb6:	729a      	strb	r2, [r3, #10]
	Custom_Comm.interrupt = USART_Configuration.Interrupt_Type.IDLE_Enable; // Enable IDLE interrupt
 8000cb8:	2310      	movs	r3, #16
 8000cba:	b2da      	uxtb	r2, r3
 8000cbc:	4b09      	ldr	r3, [pc, #36]	@ (8000ce4 <Custom_Comm_Init+0x60>)
 8000cbe:	739a      	strb	r2, [r3, #14]
	Custom_Comm.dma_enable = USART_Configuration.DMA_Enable.TX_Enable | USART_Configuration.DMA_Enable.RX_Enable; // Enable DMA for TX and RX
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	b2da      	uxtb	r2, r3
 8000cc8:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <Custom_Comm_Init+0x60>)
 8000cca:	745a      	strb	r2, [r3, #17]
	Custom_Comm.ISR_Routines.Idle_Line_ISR = Custom_Console_IRQ;
 8000ccc:	4b05      	ldr	r3, [pc, #20]	@ (8000ce4 <Custom_Comm_Init+0x60>)
 8000cce:	4a07      	ldr	r2, [pc, #28]	@ (8000cec <Custom_Comm_Init+0x68>)
 8000cd0:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
	// Initialize USART
	if (USART_Init(&Custom_Comm) != true) {}
 8000cd4:	4803      	ldr	r0, [pc, #12]	@ (8000ce4 <Custom_Comm_Init+0x60>)
 8000cd6:	f003 fbad 	bl	8004434 <USART_Init>
}
 8000cda:	bf00      	nop
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	20000224 	.word	0x20000224
 8000ce8:	40004c00 	.word	0x40004c00
 8000cec:	08000bf9 	.word	0x08000bf9

08000cf0 <Custom_Comm_Send>:


void Custom_Comm_Send(volatile uint8_t *buffer, size_t buffer_size) {
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	6039      	str	r1, [r7, #0]

	if(buffer_size == 1)
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	d106      	bne.n	8000d0e <Custom_Comm_Send+0x1e>
	{
		USART_TX_Single_Byte(&Custom_Comm, buffer[0]);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	4619      	mov	r1, r3
 8000d08:	4806      	ldr	r0, [pc, #24]	@ (8000d24 <Custom_Comm_Send+0x34>)
 8000d0a:	f004 fa27 	bl	800515c <USART_TX_Single_Byte>
	}

	// Transmit the buffer using DMA
	USART_TX_Buffer(&Custom_Comm, (uint8_t *)&buffer[0], buffer_size);
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	b29b      	uxth	r3, r3
 8000d12:	461a      	mov	r2, r3
 8000d14:	6879      	ldr	r1, [r7, #4]
 8000d16:	4803      	ldr	r0, [pc, #12]	@ (8000d24 <Custom_Comm_Send+0x34>)
 8000d18:	f003 ffee 	bl	8004cf8 <USART_TX_Buffer>

}
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	20000224 	.word	0x20000224

08000d28 <Custom_Comm_Receive>:


uint16_t Custom_Comm_Receive(volatile uint8_t *buffer)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b088      	sub	sp, #32
 8000d2c:	af04      	add	r7, sp, #16
 8000d2e:	6078      	str	r0, [r7, #4]
	int result;

	custom_rx_get_flag = 1; // Enable reception
 8000d30:	4b1c      	ldr	r3, [pc, #112]	@ (8000da4 <Custom_Comm_Receive+0x7c>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	601a      	str	r2, [r3, #0]

	// Start DMA reception
	USART_RX_Buffer(&Custom_Comm, (uint8_t *)Custom_TRX_Buffer, Custom_RX_Buffer_Length, 0);
 8000d36:	2300      	movs	r3, #0
 8000d38:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000d3c:	491a      	ldr	r1, [pc, #104]	@ (8000da8 <Custom_Comm_Receive+0x80>)
 8000d3e:	481b      	ldr	r0, [pc, #108]	@ (8000dac <Custom_Comm_Receive+0x84>)
 8000d40:	f004 f8ea 	bl	8004f18 <USART_RX_Buffer>

	// Wait until data reception is complete
	while (custom_rx_flag == 0) {
 8000d44:	bf00      	nop
 8000d46:	4b1a      	ldr	r3, [pc, #104]	@ (8000db0 <Custom_Comm_Receive+0x88>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d0fb      	beq.n	8000d46 <Custom_Comm_Receive+0x1e>
		// Wait loop
	}

	// Check for valid input length
	if (Custom_RX_Length < 2) {
 8000d4e:	4b19      	ldr	r3, [pc, #100]	@ (8000db4 <Custom_Comm_Receive+0x8c>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	2b01      	cmp	r3, #1
 8000d54:	dc08      	bgt.n	8000d68 <Custom_Comm_Receive+0x40>
		// Reset flags and return error
		custom_rx_get_flag = 0;
 8000d56:	4b13      	ldr	r3, [pc, #76]	@ (8000da4 <Custom_Comm_Receive+0x7c>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]
		custom_rx_flag = 0;
 8000d5c:	4b14      	ldr	r3, [pc, #80]	@ (8000db0 <Custom_Comm_Receive+0x88>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	601a      	str	r2, [r3, #0]
		return -1;
 8000d62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d66:	e018      	b.n	8000d9a <Custom_Comm_Receive+0x72>
	}

	result = Custom_RX_Length;
 8000d68:	4b12      	ldr	r3, [pc, #72]	@ (8000db4 <Custom_Comm_Receive+0x8c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	60fb      	str	r3, [r7, #12]

	DMA_Memory_To_Memory_Transfer(Custom_TRX_Buffer, 8,1,  buffer, 8, 1, Custom_RX_Length);
 8000d6e:	4b11      	ldr	r3, [pc, #68]	@ (8000db4 <Custom_Comm_Receive+0x8c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	9302      	str	r3, [sp, #8]
 8000d76:	2301      	movs	r3, #1
 8000d78:	9301      	str	r3, [sp, #4]
 8000d7a:	2308      	movs	r3, #8
 8000d7c:	9300      	str	r3, [sp, #0]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2201      	movs	r2, #1
 8000d82:	2108      	movs	r1, #8
 8000d84:	4808      	ldr	r0, [pc, #32]	@ (8000da8 <Custom_Comm_Receive+0x80>)
 8000d86:	f001 feb5 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>

	custom_rx_get_flag = 0; // Indicates if the reception is active
 8000d8a:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <Custom_Comm_Receive+0x7c>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
	custom_rx_flag = 0;
 8000d90:	4b07      	ldr	r3, [pc, #28]	@ (8000db0 <Custom_Comm_Receive+0x88>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]


	return result;
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	b29b      	uxth	r3, r3


}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3710      	adds	r7, #16
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	20000024 	.word	0x20000024
 8000da8:	20000030 	.word	0x20000030
 8000dac:	20000224 	.word	0x20000224
 8000db0:	20000028 	.word	0x20000028
 8000db4:	2000002c 	.word	0x2000002c

08000db8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	db0b      	blt.n	8000de2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	f003 021f 	and.w	r2, r3, #31
 8000dd0:	4907      	ldr	r1, [pc, #28]	@ (8000df0 <__NVIC_EnableIRQ+0x38>)
 8000dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd6:	095b      	lsrs	r3, r3, #5
 8000dd8:	2001      	movs	r0, #1
 8000dda:	fa00 f202 	lsl.w	r2, r0, r2
 8000dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000de2:	bf00      	nop
 8000de4:	370c      	adds	r7, #12
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000e100 	.word	0xe000e100

08000df4 <DMA1_Stream0_IRQHandler>:
volatile uint32_t DMA_LISR = 0;
volatile uint32_t DMA_HISR = 0;


void DMA1_Stream0_IRQHandler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 8000df8:	4b60      	ldr	r3, [pc, #384]	@ (8000f7c <DMA1_Stream0_IRQHandler+0x188>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a60      	ldr	r2, [pc, #384]	@ (8000f80 <DMA1_Stream0_IRQHandler+0x18c>)
 8000dfe:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF0)
 8000e00:	4b5f      	ldr	r3, [pc, #380]	@ (8000f80 <DMA1_Stream0_IRQHandler+0x18c>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f003 0301 	and.w	r3, r3, #1
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d015      	beq.n	8000e38 <DMA1_Stream0_IRQHandler+0x44>
	{

		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8000e0c:	4b5d      	ldr	r3, [pc, #372]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	69db      	ldr	r3, [r3, #28]
 8000e12:	2280      	movs	r2, #128	@ 0x80
 8000e14:	4013      	ands	r3, r2
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d00e      	beq.n	8000e38 <DMA1_Stream0_IRQHandler+0x44>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000e1a:	4b5a      	ldr	r3, [pc, #360]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d009      	beq.n	8000e38 <DMA1_Stream0_IRQHandler+0x44>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000e24:	4b57      	ldr	r3, [pc, #348]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e2a:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF0;
 8000e2c:	4b53      	ldr	r3, [pc, #332]	@ (8000f7c <DMA1_Stream0_IRQHandler+0x188>)
 8000e2e:	689b      	ldr	r3, [r3, #8]
 8000e30:	4a52      	ldr	r2, [pc, #328]	@ (8000f7c <DMA1_Stream0_IRQHandler+0x188>)
 8000e32:	f043 0301 	orr.w	r3, r3, #1
 8000e36:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF0)
 8000e38:	4b51      	ldr	r3, [pc, #324]	@ (8000f80 <DMA1_Stream0_IRQHandler+0x18c>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f003 0304 	and.w	r3, r3, #4
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d015      	beq.n	8000e70 <DMA1_Stream0_IRQHandler+0x7c>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8000e44:	4b4f      	ldr	r3, [pc, #316]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	69db      	ldr	r3, [r3, #28]
 8000e4a:	2202      	movs	r2, #2
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d00e      	beq.n	8000e70 <DMA1_Stream0_IRQHandler+0x7c>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000e52:	4b4c      	ldr	r3, [pc, #304]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d009      	beq.n	8000e70 <DMA1_Stream0_IRQHandler+0x7c>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000e5c:	4b49      	ldr	r3, [pc, #292]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e62:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 8000e64:	4b45      	ldr	r3, [pc, #276]	@ (8000f7c <DMA1_Stream0_IRQHandler+0x188>)
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	4a44      	ldr	r2, [pc, #272]	@ (8000f7c <DMA1_Stream0_IRQHandler+0x188>)
 8000e6a:	f043 0304 	orr.w	r3, r3, #4
 8000e6e:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF0)
 8000e70:	4b43      	ldr	r3, [pc, #268]	@ (8000f80 <DMA1_Stream0_IRQHandler+0x18c>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f003 0308 	and.w	r3, r3, #8
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d015      	beq.n	8000ea8 <DMA1_Stream0_IRQHandler+0xb4>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8000e7c:	4b41      	ldr	r3, [pc, #260]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	69db      	ldr	r3, [r3, #28]
 8000e82:	2204      	movs	r2, #4
 8000e84:	4013      	ands	r3, r2
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d00e      	beq.n	8000ea8 <DMA1_Stream0_IRQHandler+0xb4>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000e8a:	4b3e      	ldr	r3, [pc, #248]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d009      	beq.n	8000ea8 <DMA1_Stream0_IRQHandler+0xb4>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000e94:	4b3b      	ldr	r3, [pc, #236]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e9a:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF0;
 8000e9c:	4b37      	ldr	r3, [pc, #220]	@ (8000f7c <DMA1_Stream0_IRQHandler+0x188>)
 8000e9e:	689b      	ldr	r3, [r3, #8]
 8000ea0:	4a36      	ldr	r2, [pc, #216]	@ (8000f7c <DMA1_Stream0_IRQHandler+0x188>)
 8000ea2:	f043 0308 	orr.w	r3, r3, #8
 8000ea6:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF0)
 8000ea8:	4b35      	ldr	r3, [pc, #212]	@ (8000f80 <DMA1_Stream0_IRQHandler+0x18c>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f003 0310 	and.w	r3, r3, #16
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d02d      	beq.n	8000f10 <DMA1_Stream0_IRQHandler+0x11c>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8000eb4:	4b33      	ldr	r3, [pc, #204]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	69db      	ldr	r3, [r3, #28]
 8000eba:	2208      	movs	r2, #8
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d026      	beq.n	8000f10 <DMA1_Stream0_IRQHandler+0x11c>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000ec2:	4b30      	ldr	r3, [pc, #192]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d021      	beq.n	8000f10 <DMA1_Stream0_IRQHandler+0x11c>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000ecc:	4b2d      	ldr	r3, [pc, #180]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ed2:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF0;
 8000ed4:	4b29      	ldr	r3, [pc, #164]	@ (8000f7c <DMA1_Stream0_IRQHandler+0x188>)
 8000ed6:	689b      	ldr	r3, [r3, #8]
 8000ed8:	4a28      	ldr	r2, [pc, #160]	@ (8000f7c <DMA1_Stream0_IRQHandler+0x188>)
 8000eda:	f043 0310 	orr.w	r3, r3, #16
 8000ede:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000ee0:	4b28      	ldr	r3, [pc, #160]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ee6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d110      	bne.n	8000f10 <DMA1_Stream0_IRQHandler+0x11c>
				{
					if((__DMA1_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000eee:	4b25      	ldr	r3, [pc, #148]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d004      	beq.n	8000f08 <DMA1_Stream0_IRQHandler+0x114>
					{
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000efe:	4b21      	ldr	r3, [pc, #132]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000f04:	4798      	blx	r3
 8000f06:	e003      	b.n	8000f10 <DMA1_Stream0_IRQHandler+0x11c>
					}
					else
					{
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000f08:	4b1e      	ldr	r3, [pc, #120]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f0e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF0)
 8000f10:	4b1b      	ldr	r3, [pc, #108]	@ (8000f80 <DMA1_Stream0_IRQHandler+0x18c>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f003 0320 	and.w	r3, r3, #32
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d02d      	beq.n	8000f78 <DMA1_Stream0_IRQHandler+0x184>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8000f1c:	4b19      	ldr	r3, [pc, #100]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	69db      	ldr	r3, [r3, #28]
 8000f22:	2210      	movs	r2, #16
 8000f24:	4013      	ands	r3, r2
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d026      	beq.n	8000f78 <DMA1_Stream0_IRQHandler+0x184>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000f2a:	4b16      	ldr	r3, [pc, #88]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d021      	beq.n	8000f78 <DMA1_Stream0_IRQHandler+0x184>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8000f34:	4b13      	ldr	r3, [pc, #76]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3a:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF0;
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f7c <DMA1_Stream0_IRQHandler+0x188>)
 8000f3e:	689b      	ldr	r3, [r3, #8]
 8000f40:	4a0e      	ldr	r2, [pc, #56]	@ (8000f7c <DMA1_Stream0_IRQHandler+0x188>)
 8000f42:	f043 0320 	orr.w	r3, r3, #32
 8000f46:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000f48:	4b0e      	ldr	r3, [pc, #56]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f4e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d110      	bne.n	8000f78 <DMA1_Stream0_IRQHandler+0x184>
				{
					if((__DMA1_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000f56:	4b0b      	ldr	r3, [pc, #44]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d004      	beq.n	8000f70 <DMA1_Stream0_IRQHandler+0x17c>
					{
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000f66:	4b07      	ldr	r3, [pc, #28]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000f6c:	4798      	blx	r3
				}
			}
		}

	}
}
 8000f6e:	e003      	b.n	8000f78 <DMA1_Stream0_IRQHandler+0x184>
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000f70:	4b04      	ldr	r3, [pc, #16]	@ (8000f84 <DMA1_Stream0_IRQHandler+0x190>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f76:	4798      	blx	r3
}
 8000f78:	bf00      	nop
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	40026000 	.word	0x40026000
 8000f80:	20000348 	.word	0x20000348
 8000f84:	20000308 	.word	0x20000308

08000f88 <DMA1_Stream1_IRQHandler>:

void DMA1_Stream1_IRQHandler(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 8000f8c:	4b60      	ldr	r3, [pc, #384]	@ (8001110 <DMA1_Stream1_IRQHandler+0x188>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a60      	ldr	r2, [pc, #384]	@ (8001114 <DMA1_Stream1_IRQHandler+0x18c>)
 8000f92:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF1)
 8000f94:	4b5f      	ldr	r3, [pc, #380]	@ (8001114 <DMA1_Stream1_IRQHandler+0x18c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d015      	beq.n	8000fcc <DMA1_Stream1_IRQHandler+0x44>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8000fa0:	4b5d      	ldr	r3, [pc, #372]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	69db      	ldr	r3, [r3, #28]
 8000fa6:	2280      	movs	r2, #128	@ 0x80
 8000fa8:	4013      	ands	r3, r2
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d00e      	beq.n	8000fcc <DMA1_Stream1_IRQHandler+0x44>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000fae:	4b5a      	ldr	r3, [pc, #360]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d009      	beq.n	8000fcc <DMA1_Stream1_IRQHandler+0x44>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000fb8:	4b57      	ldr	r3, [pc, #348]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fbe:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF1;
 8000fc0:	4b53      	ldr	r3, [pc, #332]	@ (8001110 <DMA1_Stream1_IRQHandler+0x188>)
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	4a52      	ldr	r2, [pc, #328]	@ (8001110 <DMA1_Stream1_IRQHandler+0x188>)
 8000fc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fca:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF1)
 8000fcc:	4b51      	ldr	r3, [pc, #324]	@ (8001114 <DMA1_Stream1_IRQHandler+0x18c>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d015      	beq.n	8001004 <DMA1_Stream1_IRQHandler+0x7c>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8000fd8:	4b4f      	ldr	r3, [pc, #316]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	69db      	ldr	r3, [r3, #28]
 8000fde:	2202      	movs	r2, #2
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d00e      	beq.n	8001004 <DMA1_Stream1_IRQHandler+0x7c>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000fe6:	4b4c      	ldr	r3, [pc, #304]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d009      	beq.n	8001004 <DMA1_Stream1_IRQHandler+0x7c>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000ff0:	4b49      	ldr	r3, [pc, #292]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff6:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 8000ff8:	4b45      	ldr	r3, [pc, #276]	@ (8001110 <DMA1_Stream1_IRQHandler+0x188>)
 8000ffa:	689b      	ldr	r3, [r3, #8]
 8000ffc:	4a44      	ldr	r2, [pc, #272]	@ (8001110 <DMA1_Stream1_IRQHandler+0x188>)
 8000ffe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001002:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF1)
 8001004:	4b43      	ldr	r3, [pc, #268]	@ (8001114 <DMA1_Stream1_IRQHandler+0x18c>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800100c:	2b00      	cmp	r3, #0
 800100e:	d015      	beq.n	800103c <DMA1_Stream1_IRQHandler+0xb4>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8001010:	4b41      	ldr	r3, [pc, #260]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	69db      	ldr	r3, [r3, #28]
 8001016:	2204      	movs	r2, #4
 8001018:	4013      	ands	r3, r2
 800101a:	2b00      	cmp	r3, #0
 800101c:	d00e      	beq.n	800103c <DMA1_Stream1_IRQHandler+0xb4>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Transfer_Error_ISR)
 800101e:	4b3e      	ldr	r3, [pc, #248]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001024:	2b00      	cmp	r3, #0
 8001026:	d009      	beq.n	800103c <DMA1_Stream1_IRQHandler+0xb4>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001028:	4b3b      	ldr	r3, [pc, #236]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800102e:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF1;
 8001030:	4b37      	ldr	r3, [pc, #220]	@ (8001110 <DMA1_Stream1_IRQHandler+0x188>)
 8001032:	689b      	ldr	r3, [r3, #8]
 8001034:	4a36      	ldr	r2, [pc, #216]	@ (8001110 <DMA1_Stream1_IRQHandler+0x188>)
 8001036:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800103a:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF1)
 800103c:	4b35      	ldr	r3, [pc, #212]	@ (8001114 <DMA1_Stream1_IRQHandler+0x18c>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001044:	2b00      	cmp	r3, #0
 8001046:	d02d      	beq.n	80010a4 <DMA1_Stream1_IRQHandler+0x11c>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8001048:	4b33      	ldr	r3, [pc, #204]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	69db      	ldr	r3, [r3, #28]
 800104e:	2208      	movs	r2, #8
 8001050:	4013      	ands	r3, r2
 8001052:	2b00      	cmp	r3, #0
 8001054:	d026      	beq.n	80010a4 <DMA1_Stream1_IRQHandler+0x11c>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001056:	4b30      	ldr	r3, [pc, #192]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800105c:	2b00      	cmp	r3, #0
 800105e:	d021      	beq.n	80010a4 <DMA1_Stream1_IRQHandler+0x11c>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001060:	4b2d      	ldr	r3, [pc, #180]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001066:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF1;
 8001068:	4b29      	ldr	r3, [pc, #164]	@ (8001110 <DMA1_Stream1_IRQHandler+0x188>)
 800106a:	689b      	ldr	r3, [r3, #8]
 800106c:	4a28      	ldr	r2, [pc, #160]	@ (8001110 <DMA1_Stream1_IRQHandler+0x188>)
 800106e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001072:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001074:	4b28      	ldr	r3, [pc, #160]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800107a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800107e:	4293      	cmp	r3, r2
 8001080:	d110      	bne.n	80010a4 <DMA1_Stream1_IRQHandler+0x11c>
				{
					if((__DMA1_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001082:	4b25      	ldr	r3, [pc, #148]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800108e:	2b00      	cmp	r3, #0
 8001090:	d004      	beq.n	800109c <DMA1_Stream1_IRQHandler+0x114>
					{
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001092:	4b21      	ldr	r3, [pc, #132]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001098:	4798      	blx	r3
 800109a:	e003      	b.n	80010a4 <DMA1_Stream1_IRQHandler+0x11c>
					}
					else
					{
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800109c:	4b1e      	ldr	r3, [pc, #120]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80010a2:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF1)
 80010a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001114 <DMA1_Stream1_IRQHandler+0x18c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d02d      	beq.n	800110c <DMA1_Stream1_IRQHandler+0x184>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80010b0:	4b19      	ldr	r3, [pc, #100]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	69db      	ldr	r3, [r3, #28]
 80010b6:	2210      	movs	r2, #16
 80010b8:	4013      	ands	r3, r2
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d026      	beq.n	800110c <DMA1_Stream1_IRQHandler+0x184>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80010be:	4b16      	ldr	r3, [pc, #88]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d021      	beq.n	800110c <DMA1_Stream1_IRQHandler+0x184>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80010c8:	4b13      	ldr	r3, [pc, #76]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ce:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF1;
 80010d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001110 <DMA1_Stream1_IRQHandler+0x188>)
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	4a0e      	ldr	r2, [pc, #56]	@ (8001110 <DMA1_Stream1_IRQHandler+0x188>)
 80010d6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010da:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80010dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010e2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d110      	bne.n	800110c <DMA1_Stream1_IRQHandler+0x184>
				{
					if((__DMA1_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80010ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d004      	beq.n	8001104 <DMA1_Stream1_IRQHandler+0x17c>
					{
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80010fa:	4b07      	ldr	r3, [pc, #28]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001100:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 8001102:	e003      	b.n	800110c <DMA1_Stream1_IRQHandler+0x184>
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001104:	4b04      	ldr	r3, [pc, #16]	@ (8001118 <DMA1_Stream1_IRQHandler+0x190>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800110a:	4798      	blx	r3
}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40026000 	.word	0x40026000
 8001114:	20000348 	.word	0x20000348
 8001118:	2000030c 	.word	0x2000030c

0800111c <DMA1_Stream2_IRQHandler>:


void DMA1_Stream2_IRQHandler(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 8001120:	4b64      	ldr	r3, [pc, #400]	@ (80012b4 <DMA1_Stream2_IRQHandler+0x198>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a64      	ldr	r2, [pc, #400]	@ (80012b8 <DMA1_Stream2_IRQHandler+0x19c>)
 8001126:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF2)
 8001128:	4b63      	ldr	r3, [pc, #396]	@ (80012b8 <DMA1_Stream2_IRQHandler+0x19c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001130:	2b00      	cmp	r3, #0
 8001132:	d015      	beq.n	8001160 <DMA1_Stream2_IRQHandler+0x44>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8001134:	4b61      	ldr	r3, [pc, #388]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	2280      	movs	r2, #128	@ 0x80
 800113c:	4013      	ands	r3, r2
 800113e:	2b00      	cmp	r3, #0
 8001140:	d00e      	beq.n	8001160 <DMA1_Stream2_IRQHandler+0x44>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001142:	4b5e      	ldr	r3, [pc, #376]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001148:	2b00      	cmp	r3, #0
 800114a:	d009      	beq.n	8001160 <DMA1_Stream2_IRQHandler+0x44>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.FIFO_Error_ISR();
 800114c:	4b5b      	ldr	r3, [pc, #364]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001152:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8001154:	4b57      	ldr	r3, [pc, #348]	@ (80012b4 <DMA1_Stream2_IRQHandler+0x198>)
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	4a56      	ldr	r2, [pc, #344]	@ (80012b4 <DMA1_Stream2_IRQHandler+0x198>)
 800115a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800115e:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF2)
 8001160:	4b55      	ldr	r3, [pc, #340]	@ (80012b8 <DMA1_Stream2_IRQHandler+0x19c>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001168:	2b00      	cmp	r3, #0
 800116a:	d015      	beq.n	8001198 <DMA1_Stream2_IRQHandler+0x7c>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 800116c:	4b53      	ldr	r3, [pc, #332]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	69db      	ldr	r3, [r3, #28]
 8001172:	2202      	movs	r2, #2
 8001174:	4013      	ands	r3, r2
 8001176:	2b00      	cmp	r3, #0
 8001178:	d00e      	beq.n	8001198 <DMA1_Stream2_IRQHandler+0x7c>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800117a:	4b50      	ldr	r3, [pc, #320]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001180:	2b00      	cmp	r3, #0
 8001182:	d009      	beq.n	8001198 <DMA1_Stream2_IRQHandler+0x7c>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001184:	4b4d      	ldr	r3, [pc, #308]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118a:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 800118c:	4b49      	ldr	r3, [pc, #292]	@ (80012b4 <DMA1_Stream2_IRQHandler+0x198>)
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	4a48      	ldr	r2, [pc, #288]	@ (80012b4 <DMA1_Stream2_IRQHandler+0x198>)
 8001192:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001196:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF2)
 8001198:	4b47      	ldr	r3, [pc, #284]	@ (80012b8 <DMA1_Stream2_IRQHandler+0x19c>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d01c      	beq.n	80011de <DMA1_Stream2_IRQHandler+0xc2>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 80011a4:	4b45      	ldr	r3, [pc, #276]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	69db      	ldr	r3, [r3, #28]
 80011aa:	2204      	movs	r2, #4
 80011ac:	4013      	ands	r3, r2
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d015      	beq.n	80011de <DMA1_Stream2_IRQHandler+0xc2>
		{
			if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 80011b2:	4b42      	ldr	r3, [pc, #264]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	69db      	ldr	r3, [r3, #28]
 80011b8:	2204      	movs	r2, #4
 80011ba:	4013      	ands	r3, r2
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d00e      	beq.n	80011de <DMA1_Stream2_IRQHandler+0xc2>
			{
				if (__DMA1_Stream2_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80011c0:	4b3e      	ldr	r3, [pc, #248]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d009      	beq.n	80011de <DMA1_Stream2_IRQHandler+0xc2>
				{
					__DMA1_Stream2_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80011ca:	4b3c      	ldr	r3, [pc, #240]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011d0:	4798      	blx	r3
					DMA1 -> LIFCR |= DMA_LIFCR_CTEIF2;
 80011d2:	4b38      	ldr	r3, [pc, #224]	@ (80012b4 <DMA1_Stream2_IRQHandler+0x198>)
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	4a37      	ldr	r2, [pc, #220]	@ (80012b4 <DMA1_Stream2_IRQHandler+0x198>)
 80011d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80011dc:	6093      	str	r3, [r2, #8]
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF2)
 80011de:	4b36      	ldr	r3, [pc, #216]	@ (80012b8 <DMA1_Stream2_IRQHandler+0x19c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d02d      	beq.n	8001246 <DMA1_Stream2_IRQHandler+0x12a>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 80011ea:	4b34      	ldr	r3, [pc, #208]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	69db      	ldr	r3, [r3, #28]
 80011f0:	2208      	movs	r2, #8
 80011f2:	4013      	ands	r3, r2
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d026      	beq.n	8001246 <DMA1_Stream2_IRQHandler+0x12a>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80011f8:	4b30      	ldr	r3, [pc, #192]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d021      	beq.n	8001246 <DMA1_Stream2_IRQHandler+0x12a>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001202:	4b2e      	ldr	r3, [pc, #184]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001208:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF2;
 800120a:	4b2a      	ldr	r3, [pc, #168]	@ (80012b4 <DMA1_Stream2_IRQHandler+0x198>)
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	4a29      	ldr	r2, [pc, #164]	@ (80012b4 <DMA1_Stream2_IRQHandler+0x198>)
 8001210:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001214:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001216:	4b29      	ldr	r3, [pc, #164]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800121c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001220:	4293      	cmp	r3, r2
 8001222:	d110      	bne.n	8001246 <DMA1_Stream2_IRQHandler+0x12a>
				{
					if((__DMA1_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001224:	4b25      	ldr	r3, [pc, #148]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001230:	2b00      	cmp	r3, #0
 8001232:	d004      	beq.n	800123e <DMA1_Stream2_IRQHandler+0x122>
					{
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001234:	4b21      	ldr	r3, [pc, #132]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800123a:	4798      	blx	r3
 800123c:	e003      	b.n	8001246 <DMA1_Stream2_IRQHandler+0x12a>
					}
					else
					{
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800123e:	4b1f      	ldr	r3, [pc, #124]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001244:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF2)
 8001246:	4b1c      	ldr	r3, [pc, #112]	@ (80012b8 <DMA1_Stream2_IRQHandler+0x19c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d02d      	beq.n	80012ae <DMA1_Stream2_IRQHandler+0x192>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8001252:	4b1a      	ldr	r3, [pc, #104]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	69db      	ldr	r3, [r3, #28]
 8001258:	2210      	movs	r2, #16
 800125a:	4013      	ands	r3, r2
 800125c:	2b00      	cmp	r3, #0
 800125e:	d026      	beq.n	80012ae <DMA1_Stream2_IRQHandler+0x192>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001260:	4b16      	ldr	r3, [pc, #88]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001266:	2b00      	cmp	r3, #0
 8001268:	d021      	beq.n	80012ae <DMA1_Stream2_IRQHandler+0x192>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 800126a:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001270:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF2;
 8001272:	4b10      	ldr	r3, [pc, #64]	@ (80012b4 <DMA1_Stream2_IRQHandler+0x198>)
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	4a0f      	ldr	r2, [pc, #60]	@ (80012b4 <DMA1_Stream2_IRQHandler+0x198>)
 8001278:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800127c:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800127e:	4b0f      	ldr	r3, [pc, #60]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001284:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001288:	4293      	cmp	r3, r2
 800128a:	d110      	bne.n	80012ae <DMA1_Stream2_IRQHandler+0x192>
				{
					if((__DMA1_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800128c:	4b0b      	ldr	r3, [pc, #44]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001298:	2b00      	cmp	r3, #0
 800129a:	d004      	beq.n	80012a6 <DMA1_Stream2_IRQHandler+0x18a>
					{
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800129c:	4b07      	ldr	r3, [pc, #28]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80012a2:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 80012a4:	e003      	b.n	80012ae <DMA1_Stream2_IRQHandler+0x192>
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80012a6:	4b05      	ldr	r3, [pc, #20]	@ (80012bc <DMA1_Stream2_IRQHandler+0x1a0>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012ac:	4798      	blx	r3
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40026000 	.word	0x40026000
 80012b8:	20000348 	.word	0x20000348
 80012bc:	20000310 	.word	0x20000310

080012c0 <DMA1_Stream3_IRQHandler>:

void DMA1_Stream3_IRQHandler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 80012c4:	4b60      	ldr	r3, [pc, #384]	@ (8001448 <DMA1_Stream3_IRQHandler+0x188>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a60      	ldr	r2, [pc, #384]	@ (800144c <DMA1_Stream3_IRQHandler+0x18c>)
 80012ca:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF3)
 80012cc:	4b5f      	ldr	r3, [pc, #380]	@ (800144c <DMA1_Stream3_IRQHandler+0x18c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d015      	beq.n	8001304 <DMA1_Stream3_IRQHandler+0x44>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 80012d8:	4b5d      	ldr	r3, [pc, #372]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	69db      	ldr	r3, [r3, #28]
 80012de:	2280      	movs	r2, #128	@ 0x80
 80012e0:	4013      	ands	r3, r2
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d00e      	beq.n	8001304 <DMA1_Stream3_IRQHandler+0x44>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80012e6:	4b5a      	ldr	r3, [pc, #360]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d009      	beq.n	8001304 <DMA1_Stream3_IRQHandler+0x44>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80012f0:	4b57      	ldr	r3, [pc, #348]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012f6:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF3;
 80012f8:	4b53      	ldr	r3, [pc, #332]	@ (8001448 <DMA1_Stream3_IRQHandler+0x188>)
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	4a52      	ldr	r2, [pc, #328]	@ (8001448 <DMA1_Stream3_IRQHandler+0x188>)
 80012fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001302:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_DMEIF3)
 8001304:	4b51      	ldr	r3, [pc, #324]	@ (800144c <DMA1_Stream3_IRQHandler+0x18c>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800130c:	2b00      	cmp	r3, #0
 800130e:	d015      	beq.n	800133c <DMA1_Stream3_IRQHandler+0x7c>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8001310:	4b4f      	ldr	r3, [pc, #316]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	69db      	ldr	r3, [r3, #28]
 8001316:	2202      	movs	r2, #2
 8001318:	4013      	ands	r3, r2
 800131a:	2b00      	cmp	r3, #0
 800131c:	d00e      	beq.n	800133c <DMA1_Stream3_IRQHandler+0x7c>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800131e:	4b4c      	ldr	r3, [pc, #304]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001324:	2b00      	cmp	r3, #0
 8001326:	d009      	beq.n	800133c <DMA1_Stream3_IRQHandler+0x7c>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001328:	4b49      	ldr	r3, [pc, #292]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800132e:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 8001330:	4b45      	ldr	r3, [pc, #276]	@ (8001448 <DMA1_Stream3_IRQHandler+0x188>)
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	4a44      	ldr	r2, [pc, #272]	@ (8001448 <DMA1_Stream3_IRQHandler+0x188>)
 8001336:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800133a:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TEIF3)
 800133c:	4b43      	ldr	r3, [pc, #268]	@ (800144c <DMA1_Stream3_IRQHandler+0x18c>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001344:	2b00      	cmp	r3, #0
 8001346:	d015      	beq.n	8001374 <DMA1_Stream3_IRQHandler+0xb4>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8001348:	4b41      	ldr	r3, [pc, #260]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	69db      	ldr	r3, [r3, #28]
 800134e:	2204      	movs	r2, #4
 8001350:	4013      	ands	r3, r2
 8001352:	2b00      	cmp	r3, #0
 8001354:	d00e      	beq.n	8001374 <DMA1_Stream3_IRQHandler+0xb4>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001356:	4b3e      	ldr	r3, [pc, #248]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800135c:	2b00      	cmp	r3, #0
 800135e:	d009      	beq.n	8001374 <DMA1_Stream3_IRQHandler+0xb4>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001360:	4b3b      	ldr	r3, [pc, #236]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001366:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF3;
 8001368:	4b37      	ldr	r3, [pc, #220]	@ (8001448 <DMA1_Stream3_IRQHandler+0x188>)
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	4a36      	ldr	r2, [pc, #216]	@ (8001448 <DMA1_Stream3_IRQHandler+0x188>)
 800136e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001372:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF3)
 8001374:	4b35      	ldr	r3, [pc, #212]	@ (800144c <DMA1_Stream3_IRQHandler+0x18c>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800137c:	2b00      	cmp	r3, #0
 800137e:	d02d      	beq.n	80013dc <DMA1_Stream3_IRQHandler+0x11c>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8001380:	4b33      	ldr	r3, [pc, #204]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	69db      	ldr	r3, [r3, #28]
 8001386:	2208      	movs	r2, #8
 8001388:	4013      	ands	r3, r2
 800138a:	2b00      	cmp	r3, #0
 800138c:	d026      	beq.n	80013dc <DMA1_Stream3_IRQHandler+0x11c>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 800138e:	4b30      	ldr	r3, [pc, #192]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001394:	2b00      	cmp	r3, #0
 8001396:	d021      	beq.n	80013dc <DMA1_Stream3_IRQHandler+0x11c>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001398:	4b2d      	ldr	r3, [pc, #180]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800139e:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF3;
 80013a0:	4b29      	ldr	r3, [pc, #164]	@ (8001448 <DMA1_Stream3_IRQHandler+0x188>)
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	4a28      	ldr	r2, [pc, #160]	@ (8001448 <DMA1_Stream3_IRQHandler+0x188>)
 80013a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80013aa:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80013ac:	4b28      	ldr	r3, [pc, #160]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013b2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d110      	bne.n	80013dc <DMA1_Stream3_IRQHandler+0x11c>
				{
					if((__DMA1_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80013ba:	4b25      	ldr	r3, [pc, #148]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d004      	beq.n	80013d4 <DMA1_Stream3_IRQHandler+0x114>
					{
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80013ca:	4b21      	ldr	r3, [pc, #132]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80013d0:	4798      	blx	r3
 80013d2:	e003      	b.n	80013dc <DMA1_Stream3_IRQHandler+0x11c>
					}
					else
					{
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80013d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013da:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF3)
 80013dc:	4b1b      	ldr	r3, [pc, #108]	@ (800144c <DMA1_Stream3_IRQHandler+0x18c>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d02d      	beq.n	8001444 <DMA1_Stream3_IRQHandler+0x184>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80013e8:	4b19      	ldr	r3, [pc, #100]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	69db      	ldr	r3, [r3, #28]
 80013ee:	2210      	movs	r2, #16
 80013f0:	4013      	ands	r3, r2
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d026      	beq.n	8001444 <DMA1_Stream3_IRQHandler+0x184>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80013f6:	4b16      	ldr	r3, [pc, #88]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d021      	beq.n	8001444 <DMA1_Stream3_IRQHandler+0x184>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001400:	4b13      	ldr	r3, [pc, #76]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001406:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF3;
 8001408:	4b0f      	ldr	r3, [pc, #60]	@ (8001448 <DMA1_Stream3_IRQHandler+0x188>)
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	4a0e      	ldr	r2, [pc, #56]	@ (8001448 <DMA1_Stream3_IRQHandler+0x188>)
 800140e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001412:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001414:	4b0e      	ldr	r3, [pc, #56]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800141a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800141e:	4293      	cmp	r3, r2
 8001420:	d110      	bne.n	8001444 <DMA1_Stream3_IRQHandler+0x184>
				{
					if((__DMA1_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001422:	4b0b      	ldr	r3, [pc, #44]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d004      	beq.n	800143c <DMA1_Stream3_IRQHandler+0x17c>
					{
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001432:	4b07      	ldr	r3, [pc, #28]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001438:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 800143a:	e003      	b.n	8001444 <DMA1_Stream3_IRQHandler+0x184>
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800143c:	4b04      	ldr	r3, [pc, #16]	@ (8001450 <DMA1_Stream3_IRQHandler+0x190>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001442:	4798      	blx	r3
}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40026000 	.word	0x40026000
 800144c:	20000348 	.word	0x20000348
 8001450:	20000314 	.word	0x20000314

08001454 <DMA1_Stream4_IRQHandler>:

void DMA1_Stream4_IRQHandler(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 8001458:	4b4f      	ldr	r3, [pc, #316]	@ (8001598 <DMA1_Stream4_IRQHandler+0x144>)
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	4a4f      	ldr	r2, [pc, #316]	@ (800159c <DMA1_Stream4_IRQHandler+0x148>)
 800145e:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF4)
 8001460:	4b4e      	ldr	r3, [pc, #312]	@ (800159c <DMA1_Stream4_IRQHandler+0x148>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f003 0301 	and.w	r3, r3, #1
 8001468:	2b00      	cmp	r3, #0
 800146a:	d00e      	beq.n	800148a <DMA1_Stream4_IRQHandler+0x36>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.FIFO_Error_ISR)
 800146c:	4b4c      	ldr	r3, [pc, #304]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001472:	2b00      	cmp	r3, #0
 8001474:	d009      	beq.n	800148a <DMA1_Stream4_IRQHandler+0x36>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001476:	4b4a      	ldr	r3, [pc, #296]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800147c:	4798      	blx	r3
			DMA1 -> LIFCR |= DMA_HIFCR_CFEIF5;
 800147e:	4b46      	ldr	r3, [pc, #280]	@ (8001598 <DMA1_Stream4_IRQHandler+0x144>)
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	4a45      	ldr	r2, [pc, #276]	@ (8001598 <DMA1_Stream4_IRQHandler+0x144>)
 8001484:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001488:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF4)
 800148a:	4b44      	ldr	r3, [pc, #272]	@ (800159c <DMA1_Stream4_IRQHandler+0x148>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f003 0304 	and.w	r3, r3, #4
 8001492:	2b00      	cmp	r3, #0
 8001494:	d00e      	beq.n	80014b4 <DMA1_Stream4_IRQHandler+0x60>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001496:	4b42      	ldr	r3, [pc, #264]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149c:	2b00      	cmp	r3, #0
 800149e:	d009      	beq.n	80014b4 <DMA1_Stream4_IRQHandler+0x60>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80014a0:	4b3f      	ldr	r3, [pc, #252]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a6:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 80014a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001598 <DMA1_Stream4_IRQHandler+0x144>)
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	4a3a      	ldr	r2, [pc, #232]	@ (8001598 <DMA1_Stream4_IRQHandler+0x144>)
 80014ae:	f043 0304 	orr.w	r3, r3, #4
 80014b2:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF4)
 80014b4:	4b39      	ldr	r3, [pc, #228]	@ (800159c <DMA1_Stream4_IRQHandler+0x148>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 0308 	and.w	r3, r3, #8
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d00e      	beq.n	80014de <DMA1_Stream4_IRQHandler+0x8a>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80014c0:	4b37      	ldr	r3, [pc, #220]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d009      	beq.n	80014de <DMA1_Stream4_IRQHandler+0x8a>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80014ca:	4b35      	ldr	r3, [pc, #212]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d0:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF4;
 80014d2:	4b31      	ldr	r3, [pc, #196]	@ (8001598 <DMA1_Stream4_IRQHandler+0x144>)
 80014d4:	68db      	ldr	r3, [r3, #12]
 80014d6:	4a30      	ldr	r2, [pc, #192]	@ (8001598 <DMA1_Stream4_IRQHandler+0x144>)
 80014d8:	f043 0308 	orr.w	r3, r3, #8
 80014dc:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF4)
 80014de:	4b2f      	ldr	r3, [pc, #188]	@ (800159c <DMA1_Stream4_IRQHandler+0x148>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0310 	and.w	r3, r3, #16
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d026      	beq.n	8001538 <DMA1_Stream4_IRQHandler+0xe4>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80014ea:	4b2d      	ldr	r3, [pc, #180]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d021      	beq.n	8001538 <DMA1_Stream4_IRQHandler+0xe4>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80014f4:	4b2a      	ldr	r3, [pc, #168]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014fa:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF4;
 80014fc:	4b26      	ldr	r3, [pc, #152]	@ (8001598 <DMA1_Stream4_IRQHandler+0x144>)
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	4a25      	ldr	r2, [pc, #148]	@ (8001598 <DMA1_Stream4_IRQHandler+0x144>)
 8001502:	f043 0310 	orr.w	r3, r3, #16
 8001506:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001508:	4b25      	ldr	r3, [pc, #148]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800150e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001512:	4293      	cmp	r3, r2
 8001514:	d110      	bne.n	8001538 <DMA1_Stream4_IRQHandler+0xe4>
			{
				if((__DMA1_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001516:	4b22      	ldr	r3, [pc, #136]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d004      	beq.n	8001530 <DMA1_Stream4_IRQHandler+0xdc>
				{
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001526:	4b1e      	ldr	r3, [pc, #120]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800152c:	4798      	blx	r3
 800152e:	e003      	b.n	8001538 <DMA1_Stream4_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001530:	4b1b      	ldr	r3, [pc, #108]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001536:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF4)
 8001538:	4b18      	ldr	r3, [pc, #96]	@ (800159c <DMA1_Stream4_IRQHandler+0x148>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 0320 	and.w	r3, r3, #32
 8001540:	2b00      	cmp	r3, #0
 8001542:	d026      	beq.n	8001592 <DMA1_Stream4_IRQHandler+0x13e>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001544:	4b16      	ldr	r3, [pc, #88]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800154a:	2b00      	cmp	r3, #0
 800154c:	d021      	beq.n	8001592 <DMA1_Stream4_IRQHandler+0x13e>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 800154e:	4b14      	ldr	r3, [pc, #80]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001554:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF4;
 8001556:	4b10      	ldr	r3, [pc, #64]	@ (8001598 <DMA1_Stream4_IRQHandler+0x144>)
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	4a0f      	ldr	r2, [pc, #60]	@ (8001598 <DMA1_Stream4_IRQHandler+0x144>)
 800155c:	f043 0320 	orr.w	r3, r3, #32
 8001560:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001562:	4b0f      	ldr	r3, [pc, #60]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001568:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800156c:	4293      	cmp	r3, r2
 800156e:	d110      	bne.n	8001592 <DMA1_Stream4_IRQHandler+0x13e>
			{
				if((__DMA1_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001570:	4b0b      	ldr	r3, [pc, #44]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d004      	beq.n	800158a <DMA1_Stream4_IRQHandler+0x136>
				{
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001580:	4b07      	ldr	r3, [pc, #28]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001586:	4798      	blx	r3
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001588:	e003      	b.n	8001592 <DMA1_Stream4_IRQHandler+0x13e>
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800158a:	4b05      	ldr	r3, [pc, #20]	@ (80015a0 <DMA1_Stream4_IRQHandler+0x14c>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001590:	4798      	blx	r3
}
 8001592:	bf00      	nop
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40026000 	.word	0x40026000
 800159c:	2000034c 	.word	0x2000034c
 80015a0:	20000318 	.word	0x20000318

080015a4 <DMA1_Stream5_IRQHandler>:




void DMA1_Stream5_IRQHandler(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 80015a8:	4b4f      	ldr	r3, [pc, #316]	@ (80016e8 <DMA1_Stream5_IRQHandler+0x144>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	4a4f      	ldr	r2, [pc, #316]	@ (80016ec <DMA1_Stream5_IRQHandler+0x148>)
 80015ae:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF5)
 80015b0:	4b4e      	ldr	r3, [pc, #312]	@ (80016ec <DMA1_Stream5_IRQHandler+0x148>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d00e      	beq.n	80015da <DMA1_Stream5_IRQHandler+0x36>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80015bc:	4b4c      	ldr	r3, [pc, #304]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d009      	beq.n	80015da <DMA1_Stream5_IRQHandler+0x36>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80015c6:	4b4a      	ldr	r3, [pc, #296]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015cc:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF5;
 80015ce:	4b46      	ldr	r3, [pc, #280]	@ (80016e8 <DMA1_Stream5_IRQHandler+0x144>)
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	4a45      	ldr	r2, [pc, #276]	@ (80016e8 <DMA1_Stream5_IRQHandler+0x144>)
 80015d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80015d8:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF5)
 80015da:	4b44      	ldr	r3, [pc, #272]	@ (80016ec <DMA1_Stream5_IRQHandler+0x148>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d00e      	beq.n	8001604 <DMA1_Stream5_IRQHandler+0x60>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80015e6:	4b42      	ldr	r3, [pc, #264]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d009      	beq.n	8001604 <DMA1_Stream5_IRQHandler+0x60>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80015f0:	4b3f      	ldr	r3, [pc, #252]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f6:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 80015f8:	4b3b      	ldr	r3, [pc, #236]	@ (80016e8 <DMA1_Stream5_IRQHandler+0x144>)
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	4a3a      	ldr	r2, [pc, #232]	@ (80016e8 <DMA1_Stream5_IRQHandler+0x144>)
 80015fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001602:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF5)
 8001604:	4b39      	ldr	r3, [pc, #228]	@ (80016ec <DMA1_Stream5_IRQHandler+0x148>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800160c:	2b00      	cmp	r3, #0
 800160e:	d00e      	beq.n	800162e <DMA1_Stream5_IRQHandler+0x8a>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001610:	4b37      	ldr	r3, [pc, #220]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001616:	2b00      	cmp	r3, #0
 8001618:	d009      	beq.n	800162e <DMA1_Stream5_IRQHandler+0x8a>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Transfer_Error_ISR();
 800161a:	4b35      	ldr	r3, [pc, #212]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001620:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF5;
 8001622:	4b31      	ldr	r3, [pc, #196]	@ (80016e8 <DMA1_Stream5_IRQHandler+0x144>)
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	4a30      	ldr	r2, [pc, #192]	@ (80016e8 <DMA1_Stream5_IRQHandler+0x144>)
 8001628:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800162c:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF5)
 800162e:	4b2f      	ldr	r3, [pc, #188]	@ (80016ec <DMA1_Stream5_IRQHandler+0x148>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001636:	2b00      	cmp	r3, #0
 8001638:	d026      	beq.n	8001688 <DMA1_Stream5_IRQHandler+0xe4>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 800163a:	4b2d      	ldr	r3, [pc, #180]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001640:	2b00      	cmp	r3, #0
 8001642:	d021      	beq.n	8001688 <DMA1_Stream5_IRQHandler+0xe4>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001644:	4b2a      	ldr	r3, [pc, #168]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800164a:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF5;
 800164c:	4b26      	ldr	r3, [pc, #152]	@ (80016e8 <DMA1_Stream5_IRQHandler+0x144>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	4a25      	ldr	r2, [pc, #148]	@ (80016e8 <DMA1_Stream5_IRQHandler+0x144>)
 8001652:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001656:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001658:	4b25      	ldr	r3, [pc, #148]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800165e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001662:	4293      	cmp	r3, r2
 8001664:	d110      	bne.n	8001688 <DMA1_Stream5_IRQHandler+0xe4>
			{
				if((__DMA1_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001666:	4b22      	ldr	r3, [pc, #136]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d004      	beq.n	8001680 <DMA1_Stream5_IRQHandler+0xdc>
				{
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001676:	4b1e      	ldr	r3, [pc, #120]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800167c:	4798      	blx	r3
 800167e:	e003      	b.n	8001688 <DMA1_Stream5_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001680:	4b1b      	ldr	r3, [pc, #108]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001686:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF5)
 8001688:	4b18      	ldr	r3, [pc, #96]	@ (80016ec <DMA1_Stream5_IRQHandler+0x148>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001690:	2b00      	cmp	r3, #0
 8001692:	d026      	beq.n	80016e2 <DMA1_Stream5_IRQHandler+0x13e>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001694:	4b16      	ldr	r3, [pc, #88]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800169a:	2b00      	cmp	r3, #0
 800169c:	d021      	beq.n	80016e2 <DMA1_Stream5_IRQHandler+0x13e>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 800169e:	4b14      	ldr	r3, [pc, #80]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a4:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF5;
 80016a6:	4b10      	ldr	r3, [pc, #64]	@ (80016e8 <DMA1_Stream5_IRQHandler+0x144>)
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	4a0f      	ldr	r2, [pc, #60]	@ (80016e8 <DMA1_Stream5_IRQHandler+0x144>)
 80016ac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80016b0:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80016b2:	4b0f      	ldr	r3, [pc, #60]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016b8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80016bc:	4293      	cmp	r3, r2
 80016be:	d110      	bne.n	80016e2 <DMA1_Stream5_IRQHandler+0x13e>
			{
				if((__DMA1_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80016c0:	4b0b      	ldr	r3, [pc, #44]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d004      	beq.n	80016da <DMA1_Stream5_IRQHandler+0x136>
				{
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80016d0:	4b07      	ldr	r3, [pc, #28]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016d6:	4798      	blx	r3
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 80016d8:	e003      	b.n	80016e2 <DMA1_Stream5_IRQHandler+0x13e>
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80016da:	4b05      	ldr	r3, [pc, #20]	@ (80016f0 <DMA1_Stream5_IRQHandler+0x14c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016e0:	4798      	blx	r3
}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40026000 	.word	0x40026000
 80016ec:	2000034c 	.word	0x2000034c
 80016f0:	2000031c 	.word	0x2000031c

080016f4 <DMA1_Stream6_IRQHandler>:



void DMA1_Stream6_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 80016f8:	4b4f      	ldr	r3, [pc, #316]	@ (8001838 <DMA1_Stream6_IRQHandler+0x144>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	4a4f      	ldr	r2, [pc, #316]	@ (800183c <DMA1_Stream6_IRQHandler+0x148>)
 80016fe:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF6)
 8001700:	4b4e      	ldr	r3, [pc, #312]	@ (800183c <DMA1_Stream6_IRQHandler+0x148>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d00e      	beq.n	800172a <DMA1_Stream6_IRQHandler+0x36>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.FIFO_Error_ISR)
 800170c:	4b4c      	ldr	r3, [pc, #304]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001712:	2b00      	cmp	r3, #0
 8001714:	d009      	beq.n	800172a <DMA1_Stream6_IRQHandler+0x36>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001716:	4b4a      	ldr	r3, [pc, #296]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800171c:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF6;
 800171e:	4b46      	ldr	r3, [pc, #280]	@ (8001838 <DMA1_Stream6_IRQHandler+0x144>)
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	4a45      	ldr	r2, [pc, #276]	@ (8001838 <DMA1_Stream6_IRQHandler+0x144>)
 8001724:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001728:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF6)
 800172a:	4b44      	ldr	r3, [pc, #272]	@ (800183c <DMA1_Stream6_IRQHandler+0x148>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d00e      	beq.n	8001754 <DMA1_Stream6_IRQHandler+0x60>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001736:	4b42      	ldr	r3, [pc, #264]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173c:	2b00      	cmp	r3, #0
 800173e:	d009      	beq.n	8001754 <DMA1_Stream6_IRQHandler+0x60>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001740:	4b3f      	ldr	r3, [pc, #252]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001746:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 8001748:	4b3b      	ldr	r3, [pc, #236]	@ (8001838 <DMA1_Stream6_IRQHandler+0x144>)
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	4a3a      	ldr	r2, [pc, #232]	@ (8001838 <DMA1_Stream6_IRQHandler+0x144>)
 800174e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001752:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF6)
 8001754:	4b39      	ldr	r3, [pc, #228]	@ (800183c <DMA1_Stream6_IRQHandler+0x148>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d00e      	beq.n	800177e <DMA1_Stream6_IRQHandler+0x8a>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001760:	4b37      	ldr	r3, [pc, #220]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001766:	2b00      	cmp	r3, #0
 8001768:	d009      	beq.n	800177e <DMA1_Stream6_IRQHandler+0x8a>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Transfer_Error_ISR();
 800176a:	4b35      	ldr	r3, [pc, #212]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001770:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF6;
 8001772:	4b31      	ldr	r3, [pc, #196]	@ (8001838 <DMA1_Stream6_IRQHandler+0x144>)
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	4a30      	ldr	r2, [pc, #192]	@ (8001838 <DMA1_Stream6_IRQHandler+0x144>)
 8001778:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800177c:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF6)
 800177e:	4b2f      	ldr	r3, [pc, #188]	@ (800183c <DMA1_Stream6_IRQHandler+0x148>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d026      	beq.n	80017d8 <DMA1_Stream6_IRQHandler+0xe4>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 800178a:	4b2d      	ldr	r3, [pc, #180]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001790:	2b00      	cmp	r3, #0
 8001792:	d021      	beq.n	80017d8 <DMA1_Stream6_IRQHandler+0xe4>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001794:	4b2a      	ldr	r3, [pc, #168]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800179a:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF6;
 800179c:	4b26      	ldr	r3, [pc, #152]	@ (8001838 <DMA1_Stream6_IRQHandler+0x144>)
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	4a25      	ldr	r2, [pc, #148]	@ (8001838 <DMA1_Stream6_IRQHandler+0x144>)
 80017a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80017a6:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80017a8:	4b25      	ldr	r3, [pc, #148]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017ae:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d110      	bne.n	80017d8 <DMA1_Stream6_IRQHandler+0xe4>
			{
				if((__DMA1_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80017b6:	4b22      	ldr	r3, [pc, #136]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d004      	beq.n	80017d0 <DMA1_Stream6_IRQHandler+0xdc>
				{
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80017c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80017cc:	4798      	blx	r3
 80017ce:	e003      	b.n	80017d8 <DMA1_Stream6_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80017d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017d6:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF6)
 80017d8:	4b18      	ldr	r3, [pc, #96]	@ (800183c <DMA1_Stream6_IRQHandler+0x148>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d026      	beq.n	8001832 <DMA1_Stream6_IRQHandler+0x13e>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80017e4:	4b16      	ldr	r3, [pc, #88]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d021      	beq.n	8001832 <DMA1_Stream6_IRQHandler+0x13e>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80017ee:	4b14      	ldr	r3, [pc, #80]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f4:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF6;
 80017f6:	4b10      	ldr	r3, [pc, #64]	@ (8001838 <DMA1_Stream6_IRQHandler+0x144>)
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	4a0f      	ldr	r2, [pc, #60]	@ (8001838 <DMA1_Stream6_IRQHandler+0x144>)
 80017fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001800:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001802:	4b0f      	ldr	r3, [pc, #60]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001808:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800180c:	4293      	cmp	r3, r2
 800180e:	d110      	bne.n	8001832 <DMA1_Stream6_IRQHandler+0x13e>
			{
				if((__DMA1_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001810:	4b0b      	ldr	r3, [pc, #44]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d004      	beq.n	800182a <DMA1_Stream6_IRQHandler+0x136>
				{
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001820:	4b07      	ldr	r3, [pc, #28]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001826:	4798      	blx	r3
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001828:	e003      	b.n	8001832 <DMA1_Stream6_IRQHandler+0x13e>
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800182a:	4b05      	ldr	r3, [pc, #20]	@ (8001840 <DMA1_Stream6_IRQHandler+0x14c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001830:	4798      	blx	r3
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40026000 	.word	0x40026000
 800183c:	2000034c 	.word	0x2000034c
 8001840:	20000320 	.word	0x20000320

08001844 <DMA1_Stream7_IRQHandler>:


void DMA1_Stream7_IRQHandler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 8001848:	4b4f      	ldr	r3, [pc, #316]	@ (8001988 <DMA1_Stream7_IRQHandler+0x144>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	4a4f      	ldr	r2, [pc, #316]	@ (800198c <DMA1_Stream7_IRQHandler+0x148>)
 800184e:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF7)
 8001850:	4b4e      	ldr	r3, [pc, #312]	@ (800198c <DMA1_Stream7_IRQHandler+0x148>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001858:	2b00      	cmp	r3, #0
 800185a:	d00e      	beq.n	800187a <DMA1_Stream7_IRQHandler+0x36>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.FIFO_Error_ISR)
 800185c:	4b4c      	ldr	r3, [pc, #304]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001862:	2b00      	cmp	r3, #0
 8001864:	d009      	beq.n	800187a <DMA1_Stream7_IRQHandler+0x36>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001866:	4b4a      	ldr	r3, [pc, #296]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800186c:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF7;
 800186e:	4b46      	ldr	r3, [pc, #280]	@ (8001988 <DMA1_Stream7_IRQHandler+0x144>)
 8001870:	68db      	ldr	r3, [r3, #12]
 8001872:	4a45      	ldr	r2, [pc, #276]	@ (8001988 <DMA1_Stream7_IRQHandler+0x144>)
 8001874:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001878:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF7)
 800187a:	4b44      	ldr	r3, [pc, #272]	@ (800198c <DMA1_Stream7_IRQHandler+0x148>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d00e      	beq.n	80018a4 <DMA1_Stream7_IRQHandler+0x60>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001886:	4b42      	ldr	r3, [pc, #264]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188c:	2b00      	cmp	r3, #0
 800188e:	d009      	beq.n	80018a4 <DMA1_Stream7_IRQHandler+0x60>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001890:	4b3f      	ldr	r3, [pc, #252]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001896:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 8001898:	4b3b      	ldr	r3, [pc, #236]	@ (8001988 <DMA1_Stream7_IRQHandler+0x144>)
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	4a3a      	ldr	r2, [pc, #232]	@ (8001988 <DMA1_Stream7_IRQHandler+0x144>)
 800189e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018a2:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF7)
 80018a4:	4b39      	ldr	r3, [pc, #228]	@ (800198c <DMA1_Stream7_IRQHandler+0x148>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d00e      	beq.n	80018ce <DMA1_Stream7_IRQHandler+0x8a>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80018b0:	4b37      	ldr	r3, [pc, #220]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d009      	beq.n	80018ce <DMA1_Stream7_IRQHandler+0x8a>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80018ba:	4b35      	ldr	r3, [pc, #212]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c0:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF7;
 80018c2:	4b31      	ldr	r3, [pc, #196]	@ (8001988 <DMA1_Stream7_IRQHandler+0x144>)
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	4a30      	ldr	r2, [pc, #192]	@ (8001988 <DMA1_Stream7_IRQHandler+0x144>)
 80018c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80018cc:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF7)
 80018ce:	4b2f      	ldr	r3, [pc, #188]	@ (800198c <DMA1_Stream7_IRQHandler+0x148>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d026      	beq.n	8001928 <DMA1_Stream7_IRQHandler+0xe4>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80018da:	4b2d      	ldr	r3, [pc, #180]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d021      	beq.n	8001928 <DMA1_Stream7_IRQHandler+0xe4>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80018e4:	4b2a      	ldr	r3, [pc, #168]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018ea:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF7;
 80018ec:	4b26      	ldr	r3, [pc, #152]	@ (8001988 <DMA1_Stream7_IRQHandler+0x144>)
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	4a25      	ldr	r2, [pc, #148]	@ (8001988 <DMA1_Stream7_IRQHandler+0x144>)
 80018f2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80018f6:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80018f8:	4b25      	ldr	r3, [pc, #148]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018fe:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001902:	4293      	cmp	r3, r2
 8001904:	d110      	bne.n	8001928 <DMA1_Stream7_IRQHandler+0xe4>
			{
				if((__DMA1_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001906:	4b22      	ldr	r3, [pc, #136]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d004      	beq.n	8001920 <DMA1_Stream7_IRQHandler+0xdc>
				{
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001916:	4b1e      	ldr	r3, [pc, #120]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800191c:	4798      	blx	r3
 800191e:	e003      	b.n	8001928 <DMA1_Stream7_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001920:	4b1b      	ldr	r3, [pc, #108]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001926:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF7)
 8001928:	4b18      	ldr	r3, [pc, #96]	@ (800198c <DMA1_Stream7_IRQHandler+0x148>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001930:	2b00      	cmp	r3, #0
 8001932:	d026      	beq.n	8001982 <DMA1_Stream7_IRQHandler+0x13e>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001934:	4b16      	ldr	r3, [pc, #88]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800193a:	2b00      	cmp	r3, #0
 800193c:	d021      	beq.n	8001982 <DMA1_Stream7_IRQHandler+0x13e>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 800193e:	4b14      	ldr	r3, [pc, #80]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001944:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF7;
 8001946:	4b10      	ldr	r3, [pc, #64]	@ (8001988 <DMA1_Stream7_IRQHandler+0x144>)
 8001948:	68db      	ldr	r3, [r3, #12]
 800194a:	4a0f      	ldr	r2, [pc, #60]	@ (8001988 <DMA1_Stream7_IRQHandler+0x144>)
 800194c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001950:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001952:	4b0f      	ldr	r3, [pc, #60]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001958:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800195c:	4293      	cmp	r3, r2
 800195e:	d110      	bne.n	8001982 <DMA1_Stream7_IRQHandler+0x13e>
			{
				if((__DMA1_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001960:	4b0b      	ldr	r3, [pc, #44]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d004      	beq.n	800197a <DMA1_Stream7_IRQHandler+0x136>
				{
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001970:	4b07      	ldr	r3, [pc, #28]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001976:	4798      	blx	r3
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001978:	e003      	b.n	8001982 <DMA1_Stream7_IRQHandler+0x13e>
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800197a:	4b05      	ldr	r3, [pc, #20]	@ (8001990 <DMA1_Stream7_IRQHandler+0x14c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001980:	4798      	blx	r3
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40026000 	.word	0x40026000
 800198c:	2000034c 	.word	0x2000034c
 8001990:	20000324 	.word	0x20000324

08001994 <DMA2_Stream0_IRQHandler>:

void DMA2_Stream0_IRQHandler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 8001998:	4b60      	ldr	r3, [pc, #384]	@ (8001b1c <DMA2_Stream0_IRQHandler+0x188>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a60      	ldr	r2, [pc, #384]	@ (8001b20 <DMA2_Stream0_IRQHandler+0x18c>)
 800199e:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF0)
 80019a0:	4b5f      	ldr	r3, [pc, #380]	@ (8001b20 <DMA2_Stream0_IRQHandler+0x18c>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0301 	and.w	r3, r3, #1
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d015      	beq.n	80019d8 <DMA2_Stream0_IRQHandler+0x44>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 80019ac:	4b5d      	ldr	r3, [pc, #372]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	69db      	ldr	r3, [r3, #28]
 80019b2:	2280      	movs	r2, #128	@ 0x80
 80019b4:	4013      	ands	r3, r2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d00e      	beq.n	80019d8 <DMA2_Stream0_IRQHandler+0x44>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80019ba:	4b5a      	ldr	r3, [pc, #360]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d009      	beq.n	80019d8 <DMA2_Stream0_IRQHandler+0x44>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80019c4:	4b57      	ldr	r3, [pc, #348]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019ca:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CFEIF0;
 80019cc:	4b53      	ldr	r3, [pc, #332]	@ (8001b1c <DMA2_Stream0_IRQHandler+0x188>)
 80019ce:	689b      	ldr	r3, [r3, #8]
 80019d0:	4a52      	ldr	r2, [pc, #328]	@ (8001b1c <DMA2_Stream0_IRQHandler+0x188>)
 80019d2:	f043 0301 	orr.w	r3, r3, #1
 80019d6:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_DMEIF0)
 80019d8:	4b51      	ldr	r3, [pc, #324]	@ (8001b20 <DMA2_Stream0_IRQHandler+0x18c>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0304 	and.w	r3, r3, #4
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d015      	beq.n	8001a10 <DMA2_Stream0_IRQHandler+0x7c>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 80019e4:	4b4f      	ldr	r3, [pc, #316]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	2202      	movs	r2, #2
 80019ec:	4013      	ands	r3, r2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d00e      	beq.n	8001a10 <DMA2_Stream0_IRQHandler+0x7c>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80019f2:	4b4c      	ldr	r3, [pc, #304]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d009      	beq.n	8001a10 <DMA2_Stream0_IRQHandler+0x7c>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80019fc:	4b49      	ldr	r3, [pc, #292]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a02:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 8001a04:	4b45      	ldr	r3, [pc, #276]	@ (8001b1c <DMA2_Stream0_IRQHandler+0x188>)
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	4a44      	ldr	r2, [pc, #272]	@ (8001b1c <DMA2_Stream0_IRQHandler+0x188>)
 8001a0a:	f043 0304 	orr.w	r3, r3, #4
 8001a0e:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TEIF0)
 8001a10:	4b43      	ldr	r3, [pc, #268]	@ (8001b20 <DMA2_Stream0_IRQHandler+0x18c>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 0308 	and.w	r3, r3, #8
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d015      	beq.n	8001a48 <DMA2_Stream0_IRQHandler+0xb4>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8001a1c:	4b41      	ldr	r3, [pc, #260]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	2204      	movs	r2, #4
 8001a24:	4013      	ands	r3, r2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d00e      	beq.n	8001a48 <DMA2_Stream0_IRQHandler+0xb4>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001a2a:	4b3e      	ldr	r3, [pc, #248]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d009      	beq.n	8001a48 <DMA2_Stream0_IRQHandler+0xb4>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001a34:	4b3b      	ldr	r3, [pc, #236]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a3a:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTEIF0;
 8001a3c:	4b37      	ldr	r3, [pc, #220]	@ (8001b1c <DMA2_Stream0_IRQHandler+0x188>)
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	4a36      	ldr	r2, [pc, #216]	@ (8001b1c <DMA2_Stream0_IRQHandler+0x188>)
 8001a42:	f043 0308 	orr.w	r3, r3, #8
 8001a46:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_HTIF0)
 8001a48:	4b35      	ldr	r3, [pc, #212]	@ (8001b20 <DMA2_Stream0_IRQHandler+0x18c>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0310 	and.w	r3, r3, #16
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d02d      	beq.n	8001ab0 <DMA2_Stream0_IRQHandler+0x11c>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8001a54:	4b33      	ldr	r3, [pc, #204]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	2208      	movs	r2, #8
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d026      	beq.n	8001ab0 <DMA2_Stream0_IRQHandler+0x11c>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001a62:	4b30      	ldr	r3, [pc, #192]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d021      	beq.n	8001ab0 <DMA2_Stream0_IRQHandler+0x11c>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001a6c:	4b2d      	ldr	r3, [pc, #180]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a72:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CHTIF0;
 8001a74:	4b29      	ldr	r3, [pc, #164]	@ (8001b1c <DMA2_Stream0_IRQHandler+0x188>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	4a28      	ldr	r2, [pc, #160]	@ (8001b1c <DMA2_Stream0_IRQHandler+0x188>)
 8001a7a:	f043 0310 	orr.w	r3, r3, #16
 8001a7e:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001a80:	4b28      	ldr	r3, [pc, #160]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a86:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d110      	bne.n	8001ab0 <DMA2_Stream0_IRQHandler+0x11c>
				{
					if((__DMA2_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001a8e:	4b25      	ldr	r3, [pc, #148]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d004      	beq.n	8001aa8 <DMA2_Stream0_IRQHandler+0x114>
					{
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001a9e:	4b21      	ldr	r3, [pc, #132]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001aa4:	4798      	blx	r3
 8001aa6:	e003      	b.n	8001ab0 <DMA2_Stream0_IRQHandler+0x11c>
					}
					else
					{
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001aa8:	4b1e      	ldr	r3, [pc, #120]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aae:	4798      	blx	r3
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TCIF0)
 8001ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b20 <DMA2_Stream0_IRQHandler+0x18c>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0320 	and.w	r3, r3, #32
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d02d      	beq.n	8001b18 <DMA2_Stream0_IRQHandler+0x184>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8001abc:	4b19      	ldr	r3, [pc, #100]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	2210      	movs	r2, #16
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d026      	beq.n	8001b18 <DMA2_Stream0_IRQHandler+0x184>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001aca:	4b16      	ldr	r3, [pc, #88]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d021      	beq.n	8001b18 <DMA2_Stream0_IRQHandler+0x184>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001ad4:	4b13      	ldr	r3, [pc, #76]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ada:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTCIF0;
 8001adc:	4b0f      	ldr	r3, [pc, #60]	@ (8001b1c <DMA2_Stream0_IRQHandler+0x188>)
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	4a0e      	ldr	r2, [pc, #56]	@ (8001b1c <DMA2_Stream0_IRQHandler+0x188>)
 8001ae2:	f043 0320 	orr.w	r3, r3, #32
 8001ae6:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aee:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d110      	bne.n	8001b18 <DMA2_Stream0_IRQHandler+0x184>
				{
					if((__DMA2_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001af6:	4b0b      	ldr	r3, [pc, #44]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d004      	beq.n	8001b10 <DMA2_Stream0_IRQHandler+0x17c>
					{
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001b06:	4b07      	ldr	r3, [pc, #28]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b0c:	4798      	blx	r3
				}
			}
		}

	}
}
 8001b0e:	e003      	b.n	8001b18 <DMA2_Stream0_IRQHandler+0x184>
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001b10:	4b04      	ldr	r3, [pc, #16]	@ (8001b24 <DMA2_Stream0_IRQHandler+0x190>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b16:	4798      	blx	r3
}
 8001b18:	bf00      	nop
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40026400 	.word	0x40026400
 8001b20:	20000348 	.word	0x20000348
 8001b24:	20000328 	.word	0x20000328

08001b28 <DMA2_Stream1_IRQHandler>:

void DMA2_Stream1_IRQHandler(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 8001b2c:	4b4f      	ldr	r3, [pc, #316]	@ (8001c6c <DMA2_Stream1_IRQHandler+0x144>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a4f      	ldr	r2, [pc, #316]	@ (8001c70 <DMA2_Stream1_IRQHandler+0x148>)
 8001b32:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF1)
 8001b34:	4b4e      	ldr	r3, [pc, #312]	@ (8001c70 <DMA2_Stream1_IRQHandler+0x148>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d00e      	beq.n	8001b5e <DMA2_Stream1_IRQHandler+0x36>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001b40:	4b4c      	ldr	r3, [pc, #304]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d009      	beq.n	8001b5e <DMA2_Stream1_IRQHandler+0x36>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001b4a:	4b4a      	ldr	r3, [pc, #296]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b50:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CFEIF1;
 8001b52:	4b46      	ldr	r3, [pc, #280]	@ (8001c6c <DMA2_Stream1_IRQHandler+0x144>)
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	4a45      	ldr	r2, [pc, #276]	@ (8001c6c <DMA2_Stream1_IRQHandler+0x144>)
 8001b58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b5c:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF1)
 8001b5e:	4b44      	ldr	r3, [pc, #272]	@ (8001c70 <DMA2_Stream1_IRQHandler+0x148>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d00e      	beq.n	8001b88 <DMA2_Stream1_IRQHandler+0x60>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001b6a:	4b42      	ldr	r3, [pc, #264]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d009      	beq.n	8001b88 <DMA2_Stream1_IRQHandler+0x60>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001b74:	4b3f      	ldr	r3, [pc, #252]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7a:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 8001b7c:	4b3b      	ldr	r3, [pc, #236]	@ (8001c6c <DMA2_Stream1_IRQHandler+0x144>)
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	4a3a      	ldr	r2, [pc, #232]	@ (8001c6c <DMA2_Stream1_IRQHandler+0x144>)
 8001b82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b86:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF1)
 8001b88:	4b39      	ldr	r3, [pc, #228]	@ (8001c70 <DMA2_Stream1_IRQHandler+0x148>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d00e      	beq.n	8001bb2 <DMA2_Stream1_IRQHandler+0x8a>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001b94:	4b37      	ldr	r3, [pc, #220]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d009      	beq.n	8001bb2 <DMA2_Stream1_IRQHandler+0x8a>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001b9e:	4b35      	ldr	r3, [pc, #212]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba4:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTEIF1;
 8001ba6:	4b31      	ldr	r3, [pc, #196]	@ (8001c6c <DMA2_Stream1_IRQHandler+0x144>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	4a30      	ldr	r2, [pc, #192]	@ (8001c6c <DMA2_Stream1_IRQHandler+0x144>)
 8001bac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bb0:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF1)
 8001bb2:	4b2f      	ldr	r3, [pc, #188]	@ (8001c70 <DMA2_Stream1_IRQHandler+0x148>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d026      	beq.n	8001c0c <DMA2_Stream1_IRQHandler+0xe4>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001bbe:	4b2d      	ldr	r3, [pc, #180]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d021      	beq.n	8001c0c <DMA2_Stream1_IRQHandler+0xe4>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001bc8:	4b2a      	ldr	r3, [pc, #168]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bce:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CHTIF1;
 8001bd0:	4b26      	ldr	r3, [pc, #152]	@ (8001c6c <DMA2_Stream1_IRQHandler+0x144>)
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	4a25      	ldr	r2, [pc, #148]	@ (8001c6c <DMA2_Stream1_IRQHandler+0x144>)
 8001bd6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bda:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001bdc:	4b25      	ldr	r3, [pc, #148]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001be2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d110      	bne.n	8001c0c <DMA2_Stream1_IRQHandler+0xe4>
			{
				if((__DMA2_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001bea:	4b22      	ldr	r3, [pc, #136]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d004      	beq.n	8001c04 <DMA2_Stream1_IRQHandler+0xdc>
				{
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c00:	4798      	blx	r3
 8001c02:	e003      	b.n	8001c0c <DMA2_Stream1_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001c04:	4b1b      	ldr	r3, [pc, #108]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c0a:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF1)
 8001c0c:	4b18      	ldr	r3, [pc, #96]	@ (8001c70 <DMA2_Stream1_IRQHandler+0x148>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d026      	beq.n	8001c66 <DMA2_Stream1_IRQHandler+0x13e>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001c18:	4b16      	ldr	r3, [pc, #88]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d021      	beq.n	8001c66 <DMA2_Stream1_IRQHandler+0x13e>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001c22:	4b14      	ldr	r3, [pc, #80]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c28:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTCIF1;
 8001c2a:	4b10      	ldr	r3, [pc, #64]	@ (8001c6c <DMA2_Stream1_IRQHandler+0x144>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	4a0f      	ldr	r2, [pc, #60]	@ (8001c6c <DMA2_Stream1_IRQHandler+0x144>)
 8001c30:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c34:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001c36:	4b0f      	ldr	r3, [pc, #60]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c3c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d110      	bne.n	8001c66 <DMA2_Stream1_IRQHandler+0x13e>
			{
				if((__DMA2_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001c44:	4b0b      	ldr	r3, [pc, #44]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d004      	beq.n	8001c5e <DMA2_Stream1_IRQHandler+0x136>
				{
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001c54:	4b07      	ldr	r3, [pc, #28]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c5a:	4798      	blx	r3
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001c5c:	e003      	b.n	8001c66 <DMA2_Stream1_IRQHandler+0x13e>
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001c5e:	4b05      	ldr	r3, [pc, #20]	@ (8001c74 <DMA2_Stream1_IRQHandler+0x14c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c64:	4798      	blx	r3
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40026400 	.word	0x40026400
 8001c70:	20000348 	.word	0x20000348
 8001c74:	2000032c 	.word	0x2000032c

08001c78 <DMA2_Stream2_IRQHandler>:


void DMA2_Stream2_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 8001c7c:	4b4f      	ldr	r3, [pc, #316]	@ (8001dbc <DMA2_Stream2_IRQHandler+0x144>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a4f      	ldr	r2, [pc, #316]	@ (8001dc0 <DMA2_Stream2_IRQHandler+0x148>)
 8001c82:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF2)
 8001c84:	4b4e      	ldr	r3, [pc, #312]	@ (8001dc0 <DMA2_Stream2_IRQHandler+0x148>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d00e      	beq.n	8001cae <DMA2_Stream2_IRQHandler+0x36>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001c90:	4b4c      	ldr	r3, [pc, #304]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d009      	beq.n	8001cae <DMA2_Stream2_IRQHandler+0x36>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001c9a:	4b4a      	ldr	r3, [pc, #296]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ca0:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8001ca2:	4b46      	ldr	r3, [pc, #280]	@ (8001dbc <DMA2_Stream2_IRQHandler+0x144>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	4a45      	ldr	r2, [pc, #276]	@ (8001dbc <DMA2_Stream2_IRQHandler+0x144>)
 8001ca8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cac:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF2)
 8001cae:	4b44      	ldr	r3, [pc, #272]	@ (8001dc0 <DMA2_Stream2_IRQHandler+0x148>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d00e      	beq.n	8001cd8 <DMA2_Stream2_IRQHandler+0x60>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001cba:	4b42      	ldr	r3, [pc, #264]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d009      	beq.n	8001cd8 <DMA2_Stream2_IRQHandler+0x60>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001cc4:	4b3f      	ldr	r3, [pc, #252]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cca:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 8001ccc:	4b3b      	ldr	r3, [pc, #236]	@ (8001dbc <DMA2_Stream2_IRQHandler+0x144>)
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	4a3a      	ldr	r2, [pc, #232]	@ (8001dbc <DMA2_Stream2_IRQHandler+0x144>)
 8001cd2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cd6:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF2)
 8001cd8:	4b39      	ldr	r3, [pc, #228]	@ (8001dc0 <DMA2_Stream2_IRQHandler+0x148>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d00e      	beq.n	8001d02 <DMA2_Stream2_IRQHandler+0x8a>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001ce4:	4b37      	ldr	r3, [pc, #220]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d009      	beq.n	8001d02 <DMA2_Stream2_IRQHandler+0x8a>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001cee:	4b35      	ldr	r3, [pc, #212]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf4:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTEIF2;
 8001cf6:	4b31      	ldr	r3, [pc, #196]	@ (8001dbc <DMA2_Stream2_IRQHandler+0x144>)
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	4a30      	ldr	r2, [pc, #192]	@ (8001dbc <DMA2_Stream2_IRQHandler+0x144>)
 8001cfc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001d00:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF2)
 8001d02:	4b2f      	ldr	r3, [pc, #188]	@ (8001dc0 <DMA2_Stream2_IRQHandler+0x148>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d026      	beq.n	8001d5c <DMA2_Stream2_IRQHandler+0xe4>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001d0e:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d021      	beq.n	8001d5c <DMA2_Stream2_IRQHandler+0xe4>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001d18:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d1e:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CHTIF2;
 8001d20:	4b26      	ldr	r3, [pc, #152]	@ (8001dbc <DMA2_Stream2_IRQHandler+0x144>)
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	4a25      	ldr	r2, [pc, #148]	@ (8001dbc <DMA2_Stream2_IRQHandler+0x144>)
 8001d26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001d2a:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001d2c:	4b25      	ldr	r3, [pc, #148]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d32:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d110      	bne.n	8001d5c <DMA2_Stream2_IRQHandler+0xe4>
			{
				if((__DMA2_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001d3a:	4b22      	ldr	r3, [pc, #136]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d004      	beq.n	8001d54 <DMA2_Stream2_IRQHandler+0xdc>
				{
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001d4a:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d50:	4798      	blx	r3
 8001d52:	e003      	b.n	8001d5c <DMA2_Stream2_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001d54:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d5a:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF2)
 8001d5c:	4b18      	ldr	r3, [pc, #96]	@ (8001dc0 <DMA2_Stream2_IRQHandler+0x148>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d026      	beq.n	8001db6 <DMA2_Stream2_IRQHandler+0x13e>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001d68:	4b16      	ldr	r3, [pc, #88]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d021      	beq.n	8001db6 <DMA2_Stream2_IRQHandler+0x13e>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001d72:	4b14      	ldr	r3, [pc, #80]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d78:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTCIF2;
 8001d7a:	4b10      	ldr	r3, [pc, #64]	@ (8001dbc <DMA2_Stream2_IRQHandler+0x144>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	4a0f      	ldr	r2, [pc, #60]	@ (8001dbc <DMA2_Stream2_IRQHandler+0x144>)
 8001d80:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d84:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001d86:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d8c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d110      	bne.n	8001db6 <DMA2_Stream2_IRQHandler+0x13e>
			{
				if((__DMA2_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001d94:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d004      	beq.n	8001dae <DMA2_Stream2_IRQHandler+0x136>
				{
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001da4:	4b07      	ldr	r3, [pc, #28]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001daa:	4798      	blx	r3
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001dac:	e003      	b.n	8001db6 <DMA2_Stream2_IRQHandler+0x13e>
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001dae:	4b05      	ldr	r3, [pc, #20]	@ (8001dc4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001db4:	4798      	blx	r3
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	40026400 	.word	0x40026400
 8001dc0:	20000348 	.word	0x20000348
 8001dc4:	20000330 	.word	0x20000330

08001dc8 <DMA2_Stream3_IRQHandler>:

void DMA2_Stream3_IRQHandler(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 8001dcc:	4b60      	ldr	r3, [pc, #384]	@ (8001f50 <DMA2_Stream3_IRQHandler+0x188>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a60      	ldr	r2, [pc, #384]	@ (8001f54 <DMA2_Stream3_IRQHandler+0x18c>)
 8001dd2:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF3)
 8001dd4:	4b5f      	ldr	r3, [pc, #380]	@ (8001f54 <DMA2_Stream3_IRQHandler+0x18c>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d015      	beq.n	8001e0c <DMA2_Stream3_IRQHandler+0x44>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8001de0:	4b5d      	ldr	r3, [pc, #372]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	69db      	ldr	r3, [r3, #28]
 8001de6:	2280      	movs	r2, #128	@ 0x80
 8001de8:	4013      	ands	r3, r2
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d00e      	beq.n	8001e0c <DMA2_Stream3_IRQHandler+0x44>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001dee:	4b5a      	ldr	r3, [pc, #360]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d009      	beq.n	8001e0c <DMA2_Stream3_IRQHandler+0x44>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001df8:	4b57      	ldr	r3, [pc, #348]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dfe:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CFEIF3;
 8001e00:	4b53      	ldr	r3, [pc, #332]	@ (8001f50 <DMA2_Stream3_IRQHandler+0x188>)
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	4a52      	ldr	r2, [pc, #328]	@ (8001f50 <DMA2_Stream3_IRQHandler+0x188>)
 8001e06:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e0a:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF3)
 8001e0c:	4b51      	ldr	r3, [pc, #324]	@ (8001f54 <DMA2_Stream3_IRQHandler+0x18c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d015      	beq.n	8001e44 <DMA2_Stream3_IRQHandler+0x7c>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8001e18:	4b4f      	ldr	r3, [pc, #316]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	69db      	ldr	r3, [r3, #28]
 8001e1e:	2202      	movs	r2, #2
 8001e20:	4013      	ands	r3, r2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d00e      	beq.n	8001e44 <DMA2_Stream3_IRQHandler+0x7c>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001e26:	4b4c      	ldr	r3, [pc, #304]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d009      	beq.n	8001e44 <DMA2_Stream3_IRQHandler+0x7c>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001e30:	4b49      	ldr	r3, [pc, #292]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e36:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 8001e38:	4b45      	ldr	r3, [pc, #276]	@ (8001f50 <DMA2_Stream3_IRQHandler+0x188>)
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	4a44      	ldr	r2, [pc, #272]	@ (8001f50 <DMA2_Stream3_IRQHandler+0x188>)
 8001e3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e42:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF3)
 8001e44:	4b43      	ldr	r3, [pc, #268]	@ (8001f54 <DMA2_Stream3_IRQHandler+0x18c>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d015      	beq.n	8001e7c <DMA2_Stream3_IRQHandler+0xb4>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8001e50:	4b41      	ldr	r3, [pc, #260]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	69db      	ldr	r3, [r3, #28]
 8001e56:	2204      	movs	r2, #4
 8001e58:	4013      	ands	r3, r2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d00e      	beq.n	8001e7c <DMA2_Stream3_IRQHandler+0xb4>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001e5e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d009      	beq.n	8001e7c <DMA2_Stream3_IRQHandler+0xb4>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001e68:	4b3b      	ldr	r3, [pc, #236]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6e:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTEIF3;
 8001e70:	4b37      	ldr	r3, [pc, #220]	@ (8001f50 <DMA2_Stream3_IRQHandler+0x188>)
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	4a36      	ldr	r2, [pc, #216]	@ (8001f50 <DMA2_Stream3_IRQHandler+0x188>)
 8001e76:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e7a:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF3)
 8001e7c:	4b35      	ldr	r3, [pc, #212]	@ (8001f54 <DMA2_Stream3_IRQHandler+0x18c>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d02d      	beq.n	8001ee4 <DMA2_Stream3_IRQHandler+0x11c>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8001e88:	4b33      	ldr	r3, [pc, #204]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	69db      	ldr	r3, [r3, #28]
 8001e8e:	2208      	movs	r2, #8
 8001e90:	4013      	ands	r3, r2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d026      	beq.n	8001ee4 <DMA2_Stream3_IRQHandler+0x11c>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001e96:	4b30      	ldr	r3, [pc, #192]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d021      	beq.n	8001ee4 <DMA2_Stream3_IRQHandler+0x11c>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001ea0:	4b2d      	ldr	r3, [pc, #180]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ea6:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CHTIF3;
 8001ea8:	4b29      	ldr	r3, [pc, #164]	@ (8001f50 <DMA2_Stream3_IRQHandler+0x188>)
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	4a28      	ldr	r2, [pc, #160]	@ (8001f50 <DMA2_Stream3_IRQHandler+0x188>)
 8001eae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001eb2:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001eb4:	4b28      	ldr	r3, [pc, #160]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001eba:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d110      	bne.n	8001ee4 <DMA2_Stream3_IRQHandler+0x11c>
				{
					if((__DMA2_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001ec2:	4b25      	ldr	r3, [pc, #148]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d004      	beq.n	8001edc <DMA2_Stream3_IRQHandler+0x114>
					{
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001ed2:	4b21      	ldr	r3, [pc, #132]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ed8:	4798      	blx	r3
 8001eda:	e003      	b.n	8001ee4 <DMA2_Stream3_IRQHandler+0x11c>
					}
					else
					{
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001edc:	4b1e      	ldr	r3, [pc, #120]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ee2:	4798      	blx	r3
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TCIF3)
 8001ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f54 <DMA2_Stream3_IRQHandler+0x18c>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d02d      	beq.n	8001f4c <DMA2_Stream3_IRQHandler+0x184>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8001ef0:	4b19      	ldr	r3, [pc, #100]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	69db      	ldr	r3, [r3, #28]
 8001ef6:	2210      	movs	r2, #16
 8001ef8:	4013      	ands	r3, r2
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d026      	beq.n	8001f4c <DMA2_Stream3_IRQHandler+0x184>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001efe:	4b16      	ldr	r3, [pc, #88]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d021      	beq.n	8001f4c <DMA2_Stream3_IRQHandler+0x184>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001f08:	4b13      	ldr	r3, [pc, #76]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f0e:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTCIF3;
 8001f10:	4b0f      	ldr	r3, [pc, #60]	@ (8001f50 <DMA2_Stream3_IRQHandler+0x188>)
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	4a0e      	ldr	r2, [pc, #56]	@ (8001f50 <DMA2_Stream3_IRQHandler+0x188>)
 8001f16:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001f1a:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f22:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d110      	bne.n	8001f4c <DMA2_Stream3_IRQHandler+0x184>
				{
					if((__DMA2_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d004      	beq.n	8001f44 <DMA2_Stream3_IRQHandler+0x17c>
					{
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001f3a:	4b07      	ldr	r3, [pc, #28]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f40:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 8001f42:	e003      	b.n	8001f4c <DMA2_Stream3_IRQHandler+0x184>
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001f44:	4b04      	ldr	r3, [pc, #16]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x190>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f4a:	4798      	blx	r3
}
 8001f4c:	bf00      	nop
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40026400 	.word	0x40026400
 8001f54:	20000348 	.word	0x20000348
 8001f58:	20000334 	.word	0x20000334

08001f5c <DMA2_Stream4_IRQHandler>:

void DMA2_Stream4_IRQHandler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 8001f60:	4b4f      	ldr	r3, [pc, #316]	@ (80020a0 <DMA2_Stream4_IRQHandler+0x144>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	4a4f      	ldr	r2, [pc, #316]	@ (80020a4 <DMA2_Stream4_IRQHandler+0x148>)
 8001f66:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF4)
 8001f68:	4b4e      	ldr	r3, [pc, #312]	@ (80020a4 <DMA2_Stream4_IRQHandler+0x148>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0301 	and.w	r3, r3, #1
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d00e      	beq.n	8001f92 <DMA2_Stream4_IRQHandler+0x36>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001f74:	4b4c      	ldr	r3, [pc, #304]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d009      	beq.n	8001f92 <DMA2_Stream4_IRQHandler+0x36>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001f7e:	4b4a      	ldr	r3, [pc, #296]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f84:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_HIFCR_CFEIF5;
 8001f86:	4b46      	ldr	r3, [pc, #280]	@ (80020a0 <DMA2_Stream4_IRQHandler+0x144>)
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	4a45      	ldr	r2, [pc, #276]	@ (80020a0 <DMA2_Stream4_IRQHandler+0x144>)
 8001f8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f90:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF4)
 8001f92:	4b44      	ldr	r3, [pc, #272]	@ (80020a4 <DMA2_Stream4_IRQHandler+0x148>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0304 	and.w	r3, r3, #4
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d00e      	beq.n	8001fbc <DMA2_Stream4_IRQHandler+0x60>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001f9e:	4b42      	ldr	r3, [pc, #264]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d009      	beq.n	8001fbc <DMA2_Stream4_IRQHandler+0x60>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001fa8:	4b3f      	ldr	r3, [pc, #252]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fae:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 8001fb0:	4b3b      	ldr	r3, [pc, #236]	@ (80020a0 <DMA2_Stream4_IRQHandler+0x144>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	4a3a      	ldr	r2, [pc, #232]	@ (80020a0 <DMA2_Stream4_IRQHandler+0x144>)
 8001fb6:	f043 0304 	orr.w	r3, r3, #4
 8001fba:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF4)
 8001fbc:	4b39      	ldr	r3, [pc, #228]	@ (80020a4 <DMA2_Stream4_IRQHandler+0x148>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0308 	and.w	r3, r3, #8
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d00e      	beq.n	8001fe6 <DMA2_Stream4_IRQHandler+0x8a>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001fc8:	4b37      	ldr	r3, [pc, #220]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d009      	beq.n	8001fe6 <DMA2_Stream4_IRQHandler+0x8a>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001fd2:	4b35      	ldr	r3, [pc, #212]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fd8:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF4;
 8001fda:	4b31      	ldr	r3, [pc, #196]	@ (80020a0 <DMA2_Stream4_IRQHandler+0x144>)
 8001fdc:	68db      	ldr	r3, [r3, #12]
 8001fde:	4a30      	ldr	r2, [pc, #192]	@ (80020a0 <DMA2_Stream4_IRQHandler+0x144>)
 8001fe0:	f043 0308 	orr.w	r3, r3, #8
 8001fe4:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF4)
 8001fe6:	4b2f      	ldr	r3, [pc, #188]	@ (80020a4 <DMA2_Stream4_IRQHandler+0x148>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0310 	and.w	r3, r3, #16
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d026      	beq.n	8002040 <DMA2_Stream4_IRQHandler+0xe4>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001ff2:	4b2d      	ldr	r3, [pc, #180]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d021      	beq.n	8002040 <DMA2_Stream4_IRQHandler+0xe4>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001ffc:	4b2a      	ldr	r3, [pc, #168]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002002:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF4;
 8002004:	4b26      	ldr	r3, [pc, #152]	@ (80020a0 <DMA2_Stream4_IRQHandler+0x144>)
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	4a25      	ldr	r2, [pc, #148]	@ (80020a0 <DMA2_Stream4_IRQHandler+0x144>)
 800200a:	f043 0310 	orr.w	r3, r3, #16
 800200e:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8002010:	4b25      	ldr	r3, [pc, #148]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002016:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800201a:	4293      	cmp	r3, r2
 800201c:	d110      	bne.n	8002040 <DMA2_Stream4_IRQHandler+0xe4>
			{
				if((__DMA2_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800201e:	4b22      	ldr	r3, [pc, #136]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d004      	beq.n	8002038 <DMA2_Stream4_IRQHandler+0xdc>
				{
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800202e:	4b1e      	ldr	r3, [pc, #120]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002034:	4798      	blx	r3
 8002036:	e003      	b.n	8002040 <DMA2_Stream4_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002038:	4b1b      	ldr	r3, [pc, #108]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800203e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF4)
 8002040:	4b18      	ldr	r3, [pc, #96]	@ (80020a4 <DMA2_Stream4_IRQHandler+0x148>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0320 	and.w	r3, r3, #32
 8002048:	2b00      	cmp	r3, #0
 800204a:	d026      	beq.n	800209a <DMA2_Stream4_IRQHandler+0x13e>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 800204c:	4b16      	ldr	r3, [pc, #88]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002052:	2b00      	cmp	r3, #0
 8002054:	d021      	beq.n	800209a <DMA2_Stream4_IRQHandler+0x13e>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8002056:	4b14      	ldr	r3, [pc, #80]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800205c:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF4;
 800205e:	4b10      	ldr	r3, [pc, #64]	@ (80020a0 <DMA2_Stream4_IRQHandler+0x144>)
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	4a0f      	ldr	r2, [pc, #60]	@ (80020a0 <DMA2_Stream4_IRQHandler+0x144>)
 8002064:	f043 0320 	orr.w	r3, r3, #32
 8002068:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800206a:	4b0f      	ldr	r3, [pc, #60]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002070:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002074:	4293      	cmp	r3, r2
 8002076:	d110      	bne.n	800209a <DMA2_Stream4_IRQHandler+0x13e>
			{
				if((__DMA2_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8002078:	4b0b      	ldr	r3, [pc, #44]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002084:	2b00      	cmp	r3, #0
 8002086:	d004      	beq.n	8002092 <DMA2_Stream4_IRQHandler+0x136>
				{
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8002088:	4b07      	ldr	r3, [pc, #28]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800208e:	4798      	blx	r3
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8002090:	e003      	b.n	800209a <DMA2_Stream4_IRQHandler+0x13e>
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002092:	4b05      	ldr	r3, [pc, #20]	@ (80020a8 <DMA2_Stream4_IRQHandler+0x14c>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002098:	4798      	blx	r3
}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40026400 	.word	0x40026400
 80020a4:	2000034c 	.word	0x2000034c
 80020a8:	20000338 	.word	0x20000338

080020ac <DMA2_Stream5_IRQHandler>:




void DMA2_Stream5_IRQHandler(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 80020b0:	4b4f      	ldr	r3, [pc, #316]	@ (80021f0 <DMA2_Stream5_IRQHandler+0x144>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	4a4f      	ldr	r2, [pc, #316]	@ (80021f4 <DMA2_Stream5_IRQHandler+0x148>)
 80020b6:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF5)
 80020b8:	4b4e      	ldr	r3, [pc, #312]	@ (80021f4 <DMA2_Stream5_IRQHandler+0x148>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d00e      	beq.n	80020e2 <DMA2_Stream5_IRQHandler+0x36>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80020c4:	4b4c      	ldr	r3, [pc, #304]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d009      	beq.n	80020e2 <DMA2_Stream5_IRQHandler+0x36>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80020ce:	4b4a      	ldr	r3, [pc, #296]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020d4:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF5;
 80020d6:	4b46      	ldr	r3, [pc, #280]	@ (80021f0 <DMA2_Stream5_IRQHandler+0x144>)
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	4a45      	ldr	r2, [pc, #276]	@ (80021f0 <DMA2_Stream5_IRQHandler+0x144>)
 80020dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80020e0:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF5)
 80020e2:	4b44      	ldr	r3, [pc, #272]	@ (80021f4 <DMA2_Stream5_IRQHandler+0x148>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00e      	beq.n	800210c <DMA2_Stream5_IRQHandler+0x60>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80020ee:	4b42      	ldr	r3, [pc, #264]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d009      	beq.n	800210c <DMA2_Stream5_IRQHandler+0x60>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80020f8:	4b3f      	ldr	r3, [pc, #252]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fe:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 8002100:	4b3b      	ldr	r3, [pc, #236]	@ (80021f0 <DMA2_Stream5_IRQHandler+0x144>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	4a3a      	ldr	r2, [pc, #232]	@ (80021f0 <DMA2_Stream5_IRQHandler+0x144>)
 8002106:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800210a:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF5)
 800210c:	4b39      	ldr	r3, [pc, #228]	@ (80021f4 <DMA2_Stream5_IRQHandler+0x148>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002114:	2b00      	cmp	r3, #0
 8002116:	d00e      	beq.n	8002136 <DMA2_Stream5_IRQHandler+0x8a>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8002118:	4b37      	ldr	r3, [pc, #220]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211e:	2b00      	cmp	r3, #0
 8002120:	d009      	beq.n	8002136 <DMA2_Stream5_IRQHandler+0x8a>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8002122:	4b35      	ldr	r3, [pc, #212]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002128:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF5;
 800212a:	4b31      	ldr	r3, [pc, #196]	@ (80021f0 <DMA2_Stream5_IRQHandler+0x144>)
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	4a30      	ldr	r2, [pc, #192]	@ (80021f0 <DMA2_Stream5_IRQHandler+0x144>)
 8002130:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002134:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF5)
 8002136:	4b2f      	ldr	r3, [pc, #188]	@ (80021f4 <DMA2_Stream5_IRQHandler+0x148>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800213e:	2b00      	cmp	r3, #0
 8002140:	d026      	beq.n	8002190 <DMA2_Stream5_IRQHandler+0xe4>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8002142:	4b2d      	ldr	r3, [pc, #180]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002148:	2b00      	cmp	r3, #0
 800214a:	d021      	beq.n	8002190 <DMA2_Stream5_IRQHandler+0xe4>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 800214c:	4b2a      	ldr	r3, [pc, #168]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002152:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF5;
 8002154:	4b26      	ldr	r3, [pc, #152]	@ (80021f0 <DMA2_Stream5_IRQHandler+0x144>)
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	4a25      	ldr	r2, [pc, #148]	@ (80021f0 <DMA2_Stream5_IRQHandler+0x144>)
 800215a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800215e:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8002160:	4b25      	ldr	r3, [pc, #148]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002166:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800216a:	4293      	cmp	r3, r2
 800216c:	d110      	bne.n	8002190 <DMA2_Stream5_IRQHandler+0xe4>
			{
				if((__DMA2_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800216e:	4b22      	ldr	r3, [pc, #136]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d004      	beq.n	8002188 <DMA2_Stream5_IRQHandler+0xdc>
				{
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800217e:	4b1e      	ldr	r3, [pc, #120]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002184:	4798      	blx	r3
 8002186:	e003      	b.n	8002190 <DMA2_Stream5_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002188:	4b1b      	ldr	r3, [pc, #108]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800218e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF5)
 8002190:	4b18      	ldr	r3, [pc, #96]	@ (80021f4 <DMA2_Stream5_IRQHandler+0x148>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002198:	2b00      	cmp	r3, #0
 800219a:	d026      	beq.n	80021ea <DMA2_Stream5_IRQHandler+0x13e>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 800219c:	4b16      	ldr	r3, [pc, #88]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d021      	beq.n	80021ea <DMA2_Stream5_IRQHandler+0x13e>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80021a6:	4b14      	ldr	r3, [pc, #80]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ac:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF5;
 80021ae:	4b10      	ldr	r3, [pc, #64]	@ (80021f0 <DMA2_Stream5_IRQHandler+0x144>)
 80021b0:	68db      	ldr	r3, [r3, #12]
 80021b2:	4a0f      	ldr	r2, [pc, #60]	@ (80021f0 <DMA2_Stream5_IRQHandler+0x144>)
 80021b4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021b8:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80021ba:	4b0f      	ldr	r3, [pc, #60]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021c0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d110      	bne.n	80021ea <DMA2_Stream5_IRQHandler+0x13e>
			{
				if((__DMA2_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80021c8:	4b0b      	ldr	r3, [pc, #44]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d004      	beq.n	80021e2 <DMA2_Stream5_IRQHandler+0x136>
				{
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80021d8:	4b07      	ldr	r3, [pc, #28]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021de:	4798      	blx	r3
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 80021e0:	e003      	b.n	80021ea <DMA2_Stream5_IRQHandler+0x13e>
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80021e2:	4b05      	ldr	r3, [pc, #20]	@ (80021f8 <DMA2_Stream5_IRQHandler+0x14c>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021e8:	4798      	blx	r3
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40026400 	.word	0x40026400
 80021f4:	2000034c 	.word	0x2000034c
 80021f8:	2000033c 	.word	0x2000033c

080021fc <DMA2_Stream6_IRQHandler>:



void DMA2_Stream6_IRQHandler(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 8002200:	4b4f      	ldr	r3, [pc, #316]	@ (8002340 <DMA2_Stream6_IRQHandler+0x144>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	4a4f      	ldr	r2, [pc, #316]	@ (8002344 <DMA2_Stream6_IRQHandler+0x148>)
 8002206:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF6)
 8002208:	4b4e      	ldr	r3, [pc, #312]	@ (8002344 <DMA2_Stream6_IRQHandler+0x148>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d00e      	beq.n	8002232 <DMA2_Stream6_IRQHandler+0x36>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8002214:	4b4c      	ldr	r3, [pc, #304]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800221a:	2b00      	cmp	r3, #0
 800221c:	d009      	beq.n	8002232 <DMA2_Stream6_IRQHandler+0x36>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.FIFO_Error_ISR();
 800221e:	4b4a      	ldr	r3, [pc, #296]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002224:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF6;
 8002226:	4b46      	ldr	r3, [pc, #280]	@ (8002340 <DMA2_Stream6_IRQHandler+0x144>)
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	4a45      	ldr	r2, [pc, #276]	@ (8002340 <DMA2_Stream6_IRQHandler+0x144>)
 800222c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002230:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF6)
 8002232:	4b44      	ldr	r3, [pc, #272]	@ (8002344 <DMA2_Stream6_IRQHandler+0x148>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d00e      	beq.n	800225c <DMA2_Stream6_IRQHandler+0x60>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800223e:	4b42      	ldr	r3, [pc, #264]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002244:	2b00      	cmp	r3, #0
 8002246:	d009      	beq.n	800225c <DMA2_Stream6_IRQHandler+0x60>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8002248:	4b3f      	ldr	r3, [pc, #252]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224e:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 8002250:	4b3b      	ldr	r3, [pc, #236]	@ (8002340 <DMA2_Stream6_IRQHandler+0x144>)
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	4a3a      	ldr	r2, [pc, #232]	@ (8002340 <DMA2_Stream6_IRQHandler+0x144>)
 8002256:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800225a:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF6)
 800225c:	4b39      	ldr	r3, [pc, #228]	@ (8002344 <DMA2_Stream6_IRQHandler+0x148>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d00e      	beq.n	8002286 <DMA2_Stream6_IRQHandler+0x8a>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8002268:	4b37      	ldr	r3, [pc, #220]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226e:	2b00      	cmp	r3, #0
 8002270:	d009      	beq.n	8002286 <DMA2_Stream6_IRQHandler+0x8a>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8002272:	4b35      	ldr	r3, [pc, #212]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002278:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF6;
 800227a:	4b31      	ldr	r3, [pc, #196]	@ (8002340 <DMA2_Stream6_IRQHandler+0x144>)
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	4a30      	ldr	r2, [pc, #192]	@ (8002340 <DMA2_Stream6_IRQHandler+0x144>)
 8002280:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002284:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF6)
 8002286:	4b2f      	ldr	r3, [pc, #188]	@ (8002344 <DMA2_Stream6_IRQHandler+0x148>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d026      	beq.n	80022e0 <DMA2_Stream6_IRQHandler+0xe4>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8002292:	4b2d      	ldr	r3, [pc, #180]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002298:	2b00      	cmp	r3, #0
 800229a:	d021      	beq.n	80022e0 <DMA2_Stream6_IRQHandler+0xe4>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 800229c:	4b2a      	ldr	r3, [pc, #168]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022a2:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF6;
 80022a4:	4b26      	ldr	r3, [pc, #152]	@ (8002340 <DMA2_Stream6_IRQHandler+0x144>)
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	4a25      	ldr	r2, [pc, #148]	@ (8002340 <DMA2_Stream6_IRQHandler+0x144>)
 80022aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022ae:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80022b0:	4b25      	ldr	r3, [pc, #148]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022b6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d110      	bne.n	80022e0 <DMA2_Stream6_IRQHandler+0xe4>
			{
				if((__DMA2_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80022be:	4b22      	ldr	r3, [pc, #136]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d004      	beq.n	80022d8 <DMA2_Stream6_IRQHandler+0xdc>
				{
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80022ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022d4:	4798      	blx	r3
 80022d6:	e003      	b.n	80022e0 <DMA2_Stream6_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80022d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022de:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF6)
 80022e0:	4b18      	ldr	r3, [pc, #96]	@ (8002344 <DMA2_Stream6_IRQHandler+0x148>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d026      	beq.n	800233a <DMA2_Stream6_IRQHandler+0x13e>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80022ec:	4b16      	ldr	r3, [pc, #88]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d021      	beq.n	800233a <DMA2_Stream6_IRQHandler+0x13e>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80022f6:	4b14      	ldr	r3, [pc, #80]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022fc:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF6;
 80022fe:	4b10      	ldr	r3, [pc, #64]	@ (8002340 <DMA2_Stream6_IRQHandler+0x144>)
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	4a0f      	ldr	r2, [pc, #60]	@ (8002340 <DMA2_Stream6_IRQHandler+0x144>)
 8002304:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002308:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800230a:	4b0f      	ldr	r3, [pc, #60]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002310:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002314:	4293      	cmp	r3, r2
 8002316:	d110      	bne.n	800233a <DMA2_Stream6_IRQHandler+0x13e>
			{
				if((__DMA2_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8002318:	4b0b      	ldr	r3, [pc, #44]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d004      	beq.n	8002332 <DMA2_Stream6_IRQHandler+0x136>
				{
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8002328:	4b07      	ldr	r3, [pc, #28]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800232e:	4798      	blx	r3
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8002330:	e003      	b.n	800233a <DMA2_Stream6_IRQHandler+0x13e>
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002332:	4b05      	ldr	r3, [pc, #20]	@ (8002348 <DMA2_Stream6_IRQHandler+0x14c>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002338:	4798      	blx	r3
}
 800233a:	bf00      	nop
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40026400 	.word	0x40026400
 8002344:	2000034c 	.word	0x2000034c
 8002348:	20000340 	.word	0x20000340

0800234c <DMA2_Stream7_IRQHandler>:


void DMA2_Stream7_IRQHandler(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 8002350:	4b4f      	ldr	r3, [pc, #316]	@ (8002490 <DMA2_Stream7_IRQHandler+0x144>)
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	4a4f      	ldr	r2, [pc, #316]	@ (8002494 <DMA2_Stream7_IRQHandler+0x148>)
 8002356:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF7)
 8002358:	4b4e      	ldr	r3, [pc, #312]	@ (8002494 <DMA2_Stream7_IRQHandler+0x148>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d00e      	beq.n	8002382 <DMA2_Stream7_IRQHandler+0x36>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8002364:	4b4c      	ldr	r3, [pc, #304]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800236a:	2b00      	cmp	r3, #0
 800236c:	d009      	beq.n	8002382 <DMA2_Stream7_IRQHandler+0x36>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.FIFO_Error_ISR();
 800236e:	4b4a      	ldr	r3, [pc, #296]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002374:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF7;
 8002376:	4b46      	ldr	r3, [pc, #280]	@ (8002490 <DMA2_Stream7_IRQHandler+0x144>)
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	4a45      	ldr	r2, [pc, #276]	@ (8002490 <DMA2_Stream7_IRQHandler+0x144>)
 800237c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002380:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF7)
 8002382:	4b44      	ldr	r3, [pc, #272]	@ (8002494 <DMA2_Stream7_IRQHandler+0x148>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d00e      	beq.n	80023ac <DMA2_Stream7_IRQHandler+0x60>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800238e:	4b42      	ldr	r3, [pc, #264]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002394:	2b00      	cmp	r3, #0
 8002396:	d009      	beq.n	80023ac <DMA2_Stream7_IRQHandler+0x60>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8002398:	4b3f      	ldr	r3, [pc, #252]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239e:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 80023a0:	4b3b      	ldr	r3, [pc, #236]	@ (8002490 <DMA2_Stream7_IRQHandler+0x144>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	4a3a      	ldr	r2, [pc, #232]	@ (8002490 <DMA2_Stream7_IRQHandler+0x144>)
 80023a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023aa:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF7)
 80023ac:	4b39      	ldr	r3, [pc, #228]	@ (8002494 <DMA2_Stream7_IRQHandler+0x148>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d00e      	beq.n	80023d6 <DMA2_Stream7_IRQHandler+0x8a>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80023b8:	4b37      	ldr	r3, [pc, #220]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d009      	beq.n	80023d6 <DMA2_Stream7_IRQHandler+0x8a>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80023c2:	4b35      	ldr	r3, [pc, #212]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c8:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF7;
 80023ca:	4b31      	ldr	r3, [pc, #196]	@ (8002490 <DMA2_Stream7_IRQHandler+0x144>)
 80023cc:	68db      	ldr	r3, [r3, #12]
 80023ce:	4a30      	ldr	r2, [pc, #192]	@ (8002490 <DMA2_Stream7_IRQHandler+0x144>)
 80023d0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80023d4:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF7)
 80023d6:	4b2f      	ldr	r3, [pc, #188]	@ (8002494 <DMA2_Stream7_IRQHandler+0x148>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d026      	beq.n	8002430 <DMA2_Stream7_IRQHandler+0xe4>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80023e2:	4b2d      	ldr	r3, [pc, #180]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d021      	beq.n	8002430 <DMA2_Stream7_IRQHandler+0xe4>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80023ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023f2:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF7;
 80023f4:	4b26      	ldr	r3, [pc, #152]	@ (8002490 <DMA2_Stream7_IRQHandler+0x144>)
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	4a25      	ldr	r2, [pc, #148]	@ (8002490 <DMA2_Stream7_IRQHandler+0x144>)
 80023fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80023fe:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8002400:	4b25      	ldr	r3, [pc, #148]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002406:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800240a:	4293      	cmp	r3, r2
 800240c:	d110      	bne.n	8002430 <DMA2_Stream7_IRQHandler+0xe4>
			{
				if((__DMA2_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800240e:	4b22      	ldr	r3, [pc, #136]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d004      	beq.n	8002428 <DMA2_Stream7_IRQHandler+0xdc>
				{
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800241e:	4b1e      	ldr	r3, [pc, #120]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002424:	4798      	blx	r3
 8002426:	e003      	b.n	8002430 <DMA2_Stream7_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002428:	4b1b      	ldr	r3, [pc, #108]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800242e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF7)
 8002430:	4b18      	ldr	r3, [pc, #96]	@ (8002494 <DMA2_Stream7_IRQHandler+0x148>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d026      	beq.n	800248a <DMA2_Stream7_IRQHandler+0x13e>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 800243c:	4b16      	ldr	r3, [pc, #88]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002442:	2b00      	cmp	r3, #0
 8002444:	d021      	beq.n	800248a <DMA2_Stream7_IRQHandler+0x13e>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8002446:	4b14      	ldr	r3, [pc, #80]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800244c:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF7;
 800244e:	4b10      	ldr	r3, [pc, #64]	@ (8002490 <DMA2_Stream7_IRQHandler+0x144>)
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	4a0f      	ldr	r2, [pc, #60]	@ (8002490 <DMA2_Stream7_IRQHandler+0x144>)
 8002454:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002458:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800245a:	4b0f      	ldr	r3, [pc, #60]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002460:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002464:	4293      	cmp	r3, r2
 8002466:	d110      	bne.n	800248a <DMA2_Stream7_IRQHandler+0x13e>
			{
				if((__DMA2_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8002468:	4b0b      	ldr	r3, [pc, #44]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002474:	2b00      	cmp	r3, #0
 8002476:	d004      	beq.n	8002482 <DMA2_Stream7_IRQHandler+0x136>
				{
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8002478:	4b07      	ldr	r3, [pc, #28]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800247e:	4798      	blx	r3
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8002480:	e003      	b.n	800248a <DMA2_Stream7_IRQHandler+0x13e>
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002482:	4b05      	ldr	r3, [pc, #20]	@ (8002498 <DMA2_Stream7_IRQHandler+0x14c>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002488:	4798      	blx	r3
}
 800248a:	bf00      	nop
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	40026400 	.word	0x40026400
 8002494:	2000034c 	.word	0x2000034c
 8002498:	20000344 	.word	0x20000344

0800249c <DMA_Clock_Enable>:
 * the RCC AHB1 peripheral clock enable register.
 *
 * @param[in] config Pointer to the `DMA_Config` structure that contains the DMA controller configuration.
 */
void DMA_Clock_Enable(DMA_Config *config)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
	if(config -> Request.Controller == DMA1){
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a0c      	ldr	r2, [pc, #48]	@ (80024dc <DMA_Clock_Enable+0x40>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d105      	bne.n	80024ba <DMA_Clock_Enable+0x1e>
		RCC -> AHB1ENR |= RCC_AHB1ENR_DMA1EN;
 80024ae:	4b0c      	ldr	r3, [pc, #48]	@ (80024e0 <DMA_Clock_Enable+0x44>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b2:	4a0b      	ldr	r2, [pc, #44]	@ (80024e0 <DMA_Clock_Enable+0x44>)
 80024b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80024b8:	6313      	str	r3, [r2, #48]	@ 0x30
	}
	if(config -> Request.Controller == DMA2)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a09      	ldr	r2, [pc, #36]	@ (80024e4 <DMA_Clock_Enable+0x48>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d105      	bne.n	80024d0 <DMA_Clock_Enable+0x34>
	{
		RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 80024c4:	4b06      	ldr	r3, [pc, #24]	@ (80024e0 <DMA_Clock_Enable+0x44>)
 80024c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c8:	4a05      	ldr	r2, [pc, #20]	@ (80024e0 <DMA_Clock_Enable+0x44>)
 80024ca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80024ce:	6313      	str	r3, [r2, #48]	@ 0x30
	}
}
 80024d0:	bf00      	nop
 80024d2:	370c      	adds	r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr
 80024dc:	40026000 	.word	0x40026000
 80024e0:	40023800 	.word	0x40023800
 80024e4:	40026400 	.word	0x40026400

080024e8 <DMA_Init>:
 * @param[in] config Pointer to the `DMA_Config` structure containing the configuration parameters.
 *
 * @return int8_t Returns 1 on successful initialization, or -1 if an error occurs.
 */
int8_t DMA_Init(DMA_Config *config)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
	//	DMA_Clock_Disable(config);
	DMA_Clock_Enable(config);  // Enable the clock for the specified DMA controller
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f7ff ffd3 	bl	800249c <DMA_Clock_Enable>

	if (config->Request.Stream->CR & DMA_SxCR_EN)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	2b00      	cmp	r3, #0
 8002502:	d00f      	beq.n	8002524 <DMA_Init+0x3c>
	{
		config->Request.Stream->CR &= ~DMA_SxCR_EN;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f022 0201 	bic.w	r2, r2, #1
 8002512:	601a      	str	r2, [r3, #0]
		while (config->Request.Stream->CR & DMA_SxCR_EN);  // Wait until disabled
 8002514:	bf00      	nop
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b00      	cmp	r3, #0
 8002522:	d1f8      	bne.n	8002516 <DMA_Init+0x2e>
	}


	config->Request.Stream->CR |= config->Request.channel << DMA_SxCR_CHSEL_Pos;  // Set the DMA channel
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	6819      	ldr	r1, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	7a1b      	ldrb	r3, [r3, #8]
 800252e:	065a      	lsls	r2, r3, #25
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	430a      	orrs	r2, r1
 8002536:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->circular_mode;  // Configure circular mode
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	6819      	ldr	r1, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	699a      	ldr	r2, [r3, #24]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	430a      	orrs	r2, r1
 8002548:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->flow_control;  // Set flow control
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	6819      	ldr	r1, [r3, #0]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	68da      	ldr	r2, [r3, #12]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	430a      	orrs	r2, r1
 800255a:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->priority_level;  // Set priority level
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	6819      	ldr	r1, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	695a      	ldr	r2, [r3, #20]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	430a      	orrs	r2, r1
 800256c:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->memory_data_size;  // Set memory data size
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	6819      	ldr	r1, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	430a      	orrs	r2, r1
 800257e:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->peripheral_data_size;  // Set peripheral data size
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	6819      	ldr	r1, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	430a      	orrs	r2, r1
 8002590:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->transfer_direction;  // Set transfer direction
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	6819      	ldr	r1, [r3, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	691a      	ldr	r2, [r3, #16]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	430a      	orrs	r2, r1
 80025a2:	601a      	str	r2, [r3, #0]

	// Configure DMA interrupts if enabled


	if(config->interrupts != DMA_Configuration.DMA_Interrupts.Disable)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	69db      	ldr	r3, [r3, #28]
 80025a8:	2200      	movs	r2, #0
 80025aa:	4293      	cmp	r3, r2
 80025ac:	f000 8110 	beq.w	80027d0 <DMA_Init+0x2e8>
	{

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	69db      	ldr	r3, [r3, #28]
 80025b4:	2280      	movs	r2, #128	@ 0x80
 80025b6:	4013      	ands	r3, r2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d008      	beq.n	80025ce <DMA_Init+0xe6>
		{
			config->Request.Stream->FCR |= config->interrupts;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	6959      	ldr	r1, [r3, #20]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	69da      	ldr	r2, [r3, #28]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	615a      	str	r2, [r3, #20]
		}

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	69db      	ldr	r3, [r3, #28]
 80025d2:	2210      	movs	r2, #16
 80025d4:	4013      	ands	r3, r2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d007      	beq.n	80025ea <DMA_Init+0x102>
		{
			config->Request.Stream->CR |= DMA_SxCR_TCIE;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f042 0210 	orr.w	r2, r2, #16
 80025e8:	601a      	str	r2, [r3, #0]
		}

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	2208      	movs	r2, #8
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d007      	beq.n	8002606 <DMA_Init+0x11e>
		{
			config->Request.Stream->CR |= DMA_SxCR_HTIE;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f042 0208 	orr.w	r2, r2, #8
 8002604:	601a      	str	r2, [r3, #0]
		}

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	69db      	ldr	r3, [r3, #28]
 800260a:	2204      	movs	r2, #4
 800260c:	4013      	ands	r3, r2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d007      	beq.n	8002622 <DMA_Init+0x13a>
		{
			config->Request.Stream->CR |= DMA_SxCR_TEIE;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f042 0204 	orr.w	r2, r2, #4
 8002620:	601a      	str	r2, [r3, #0]
		}
		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	69db      	ldr	r3, [r3, #28]
 8002626:	2202      	movs	r2, #2
 8002628:	4013      	ands	r3, r2
 800262a:	2b00      	cmp	r3, #0
 800262c:	d007      	beq.n	800263e <DMA_Init+0x156>
		{
			config->Request.Stream->CR |= DMA_SxCR_DMEIE;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f042 0202 	orr.w	r2, r2, #2
 800263c:	601a      	str	r2, [r3, #0]
		}

		// Enable the corresponding NVIC interrupt for the DMA stream
		if(config->Request.Controller == DMA1)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a80      	ldr	r2, [pc, #512]	@ (8002844 <DMA_Init+0x35c>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d15f      	bne.n	8002708 <DMA_Init+0x220>
		{
			if(config->Request.Stream == DMA1_Stream0){
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	4a7e      	ldr	r2, [pc, #504]	@ (8002848 <DMA_Init+0x360>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d106      	bne.n	8002660 <DMA_Init+0x178>
				__DMA1_Stream0_Config__ = config;
 8002652:	4a7e      	ldr	r2, [pc, #504]	@ (800284c <DMA_Init+0x364>)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002658:	200b      	movs	r0, #11
 800265a:	f7fe fbad 	bl	8000db8 <__NVIC_EnableIRQ>
 800265e:	e0b7      	b.n	80027d0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream1){
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	4a7a      	ldr	r2, [pc, #488]	@ (8002850 <DMA_Init+0x368>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d106      	bne.n	8002678 <DMA_Init+0x190>
				__DMA1_Stream1_Config__ = config;
 800266a:	4a7a      	ldr	r2, [pc, #488]	@ (8002854 <DMA_Init+0x36c>)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002670:	200c      	movs	r0, #12
 8002672:	f7fe fba1 	bl	8000db8 <__NVIC_EnableIRQ>
 8002676:	e0ab      	b.n	80027d0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream2){
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	4a76      	ldr	r2, [pc, #472]	@ (8002858 <DMA_Init+0x370>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d106      	bne.n	8002690 <DMA_Init+0x1a8>
				__DMA1_Stream2_Config__ = config;
 8002682:	4a76      	ldr	r2, [pc, #472]	@ (800285c <DMA_Init+0x374>)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002688:	200d      	movs	r0, #13
 800268a:	f7fe fb95 	bl	8000db8 <__NVIC_EnableIRQ>
 800268e:	e09f      	b.n	80027d0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream3){
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	4a72      	ldr	r2, [pc, #456]	@ (8002860 <DMA_Init+0x378>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d106      	bne.n	80026a8 <DMA_Init+0x1c0>
				__DMA1_Stream3_Config__ = config;
 800269a:	4a72      	ldr	r2, [pc, #456]	@ (8002864 <DMA_Init+0x37c>)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80026a0:	200e      	movs	r0, #14
 80026a2:	f7fe fb89 	bl	8000db8 <__NVIC_EnableIRQ>
 80026a6:	e093      	b.n	80027d0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream4){
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	4a6e      	ldr	r2, [pc, #440]	@ (8002868 <DMA_Init+0x380>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d106      	bne.n	80026c0 <DMA_Init+0x1d8>
				__DMA1_Stream4_Config__ = config;
 80026b2:	4a6e      	ldr	r2, [pc, #440]	@ (800286c <DMA_Init+0x384>)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80026b8:	200f      	movs	r0, #15
 80026ba:	f7fe fb7d 	bl	8000db8 <__NVIC_EnableIRQ>
 80026be:	e087      	b.n	80027d0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream5){
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	4a6a      	ldr	r2, [pc, #424]	@ (8002870 <DMA_Init+0x388>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d106      	bne.n	80026d8 <DMA_Init+0x1f0>
				__DMA1_Stream5_Config__ = config;
 80026ca:	4a6a      	ldr	r2, [pc, #424]	@ (8002874 <DMA_Init+0x38c>)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80026d0:	2010      	movs	r0, #16
 80026d2:	f7fe fb71 	bl	8000db8 <__NVIC_EnableIRQ>
 80026d6:	e07b      	b.n	80027d0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream6) {
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	4a66      	ldr	r2, [pc, #408]	@ (8002878 <DMA_Init+0x390>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d106      	bne.n	80026f0 <DMA_Init+0x208>
				__DMA1_Stream6_Config__ = config;
 80026e2:	4a66      	ldr	r2, [pc, #408]	@ (800287c <DMA_Init+0x394>)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80026e8:	2011      	movs	r0, #17
 80026ea:	f7fe fb65 	bl	8000db8 <__NVIC_EnableIRQ>
 80026ee:	e06f      	b.n	80027d0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream7){
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	4a62      	ldr	r2, [pc, #392]	@ (8002880 <DMA_Init+0x398>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d16a      	bne.n	80027d0 <DMA_Init+0x2e8>
				__DMA1_Stream7_Config__ = config;
 80026fa:	4a62      	ldr	r2, [pc, #392]	@ (8002884 <DMA_Init+0x39c>)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8002700:	202f      	movs	r0, #47	@ 0x2f
 8002702:	f7fe fb59 	bl	8000db8 <__NVIC_EnableIRQ>
 8002706:	e063      	b.n	80027d0 <DMA_Init+0x2e8>
			}
		}
		else if(config->Request.Controller == DMA2)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a5e      	ldr	r2, [pc, #376]	@ (8002888 <DMA_Init+0x3a0>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d15e      	bne.n	80027d0 <DMA_Init+0x2e8>
		{
			if(config->Request.Stream == DMA2_Stream0){
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	4a5d      	ldr	r2, [pc, #372]	@ (800288c <DMA_Init+0x3a4>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d106      	bne.n	800272a <DMA_Init+0x242>
				__DMA2_Stream0_Config__ = config;
 800271c:	4a5c      	ldr	r2, [pc, #368]	@ (8002890 <DMA_Init+0x3a8>)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002722:	2038      	movs	r0, #56	@ 0x38
 8002724:	f7fe fb48 	bl	8000db8 <__NVIC_EnableIRQ>
 8002728:	e052      	b.n	80027d0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream1){
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	4a59      	ldr	r2, [pc, #356]	@ (8002894 <DMA_Init+0x3ac>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d106      	bne.n	8002742 <DMA_Init+0x25a>
				__DMA2_Stream1_Config__ = config;
 8002734:	4a58      	ldr	r2, [pc, #352]	@ (8002898 <DMA_Init+0x3b0>)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800273a:	2039      	movs	r0, #57	@ 0x39
 800273c:	f7fe fb3c 	bl	8000db8 <__NVIC_EnableIRQ>
 8002740:	e046      	b.n	80027d0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream2){
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	4a55      	ldr	r2, [pc, #340]	@ (800289c <DMA_Init+0x3b4>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d106      	bne.n	800275a <DMA_Init+0x272>
				__DMA2_Stream2_Config__ = config;
 800274c:	4a54      	ldr	r2, [pc, #336]	@ (80028a0 <DMA_Init+0x3b8>)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002752:	203a      	movs	r0, #58	@ 0x3a
 8002754:	f7fe fb30 	bl	8000db8 <__NVIC_EnableIRQ>
 8002758:	e03a      	b.n	80027d0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream3){
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	4a51      	ldr	r2, [pc, #324]	@ (80028a4 <DMA_Init+0x3bc>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d106      	bne.n	8002772 <DMA_Init+0x28a>
				__DMA2_Stream3_Config__ = config;
 8002764:	4a50      	ldr	r2, [pc, #320]	@ (80028a8 <DMA_Init+0x3c0>)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800276a:	203b      	movs	r0, #59	@ 0x3b
 800276c:	f7fe fb24 	bl	8000db8 <__NVIC_EnableIRQ>
 8002770:	e02e      	b.n	80027d0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream4){
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	4a4d      	ldr	r2, [pc, #308]	@ (80028ac <DMA_Init+0x3c4>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d106      	bne.n	800278a <DMA_Init+0x2a2>
				__DMA2_Stream4_Config__ = config;
 800277c:	4a4c      	ldr	r2, [pc, #304]	@ (80028b0 <DMA_Init+0x3c8>)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8002782:	203c      	movs	r0, #60	@ 0x3c
 8002784:	f7fe fb18 	bl	8000db8 <__NVIC_EnableIRQ>
 8002788:	e022      	b.n	80027d0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream5){
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	4a49      	ldr	r2, [pc, #292]	@ (80028b4 <DMA_Init+0x3cc>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d106      	bne.n	80027a2 <DMA_Init+0x2ba>
				__DMA2_Stream5_Config__ = config;
 8002794:	4a48      	ldr	r2, [pc, #288]	@ (80028b8 <DMA_Init+0x3d0>)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800279a:	2044      	movs	r0, #68	@ 0x44
 800279c:	f7fe fb0c 	bl	8000db8 <__NVIC_EnableIRQ>
 80027a0:	e016      	b.n	80027d0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream6){
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	4a45      	ldr	r2, [pc, #276]	@ (80028bc <DMA_Init+0x3d4>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d106      	bne.n	80027ba <DMA_Init+0x2d2>
				__DMA2_Stream6_Config__ = config;
 80027ac:	4a44      	ldr	r2, [pc, #272]	@ (80028c0 <DMA_Init+0x3d8>)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80027b2:	2045      	movs	r0, #69	@ 0x45
 80027b4:	f7fe fb00 	bl	8000db8 <__NVIC_EnableIRQ>
 80027b8:	e00a      	b.n	80027d0 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream7){
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	4a41      	ldr	r2, [pc, #260]	@ (80028c4 <DMA_Init+0x3dc>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d105      	bne.n	80027d0 <DMA_Init+0x2e8>
				__DMA2_Stream7_Config__ = config;
 80027c4:	4a40      	ldr	r2, [pc, #256]	@ (80028c8 <DMA_Init+0x3e0>)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6013      	str	r3, [r2, #0]
				//            	NVIC_SetPriority(DMA2_Stream7_IRQn,0);
				NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80027ca:	2046      	movs	r0, #70	@ 0x46
 80027cc:	f7fe faf4 	bl	8000db8 <__NVIC_EnableIRQ>
			}
		}
	}

	// Configure memory and peripheral pointer increments
	config->Request.Stream->CR |= config->memory_pointer_increment;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	8c1b      	ldrh	r3, [r3, #32]
 80027da:	4619      	mov	r1, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	430a      	orrs	r2, r1
 80027e2:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->peripheral_pointer_increment;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80027ee:	4619      	mov	r1, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	430a      	orrs	r2, r1
 80027f6:	601a      	str	r2, [r3, #0]

	// Configure circular mode
	if(config->circular_mode == DMA_Configuration.Circular_Mode.Enable)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	699b      	ldr	r3, [r3, #24]
 80027fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002800:	4293      	cmp	r3, r2
 8002802:	d108      	bne.n	8002816 <DMA_Init+0x32e>
	{
		config->Request.Stream->CR |= DMA_SxCR_CIRC;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	e010      	b.n	8002838 <DMA_Init+0x350>
	}
	else if(config->circular_mode == DMA_Configuration.Circular_Mode.Disable)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	2200      	movs	r2, #0
 800281c:	4293      	cmp	r3, r2
 800281e:	d108      	bne.n	8002832 <DMA_Init+0x34a>
	{
		config->Request.Stream->CR &= ~DMA_SxCR_CIRC;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	e002      	b.n	8002838 <DMA_Init+0x350>
	}
	else
	{
		return -1;  // Return -1 if circular mode configuration is invalid
 8002832:	f04f 33ff 	mov.w	r3, #4294967295
 8002836:	e000      	b.n	800283a <DMA_Init+0x352>
	}

	return 1;  // Return 1 on successful initialization
 8002838:	2301      	movs	r3, #1
}
 800283a:	4618      	mov	r0, r3
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40026000 	.word	0x40026000
 8002848:	40026010 	.word	0x40026010
 800284c:	20000308 	.word	0x20000308
 8002850:	40026028 	.word	0x40026028
 8002854:	2000030c 	.word	0x2000030c
 8002858:	40026040 	.word	0x40026040
 800285c:	20000310 	.word	0x20000310
 8002860:	40026058 	.word	0x40026058
 8002864:	20000314 	.word	0x20000314
 8002868:	40026070 	.word	0x40026070
 800286c:	20000318 	.word	0x20000318
 8002870:	40026088 	.word	0x40026088
 8002874:	2000031c 	.word	0x2000031c
 8002878:	400260a0 	.word	0x400260a0
 800287c:	20000320 	.word	0x20000320
 8002880:	400260b8 	.word	0x400260b8
 8002884:	20000324 	.word	0x20000324
 8002888:	40026400 	.word	0x40026400
 800288c:	40026410 	.word	0x40026410
 8002890:	20000328 	.word	0x20000328
 8002894:	40026428 	.word	0x40026428
 8002898:	2000032c 	.word	0x2000032c
 800289c:	40026440 	.word	0x40026440
 80028a0:	20000330 	.word	0x20000330
 80028a4:	40026458 	.word	0x40026458
 80028a8:	20000334 	.word	0x20000334
 80028ac:	40026470 	.word	0x40026470
 80028b0:	20000338 	.word	0x20000338
 80028b4:	40026488 	.word	0x40026488
 80028b8:	2000033c 	.word	0x2000033c
 80028bc:	400264a0 	.word	0x400264a0
 80028c0:	20000340 	.word	0x20000340
 80028c4:	400264b8 	.word	0x400264b8
 80028c8:	20000344 	.word	0x20000344

080028cc <DMA_Set_Target>:
 * memory increment before applying the new settings.
 *
 * @param[in] config Pointer to the `DMA_Config` structure containing the target configuration.
 */
void DMA_Set_Target(DMA_Config *config)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
	config -> Request.Stream -> CR &= ~DMA_SxCR_EN;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f022 0201 	bic.w	r2, r2, #1
 80028e2:	601a      	str	r2, [r3, #0]



	if(config -> circular_mode == DMA_Configuration.Circular_Mode.Disable)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	2200      	movs	r2, #0
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d108      	bne.n	8002900 <DMA_Set_Target+0x34>
	{
		config -> Request.Stream -> CR &= ~DMA_SxCR_CIRC;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028fc:	601a      	str	r2, [r3, #0]
 80028fe:	e00d      	b.n	800291c <DMA_Set_Target+0x50>
	}
	else if(config -> circular_mode == DMA_Configuration.Circular_Mode.Enable)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	699b      	ldr	r3, [r3, #24]
 8002904:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002908:	4293      	cmp	r3, r2
 800290a:	d107      	bne.n	800291c <DMA_Set_Target+0x50>
	{
		config -> Request.Stream -> CR |= DMA_SxCR_CIRC;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800291a:	601a      	str	r2, [r3, #0]
	}

	// Clear previous data size and memory increment settings
	config -> Request.Stream -> CR &= ~(DMA_SxCR_MSIZE | DMA_SxCR_PSIZE | DMA_SxCR_MINC);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f422 42f8 	bic.w	r2, r2, #31744	@ 0x7c00
 800292a:	601a      	str	r2, [r3, #0]

	// Set the peripheral data size
	config -> Request.Stream -> CR |= config -> peripheral_data_size;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	6819      	ldr	r1, [r3, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	430a      	orrs	r2, r1
 800293c:	601a      	str	r2, [r3, #0]

	// Set the memory data size
	config -> Request.Stream -> CR |= config -> memory_data_size;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	6819      	ldr	r1, [r3, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	430a      	orrs	r2, r1
 800294e:	601a      	str	r2, [r3, #0]

	// Set the number of data items to be transferred
	config -> Request.Stream -> NDTR = config -> buffer_length;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	605a      	str	r2, [r3, #4]

	// Set memory pointer increment mode
	config -> Request.Stream -> CR |= DMA_SxCR_MINC;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002968:	601a      	str	r2, [r3, #0]

	// Set the memory address
	config -> Request.Stream -> M0AR = (uint32_t)config->memory_address;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002972:	60da      	str	r2, [r3, #12]

	// Set the peripheral address
	config -> Request.Stream -> PAR = (uint32_t)config->peripheral_address;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800297c:	609a      	str	r2, [r3, #8]
}
 800297e:	bf00      	nop
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
	...

0800298c <DMA_Set_Trigger>:
 * number and the DMA controller (DMA1 or DMA2).
 *
 * @param[in] config Pointer to the `DMA_Config` structure that contains the configuration settings.
 */
void DMA_Set_Trigger(DMA_Config *config)
{
 800298c:	b480      	push	{r7}
 800298e:	b087      	sub	sp, #28
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
	// Bit shift values for streams 0 to 7
	static const uint8_t LIFCR_Shifts[4] = {0, 6, 16, 22};
	static const uint8_t HIFCR_Shifts[4] = {0, 6, 16, 22};

	DMA_TypeDef *controller = config->Request.Controller;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	617b      	str	r3, [r7, #20]
	DMA_Stream_TypeDef *stream = config->Request.Stream;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	613b      	str	r3, [r7, #16]
	uint32_t shift;

	if (controller == DMA1 || controller == DMA2)
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	4a43      	ldr	r2, [pc, #268]	@ (8002ab0 <DMA_Set_Trigger+0x124>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d003      	beq.n	80029b0 <DMA_Set_Trigger+0x24>
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	4a42      	ldr	r2, [pc, #264]	@ (8002ab4 <DMA_Set_Trigger+0x128>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d178      	bne.n	8002aa2 <DMA_Set_Trigger+0x116>
	{
		// Determine the correct shift value and clear the corresponding flags in LIFCR or HIFCR
		if (stream >= DMA1_Stream0 && stream <= DMA1_Stream3)
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	4a41      	ldr	r2, [pc, #260]	@ (8002ab8 <DMA_Set_Trigger+0x12c>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d918      	bls.n	80029ea <DMA_Set_Trigger+0x5e>
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	4a40      	ldr	r2, [pc, #256]	@ (8002abc <DMA_Set_Trigger+0x130>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d814      	bhi.n	80029ea <DMA_Set_Trigger+0x5e>
		{
			shift = LIFCR_Shifts[stream - DMA1_Stream0];
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	4b3f      	ldr	r3, [pc, #252]	@ (8002ac0 <DMA_Set_Trigger+0x134>)
 80029c4:	4413      	add	r3, r2
 80029c6:	10db      	asrs	r3, r3, #3
 80029c8:	4a3e      	ldr	r2, [pc, #248]	@ (8002ac4 <DMA_Set_Trigger+0x138>)
 80029ca:	fb02 f303 	mul.w	r3, r2, r3
 80029ce:	461a      	mov	r2, r3
 80029d0:	4b3d      	ldr	r3, [pc, #244]	@ (8002ac8 <DMA_Set_Trigger+0x13c>)
 80029d2:	5c9b      	ldrb	r3, [r3, r2]
 80029d4:	60fb      	str	r3, [r7, #12]
			controller->LIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	213f      	movs	r1, #63	@ 0x3f
 80029dc:	68fa      	ldr	r2, [r7, #12]
 80029de:	fa01 f202 	lsl.w	r2, r1, r2
 80029e2:	431a      	orrs	r2, r3
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	e055      	b.n	8002a96 <DMA_Set_Trigger+0x10a>
		}
		else if (stream >= DMA1_Stream4 && stream <= DMA1_Stream7)
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	4a37      	ldr	r2, [pc, #220]	@ (8002acc <DMA_Set_Trigger+0x140>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d918      	bls.n	8002a24 <DMA_Set_Trigger+0x98>
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	4a36      	ldr	r2, [pc, #216]	@ (8002ad0 <DMA_Set_Trigger+0x144>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d814      	bhi.n	8002a24 <DMA_Set_Trigger+0x98>
		{
			shift = HIFCR_Shifts[stream - DMA1_Stream4];
 80029fa:	693a      	ldr	r2, [r7, #16]
 80029fc:	4b35      	ldr	r3, [pc, #212]	@ (8002ad4 <DMA_Set_Trigger+0x148>)
 80029fe:	4413      	add	r3, r2
 8002a00:	10db      	asrs	r3, r3, #3
 8002a02:	4a30      	ldr	r2, [pc, #192]	@ (8002ac4 <DMA_Set_Trigger+0x138>)
 8002a04:	fb02 f303 	mul.w	r3, r2, r3
 8002a08:	461a      	mov	r2, r3
 8002a0a:	4b33      	ldr	r3, [pc, #204]	@ (8002ad8 <DMA_Set_Trigger+0x14c>)
 8002a0c:	5c9b      	ldrb	r3, [r3, r2]
 8002a0e:	60fb      	str	r3, [r7, #12]
			controller->HIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	213f      	movs	r1, #63	@ 0x3f
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	fa01 f202 	lsl.w	r2, r1, r2
 8002a1c:	431a      	orrs	r2, r3
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	60da      	str	r2, [r3, #12]
 8002a22:	e038      	b.n	8002a96 <DMA_Set_Trigger+0x10a>
		}
		else if (stream >= DMA2_Stream0 && stream <= DMA2_Stream3)
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	4a2d      	ldr	r2, [pc, #180]	@ (8002adc <DMA_Set_Trigger+0x150>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d918      	bls.n	8002a5e <DMA_Set_Trigger+0xd2>
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	4a2c      	ldr	r2, [pc, #176]	@ (8002ae0 <DMA_Set_Trigger+0x154>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d814      	bhi.n	8002a5e <DMA_Set_Trigger+0xd2>
		{
			shift = LIFCR_Shifts[stream - DMA2_Stream0];
 8002a34:	693a      	ldr	r2, [r7, #16]
 8002a36:	4b2b      	ldr	r3, [pc, #172]	@ (8002ae4 <DMA_Set_Trigger+0x158>)
 8002a38:	4413      	add	r3, r2
 8002a3a:	10db      	asrs	r3, r3, #3
 8002a3c:	4a21      	ldr	r2, [pc, #132]	@ (8002ac4 <DMA_Set_Trigger+0x138>)
 8002a3e:	fb02 f303 	mul.w	r3, r2, r3
 8002a42:	461a      	mov	r2, r3
 8002a44:	4b20      	ldr	r3, [pc, #128]	@ (8002ac8 <DMA_Set_Trigger+0x13c>)
 8002a46:	5c9b      	ldrb	r3, [r3, r2]
 8002a48:	60fb      	str	r3, [r7, #12]
			controller->LIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	213f      	movs	r1, #63	@ 0x3f
 8002a50:	68fa      	ldr	r2, [r7, #12]
 8002a52:	fa01 f202 	lsl.w	r2, r1, r2
 8002a56:	431a      	orrs	r2, r3
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	609a      	str	r2, [r3, #8]
 8002a5c:	e01b      	b.n	8002a96 <DMA_Set_Trigger+0x10a>
		}
		else if (stream >= DMA2_Stream4 && stream <= DMA2_Stream7)
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	4a21      	ldr	r2, [pc, #132]	@ (8002ae8 <DMA_Set_Trigger+0x15c>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d917      	bls.n	8002a96 <DMA_Set_Trigger+0x10a>
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	4a20      	ldr	r2, [pc, #128]	@ (8002aec <DMA_Set_Trigger+0x160>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d813      	bhi.n	8002a96 <DMA_Set_Trigger+0x10a>
		{
			shift = HIFCR_Shifts[stream - DMA2_Stream4];
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	4b1f      	ldr	r3, [pc, #124]	@ (8002af0 <DMA_Set_Trigger+0x164>)
 8002a72:	4413      	add	r3, r2
 8002a74:	10db      	asrs	r3, r3, #3
 8002a76:	4a13      	ldr	r2, [pc, #76]	@ (8002ac4 <DMA_Set_Trigger+0x138>)
 8002a78:	fb02 f303 	mul.w	r3, r2, r3
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	4b16      	ldr	r3, [pc, #88]	@ (8002ad8 <DMA_Set_Trigger+0x14c>)
 8002a80:	5c9b      	ldrb	r3, [r3, r2]
 8002a82:	60fb      	str	r3, [r7, #12]
			controller->HIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	213f      	movs	r1, #63	@ 0x3f
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a90:	431a      	orrs	r2, r3
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	60da      	str	r2, [r3, #12]
		}

		stream->CR |= DMA_SxCR_EN;  // Enable the DMA stream
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f043 0201 	orr.w	r2, r3, #1
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	601a      	str	r2, [r3, #0]
	}
}
 8002aa2:	bf00      	nop
 8002aa4:	371c      	adds	r7, #28
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	40026000 	.word	0x40026000
 8002ab4:	40026400 	.word	0x40026400
 8002ab8:	4002600f 	.word	0x4002600f
 8002abc:	40026058 	.word	0x40026058
 8002ac0:	bffd9ff0 	.word	0xbffd9ff0
 8002ac4:	aaaaaaab 	.word	0xaaaaaaab
 8002ac8:	080062d8 	.word	0x080062d8
 8002acc:	4002606f 	.word	0x4002606f
 8002ad0:	400260b8 	.word	0x400260b8
 8002ad4:	bffd9f90 	.word	0xbffd9f90
 8002ad8:	080062dc 	.word	0x080062dc
 8002adc:	4002640f 	.word	0x4002640f
 8002ae0:	40026458 	.word	0x40026458
 8002ae4:	bffd9bf0 	.word	0xbffd9bf0
 8002ae8:	4002646f 	.word	0x4002646f
 8002aec:	400264b8 	.word	0x400264b8
 8002af0:	bffd9b90 	.word	0xbffd9b90

08002af4 <DMA_Memory_To_Memory_Transfer>:

void DMA_Memory_To_Memory_Transfer(volatile void *source,
		uint8_t source_data_size, bool source_increment,
		volatile void *destination, uint8_t dest_data_size,
		bool destination_increment, uint16_t length)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	607b      	str	r3, [r7, #4]
 8002afe:	460b      	mov	r3, r1
 8002b00:	72fb      	strb	r3, [r7, #11]
 8002b02:	4613      	mov	r3, r2
 8002b04:	72bb      	strb	r3, [r7, #10]
	// Enable DMA2 clock
	RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8002b06:	4b5d      	ldr	r3, [pc, #372]	@ (8002c7c <DMA_Memory_To_Memory_Transfer+0x188>)
 8002b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b0a:	4a5c      	ldr	r2, [pc, #368]	@ (8002c7c <DMA_Memory_To_Memory_Transfer+0x188>)
 8002b0c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b10:	6313      	str	r3, [r2, #48]	@ 0x30

	// Clear the channel selection and set the transfer direction to memory-to-memory
	DMA2_Stream0->CR &= (DMA_SxCR_CHSEL);
 8002b12:	4b5b      	ldr	r3, [pc, #364]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a5a      	ldr	r2, [pc, #360]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b18:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
 8002b1c:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_Configuration.Transfer_Direction.Memory_to_memory;
 8002b1e:	4b58      	ldr	r3, [pc, #352]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2180      	movs	r1, #128	@ 0x80
 8002b24:	4a56      	ldr	r2, [pc, #344]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b26:	430b      	orrs	r3, r1
 8002b28:	6013      	str	r3, [r2, #0]

	// Set the transfer complete interrupt and priority level
	DMA2_Stream0->CR |= (DMA_SxCR_TCIE | DMA_SxCR_PL);
 8002b2a:	4b55      	ldr	r3, [pc, #340]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a54      	ldr	r2, [pc, #336]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b30:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8002b34:	f043 0310 	orr.w	r3, r3, #16
 8002b38:	6013      	str	r3, [r2, #0]

	// Set the peripheral data size based on the source data size
	if(source_data_size == 32)
 8002b3a:	7afb      	ldrb	r3, [r7, #11]
 8002b3c:	2b20      	cmp	r3, #32
 8002b3e:	d106      	bne.n	8002b4e <DMA_Memory_To_Memory_Transfer+0x5a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PSIZE;
 8002b40:	4b4f      	ldr	r3, [pc, #316]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a4e      	ldr	r2, [pc, #312]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b46:	f443 53c0 	orr.w	r3, r3, #6144	@ 0x1800
 8002b4a:	6013      	str	r3, [r2, #0]
 8002b4c:	e015      	b.n	8002b7a <DMA_Memory_To_Memory_Transfer+0x86>
	}
	else if(source_data_size == 16)
 8002b4e:	7afb      	ldrb	r3, [r7, #11]
 8002b50:	2b10      	cmp	r3, #16
 8002b52:	d10c      	bne.n	8002b6e <DMA_Memory_To_Memory_Transfer+0x7a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PSIZE_0;
 8002b54:	4b4a      	ldr	r3, [pc, #296]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a49      	ldr	r2, [pc, #292]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b5a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b5e:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR &= ~DMA_SxCR_PSIZE_1;
 8002b60:	4b47      	ldr	r3, [pc, #284]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a46      	ldr	r2, [pc, #280]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b66:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	e005      	b.n	8002b7a <DMA_Memory_To_Memory_Transfer+0x86>
	}
	else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_PSIZE;
 8002b6e:	4b44      	ldr	r3, [pc, #272]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a43      	ldr	r2, [pc, #268]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b74:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8002b78:	6013      	str	r3, [r2, #0]
	}

	// Set the memory data size based on the destination data size
	if(dest_data_size == 32)
 8002b7a:	7e3b      	ldrb	r3, [r7, #24]
 8002b7c:	2b20      	cmp	r3, #32
 8002b7e:	d106      	bne.n	8002b8e <DMA_Memory_To_Memory_Transfer+0x9a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MSIZE;
 8002b80:	4b3f      	ldr	r3, [pc, #252]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a3e      	ldr	r2, [pc, #248]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b86:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8002b8a:	6013      	str	r3, [r2, #0]
 8002b8c:	e015      	b.n	8002bba <DMA_Memory_To_Memory_Transfer+0xc6>
	}
	else if(dest_data_size == 16)
 8002b8e:	7e3b      	ldrb	r3, [r7, #24]
 8002b90:	2b10      	cmp	r3, #16
 8002b92:	d10c      	bne.n	8002bae <DMA_Memory_To_Memory_Transfer+0xba>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MSIZE_0;
 8002b94:	4b3a      	ldr	r3, [pc, #232]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a39      	ldr	r2, [pc, #228]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002b9a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b9e:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR &= ~DMA_SxCR_MSIZE_1;
 8002ba0:	4b37      	ldr	r3, [pc, #220]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a36      	ldr	r2, [pc, #216]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002ba6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002baa:	6013      	str	r3, [r2, #0]
 8002bac:	e005      	b.n	8002bba <DMA_Memory_To_Memory_Transfer+0xc6>
	}
	else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_MSIZE;
 8002bae:	4b34      	ldr	r3, [pc, #208]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a33      	ldr	r2, [pc, #204]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002bb4:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8002bb8:	6013      	str	r3, [r2, #0]
	}

	// Configure source address increment mode
	if(source_increment)
 8002bba:	7abb      	ldrb	r3, [r7, #10]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d006      	beq.n	8002bce <DMA_Memory_To_Memory_Transfer+0xda>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PINC;
 8002bc0:	4b2f      	ldr	r3, [pc, #188]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a2e      	ldr	r2, [pc, #184]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002bc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bca:	6013      	str	r3, [r2, #0]
 8002bcc:	e005      	b.n	8002bda <DMA_Memory_To_Memory_Transfer+0xe6>
	}
	else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_PINC;
 8002bce:	4b2c      	ldr	r3, [pc, #176]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a2b      	ldr	r2, [pc, #172]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002bd4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002bd8:	6013      	str	r3, [r2, #0]
	}

	// Configure destination address increment mode
	if(destination_increment)
 8002bda:	7f3b      	ldrb	r3, [r7, #28]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d006      	beq.n	8002bee <DMA_Memory_To_Memory_Transfer+0xfa>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MINC;
 8002be0:	4b27      	ldr	r3, [pc, #156]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a26      	ldr	r2, [pc, #152]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002be6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bea:	6013      	str	r3, [r2, #0]
 8002bec:	e005      	b.n	8002bfa <DMA_Memory_To_Memory_Transfer+0x106>
	}
	else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_MINC;
 8002bee:	4b24      	ldr	r3, [pc, #144]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a23      	ldr	r2, [pc, #140]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002bf4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002bf8:	6013      	str	r3, [r2, #0]
	}

	DMA2_Stream0->FCR |= DMA_SxFCR_DMDIS;
 8002bfa:	4b21      	ldr	r3, [pc, #132]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002bfc:	695b      	ldr	r3, [r3, #20]
 8002bfe:	4a20      	ldr	r2, [pc, #128]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002c00:	f043 0304 	orr.w	r3, r3, #4
 8002c04:	6153      	str	r3, [r2, #20]

	// Set the peripheral address (source)
	DMA2_Stream0->PAR = (uint32_t)(source);
 8002c06:	4a1e      	ldr	r2, [pc, #120]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6093      	str	r3, [r2, #8]

	// Set the memory address (destination)
	DMA2_Stream0->M0AR = (uint32_t)(destination);
 8002c0c:	4a1c      	ldr	r2, [pc, #112]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	60d3      	str	r3, [r2, #12]

	// Set the number of data items to transfer
	DMA2_Stream0->NDTR = (uint16_t)length;
 8002c12:	4a1b      	ldr	r2, [pc, #108]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002c14:	8c3b      	ldrh	r3, [r7, #32]
 8002c16:	6053      	str	r3, [r2, #4]

	// Enable the DMA stream
	DMA2_Stream0->CR |= DMA_SxCR_EN;
 8002c18:	4b19      	ldr	r3, [pc, #100]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a18      	ldr	r2, [pc, #96]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002c1e:	f043 0301 	orr.w	r3, r3, #1
 8002c22:	6013      	str	r3, [r2, #0]

	// Wait for the transfer to complete
	while((DMA2->LISR & (DMA_LISR_TCIF0_Msk)) == 0) {}
 8002c24:	bf00      	nop
 8002c26:	4b17      	ldr	r3, [pc, #92]	@ (8002c84 <DMA_Memory_To_Memory_Transfer+0x190>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0320 	and.w	r3, r3, #32
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d0f9      	beq.n	8002c26 <DMA_Memory_To_Memory_Transfer+0x132>

	// Clear the transfer complete flag
	DMA2->LIFCR |= DMA_LIFCR_CTCIF0 | DMA_LIFCR_CHTIF0;
 8002c32:	4b14      	ldr	r3, [pc, #80]	@ (8002c84 <DMA_Memory_To_Memory_Transfer+0x190>)
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	4a13      	ldr	r2, [pc, #76]	@ (8002c84 <DMA_Memory_To_Memory_Transfer+0x190>)
 8002c38:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002c3c:	6093      	str	r3, [r2, #8]

	// Disable the DMA stream

	DMA2_Stream0->CR = 0;
 8002c3e:	4b10      	ldr	r3, [pc, #64]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]
	DMA2_Stream0->FCR = 0;
 8002c44:	4b0e      	ldr	r3, [pc, #56]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	615a      	str	r2, [r3, #20]
	DMA2_Stream0->M0AR = 0;
 8002c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	60da      	str	r2, [r3, #12]
	DMA2_Stream0->M1AR = 0;
 8002c50:	4b0b      	ldr	r3, [pc, #44]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	611a      	str	r2, [r3, #16]
	DMA2_Stream0->NDTR= 0;
 8002c56:	4b0a      	ldr	r3, [pc, #40]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	605a      	str	r2, [r3, #4]
	DMA2_Stream0->PAR = 0;
 8002c5c:	4b08      	ldr	r3, [pc, #32]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	609a      	str	r2, [r3, #8]

	DMA2_Stream0->CR &= ~DMA_SxCR_EN;
 8002c62:	4b07      	ldr	r3, [pc, #28]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a06      	ldr	r2, [pc, #24]	@ (8002c80 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002c68:	f023 0301 	bic.w	r3, r3, #1
 8002c6c:	6013      	str	r3, [r2, #0]
}
 8002c6e:	bf00      	nop
 8002c70:	3714      	adds	r7, #20
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	40023800 	.word	0x40023800
 8002c80:	40026410 	.word	0x40026410
 8002c84:	40026400 	.word	0x40026400

08002c88 <Flash_Unlock>:
#define FLASH_KEY1 0x45670123
#define FLASH_KEY2 0xCDEF89AB


void Flash_Unlock(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
	if (FLASH->CR & FLASH_CR_LOCK) {
 8002c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002cb8 <Flash_Unlock+0x30>)
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	da0c      	bge.n	8002cae <Flash_Unlock+0x26>
		FLASH->KEYR = FLASH_KEY1;
 8002c94:	4b08      	ldr	r3, [pc, #32]	@ (8002cb8 <Flash_Unlock+0x30>)
 8002c96:	4a09      	ldr	r2, [pc, #36]	@ (8002cbc <Flash_Unlock+0x34>)
 8002c98:	605a      	str	r2, [r3, #4]
		FLASH->KEYR = FLASH_KEY2;
 8002c9a:	4b07      	ldr	r3, [pc, #28]	@ (8002cb8 <Flash_Unlock+0x30>)
 8002c9c:	4a08      	ldr	r2, [pc, #32]	@ (8002cc0 <Flash_Unlock+0x38>)
 8002c9e:	605a      	str	r2, [r3, #4]
		while (FLASH->SR & FLASH_SR_BSY) {}
 8002ca0:	bf00      	nop
 8002ca2:	4b05      	ldr	r3, [pc, #20]	@ (8002cb8 <Flash_Unlock+0x30>)
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d1f9      	bne.n	8002ca2 <Flash_Unlock+0x1a>
	}
}
 8002cae:	bf00      	nop
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr
 8002cb8:	40023c00 	.word	0x40023c00
 8002cbc:	45670123 	.word	0x45670123
 8002cc0:	cdef89ab 	.word	0xcdef89ab

08002cc4 <Flash_Lock>:

void Flash_Lock(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8002cc8:	4b05      	ldr	r3, [pc, #20]	@ (8002ce0 <Flash_Lock+0x1c>)
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	4a04      	ldr	r2, [pc, #16]	@ (8002ce0 <Flash_Lock+0x1c>)
 8002cce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002cd2:	6113      	str	r3, [r2, #16]
}
 8002cd4:	bf00      	nop
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	40023c00 	.word	0x40023c00

08002ce4 <Flash_Write_Enable>:


void Flash_Write_Enable(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
    FLASH->CR &= ~FLASH_CR_PSIZE;
 8002ce8:	4b0a      	ldr	r3, [pc, #40]	@ (8002d14 <Flash_Write_Enable+0x30>)
 8002cea:	691b      	ldr	r3, [r3, #16]
 8002cec:	4a09      	ldr	r2, [pc, #36]	@ (8002d14 <Flash_Write_Enable+0x30>)
 8002cee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002cf2:	6113      	str	r3, [r2, #16]
    FLASH->CR |= (0 << FLASH_CR_PSIZE_Pos);
 8002cf4:	4b07      	ldr	r3, [pc, #28]	@ (8002d14 <Flash_Write_Enable+0x30>)
 8002cf6:	4a07      	ldr	r2, [pc, #28]	@ (8002d14 <Flash_Write_Enable+0x30>)
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 8002cfc:	4b05      	ldr	r3, [pc, #20]	@ (8002d14 <Flash_Write_Enable+0x30>)
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	4a04      	ldr	r2, [pc, #16]	@ (8002d14 <Flash_Write_Enable+0x30>)
 8002d02:	f043 0301 	orr.w	r3, r3, #1
 8002d06:	6113      	str	r3, [r2, #16]
}
 8002d08:	bf00      	nop
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	40023c00 	.word	0x40023c00

08002d18 <Flash_Write_Disable>:
void Flash_Write_Disable(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
	FLASH->SR |= FLASH_SR_EOP;  /* clear */
 8002d1c:	4b08      	ldr	r3, [pc, #32]	@ (8002d40 <Flash_Write_Disable+0x28>)
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	4a07      	ldr	r2, [pc, #28]	@ (8002d40 <Flash_Write_Disable+0x28>)
 8002d22:	f043 0301 	orr.w	r3, r3, #1
 8002d26:	60d3      	str	r3, [r2, #12]
	FLASH->CR &= ~FLASH_CR_PG;
 8002d28:	4b05      	ldr	r3, [pc, #20]	@ (8002d40 <Flash_Write_Disable+0x28>)
 8002d2a:	691b      	ldr	r3, [r3, #16]
 8002d2c:	4a04      	ldr	r2, [pc, #16]	@ (8002d40 <Flash_Write_Disable+0x28>)
 8002d2e:	f023 0301 	bic.w	r3, r3, #1
 8002d32:	6113      	str	r3, [r2, #16]
}
 8002d34:	bf00      	nop
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	40023c00 	.word	0x40023c00

08002d44 <Flash_Read_Single_Word>:
{
	DMA_Memory_To_Memory_Transfer(desitnation_buffer, data_length, 1, Flash_Address, data_length, 1, length);
}

uint32_t Flash_Read_Single_Word(uint32_t Flash_Address)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
	return *(__IO uint32_t *)Flash_Address;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <Flash_Read_Single_Byte>:
{
	return *(__IO uint32_t *)Flash_Address;
}

uint8_t Flash_Read_Single_Byte(uint32_t Flash_Address)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
	return *(__IO uint32_t *)Flash_Address;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	b2db      	uxtb	r3, r3
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	370c      	adds	r7, #12
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
	...

08002d78 <Flash_Erase_Sector>:

void Flash_Erase_Sector(Flash_Sectors_Typedef sector_number)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	4603      	mov	r3, r0
 8002d80:	71fb      	strb	r3, [r7, #7]
	while (FLASH->SR & FLASH_SR_BSY); // Wait if busy
 8002d82:	bf00      	nop
 8002d84:	4b18      	ldr	r3, [pc, #96]	@ (8002de8 <Flash_Erase_Sector+0x70>)
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1f9      	bne.n	8002d84 <Flash_Erase_Sector+0xc>

	FLASH->CR &= ~FLASH_CR_SNB;
 8002d90:	4b15      	ldr	r3, [pc, #84]	@ (8002de8 <Flash_Erase_Sector+0x70>)
 8002d92:	691b      	ldr	r3, [r3, #16]
 8002d94:	4a14      	ldr	r2, [pc, #80]	@ (8002de8 <Flash_Erase_Sector+0x70>)
 8002d96:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002d9a:	6113      	str	r3, [r2, #16]
	FLASH->CR |= (sector_number << FLASH_CR_SNB_Pos);
 8002d9c:	4b12      	ldr	r3, [pc, #72]	@ (8002de8 <Flash_Erase_Sector+0x70>)
 8002d9e:	691a      	ldr	r2, [r3, #16]
 8002da0:	79fb      	ldrb	r3, [r7, #7]
 8002da2:	00db      	lsls	r3, r3, #3
 8002da4:	4910      	ldr	r1, [pc, #64]	@ (8002de8 <Flash_Erase_Sector+0x70>)
 8002da6:	4313      	orrs	r3, r2
 8002da8:	610b      	str	r3, [r1, #16]
	FLASH->CR |= FLASH_CR_SER;  // Sector erase
 8002daa:	4b0f      	ldr	r3, [pc, #60]	@ (8002de8 <Flash_Erase_Sector+0x70>)
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	4a0e      	ldr	r2, [pc, #56]	@ (8002de8 <Flash_Erase_Sector+0x70>)
 8002db0:	f043 0302 	orr.w	r3, r3, #2
 8002db4:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_STRT;
 8002db6:	4b0c      	ldr	r3, [pc, #48]	@ (8002de8 <Flash_Erase_Sector+0x70>)
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	4a0b      	ldr	r2, [pc, #44]	@ (8002de8 <Flash_Erase_Sector+0x70>)
 8002dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dc0:	6113      	str	r3, [r2, #16]

	while (FLASH->SR & FLASH_SR_BSY); // Wait for completion
 8002dc2:	bf00      	nop
 8002dc4:	4b08      	ldr	r3, [pc, #32]	@ (8002de8 <Flash_Erase_Sector+0x70>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1f9      	bne.n	8002dc4 <Flash_Erase_Sector+0x4c>

	FLASH->CR &= ~FLASH_CR_SER; // Clear SER
 8002dd0:	4b05      	ldr	r3, [pc, #20]	@ (8002de8 <Flash_Erase_Sector+0x70>)
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	4a04      	ldr	r2, [pc, #16]	@ (8002de8 <Flash_Erase_Sector+0x70>)
 8002dd6:	f023 0302 	bic.w	r3, r3, #2
 8002dda:	6113      	str	r3, [r2, #16]
}
 8002ddc:	bf00      	nop
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr
 8002de8:	40023c00 	.word	0x40023c00

08002dec <EXTI0_IRQHandler>:
 * @brief Interrupt handler for EXTI line 0.
 *
 * This ISR handles interrupts for pin 0, invoking the associated callback
 * function if one is registered.
 */
void EXTI0_IRQHandler(void) {
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
    if (EXTI_ISR[0]) EXTI_ISR[0](); // Invoke registered callback
 8002df0:	4b07      	ldr	r3, [pc, #28]	@ (8002e10 <EXTI0_IRQHandler+0x24>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d002      	beq.n	8002dfe <EXTI0_IRQHandler+0x12>
 8002df8:	4b05      	ldr	r3, [pc, #20]	@ (8002e10 <EXTI0_IRQHandler+0x24>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR0;        // Clear interrupt flag
 8002dfe:	4b05      	ldr	r3, [pc, #20]	@ (8002e14 <EXTI0_IRQHandler+0x28>)
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	4a04      	ldr	r2, [pc, #16]	@ (8002e14 <EXTI0_IRQHandler+0x28>)
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	6153      	str	r3, [r2, #20]
}
 8002e0a:	bf00      	nop
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20000350 	.word	0x20000350
 8002e14:	40013c00 	.word	0x40013c00

08002e18 <EXTI1_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 1.
 */
void EXTI1_IRQHandler(void) {
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
    if (EXTI_ISR[1]) EXTI_ISR[1]();
 8002e1c:	4b07      	ldr	r3, [pc, #28]	@ (8002e3c <EXTI1_IRQHandler+0x24>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d002      	beq.n	8002e2a <EXTI1_IRQHandler+0x12>
 8002e24:	4b05      	ldr	r3, [pc, #20]	@ (8002e3c <EXTI1_IRQHandler+0x24>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR1;
 8002e2a:	4b05      	ldr	r3, [pc, #20]	@ (8002e40 <EXTI1_IRQHandler+0x28>)
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	4a04      	ldr	r2, [pc, #16]	@ (8002e40 <EXTI1_IRQHandler+0x28>)
 8002e30:	f043 0302 	orr.w	r3, r3, #2
 8002e34:	6153      	str	r3, [r2, #20]
}
 8002e36:	bf00      	nop
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	20000350 	.word	0x20000350
 8002e40:	40013c00 	.word	0x40013c00

08002e44 <EXTI2_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 2.
 */
void EXTI2_IRQHandler(void) {
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
    if (EXTI_ISR[2]) EXTI_ISR[2]();
 8002e48:	4b07      	ldr	r3, [pc, #28]	@ (8002e68 <EXTI2_IRQHandler+0x24>)
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d002      	beq.n	8002e56 <EXTI2_IRQHandler+0x12>
 8002e50:	4b05      	ldr	r3, [pc, #20]	@ (8002e68 <EXTI2_IRQHandler+0x24>)
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR2;
 8002e56:	4b05      	ldr	r3, [pc, #20]	@ (8002e6c <EXTI2_IRQHandler+0x28>)
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	4a04      	ldr	r2, [pc, #16]	@ (8002e6c <EXTI2_IRQHandler+0x28>)
 8002e5c:	f043 0304 	orr.w	r3, r3, #4
 8002e60:	6153      	str	r3, [r2, #20]
}
 8002e62:	bf00      	nop
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	20000350 	.word	0x20000350
 8002e6c:	40013c00 	.word	0x40013c00

08002e70 <EXTI3_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 3.
 */
void EXTI3_IRQHandler(void) {
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
    if (EXTI_ISR[3]) EXTI_ISR[3]();
 8002e74:	4b07      	ldr	r3, [pc, #28]	@ (8002e94 <EXTI3_IRQHandler+0x24>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d002      	beq.n	8002e82 <EXTI3_IRQHandler+0x12>
 8002e7c:	4b05      	ldr	r3, [pc, #20]	@ (8002e94 <EXTI3_IRQHandler+0x24>)
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR3;
 8002e82:	4b05      	ldr	r3, [pc, #20]	@ (8002e98 <EXTI3_IRQHandler+0x28>)
 8002e84:	695b      	ldr	r3, [r3, #20]
 8002e86:	4a04      	ldr	r2, [pc, #16]	@ (8002e98 <EXTI3_IRQHandler+0x28>)
 8002e88:	f043 0308 	orr.w	r3, r3, #8
 8002e8c:	6153      	str	r3, [r2, #20]
}
 8002e8e:	bf00      	nop
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	20000350 	.word	0x20000350
 8002e98:	40013c00 	.word	0x40013c00

08002e9c <EXTI4_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 4.
 */
void EXTI4_IRQHandler(void) {
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
    if (EXTI_ISR[4]) EXTI_ISR[4]();
 8002ea0:	4b07      	ldr	r3, [pc, #28]	@ (8002ec0 <EXTI4_IRQHandler+0x24>)
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d002      	beq.n	8002eae <EXTI4_IRQHandler+0x12>
 8002ea8:	4b05      	ldr	r3, [pc, #20]	@ (8002ec0 <EXTI4_IRQHandler+0x24>)
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR4;
 8002eae:	4b05      	ldr	r3, [pc, #20]	@ (8002ec4 <EXTI4_IRQHandler+0x28>)
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	4a04      	ldr	r2, [pc, #16]	@ (8002ec4 <EXTI4_IRQHandler+0x28>)
 8002eb4:	f043 0310 	orr.w	r3, r3, #16
 8002eb8:	6153      	str	r3, [r2, #20]
}
 8002eba:	bf00      	nop
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	20000350 	.word	0x20000350
 8002ec4:	40013c00 	.word	0x40013c00

08002ec8 <EXTI9_5_IRQHandler>:
/**
 * @brief Interrupt handler for EXTI lines 5 to 9.
 *
 * Handles interrupts for pins 5 to 9, checking each pin for active flags.
 */
void EXTI9_5_IRQHandler(void) {
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
    for (int i = 5; i <= 9; ++i) {
 8002ece:	2305      	movs	r3, #5
 8002ed0:	607b      	str	r3, [r7, #4]
 8002ed2:	e020      	b.n	8002f16 <EXTI9_5_IRQHandler+0x4e>
        if ((EXTI->PR & (1 << i)) && EXTI_ISR[i]) {
 8002ed4:	4b14      	ldr	r3, [pc, #80]	@ (8002f28 <EXTI9_5_IRQHandler+0x60>)
 8002ed6:	695b      	ldr	r3, [r3, #20]
 8002ed8:	2101      	movs	r1, #1
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d014      	beq.n	8002f10 <EXTI9_5_IRQHandler+0x48>
 8002ee6:	4a11      	ldr	r2, [pc, #68]	@ (8002f2c <EXTI9_5_IRQHandler+0x64>)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00e      	beq.n	8002f10 <EXTI9_5_IRQHandler+0x48>
            EXTI_ISR[i]();        // Invoke callback for pin `i`
 8002ef2:	4a0e      	ldr	r2, [pc, #56]	@ (8002f2c <EXTI9_5_IRQHandler+0x64>)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002efa:	4798      	blx	r3
            EXTI->PR |= (1 << i); // Clear interrupt flag
 8002efc:	4b0a      	ldr	r3, [pc, #40]	@ (8002f28 <EXTI9_5_IRQHandler+0x60>)
 8002efe:	695b      	ldr	r3, [r3, #20]
 8002f00:	2101      	movs	r1, #1
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	fa01 f202 	lsl.w	r2, r1, r2
 8002f08:	4611      	mov	r1, r2
 8002f0a:	4a07      	ldr	r2, [pc, #28]	@ (8002f28 <EXTI9_5_IRQHandler+0x60>)
 8002f0c:	430b      	orrs	r3, r1
 8002f0e:	6153      	str	r3, [r2, #20]
    for (int i = 5; i <= 9; ++i) {
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	3301      	adds	r3, #1
 8002f14:	607b      	str	r3, [r7, #4]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2b09      	cmp	r3, #9
 8002f1a:	dddb      	ble.n	8002ed4 <EXTI9_5_IRQHandler+0xc>
        }
    }
}
 8002f1c:	bf00      	nop
 8002f1e:	bf00      	nop
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	40013c00 	.word	0x40013c00
 8002f2c:	20000350 	.word	0x20000350

08002f30 <EXTI15_10_IRQHandler>:
/**
 * @brief Interrupt handler for EXTI lines 10 to 15.
 *
 * Handles interrupts for pins 10 to 15, checking each pin for active flags.
 */
void EXTI15_10_IRQHandler(void) {
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
    for (int i = 10; i <= 15; ++i) {
 8002f36:	230a      	movs	r3, #10
 8002f38:	607b      	str	r3, [r7, #4]
 8002f3a:	e020      	b.n	8002f7e <EXTI15_10_IRQHandler+0x4e>
        if ((EXTI->PR & (1 << i)) && EXTI_ISR[i]) {
 8002f3c:	4b14      	ldr	r3, [pc, #80]	@ (8002f90 <EXTI15_10_IRQHandler+0x60>)
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	2101      	movs	r1, #1
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	fa01 f202 	lsl.w	r2, r1, r2
 8002f48:	4013      	ands	r3, r2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d014      	beq.n	8002f78 <EXTI15_10_IRQHandler+0x48>
 8002f4e:	4a11      	ldr	r2, [pc, #68]	@ (8002f94 <EXTI15_10_IRQHandler+0x64>)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d00e      	beq.n	8002f78 <EXTI15_10_IRQHandler+0x48>
            EXTI_ISR[i]();        // Invoke callback for pin `i`
 8002f5a:	4a0e      	ldr	r2, [pc, #56]	@ (8002f94 <EXTI15_10_IRQHandler+0x64>)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f62:	4798      	blx	r3
            EXTI->PR |= (1 << i); // Clear interrupt flag
 8002f64:	4b0a      	ldr	r3, [pc, #40]	@ (8002f90 <EXTI15_10_IRQHandler+0x60>)
 8002f66:	695b      	ldr	r3, [r3, #20]
 8002f68:	2101      	movs	r1, #1
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002f70:	4611      	mov	r1, r2
 8002f72:	4a07      	ldr	r2, [pc, #28]	@ (8002f90 <EXTI15_10_IRQHandler+0x60>)
 8002f74:	430b      	orrs	r3, r1
 8002f76:	6153      	str	r3, [r2, #20]
    for (int i = 10; i <= 15; ++i) {
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	607b      	str	r3, [r7, #4]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2b0f      	cmp	r3, #15
 8002f82:	dddb      	ble.n	8002f3c <EXTI15_10_IRQHandler+0xc>
        }
    }
}
 8002f84:	bf00      	nop
 8002f86:	bf00      	nop
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	40013c00 	.word	0x40013c00
 8002f94:	20000350 	.word	0x20000350

08002f98 <GPIO_Clock_Enable>:
 * @brief Enables the clock for a specific GPIO port.
 *
 * @param PORT Pointer to GPIO port base address.
 * @return GPIO_SUCCESS on success, GPIO_INVALID_PORT on failure.
 */
int GPIO_Clock_Enable(GPIO_TypeDef *PORT) {
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)PORT) {
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4a30      	ldr	r2, [pc, #192]	@ (8003064 <GPIO_Clock_Enable+0xcc>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d04b      	beq.n	8003040 <GPIO_Clock_Enable+0xa8>
 8002fa8:	4a2e      	ldr	r2, [pc, #184]	@ (8003064 <GPIO_Clock_Enable+0xcc>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d84f      	bhi.n	800304e <GPIO_Clock_Enable+0xb6>
 8002fae:	4a2e      	ldr	r2, [pc, #184]	@ (8003068 <GPIO_Clock_Enable+0xd0>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d03e      	beq.n	8003032 <GPIO_Clock_Enable+0x9a>
 8002fb4:	4a2c      	ldr	r2, [pc, #176]	@ (8003068 <GPIO_Clock_Enable+0xd0>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d849      	bhi.n	800304e <GPIO_Clock_Enable+0xb6>
 8002fba:	4a2c      	ldr	r2, [pc, #176]	@ (800306c <GPIO_Clock_Enable+0xd4>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d031      	beq.n	8003024 <GPIO_Clock_Enable+0x8c>
 8002fc0:	4a2a      	ldr	r2, [pc, #168]	@ (800306c <GPIO_Clock_Enable+0xd4>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d843      	bhi.n	800304e <GPIO_Clock_Enable+0xb6>
 8002fc6:	4a2a      	ldr	r2, [pc, #168]	@ (8003070 <GPIO_Clock_Enable+0xd8>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d024      	beq.n	8003016 <GPIO_Clock_Enable+0x7e>
 8002fcc:	4a28      	ldr	r2, [pc, #160]	@ (8003070 <GPIO_Clock_Enable+0xd8>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d83d      	bhi.n	800304e <GPIO_Clock_Enable+0xb6>
 8002fd2:	4a28      	ldr	r2, [pc, #160]	@ (8003074 <GPIO_Clock_Enable+0xdc>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d017      	beq.n	8003008 <GPIO_Clock_Enable+0x70>
 8002fd8:	4a26      	ldr	r2, [pc, #152]	@ (8003074 <GPIO_Clock_Enable+0xdc>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d837      	bhi.n	800304e <GPIO_Clock_Enable+0xb6>
 8002fde:	4a26      	ldr	r2, [pc, #152]	@ (8003078 <GPIO_Clock_Enable+0xe0>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d003      	beq.n	8002fec <GPIO_Clock_Enable+0x54>
 8002fe4:	4a25      	ldr	r2, [pc, #148]	@ (800307c <GPIO_Clock_Enable+0xe4>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d007      	beq.n	8002ffa <GPIO_Clock_Enable+0x62>
 8002fea:	e030      	b.n	800304e <GPIO_Clock_Enable+0xb6>
        case (uint32_t)GPIOA: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; break;
 8002fec:	4b24      	ldr	r3, [pc, #144]	@ (8003080 <GPIO_Clock_Enable+0xe8>)
 8002fee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff0:	4a23      	ldr	r2, [pc, #140]	@ (8003080 <GPIO_Clock_Enable+0xe8>)
 8002ff2:	f043 0301 	orr.w	r3, r3, #1
 8002ff6:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ff8:	e02c      	b.n	8003054 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOB: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN; break;
 8002ffa:	4b21      	ldr	r3, [pc, #132]	@ (8003080 <GPIO_Clock_Enable+0xe8>)
 8002ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffe:	4a20      	ldr	r2, [pc, #128]	@ (8003080 <GPIO_Clock_Enable+0xe8>)
 8003000:	f043 0302 	orr.w	r3, r3, #2
 8003004:	6313      	str	r3, [r2, #48]	@ 0x30
 8003006:	e025      	b.n	8003054 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOC: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN; break;
 8003008:	4b1d      	ldr	r3, [pc, #116]	@ (8003080 <GPIO_Clock_Enable+0xe8>)
 800300a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300c:	4a1c      	ldr	r2, [pc, #112]	@ (8003080 <GPIO_Clock_Enable+0xe8>)
 800300e:	f043 0304 	orr.w	r3, r3, #4
 8003012:	6313      	str	r3, [r2, #48]	@ 0x30
 8003014:	e01e      	b.n	8003054 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOD: RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN; break;
 8003016:	4b1a      	ldr	r3, [pc, #104]	@ (8003080 <GPIO_Clock_Enable+0xe8>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301a:	4a19      	ldr	r2, [pc, #100]	@ (8003080 <GPIO_Clock_Enable+0xe8>)
 800301c:	f043 0308 	orr.w	r3, r3, #8
 8003020:	6313      	str	r3, [r2, #48]	@ 0x30
 8003022:	e017      	b.n	8003054 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOE: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN; break;
 8003024:	4b16      	ldr	r3, [pc, #88]	@ (8003080 <GPIO_Clock_Enable+0xe8>)
 8003026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003028:	4a15      	ldr	r2, [pc, #84]	@ (8003080 <GPIO_Clock_Enable+0xe8>)
 800302a:	f043 0310 	orr.w	r3, r3, #16
 800302e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003030:	e010      	b.n	8003054 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOF: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN; break;
 8003032:	4b13      	ldr	r3, [pc, #76]	@ (8003080 <GPIO_Clock_Enable+0xe8>)
 8003034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003036:	4a12      	ldr	r2, [pc, #72]	@ (8003080 <GPIO_Clock_Enable+0xe8>)
 8003038:	f043 0320 	orr.w	r3, r3, #32
 800303c:	6313      	str	r3, [r2, #48]	@ 0x30
 800303e:	e009      	b.n	8003054 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOH: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN; break;
 8003040:	4b0f      	ldr	r3, [pc, #60]	@ (8003080 <GPIO_Clock_Enable+0xe8>)
 8003042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003044:	4a0e      	ldr	r2, [pc, #56]	@ (8003080 <GPIO_Clock_Enable+0xe8>)
 8003046:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800304a:	6313      	str	r3, [r2, #48]	@ 0x30
 800304c:	e002      	b.n	8003054 <GPIO_Clock_Enable+0xbc>
        default: return GPIO_INVALID_PORT;
 800304e:	f04f 33ff 	mov.w	r3, #4294967295
 8003052:	e000      	b.n	8003056 <GPIO_Clock_Enable+0xbe>
    }
    return GPIO_SUCCESS;
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	40021c00 	.word	0x40021c00
 8003068:	40021400 	.word	0x40021400
 800306c:	40021000 	.word	0x40021000
 8003070:	40020c00 	.word	0x40020c00
 8003074:	40020800 	.word	0x40020800
 8003078:	40020000 	.word	0x40020000
 800307c:	40020400 	.word	0x40020400
 8003080:	40023800 	.word	0x40023800

08003084 <GPIO_Pin_Init>:


GPIO_Status GPIO_Pin_Init(GPIO_TypeDef *Port, uint8_t pin, uint8_t mode, uint8_t output_type, uint8_t speed, uint8_t pull, uint8_t alternate_function) {
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	4608      	mov	r0, r1
 800308e:	4611      	mov	r1, r2
 8003090:	461a      	mov	r2, r3
 8003092:	4603      	mov	r3, r0
 8003094:	70fb      	strb	r3, [r7, #3]
 8003096:	460b      	mov	r3, r1
 8003098:	70bb      	strb	r3, [r7, #2]
 800309a:	4613      	mov	r3, r2
 800309c:	707b      	strb	r3, [r7, #1]
//    if (pin > 15 || mode > 3 || speed > 3 || pull > 2) return GPIO_INVALID_PIN;

    GPIO_Clock_Enable(Port);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f7ff ff7a 	bl	8002f98 <GPIO_Clock_Enable>

    // Reset and set mode
    Port->MODER &= ~(3 << PIN_POS(pin));
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	78fa      	ldrb	r2, [r7, #3]
 80030aa:	0052      	lsls	r2, r2, #1
 80030ac:	2103      	movs	r1, #3
 80030ae:	fa01 f202 	lsl.w	r2, r1, r2
 80030b2:	43d2      	mvns	r2, r2
 80030b4:	401a      	ands	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	601a      	str	r2, [r3, #0]
    Port->MODER |= mode << PIN_POS(pin);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	78b9      	ldrb	r1, [r7, #2]
 80030c0:	78fa      	ldrb	r2, [r7, #3]
 80030c2:	0052      	lsls	r2, r2, #1
 80030c4:	fa01 f202 	lsl.w	r2, r1, r2
 80030c8:	431a      	orrs	r2, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	601a      	str	r2, [r3, #0]

    // Reset and set output type
    Port->OTYPER &= ~(1 << pin);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	78fa      	ldrb	r2, [r7, #3]
 80030d4:	2101      	movs	r1, #1
 80030d6:	fa01 f202 	lsl.w	r2, r1, r2
 80030da:	43d2      	mvns	r2, r2
 80030dc:	401a      	ands	r2, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	605a      	str	r2, [r3, #4]
    if (output_type != GPIO_Configuration.Output_Type.None) {
 80030e2:	2202      	movs	r2, #2
 80030e4:	787b      	ldrb	r3, [r7, #1]
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d008      	beq.n	80030fc <GPIO_Pin_Init+0x78>
        Port->OTYPER |= output_type << pin;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	7879      	ldrb	r1, [r7, #1]
 80030f0:	78fa      	ldrb	r2, [r7, #3]
 80030f2:	fa01 f202 	lsl.w	r2, r1, r2
 80030f6:	431a      	orrs	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	605a      	str	r2, [r3, #4]
    }

    // Reset and set speed
    Port->OSPEEDR &= ~(3 << PIN_POS(pin));
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	78fa      	ldrb	r2, [r7, #3]
 8003102:	0052      	lsls	r2, r2, #1
 8003104:	2103      	movs	r1, #3
 8003106:	fa01 f202 	lsl.w	r2, r1, r2
 800310a:	43d2      	mvns	r2, r2
 800310c:	401a      	ands	r2, r3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	609a      	str	r2, [r3, #8]
    if (speed != GPIO_Configuration.Speed.None) {
 8003112:	2204      	movs	r2, #4
 8003114:	7c3b      	ldrb	r3, [r7, #16]
 8003116:	4293      	cmp	r3, r2
 8003118:	d009      	beq.n	800312e <GPIO_Pin_Init+0xaa>
        Port->OSPEEDR |= speed << PIN_POS(pin);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	7c39      	ldrb	r1, [r7, #16]
 8003120:	78fa      	ldrb	r2, [r7, #3]
 8003122:	0052      	lsls	r2, r2, #1
 8003124:	fa01 f202 	lsl.w	r2, r1, r2
 8003128:	431a      	orrs	r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	609a      	str	r2, [r3, #8]
    }

    // Reset and set pull-up/pull-down
    Port->PUPDR &= ~(3 << PIN_POS(pin));
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	78fa      	ldrb	r2, [r7, #3]
 8003134:	0052      	lsls	r2, r2, #1
 8003136:	2103      	movs	r1, #3
 8003138:	fa01 f202 	lsl.w	r2, r1, r2
 800313c:	43d2      	mvns	r2, r2
 800313e:	401a      	ands	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	60da      	str	r2, [r3, #12]
    if (pull != GPIO_Configuration.Pull.None) {
 8003144:	2204      	movs	r2, #4
 8003146:	7d3b      	ldrb	r3, [r7, #20]
 8003148:	4293      	cmp	r3, r2
 800314a:	d009      	beq.n	8003160 <GPIO_Pin_Init+0xdc>
        Port->PUPDR |= pull << PIN_POS(pin);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	7d39      	ldrb	r1, [r7, #20]
 8003152:	78fa      	ldrb	r2, [r7, #3]
 8003154:	0052      	lsls	r2, r2, #1
 8003156:	fa01 f202 	lsl.w	r2, r1, r2
 800315a:	431a      	orrs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	60da      	str	r2, [r3, #12]
    }

    // Set alternate function
    if (mode == GPIO_Configuration.Mode.Alternate_Function) {
 8003160:	2202      	movs	r2, #2
 8003162:	78bb      	ldrb	r3, [r7, #2]
 8003164:	4293      	cmp	r3, r2
 8003166:	d12f      	bne.n	80031c8 <GPIO_Pin_Init+0x144>
        if (pin < GPIO_AF_SPLIT_POINT) {
 8003168:	78fb      	ldrb	r3, [r7, #3]
 800316a:	2b07      	cmp	r3, #7
 800316c:	d815      	bhi.n	800319a <GPIO_Pin_Init+0x116>
            Port->AFR[0] &= ~(0xF << (pin * 4));
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a1b      	ldr	r3, [r3, #32]
 8003172:	78fa      	ldrb	r2, [r7, #3]
 8003174:	0092      	lsls	r2, r2, #2
 8003176:	210f      	movs	r1, #15
 8003178:	fa01 f202 	lsl.w	r2, r1, r2
 800317c:	43d2      	mvns	r2, r2
 800317e:	401a      	ands	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	621a      	str	r2, [r3, #32]
            Port->AFR[0] |= alternate_function << (pin * 4);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	7e39      	ldrb	r1, [r7, #24]
 800318a:	78fa      	ldrb	r2, [r7, #3]
 800318c:	0092      	lsls	r2, r2, #2
 800318e:	fa01 f202 	lsl.w	r2, r1, r2
 8003192:	431a      	orrs	r2, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	621a      	str	r2, [r3, #32]
 8003198:	e016      	b.n	80031c8 <GPIO_Pin_Init+0x144>
        } else {
            Port->AFR[1] &= ~(0xF << ((pin - GPIO_AF_SPLIT_POINT) * 4));
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319e:	78fa      	ldrb	r2, [r7, #3]
 80031a0:	3a08      	subs	r2, #8
 80031a2:	0092      	lsls	r2, r2, #2
 80031a4:	210f      	movs	r1, #15
 80031a6:	fa01 f202 	lsl.w	r2, r1, r2
 80031aa:	43d2      	mvns	r2, r2
 80031ac:	401a      	ands	r2, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	625a      	str	r2, [r3, #36]	@ 0x24
            Port->AFR[1] |= alternate_function << ((pin - GPIO_AF_SPLIT_POINT) * 4);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b6:	7e39      	ldrb	r1, [r7, #24]
 80031b8:	78fa      	ldrb	r2, [r7, #3]
 80031ba:	3a08      	subs	r2, #8
 80031bc:	0092      	lsls	r2, r2, #2
 80031be:	fa01 f202 	lsl.w	r2, r1, r2
 80031c2:	431a      	orrs	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    }

    return GPIO_SUCCESS;
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3708      	adds	r7, #8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
	...

080031d4 <SysTick_Handler>:
#define SRAM_SIZE  ((uint32_t)0x00020000)  // 128 KB
#define SRAM_END   ((uint32_t)0x2001FFC0)

volatile uint8_t systick_flag = 0;

void SysTick_Handler(void) {
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
	systick_flag = 1;
 80031d8:	4b05      	ldr	r3, [pc, #20]	@ (80031f0 <SysTick_Handler+0x1c>)
 80031da:	2201      	movs	r2, #1
 80031dc:	701a      	strb	r2, [r3, #0]
	SysTick->CTRL = 0;  // disable SysTick
 80031de:	4b05      	ldr	r3, [pc, #20]	@ (80031f4 <SysTick_Handler+0x20>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	601a      	str	r2, [r3, #0]
}
 80031e4:	bf00      	nop
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	20000390 	.word	0x20000390
 80031f4:	e000e010 	.word	0xe000e010

080031f8 <__NVIC_EnableIRQ>:
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	4603      	mov	r3, r0
 8003200:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003206:	2b00      	cmp	r3, #0
 8003208:	db0b      	blt.n	8003222 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800320a:	79fb      	ldrb	r3, [r7, #7]
 800320c:	f003 021f 	and.w	r2, r3, #31
 8003210:	4907      	ldr	r1, [pc, #28]	@ (8003230 <__NVIC_EnableIRQ+0x38>)
 8003212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003216:	095b      	lsrs	r3, r3, #5
 8003218:	2001      	movs	r0, #1
 800321a:	fa00 f202 	lsl.w	r2, r0, r2
 800321e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003222:	bf00      	nop
 8003224:	370c      	adds	r7, #12
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	e000e100 	.word	0xe000e100

08003234 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	4603      	mov	r3, r0
 800323c:	6039      	str	r1, [r7, #0]
 800323e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003244:	2b00      	cmp	r3, #0
 8003246:	db0a      	blt.n	800325e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	b2da      	uxtb	r2, r3
 800324c:	490c      	ldr	r1, [pc, #48]	@ (8003280 <__NVIC_SetPriority+0x4c>)
 800324e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003252:	0112      	lsls	r2, r2, #4
 8003254:	b2d2      	uxtb	r2, r2
 8003256:	440b      	add	r3, r1
 8003258:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800325c:	e00a      	b.n	8003274 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	b2da      	uxtb	r2, r3
 8003262:	4908      	ldr	r1, [pc, #32]	@ (8003284 <__NVIC_SetPriority+0x50>)
 8003264:	79fb      	ldrb	r3, [r7, #7]
 8003266:	f003 030f 	and.w	r3, r3, #15
 800326a:	3b04      	subs	r3, #4
 800326c:	0112      	lsls	r2, r2, #4
 800326e:	b2d2      	uxtb	r2, r2
 8003270:	440b      	add	r3, r1
 8003272:	761a      	strb	r2, [r3, #24]
}
 8003274:	bf00      	nop
 8003276:	370c      	adds	r7, #12
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr
 8003280:	e000e100 	.word	0xe000e100
 8003284:	e000ed00 	.word	0xe000ed00

08003288 <SystemAPB1_Clock_Speed>:


void BSP_Init(void);

__STATIC_INLINE int32_t SystemAPB1_Clock_Speed(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800328c:	4b07      	ldr	r3, [pc, #28]	@ (80032ac <SystemAPB1_Clock_Speed+0x24>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a07      	ldr	r2, [pc, #28]	@ (80032b0 <SystemAPB1_Clock_Speed+0x28>)
 8003292:	6892      	ldr	r2, [r2, #8]
 8003294:	0a92      	lsrs	r2, r2, #10
 8003296:	f002 0207 	and.w	r2, r2, #7
 800329a:	4906      	ldr	r1, [pc, #24]	@ (80032b4 <SystemAPB1_Clock_Speed+0x2c>)
 800329c:	5c8a      	ldrb	r2, [r1, r2]
 800329e:	40d3      	lsrs	r3, r2
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop
 80032ac:	20000004 	.word	0x20000004
 80032b0:	40023800 	.word	0x40023800
 80032b4:	08006734 	.word	0x08006734

080032b8 <SystemAPB2_Clock_Speed>:

__STATIC_INLINE int32_t SystemAPB2_Clock_Speed(void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80032bc:	4b07      	ldr	r3, [pc, #28]	@ (80032dc <SystemAPB2_Clock_Speed+0x24>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a07      	ldr	r2, [pc, #28]	@ (80032e0 <SystemAPB2_Clock_Speed+0x28>)
 80032c2:	6892      	ldr	r2, [r2, #8]
 80032c4:	0b52      	lsrs	r2, r2, #13
 80032c6:	f002 0207 	and.w	r2, r2, #7
 80032ca:	4906      	ldr	r1, [pc, #24]	@ (80032e4 <SystemAPB2_Clock_Speed+0x2c>)
 80032cc:	5c8a      	ldrb	r2, [r1, r2]
 80032ce:	40d3      	lsrs	r3, r2
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	20000004 	.word	0x20000004
 80032e0:	40023800 	.word	0x40023800
 80032e4:	08006734 	.word	0x08006734

080032e8 <separateFractionAndIntegral>:
	float temp = 0;
	temp = (float)(SysTick->VAL / (SystemCoreClock));
	return temp;
}

__STATIC_INLINE	void separateFractionAndIntegral(double number, double *fractionalPart, double *integralPart) {
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	ed87 0b02 	vstr	d0, [r7, #8]
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
    *integralPart = (double)((int64_t)number);
 80032f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80032fa:	f7fd fbe3 	bl	8000ac4 <__aeabi_d2lz>
 80032fe:	4602      	mov	r2, r0
 8003300:	460b      	mov	r3, r1
 8003302:	4610      	mov	r0, r2
 8003304:	4619      	mov	r1, r3
 8003306:	f7fd f8ed 	bl	80004e4 <__aeabi_l2d>
 800330a:	4602      	mov	r2, r0
 800330c:	460b      	mov	r3, r1
 800330e:	6839      	ldr	r1, [r7, #0]
 8003310:	e9c1 2300 	strd	r2, r3, [r1]
    *fractionalPart = number - *integralPart;
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800331a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800331e:	f7fc ff57 	bl	80001d0 <__aeabi_dsub>
 8003322:	4602      	mov	r2, r0
 8003324:	460b      	mov	r3, r1
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	e9c1 2300 	strd	r2, r3, [r1]
}
 800332c:	bf00      	nop
 800332e:	3710      	adds	r7, #16
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <USART1_TX_ISR>:
volatile bool U5RX_Complete = 0;

volatile bool U6TX_Complete = 0;
volatile bool U6RX_Complete = 0;

void USART1_TX_ISR() {
 8003334:	b480      	push	{r7}
 8003336:	af00      	add	r7, sp, #0
	U1TX_Complete = 1;
 8003338:	4b03      	ldr	r3, [pc, #12]	@ (8003348 <USART1_TX_ISR+0x14>)
 800333a:	2201      	movs	r2, #1
 800333c:	701a      	strb	r2, [r3, #0]
}
 800333e:	bf00      	nop
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr
 8003348:	200007ce 	.word	0x200007ce

0800334c <USART1_RX_ISR>:

void USART1_RX_ISR() {
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
	U1RX_Complete = 1;
 8003350:	4b03      	ldr	r3, [pc, #12]	@ (8003360 <USART1_RX_ISR+0x14>)
 8003352:	2201      	movs	r2, #1
 8003354:	701a      	strb	r2, [r3, #0]
}
 8003356:	bf00      	nop
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr
 8003360:	200007cf 	.word	0x200007cf

08003364 <USART2_TX_ISR>:

void USART2_TX_ISR() {
 8003364:	b480      	push	{r7}
 8003366:	af00      	add	r7, sp, #0
	U2TX_Complete = 1;
 8003368:	4b03      	ldr	r3, [pc, #12]	@ (8003378 <USART2_TX_ISR+0x14>)
 800336a:	2201      	movs	r2, #1
 800336c:	701a      	strb	r2, [r3, #0]
}
 800336e:	bf00      	nop
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	200007d0 	.word	0x200007d0

0800337c <USART2_RX_ISR>:

void USART2_RX_ISR() {
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
	U2RX_Complete = 1;
 8003380:	4b03      	ldr	r3, [pc, #12]	@ (8003390 <USART2_RX_ISR+0x14>)
 8003382:	2201      	movs	r2, #1
 8003384:	701a      	strb	r2, [r3, #0]
}
 8003386:	bf00      	nop
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	200007d1 	.word	0x200007d1

08003394 <USART3_TX_ISR>:

void USART3_TX_ISR() {
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
	U3TX_Complete = 1;
 8003398:	4b03      	ldr	r3, [pc, #12]	@ (80033a8 <USART3_TX_ISR+0x14>)
 800339a:	2201      	movs	r2, #1
 800339c:	701a      	strb	r2, [r3, #0]
}
 800339e:	bf00      	nop
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr
 80033a8:	200007d2 	.word	0x200007d2

080033ac <USART3_RX_ISR>:

void USART3_RX_ISR() {
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
	U3RX_Complete = 1;
 80033b0:	4b03      	ldr	r3, [pc, #12]	@ (80033c0 <USART3_RX_ISR+0x14>)
 80033b2:	2201      	movs	r2, #1
 80033b4:	701a      	strb	r2, [r3, #0]
}
 80033b6:	bf00      	nop
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr
 80033c0:	200007d3 	.word	0x200007d3

080033c4 <USART4_TX_ISR>:

void USART4_TX_ISR() {
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
	U4TX_Complete = 1;
 80033c8:	4b03      	ldr	r3, [pc, #12]	@ (80033d8 <USART4_TX_ISR+0x14>)
 80033ca:	2201      	movs	r2, #1
 80033cc:	701a      	strb	r2, [r3, #0]
}
 80033ce:	bf00      	nop
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr
 80033d8:	200007d4 	.word	0x200007d4

080033dc <USART4_RX_ISR>:

void USART4_RX_ISR() {
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0
	U4RX_Complete = 1;
 80033e0:	4b03      	ldr	r3, [pc, #12]	@ (80033f0 <USART4_RX_ISR+0x14>)
 80033e2:	2201      	movs	r2, #1
 80033e4:	701a      	strb	r2, [r3, #0]
}
 80033e6:	bf00      	nop
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr
 80033f0:	200007d5 	.word	0x200007d5

080033f4 <USART5_TX_ISR>:

void USART5_TX_ISR() {
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
	U5TX_Complete = 1;
 80033f8:	4b03      	ldr	r3, [pc, #12]	@ (8003408 <USART5_TX_ISR+0x14>)
 80033fa:	2201      	movs	r2, #1
 80033fc:	701a      	strb	r2, [r3, #0]
}
 80033fe:	bf00      	nop
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	200007d6 	.word	0x200007d6

0800340c <USART5_RX_ISR>:

void USART5_RX_ISR() {
 800340c:	b480      	push	{r7}
 800340e:	af00      	add	r7, sp, #0
	U5RX_Complete = 1;
 8003410:	4b03      	ldr	r3, [pc, #12]	@ (8003420 <USART5_RX_ISR+0x14>)
 8003412:	2201      	movs	r2, #1
 8003414:	701a      	strb	r2, [r3, #0]
}
 8003416:	bf00      	nop
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr
 8003420:	200007d7 	.word	0x200007d7

08003424 <USART6_TX_ISR>:

void USART6_TX_ISR() {
 8003424:	b480      	push	{r7}
 8003426:	af00      	add	r7, sp, #0
	U6TX_Complete = 1;
 8003428:	4b03      	ldr	r3, [pc, #12]	@ (8003438 <USART6_TX_ISR+0x14>)
 800342a:	2201      	movs	r2, #1
 800342c:	701a      	strb	r2, [r3, #0]
}
 800342e:	bf00      	nop
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr
 8003438:	200007d8 	.word	0x200007d8

0800343c <USART6_RX_ISR>:

void USART6_RX_ISR() {
 800343c:	b480      	push	{r7}
 800343e:	af00      	add	r7, sp, #0
	U6RX_Complete = 1;
 8003440:	4b03      	ldr	r3, [pc, #12]	@ (8003450 <USART6_RX_ISR+0x14>)
 8003442:	2201      	movs	r2, #1
 8003444:	701a      	strb	r2, [r3, #0]
}
 8003446:	bf00      	nop
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr
 8003450:	200007d9 	.word	0x200007d9

08003454 <UART4_IRQHandler>:




void UART4_IRQHandler(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
	USART_SR = UART4 -> SR;
 8003458:	4b57      	ldr	r3, [pc, #348]	@ (80035b8 <UART4_IRQHandler+0x164>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	b29a      	uxth	r2, r3
 800345e:	4b57      	ldr	r3, [pc, #348]	@ (80035bc <UART4_IRQHandler+0x168>)
 8003460:	801a      	strh	r2, [r3, #0]
	if(USART_SR & USART_SR_CTS)
 8003462:	4b56      	ldr	r3, [pc, #344]	@ (80035bc <UART4_IRQHandler+0x168>)
 8003464:	881b      	ldrh	r3, [r3, #0]
 8003466:	b29b      	uxth	r3, r3
 8003468:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800346c:	2b00      	cmp	r3, #0
 800346e:	d010      	beq.n	8003492 <UART4_IRQHandler+0x3e>
	{
		if (__usart_4_config__ ->ISR_Routines.CTS_ISR) {
 8003470:	4b53      	ldr	r3, [pc, #332]	@ (80035c0 <UART4_IRQHandler+0x16c>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003478:	2b00      	cmp	r3, #0
 800347a:	d00a      	beq.n	8003492 <UART4_IRQHandler+0x3e>
			__usart_4_config__ ->ISR_Routines.CTS_ISR();
 800347c:	4b50      	ldr	r3, [pc, #320]	@ (80035c0 <UART4_IRQHandler+0x16c>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003484:	4798      	blx	r3
			UART4->SR &= ~USART_SR_CTS;  // Clear the Break interrupt flag
 8003486:	4b4c      	ldr	r3, [pc, #304]	@ (80035b8 <UART4_IRQHandler+0x164>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a4b      	ldr	r2, [pc, #300]	@ (80035b8 <UART4_IRQHandler+0x164>)
 800348c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003490:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_LBD)
 8003492:	4b4a      	ldr	r3, [pc, #296]	@ (80035bc <UART4_IRQHandler+0x168>)
 8003494:	881b      	ldrh	r3, [r3, #0]
 8003496:	b29b      	uxth	r3, r3
 8003498:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800349c:	2b00      	cmp	r3, #0
 800349e:	d010      	beq.n	80034c2 <UART4_IRQHandler+0x6e>
	{
		if (__usart_4_config__ ->ISR_Routines.LIN_Break_Detection_ISR) {
 80034a0:	4b47      	ldr	r3, [pc, #284]	@ (80035c0 <UART4_IRQHandler+0x16c>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00a      	beq.n	80034c2 <UART4_IRQHandler+0x6e>
			__usart_4_config__ ->ISR_Routines.LIN_Break_Detection_ISR();
 80034ac:	4b44      	ldr	r3, [pc, #272]	@ (80035c0 <UART4_IRQHandler+0x16c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034b4:	4798      	blx	r3
			UART4->SR &= ~USART_SR_LBD;  // Clear the Break interrupt flag
 80034b6:	4b40      	ldr	r3, [pc, #256]	@ (80035b8 <UART4_IRQHandler+0x164>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a3f      	ldr	r2, [pc, #252]	@ (80035b8 <UART4_IRQHandler+0x164>)
 80034bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034c0:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_TXE)
 80034c2:	4b3e      	ldr	r3, [pc, #248]	@ (80035bc <UART4_IRQHandler+0x168>)
 80034c4:	881b      	ldrh	r3, [r3, #0]
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d010      	beq.n	80034f2 <UART4_IRQHandler+0x9e>
	{
		if (__usart_4_config__ ->ISR_Routines.Transmit_Empty_ISR) {
 80034d0:	4b3b      	ldr	r3, [pc, #236]	@ (80035c0 <UART4_IRQHandler+0x16c>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d00a      	beq.n	80034f2 <UART4_IRQHandler+0x9e>
			__usart_4_config__ ->ISR_Routines.Transmit_Empty_ISR();
 80034dc:	4b38      	ldr	r3, [pc, #224]	@ (80035c0 <UART4_IRQHandler+0x16c>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80034e4:	4798      	blx	r3
			UART4->SR &= ~USART_SR_TXE;  // Clear the Break interrupt flag
 80034e6:	4b34      	ldr	r3, [pc, #208]	@ (80035b8 <UART4_IRQHandler+0x164>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a33      	ldr	r2, [pc, #204]	@ (80035b8 <UART4_IRQHandler+0x164>)
 80034ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034f0:	6013      	str	r3, [r2, #0]
		}
	}


	if(USART_SR & USART_SR_TC)
 80034f2:	4b32      	ldr	r3, [pc, #200]	@ (80035bc <UART4_IRQHandler+0x168>)
 80034f4:	881b      	ldrh	r3, [r3, #0]
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d010      	beq.n	8003522 <UART4_IRQHandler+0xce>
	{
		if (__usart_4_config__ ->ISR_Routines.Transmission_Complete_ISR) {
 8003500:	4b2f      	ldr	r3, [pc, #188]	@ (80035c0 <UART4_IRQHandler+0x16c>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003508:	2b00      	cmp	r3, #0
 800350a:	d00a      	beq.n	8003522 <UART4_IRQHandler+0xce>
			__usart_4_config__ ->ISR_Routines.Transmission_Complete_ISR();
 800350c:	4b2c      	ldr	r3, [pc, #176]	@ (80035c0 <UART4_IRQHandler+0x16c>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003514:	4798      	blx	r3
			UART4->SR &= ~USART_SR_TC;  // Clear the Break interrupt flag
 8003516:	4b28      	ldr	r3, [pc, #160]	@ (80035b8 <UART4_IRQHandler+0x164>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a27      	ldr	r2, [pc, #156]	@ (80035b8 <UART4_IRQHandler+0x164>)
 800351c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003520:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_RXNE)
 8003522:	4b26      	ldr	r3, [pc, #152]	@ (80035bc <UART4_IRQHandler+0x168>)
 8003524:	881b      	ldrh	r3, [r3, #0]
 8003526:	b29b      	uxth	r3, r3
 8003528:	f003 0320 	and.w	r3, r3, #32
 800352c:	2b00      	cmp	r3, #0
 800352e:	d010      	beq.n	8003552 <UART4_IRQHandler+0xfe>
	{
		if (__usart_4_config__ ->ISR_Routines.Receiver_Empty_ISR) {
 8003530:	4b23      	ldr	r3, [pc, #140]	@ (80035c0 <UART4_IRQHandler+0x16c>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d00a      	beq.n	8003552 <UART4_IRQHandler+0xfe>
			__usart_4_config__ ->ISR_Routines.Receiver_Empty_ISR();
 800353c:	4b20      	ldr	r3, [pc, #128]	@ (80035c0 <UART4_IRQHandler+0x16c>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003544:	4798      	blx	r3
			UART4->SR &= ~USART_SR_RXNE;  // Clear the Break interrupt flag
 8003546:	4b1c      	ldr	r3, [pc, #112]	@ (80035b8 <UART4_IRQHandler+0x164>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a1b      	ldr	r2, [pc, #108]	@ (80035b8 <UART4_IRQHandler+0x164>)
 800354c:	f023 0320 	bic.w	r3, r3, #32
 8003550:	6013      	str	r3, [r2, #0]
		}
	}


	if(USART_SR & USART_SR_IDLE)
 8003552:	4b1a      	ldr	r3, [pc, #104]	@ (80035bc <UART4_IRQHandler+0x168>)
 8003554:	881b      	ldrh	r3, [r3, #0]
 8003556:	b29b      	uxth	r3, r3
 8003558:	f003 0310 	and.w	r3, r3, #16
 800355c:	2b00      	cmp	r3, #0
 800355e:	d010      	beq.n	8003582 <UART4_IRQHandler+0x12e>
	{
		if (__usart_4_config__ ->ISR_Routines.Idle_Line_ISR) {
 8003560:	4b17      	ldr	r3, [pc, #92]	@ (80035c0 <UART4_IRQHandler+0x16c>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00a      	beq.n	8003582 <UART4_IRQHandler+0x12e>
			__usart_4_config__ ->ISR_Routines.Idle_Line_ISR();
 800356c:	4b14      	ldr	r3, [pc, #80]	@ (80035c0 <UART4_IRQHandler+0x16c>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003574:	4798      	blx	r3
			UART4->SR &= ~USART_SR_IDLE;  // Clear the Break interrupt flag
 8003576:	4b10      	ldr	r3, [pc, #64]	@ (80035b8 <UART4_IRQHandler+0x164>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a0f      	ldr	r2, [pc, #60]	@ (80035b8 <UART4_IRQHandler+0x164>)
 800357c:	f023 0310 	bic.w	r3, r3, #16
 8003580:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_PE)
 8003582:	4b0e      	ldr	r3, [pc, #56]	@ (80035bc <UART4_IRQHandler+0x168>)
 8003584:	881b      	ldrh	r3, [r3, #0]
 8003586:	b29b      	uxth	r3, r3
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b00      	cmp	r3, #0
 800358e:	d010      	beq.n	80035b2 <UART4_IRQHandler+0x15e>
	{
		if (__usart_4_config__ ->ISR_Routines.Parity_ISR) {
 8003590:	4b0b      	ldr	r3, [pc, #44]	@ (80035c0 <UART4_IRQHandler+0x16c>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003598:	2b00      	cmp	r3, #0
 800359a:	d00a      	beq.n	80035b2 <UART4_IRQHandler+0x15e>
			__usart_4_config__ ->ISR_Routines.Parity_ISR();
 800359c:	4b08      	ldr	r3, [pc, #32]	@ (80035c0 <UART4_IRQHandler+0x16c>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80035a4:	4798      	blx	r3
			UART4->SR &= ~USART_SR_PE;  // Clear the Break interrupt flag
 80035a6:	4b04      	ldr	r3, [pc, #16]	@ (80035b8 <UART4_IRQHandler+0x164>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a03      	ldr	r2, [pc, #12]	@ (80035b8 <UART4_IRQHandler+0x164>)
 80035ac:	f023 0301 	bic.w	r3, r3, #1
 80035b0:	6013      	str	r3, [r2, #0]
		}
	}

}
 80035b2:	bf00      	nop
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	40004c00 	.word	0x40004c00
 80035bc:	200007cc 	.word	0x200007cc
 80035c0:	200007c4 	.word	0x200007c4

080035c4 <USART1_IRQHandler>:


void USART1_IRQHandler(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
	USART_SR = USART1 -> SR;
 80035c8:	4b57      	ldr	r3, [pc, #348]	@ (8003728 <USART1_IRQHandler+0x164>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	4b57      	ldr	r3, [pc, #348]	@ (800372c <USART1_IRQHandler+0x168>)
 80035d0:	801a      	strh	r2, [r3, #0]
	if(USART_SR & USART_SR_CTS)
 80035d2:	4b56      	ldr	r3, [pc, #344]	@ (800372c <USART1_IRQHandler+0x168>)
 80035d4:	881b      	ldrh	r3, [r3, #0]
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d010      	beq.n	8003602 <USART1_IRQHandler+0x3e>
	{
		if (__usart_1_config__ ->ISR_Routines.CTS_ISR) {
 80035e0:	4b53      	ldr	r3, [pc, #332]	@ (8003730 <USART1_IRQHandler+0x16c>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00a      	beq.n	8003602 <USART1_IRQHandler+0x3e>
			__usart_1_config__ ->ISR_Routines.CTS_ISR();
 80035ec:	4b50      	ldr	r3, [pc, #320]	@ (8003730 <USART1_IRQHandler+0x16c>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80035f4:	4798      	blx	r3
			USART1->SR &= ~USART_SR_CTS;  // Clear the Break interrupt flag
 80035f6:	4b4c      	ldr	r3, [pc, #304]	@ (8003728 <USART1_IRQHandler+0x164>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a4b      	ldr	r2, [pc, #300]	@ (8003728 <USART1_IRQHandler+0x164>)
 80035fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003600:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_LBD)
 8003602:	4b4a      	ldr	r3, [pc, #296]	@ (800372c <USART1_IRQHandler+0x168>)
 8003604:	881b      	ldrh	r3, [r3, #0]
 8003606:	b29b      	uxth	r3, r3
 8003608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800360c:	2b00      	cmp	r3, #0
 800360e:	d010      	beq.n	8003632 <USART1_IRQHandler+0x6e>
	{
		if (__usart_1_config__ ->ISR_Routines.LIN_Break_Detection_ISR) {
 8003610:	4b47      	ldr	r3, [pc, #284]	@ (8003730 <USART1_IRQHandler+0x16c>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00a      	beq.n	8003632 <USART1_IRQHandler+0x6e>
			__usart_1_config__ ->ISR_Routines.LIN_Break_Detection_ISR();
 800361c:	4b44      	ldr	r3, [pc, #272]	@ (8003730 <USART1_IRQHandler+0x16c>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003624:	4798      	blx	r3
			USART1->SR &= ~USART_SR_LBD;  // Clear the Break interrupt flag
 8003626:	4b40      	ldr	r3, [pc, #256]	@ (8003728 <USART1_IRQHandler+0x164>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a3f      	ldr	r2, [pc, #252]	@ (8003728 <USART1_IRQHandler+0x164>)
 800362c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003630:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_TXE)
 8003632:	4b3e      	ldr	r3, [pc, #248]	@ (800372c <USART1_IRQHandler+0x168>)
 8003634:	881b      	ldrh	r3, [r3, #0]
 8003636:	b29b      	uxth	r3, r3
 8003638:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800363c:	2b00      	cmp	r3, #0
 800363e:	d010      	beq.n	8003662 <USART1_IRQHandler+0x9e>
	{
		if (__usart_1_config__ ->ISR_Routines.Transmit_Empty_ISR) {
 8003640:	4b3b      	ldr	r3, [pc, #236]	@ (8003730 <USART1_IRQHandler+0x16c>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003648:	2b00      	cmp	r3, #0
 800364a:	d00a      	beq.n	8003662 <USART1_IRQHandler+0x9e>
			__usart_1_config__ ->ISR_Routines.Transmit_Empty_ISR();
 800364c:	4b38      	ldr	r3, [pc, #224]	@ (8003730 <USART1_IRQHandler+0x16c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003654:	4798      	blx	r3
			USART1->SR &= ~USART_SR_TXE;  // Clear the Break interrupt flag
 8003656:	4b34      	ldr	r3, [pc, #208]	@ (8003728 <USART1_IRQHandler+0x164>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a33      	ldr	r2, [pc, #204]	@ (8003728 <USART1_IRQHandler+0x164>)
 800365c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003660:	6013      	str	r3, [r2, #0]
		}
	}


	if(USART_SR & USART_SR_TC)
 8003662:	4b32      	ldr	r3, [pc, #200]	@ (800372c <USART1_IRQHandler+0x168>)
 8003664:	881b      	ldrh	r3, [r3, #0]
 8003666:	b29b      	uxth	r3, r3
 8003668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800366c:	2b00      	cmp	r3, #0
 800366e:	d010      	beq.n	8003692 <USART1_IRQHandler+0xce>
	{
		if (__usart_1_config__ ->ISR_Routines.Transmission_Complete_ISR) {
 8003670:	4b2f      	ldr	r3, [pc, #188]	@ (8003730 <USART1_IRQHandler+0x16c>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00a      	beq.n	8003692 <USART1_IRQHandler+0xce>
			__usart_1_config__ ->ISR_Routines.Transmission_Complete_ISR();
 800367c:	4b2c      	ldr	r3, [pc, #176]	@ (8003730 <USART1_IRQHandler+0x16c>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003684:	4798      	blx	r3
			USART1->SR &= ~USART_SR_TC;  // Clear the Break interrupt flag
 8003686:	4b28      	ldr	r3, [pc, #160]	@ (8003728 <USART1_IRQHandler+0x164>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a27      	ldr	r2, [pc, #156]	@ (8003728 <USART1_IRQHandler+0x164>)
 800368c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003690:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_RXNE)
 8003692:	4b26      	ldr	r3, [pc, #152]	@ (800372c <USART1_IRQHandler+0x168>)
 8003694:	881b      	ldrh	r3, [r3, #0]
 8003696:	b29b      	uxth	r3, r3
 8003698:	f003 0320 	and.w	r3, r3, #32
 800369c:	2b00      	cmp	r3, #0
 800369e:	d010      	beq.n	80036c2 <USART1_IRQHandler+0xfe>
	{
		if (__usart_1_config__ ->ISR_Routines.Receiver_Empty_ISR) {
 80036a0:	4b23      	ldr	r3, [pc, #140]	@ (8003730 <USART1_IRQHandler+0x16c>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00a      	beq.n	80036c2 <USART1_IRQHandler+0xfe>
			__usart_1_config__ ->ISR_Routines.Receiver_Empty_ISR();
 80036ac:	4b20      	ldr	r3, [pc, #128]	@ (8003730 <USART1_IRQHandler+0x16c>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80036b4:	4798      	blx	r3
			USART1->SR &= ~USART_SR_RXNE;  // Clear the Break interrupt flag
 80036b6:	4b1c      	ldr	r3, [pc, #112]	@ (8003728 <USART1_IRQHandler+0x164>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a1b      	ldr	r2, [pc, #108]	@ (8003728 <USART1_IRQHandler+0x164>)
 80036bc:	f023 0320 	bic.w	r3, r3, #32
 80036c0:	6013      	str	r3, [r2, #0]
		}
	}


	if(USART_SR & USART_SR_IDLE)
 80036c2:	4b1a      	ldr	r3, [pc, #104]	@ (800372c <USART1_IRQHandler+0x168>)
 80036c4:	881b      	ldrh	r3, [r3, #0]
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	f003 0310 	and.w	r3, r3, #16
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d010      	beq.n	80036f2 <USART1_IRQHandler+0x12e>
	{
		if (__usart_1_config__ ->ISR_Routines.Idle_Line_ISR) {
 80036d0:	4b17      	ldr	r3, [pc, #92]	@ (8003730 <USART1_IRQHandler+0x16c>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00a      	beq.n	80036f2 <USART1_IRQHandler+0x12e>
			__usart_1_config__ ->ISR_Routines.Idle_Line_ISR();
 80036dc:	4b14      	ldr	r3, [pc, #80]	@ (8003730 <USART1_IRQHandler+0x16c>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80036e4:	4798      	blx	r3
			USART1->SR &= ~USART_SR_IDLE;  // Clear the Break interrupt flag
 80036e6:	4b10      	ldr	r3, [pc, #64]	@ (8003728 <USART1_IRQHandler+0x164>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a0f      	ldr	r2, [pc, #60]	@ (8003728 <USART1_IRQHandler+0x164>)
 80036ec:	f023 0310 	bic.w	r3, r3, #16
 80036f0:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_PE)
 80036f2:	4b0e      	ldr	r3, [pc, #56]	@ (800372c <USART1_IRQHandler+0x168>)
 80036f4:	881b      	ldrh	r3, [r3, #0]
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	f003 0301 	and.w	r3, r3, #1
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d010      	beq.n	8003722 <USART1_IRQHandler+0x15e>
	{
		if (__usart_1_config__ ->ISR_Routines.Parity_ISR) {
 8003700:	4b0b      	ldr	r3, [pc, #44]	@ (8003730 <USART1_IRQHandler+0x16c>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003708:	2b00      	cmp	r3, #0
 800370a:	d00a      	beq.n	8003722 <USART1_IRQHandler+0x15e>
			__usart_1_config__ ->ISR_Routines.Parity_ISR();
 800370c:	4b08      	ldr	r3, [pc, #32]	@ (8003730 <USART1_IRQHandler+0x16c>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003714:	4798      	blx	r3
			USART1->SR &= ~USART_SR_PE;  // Clear the Break interrupt flag
 8003716:	4b04      	ldr	r3, [pc, #16]	@ (8003728 <USART1_IRQHandler+0x164>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a03      	ldr	r2, [pc, #12]	@ (8003728 <USART1_IRQHandler+0x164>)
 800371c:	f023 0301 	bic.w	r3, r3, #1
 8003720:	6013      	str	r3, [r2, #0]
		}
	}

}
 8003722:	bf00      	nop
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	40011000 	.word	0x40011000
 800372c:	200007cc 	.word	0x200007cc
 8003730:	200007b8 	.word	0x200007b8

08003734 <USART_Get_Instance_Number>:



int8_t USART_Get_Instance_Number(USART_Config *config)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
	if(config->Port == USART1) {return 0;}
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a17      	ldr	r2, [pc, #92]	@ (80037a0 <USART_Get_Instance_Number+0x6c>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d101      	bne.n	800374a <USART_Get_Instance_Number+0x16>
 8003746:	2300      	movs	r3, #0
 8003748:	e024      	b.n	8003794 <USART_Get_Instance_Number+0x60>
	else if(config->Port == USART2) {return 1;}
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a15      	ldr	r2, [pc, #84]	@ (80037a4 <USART_Get_Instance_Number+0x70>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d101      	bne.n	8003758 <USART_Get_Instance_Number+0x24>
 8003754:	2301      	movs	r3, #1
 8003756:	e01d      	b.n	8003794 <USART_Get_Instance_Number+0x60>
	else if(config->Port == USART3) {return 2;}
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a12      	ldr	r2, [pc, #72]	@ (80037a8 <USART_Get_Instance_Number+0x74>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d101      	bne.n	8003766 <USART_Get_Instance_Number+0x32>
 8003762:	2302      	movs	r3, #2
 8003764:	e016      	b.n	8003794 <USART_Get_Instance_Number+0x60>
	else if(config->Port == UART4) {return 3;}
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a10      	ldr	r2, [pc, #64]	@ (80037ac <USART_Get_Instance_Number+0x78>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d101      	bne.n	8003774 <USART_Get_Instance_Number+0x40>
 8003770:	2303      	movs	r3, #3
 8003772:	e00f      	b.n	8003794 <USART_Get_Instance_Number+0x60>
	else if(config->Port == UART5) {return 4;}
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a0d      	ldr	r2, [pc, #52]	@ (80037b0 <USART_Get_Instance_Number+0x7c>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d101      	bne.n	8003782 <USART_Get_Instance_Number+0x4e>
 800377e:	2304      	movs	r3, #4
 8003780:	e008      	b.n	8003794 <USART_Get_Instance_Number+0x60>
	else if(config->Port == USART6) {return 5;}
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a0b      	ldr	r2, [pc, #44]	@ (80037b4 <USART_Get_Instance_Number+0x80>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d101      	bne.n	8003790 <USART_Get_Instance_Number+0x5c>
 800378c:	2305      	movs	r3, #5
 800378e:	e001      	b.n	8003794 <USART_Get_Instance_Number+0x60>
	else {return -1;}
 8003790:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003794:	4618      	mov	r0, r3
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr
 80037a0:	40011000 	.word	0x40011000
 80037a4:	40004400 	.word	0x40004400
 80037a8:	40004800 	.word	0x40004800
 80037ac:	40004c00 	.word	0x40004c00
 80037b0:	40005000 	.word	0x40005000
 80037b4:	40011400 	.word	0x40011400

080037b8 <USART_Config_Reset>:

void USART_Config_Reset(USART_Config *config)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
	config->mode = USART_Configuration.Mode.Disable;
 80037c0:	2200      	movs	r2, #0
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	721a      	strb	r2, [r3, #8]
	config->hardware_flow = USART_Configuration.Hardware_Flow.Disable;
 80037c6:	2200      	movs	r2, #0
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	73da      	strb	r2, [r3, #15]
	config->baudrate = 9600;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80037d2:	605a      	str	r2, [r3, #4]
	config->dma_enable = USART_Configuration.DMA_Enable.RX_Disable | USART_Configuration.DMA_Enable.TX_Disable;
 80037d4:	2200      	movs	r2, #0
 80037d6:	2300      	movs	r3, #0
 80037d8:	4313      	orrs	r3, r2
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	745a      	strb	r2, [r3, #17]
	config->interrupt = USART_Configuration.Interrupt_Type.Disable;
 80037e0:	2300      	movs	r3, #0
 80037e2:	b2da      	uxtb	r2, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	739a      	strb	r2, [r3, #14]
}
 80037e8:	bf00      	nop
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <USART_Clock_Enable>:


int8_t USART_Clock_Enable(USART_Config *config)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
	if(config->Port == USART1)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a27      	ldr	r2, [pc, #156]	@ (80038a0 <USART_Clock_Enable+0xac>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d106      	bne.n	8003814 <USART_Clock_Enable+0x20>
	{
		RCC -> APB2ENR |= RCC_APB2ENR_USART1EN;
 8003806:	4b27      	ldr	r3, [pc, #156]	@ (80038a4 <USART_Clock_Enable+0xb0>)
 8003808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800380a:	4a26      	ldr	r2, [pc, #152]	@ (80038a4 <USART_Clock_Enable+0xb0>)
 800380c:	f043 0310 	orr.w	r3, r3, #16
 8003810:	6453      	str	r3, [r2, #68]	@ 0x44
 8003812:	e03e      	b.n	8003892 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == USART2)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a23      	ldr	r2, [pc, #140]	@ (80038a8 <USART_Clock_Enable+0xb4>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d106      	bne.n	800382c <USART_Clock_Enable+0x38>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_USART2EN;
 800381e:	4b21      	ldr	r3, [pc, #132]	@ (80038a4 <USART_Clock_Enable+0xb0>)
 8003820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003822:	4a20      	ldr	r2, [pc, #128]	@ (80038a4 <USART_Clock_Enable+0xb0>)
 8003824:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003828:	6413      	str	r3, [r2, #64]	@ 0x40
 800382a:	e032      	b.n	8003892 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == USART3)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a1e      	ldr	r2, [pc, #120]	@ (80038ac <USART_Clock_Enable+0xb8>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d106      	bne.n	8003844 <USART_Clock_Enable+0x50>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_USART3EN;
 8003836:	4b1b      	ldr	r3, [pc, #108]	@ (80038a4 <USART_Clock_Enable+0xb0>)
 8003838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383a:	4a1a      	ldr	r2, [pc, #104]	@ (80038a4 <USART_Clock_Enable+0xb0>)
 800383c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003840:	6413      	str	r3, [r2, #64]	@ 0x40
 8003842:	e026      	b.n	8003892 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == UART4)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a19      	ldr	r2, [pc, #100]	@ (80038b0 <USART_Clock_Enable+0xbc>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d106      	bne.n	800385c <USART_Clock_Enable+0x68>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_UART4EN;
 800384e:	4b15      	ldr	r3, [pc, #84]	@ (80038a4 <USART_Clock_Enable+0xb0>)
 8003850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003852:	4a14      	ldr	r2, [pc, #80]	@ (80038a4 <USART_Clock_Enable+0xb0>)
 8003854:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003858:	6413      	str	r3, [r2, #64]	@ 0x40
 800385a:	e01a      	b.n	8003892 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == UART5)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a14      	ldr	r2, [pc, #80]	@ (80038b4 <USART_Clock_Enable+0xc0>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d106      	bne.n	8003874 <USART_Clock_Enable+0x80>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_UART5EN;
 8003866:	4b0f      	ldr	r3, [pc, #60]	@ (80038a4 <USART_Clock_Enable+0xb0>)
 8003868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386a:	4a0e      	ldr	r2, [pc, #56]	@ (80038a4 <USART_Clock_Enable+0xb0>)
 800386c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003870:	6413      	str	r3, [r2, #64]	@ 0x40
 8003872:	e00e      	b.n	8003892 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == USART6)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a0f      	ldr	r2, [pc, #60]	@ (80038b8 <USART_Clock_Enable+0xc4>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d106      	bne.n	800388c <USART_Clock_Enable+0x98>
	{
		RCC -> APB2ENR |= RCC_APB2ENR_USART6EN;
 800387e:	4b09      	ldr	r3, [pc, #36]	@ (80038a4 <USART_Clock_Enable+0xb0>)
 8003880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003882:	4a08      	ldr	r2, [pc, #32]	@ (80038a4 <USART_Clock_Enable+0xb0>)
 8003884:	f043 0320 	orr.w	r3, r3, #32
 8003888:	6453      	str	r3, [r2, #68]	@ 0x44
 800388a:	e002      	b.n	8003892 <USART_Clock_Enable+0x9e>
	}
	else
	{
		return -1;
 800388c:	f04f 33ff 	mov.w	r3, #4294967295
 8003890:	e000      	b.n	8003894 <USART_Clock_Enable+0xa0>
	}
	return 1;
 8003892:	2301      	movs	r3, #1
}
 8003894:	4618      	mov	r0, r3
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr
 80038a0:	40011000 	.word	0x40011000
 80038a4:	40023800 	.word	0x40023800
 80038a8:	40004400 	.word	0x40004400
 80038ac:	40004800 	.word	0x40004800
 80038b0:	40004c00 	.word	0x40004c00
 80038b4:	40005000 	.word	0x40005000
 80038b8:	40011400 	.word	0x40011400

080038bc <PIN_Setup>:
	}
	return 1;
}

static void PIN_Setup(USART_Config *config)
{
 80038bc:	b5b0      	push	{r4, r5, r7, lr}
 80038be:	b086      	sub	sp, #24
 80038c0:	af04      	add	r7, sp, #16
 80038c2:	6078      	str	r0, [r7, #4]
	if(config->Port == USART1)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4aa4      	ldr	r2, [pc, #656]	@ (8003b5c <PIN_Setup+0x2a0>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	f040 8112 	bne.w	8003af4 <PIN_Setup+0x238>
	{
		__usart_1_config__ = config;
 80038d0:	4aa3      	ldr	r2, [pc, #652]	@ (8003b60 <PIN_Setup+0x2a4>)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6013      	str	r3, [r2, #0]

		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	7a1b      	ldrb	r3, [r3, #8]
 80038da:	2201      	movs	r2, #1
 80038dc:	4293      	cmp	r3, r2
 80038de:	d00f      	beq.n	8003900 <PIN_Setup+0x44>
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	7a1b      	ldrb	r3, [r3, #8]
 80038e4:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d00a      	beq.n	8003900 <PIN_Setup+0x44>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	7a1b      	ldrb	r3, [r3, #8]
 80038ee:	2204      	movs	r2, #4
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d005      	beq.n	8003900 <PIN_Setup+0x44>
				(config->mode == USART_Configuration.Mode.LIN) )
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	7a1b      	ldrb	r3, [r3, #8]
 80038f8:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 80038fa:	4293      	cmp	r3, r2
 80038fc:	f040 80bf 	bne.w	8003a7e <PIN_Setup+0x1c2>
		{
			if(config->TX_Pin == USART1_TX_Pin.PA9)GPIO_Pin_Init(GPIOA, USART1_TX_Pin.PA9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	7a5b      	ldrb	r3, [r3, #9]
 8003904:	2209      	movs	r2, #9
 8003906:	4293      	cmp	r3, r2
 8003908:	d10f      	bne.n	800392a <PIN_Setup+0x6e>
 800390a:	2009      	movs	r0, #9
 800390c:	2402      	movs	r4, #2
 800390e:	2500      	movs	r5, #0
 8003910:	2302      	movs	r3, #2
 8003912:	2200      	movs	r2, #0
 8003914:	2107      	movs	r1, #7
 8003916:	9102      	str	r1, [sp, #8]
 8003918:	9201      	str	r2, [sp, #4]
 800391a:	9300      	str	r3, [sp, #0]
 800391c:	462b      	mov	r3, r5
 800391e:	4622      	mov	r2, r4
 8003920:	4601      	mov	r1, r0
 8003922:	4890      	ldr	r0, [pc, #576]	@ (8003b64 <PIN_Setup+0x2a8>)
 8003924:	f7ff fbae 	bl	8003084 <GPIO_Pin_Init>
 8003928:	e013      	b.n	8003952 <PIN_Setup+0x96>
			else if(config->TX_Pin == USART1_TX_Pin.PB6)GPIO_Pin_Init(GPIOB, USART1_TX_Pin.PB6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	7a5b      	ldrb	r3, [r3, #9]
 800392e:	2206      	movs	r2, #6
 8003930:	4293      	cmp	r3, r2
 8003932:	d10e      	bne.n	8003952 <PIN_Setup+0x96>
 8003934:	2006      	movs	r0, #6
 8003936:	2402      	movs	r4, #2
 8003938:	2500      	movs	r5, #0
 800393a:	2302      	movs	r3, #2
 800393c:	2200      	movs	r2, #0
 800393e:	2107      	movs	r1, #7
 8003940:	9102      	str	r1, [sp, #8]
 8003942:	9201      	str	r2, [sp, #4]
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	462b      	mov	r3, r5
 8003948:	4622      	mov	r2, r4
 800394a:	4601      	mov	r1, r0
 800394c:	4886      	ldr	r0, [pc, #536]	@ (8003b68 <PIN_Setup+0x2ac>)
 800394e:	f7ff fb99 	bl	8003084 <GPIO_Pin_Init>

			if(config->RX_Pin == USART1_RX_Pin.PA10)GPIO_Pin_Init(GPIOA, USART1_RX_Pin.PA10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	7a9b      	ldrb	r3, [r3, #10]
 8003956:	220a      	movs	r2, #10
 8003958:	4293      	cmp	r3, r2
 800395a:	d10f      	bne.n	800397c <PIN_Setup+0xc0>
 800395c:	200a      	movs	r0, #10
 800395e:	2402      	movs	r4, #2
 8003960:	2500      	movs	r5, #0
 8003962:	2302      	movs	r3, #2
 8003964:	2200      	movs	r2, #0
 8003966:	2107      	movs	r1, #7
 8003968:	9102      	str	r1, [sp, #8]
 800396a:	9201      	str	r2, [sp, #4]
 800396c:	9300      	str	r3, [sp, #0]
 800396e:	462b      	mov	r3, r5
 8003970:	4622      	mov	r2, r4
 8003972:	4601      	mov	r1, r0
 8003974:	487b      	ldr	r0, [pc, #492]	@ (8003b64 <PIN_Setup+0x2a8>)
 8003976:	f7ff fb85 	bl	8003084 <GPIO_Pin_Init>
 800397a:	e013      	b.n	80039a4 <PIN_Setup+0xe8>
			else if(config->RX_Pin == USART1_RX_Pin.PB7)GPIO_Pin_Init(GPIOB, USART1_RX_Pin.PB7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	7a9b      	ldrb	r3, [r3, #10]
 8003980:	2207      	movs	r2, #7
 8003982:	4293      	cmp	r3, r2
 8003984:	d10e      	bne.n	80039a4 <PIN_Setup+0xe8>
 8003986:	2007      	movs	r0, #7
 8003988:	2402      	movs	r4, #2
 800398a:	2500      	movs	r5, #0
 800398c:	2302      	movs	r3, #2
 800398e:	2200      	movs	r2, #0
 8003990:	2107      	movs	r1, #7
 8003992:	9102      	str	r1, [sp, #8]
 8003994:	9201      	str	r2, [sp, #4]
 8003996:	9300      	str	r3, [sp, #0]
 8003998:	462b      	mov	r3, r5
 800399a:	4622      	mov	r2, r4
 800399c:	4601      	mov	r1, r0
 800399e:	4872      	ldr	r0, [pc, #456]	@ (8003b68 <PIN_Setup+0x2ac>)
 80039a0:	f7ff fb70 	bl	8003084 <GPIO_Pin_Init>

			if((config->mode == USART_Configuration.Mode.Synchronous))if(config->CLK_Pin == USART1_CLK_Pin.PA8)GPIO_Pin_Init(GPIOA, USART1_CLK_Pin.PA8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	7a1b      	ldrb	r3, [r3, #8]
 80039a8:	2202      	movs	r2, #2
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d113      	bne.n	80039d6 <PIN_Setup+0x11a>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	7adb      	ldrb	r3, [r3, #11]
 80039b2:	2208      	movs	r2, #8
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d10e      	bne.n	80039d6 <PIN_Setup+0x11a>
 80039b8:	2008      	movs	r0, #8
 80039ba:	2402      	movs	r4, #2
 80039bc:	2500      	movs	r5, #0
 80039be:	2302      	movs	r3, #2
 80039c0:	2200      	movs	r2, #0
 80039c2:	2107      	movs	r1, #7
 80039c4:	9102      	str	r1, [sp, #8]
 80039c6:	9201      	str	r2, [sp, #4]
 80039c8:	9300      	str	r3, [sp, #0]
 80039ca:	462b      	mov	r3, r5
 80039cc:	4622      	mov	r2, r4
 80039ce:	4601      	mov	r1, r0
 80039d0:	4864      	ldr	r0, [pc, #400]	@ (8003b64 <PIN_Setup+0x2a8>)
 80039d2:	f7ff fb57 	bl	8003084 <GPIO_Pin_Init>

			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	7bdb      	ldrb	r3, [r3, #15]
 80039da:	2200      	movs	r2, #0
 80039dc:	4293      	cmp	r3, r2
 80039de:	f000 851a 	beq.w	8004416 <PIN_Setup+0xb5a>
			{
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_Enable)GPIO_Pin_Init(GPIOA, USART1_CTS_Pin.PA11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	7bdb      	ldrb	r3, [r3, #15]
 80039e6:	2201      	movs	r2, #1
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d10e      	bne.n	8003a0a <PIN_Setup+0x14e>
 80039ec:	200b      	movs	r0, #11
 80039ee:	2402      	movs	r4, #2
 80039f0:	2500      	movs	r5, #0
 80039f2:	2302      	movs	r3, #2
 80039f4:	2200      	movs	r2, #0
 80039f6:	2107      	movs	r1, #7
 80039f8:	9102      	str	r1, [sp, #8]
 80039fa:	9201      	str	r2, [sp, #4]
 80039fc:	9300      	str	r3, [sp, #0]
 80039fe:	462b      	mov	r3, r5
 8003a00:	4622      	mov	r2, r4
 8003a02:	4601      	mov	r1, r0
 8003a04:	4857      	ldr	r0, [pc, #348]	@ (8003b64 <PIN_Setup+0x2a8>)
 8003a06:	f7ff fb3d 	bl	8003084 <GPIO_Pin_Init>
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.RTS_Enable)GPIO_Pin_Init(GPIOA, USART1_RTS_Pin.PA12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	7bdb      	ldrb	r3, [r3, #15]
 8003a0e:	2202      	movs	r2, #2
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d10e      	bne.n	8003a32 <PIN_Setup+0x176>
 8003a14:	200c      	movs	r0, #12
 8003a16:	2402      	movs	r4, #2
 8003a18:	2500      	movs	r5, #0
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	2107      	movs	r1, #7
 8003a20:	9102      	str	r1, [sp, #8]
 8003a22:	9201      	str	r2, [sp, #4]
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	462b      	mov	r3, r5
 8003a28:	4622      	mov	r2, r4
 8003a2a:	4601      	mov	r1, r0
 8003a2c:	484d      	ldr	r0, [pc, #308]	@ (8003b64 <PIN_Setup+0x2a8>)
 8003a2e:	f7ff fb29 	bl	8003084 <GPIO_Pin_Init>
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	7bdb      	ldrb	r3, [r3, #15]
 8003a36:	2203      	movs	r2, #3
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	f040 84ec 	bne.w	8004416 <PIN_Setup+0xb5a>
				{
					GPIO_Pin_Init(GPIOA, USART1_CTS_Pin.PA11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003a3e:	200b      	movs	r0, #11
 8003a40:	2402      	movs	r4, #2
 8003a42:	2500      	movs	r5, #0
 8003a44:	2302      	movs	r3, #2
 8003a46:	2200      	movs	r2, #0
 8003a48:	2107      	movs	r1, #7
 8003a4a:	9102      	str	r1, [sp, #8]
 8003a4c:	9201      	str	r2, [sp, #4]
 8003a4e:	9300      	str	r3, [sp, #0]
 8003a50:	462b      	mov	r3, r5
 8003a52:	4622      	mov	r2, r4
 8003a54:	4601      	mov	r1, r0
 8003a56:	4843      	ldr	r0, [pc, #268]	@ (8003b64 <PIN_Setup+0x2a8>)
 8003a58:	f7ff fb14 	bl	8003084 <GPIO_Pin_Init>
					GPIO_Pin_Init(GPIOA, USART1_RTS_Pin.PA12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003a5c:	200c      	movs	r0, #12
 8003a5e:	2402      	movs	r4, #2
 8003a60:	2500      	movs	r5, #0
 8003a62:	2302      	movs	r3, #2
 8003a64:	2200      	movs	r2, #0
 8003a66:	2107      	movs	r1, #7
 8003a68:	9102      	str	r1, [sp, #8]
 8003a6a:	9201      	str	r2, [sp, #4]
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	462b      	mov	r3, r5
 8003a70:	4622      	mov	r2, r4
 8003a72:	4601      	mov	r1, r0
 8003a74:	483b      	ldr	r0, [pc, #236]	@ (8003b64 <PIN_Setup+0x2a8>)
 8003a76:	f7ff fb05 	bl	8003084 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8003a7a:	f000 bccc 	b.w	8004416 <PIN_Setup+0xb5a>
				}
			}
		}
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	7a1b      	ldrb	r3, [r3, #8]
 8003a82:	2206      	movs	r2, #6
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d00a      	beq.n	8003a9e <PIN_Setup+0x1e2>
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	7a1b      	ldrb	r3, [r3, #8]
 8003a8c:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d005      	beq.n	8003a9e <PIN_Setup+0x1e2>
				(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) )
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	7a1b      	ldrb	r3, [r3, #8]
 8003a96:	2203      	movs	r2, #3
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	f040 84c1 	bne.w	8004420 <PIN_Setup+0xb64>
		{
			if(config->TX_Pin == USART1_TX_Pin.PA9)GPIO_Pin_Init(GPIOA, USART1_TX_Pin.PA9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	7a5b      	ldrb	r3, [r3, #9]
 8003aa2:	2209      	movs	r2, #9
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d10e      	bne.n	8003ac6 <PIN_Setup+0x20a>
 8003aa8:	2009      	movs	r0, #9
 8003aaa:	2402      	movs	r4, #2
 8003aac:	2500      	movs	r5, #0
 8003aae:	2302      	movs	r3, #2
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	2107      	movs	r1, #7
 8003ab4:	9102      	str	r1, [sp, #8]
 8003ab6:	9201      	str	r2, [sp, #4]
 8003ab8:	9300      	str	r3, [sp, #0]
 8003aba:	462b      	mov	r3, r5
 8003abc:	4622      	mov	r2, r4
 8003abe:	4601      	mov	r1, r0
 8003ac0:	4828      	ldr	r0, [pc, #160]	@ (8003b64 <PIN_Setup+0x2a8>)
 8003ac2:	f7ff fadf 	bl	8003084 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.SmartCard_Clock))GPIO_Pin_Init(GPIOA, USART1_CLK_Pin.PA8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	7a1b      	ldrb	r3, [r3, #8]
 8003aca:	2207      	movs	r2, #7
 8003acc:	4293      	cmp	r3, r2
 8003ace:	f040 84a7 	bne.w	8004420 <PIN_Setup+0xb64>
 8003ad2:	2008      	movs	r0, #8
 8003ad4:	2402      	movs	r4, #2
 8003ad6:	2500      	movs	r5, #0
 8003ad8:	2302      	movs	r3, #2
 8003ada:	2200      	movs	r2, #0
 8003adc:	2107      	movs	r1, #7
 8003ade:	9102      	str	r1, [sp, #8]
 8003ae0:	9201      	str	r2, [sp, #4]
 8003ae2:	9300      	str	r3, [sp, #0]
 8003ae4:	462b      	mov	r3, r5
 8003ae6:	4622      	mov	r2, r4
 8003ae8:	4601      	mov	r1, r0
 8003aea:	481e      	ldr	r0, [pc, #120]	@ (8003b64 <PIN_Setup+0x2a8>)
 8003aec:	f7ff faca 	bl	8003084 <GPIO_Pin_Init>

		}
	}


}
 8003af0:	f000 bc96 	b.w	8004420 <PIN_Setup+0xb64>
	else if(config->Port == USART2)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a1c      	ldr	r2, [pc, #112]	@ (8003b6c <PIN_Setup+0x2b0>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	f040 8182 	bne.w	8003e04 <PIN_Setup+0x548>
		__usart_2_config__ = config;
 8003b00:	4a1b      	ldr	r2, [pc, #108]	@ (8003b70 <PIN_Setup+0x2b4>)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6013      	str	r3, [r2, #0]
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	7a1b      	ldrb	r3, [r3, #8]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d00f      	beq.n	8003b30 <PIN_Setup+0x274>
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	7a1b      	ldrb	r3, [r3, #8]
 8003b14:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d00a      	beq.n	8003b30 <PIN_Setup+0x274>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	7a1b      	ldrb	r3, [r3, #8]
 8003b1e:	2204      	movs	r2, #4
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d005      	beq.n	8003b30 <PIN_Setup+0x274>
				(config->mode == USART_Configuration.Mode.LIN) )
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	7a1b      	ldrb	r3, [r3, #8]
 8003b28:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	f040 80fc 	bne.w	8003d28 <PIN_Setup+0x46c>
			if(config->TX_Pin == USART2_TX_Pin.PA2)GPIO_Pin_Init(GPIOA, USART2_TX_Pin.PA2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	7a5b      	ldrb	r3, [r3, #9]
 8003b34:	2202      	movs	r2, #2
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d11c      	bne.n	8003b74 <PIN_Setup+0x2b8>
 8003b3a:	2002      	movs	r0, #2
 8003b3c:	2402      	movs	r4, #2
 8003b3e:	2500      	movs	r5, #0
 8003b40:	2302      	movs	r3, #2
 8003b42:	2200      	movs	r2, #0
 8003b44:	2107      	movs	r1, #7
 8003b46:	9102      	str	r1, [sp, #8]
 8003b48:	9201      	str	r2, [sp, #4]
 8003b4a:	9300      	str	r3, [sp, #0]
 8003b4c:	462b      	mov	r3, r5
 8003b4e:	4622      	mov	r2, r4
 8003b50:	4601      	mov	r1, r0
 8003b52:	4804      	ldr	r0, [pc, #16]	@ (8003b64 <PIN_Setup+0x2a8>)
 8003b54:	f7ff fa96 	bl	8003084 <GPIO_Pin_Init>
 8003b58:	e020      	b.n	8003b9c <PIN_Setup+0x2e0>
 8003b5a:	bf00      	nop
 8003b5c:	40011000 	.word	0x40011000
 8003b60:	200007b8 	.word	0x200007b8
 8003b64:	40020000 	.word	0x40020000
 8003b68:	40020400 	.word	0x40020400
 8003b6c:	40004400 	.word	0x40004400
 8003b70:	200007bc 	.word	0x200007bc
			else if(config->TX_Pin == USART2_TX_Pin.PD5)GPIO_Pin_Init(GPIOD, USART2_TX_Pin.PD5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	7a5b      	ldrb	r3, [r3, #9]
 8003b78:	2205      	movs	r2, #5
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d10e      	bne.n	8003b9c <PIN_Setup+0x2e0>
 8003b7e:	2005      	movs	r0, #5
 8003b80:	2402      	movs	r4, #2
 8003b82:	2500      	movs	r5, #0
 8003b84:	2302      	movs	r3, #2
 8003b86:	2200      	movs	r2, #0
 8003b88:	2107      	movs	r1, #7
 8003b8a:	9102      	str	r1, [sp, #8]
 8003b8c:	9201      	str	r2, [sp, #4]
 8003b8e:	9300      	str	r3, [sp, #0]
 8003b90:	462b      	mov	r3, r5
 8003b92:	4622      	mov	r2, r4
 8003b94:	4601      	mov	r1, r0
 8003b96:	4899      	ldr	r0, [pc, #612]	@ (8003dfc <PIN_Setup+0x540>)
 8003b98:	f7ff fa74 	bl	8003084 <GPIO_Pin_Init>
			if(config->RX_Pin == USART2_RX_Pin.PA3)GPIO_Pin_Init(GPIOA, USART2_RX_Pin.PA3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	7a9b      	ldrb	r3, [r3, #10]
 8003ba0:	2203      	movs	r2, #3
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d10f      	bne.n	8003bc6 <PIN_Setup+0x30a>
 8003ba6:	2003      	movs	r0, #3
 8003ba8:	2402      	movs	r4, #2
 8003baa:	2500      	movs	r5, #0
 8003bac:	2302      	movs	r3, #2
 8003bae:	2200      	movs	r2, #0
 8003bb0:	2107      	movs	r1, #7
 8003bb2:	9102      	str	r1, [sp, #8]
 8003bb4:	9201      	str	r2, [sp, #4]
 8003bb6:	9300      	str	r3, [sp, #0]
 8003bb8:	462b      	mov	r3, r5
 8003bba:	4622      	mov	r2, r4
 8003bbc:	4601      	mov	r1, r0
 8003bbe:	4890      	ldr	r0, [pc, #576]	@ (8003e00 <PIN_Setup+0x544>)
 8003bc0:	f7ff fa60 	bl	8003084 <GPIO_Pin_Init>
 8003bc4:	e013      	b.n	8003bee <PIN_Setup+0x332>
			else if(config->RX_Pin == USART2_RX_Pin.PD6)GPIO_Pin_Init(GPIOD, USART2_RX_Pin.PD6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	7a9b      	ldrb	r3, [r3, #10]
 8003bca:	2206      	movs	r2, #6
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d10e      	bne.n	8003bee <PIN_Setup+0x332>
 8003bd0:	2006      	movs	r0, #6
 8003bd2:	2402      	movs	r4, #2
 8003bd4:	2500      	movs	r5, #0
 8003bd6:	2302      	movs	r3, #2
 8003bd8:	2200      	movs	r2, #0
 8003bda:	2107      	movs	r1, #7
 8003bdc:	9102      	str	r1, [sp, #8]
 8003bde:	9201      	str	r2, [sp, #4]
 8003be0:	9300      	str	r3, [sp, #0]
 8003be2:	462b      	mov	r3, r5
 8003be4:	4622      	mov	r2, r4
 8003be6:	4601      	mov	r1, r0
 8003be8:	4884      	ldr	r0, [pc, #528]	@ (8003dfc <PIN_Setup+0x540>)
 8003bea:	f7ff fa4b 	bl	8003084 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.Synchronous)){
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	7a1b      	ldrb	r3, [r3, #8]
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d128      	bne.n	8003c4a <PIN_Setup+0x38e>
				if(config->CLK_Pin == USART2_CLK_Pin.PA4)GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PA4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	7adb      	ldrb	r3, [r3, #11]
 8003bfc:	2204      	movs	r2, #4
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d10f      	bne.n	8003c22 <PIN_Setup+0x366>
 8003c02:	2004      	movs	r0, #4
 8003c04:	2402      	movs	r4, #2
 8003c06:	2500      	movs	r5, #0
 8003c08:	2302      	movs	r3, #2
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	2107      	movs	r1, #7
 8003c0e:	9102      	str	r1, [sp, #8]
 8003c10:	9201      	str	r2, [sp, #4]
 8003c12:	9300      	str	r3, [sp, #0]
 8003c14:	462b      	mov	r3, r5
 8003c16:	4622      	mov	r2, r4
 8003c18:	4601      	mov	r1, r0
 8003c1a:	4879      	ldr	r0, [pc, #484]	@ (8003e00 <PIN_Setup+0x544>)
 8003c1c:	f7ff fa32 	bl	8003084 <GPIO_Pin_Init>
 8003c20:	e013      	b.n	8003c4a <PIN_Setup+0x38e>
				else if(config->CLK_Pin == USART2_CLK_Pin.PD7)GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PD7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	7adb      	ldrb	r3, [r3, #11]
 8003c26:	2207      	movs	r2, #7
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d10e      	bne.n	8003c4a <PIN_Setup+0x38e>
 8003c2c:	2007      	movs	r0, #7
 8003c2e:	2402      	movs	r4, #2
 8003c30:	2500      	movs	r5, #0
 8003c32:	2302      	movs	r3, #2
 8003c34:	2200      	movs	r2, #0
 8003c36:	2107      	movs	r1, #7
 8003c38:	9102      	str	r1, [sp, #8]
 8003c3a:	9201      	str	r2, [sp, #4]
 8003c3c:	9300      	str	r3, [sp, #0]
 8003c3e:	462b      	mov	r3, r5
 8003c40:	4622      	mov	r2, r4
 8003c42:	4601      	mov	r1, r0
 8003c44:	486e      	ldr	r0, [pc, #440]	@ (8003e00 <PIN_Setup+0x544>)
 8003c46:	f7ff fa1d 	bl	8003084 <GPIO_Pin_Init>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	7bdb      	ldrb	r3, [r3, #15]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d105      	bne.n	8003c60 <PIN_Setup+0x3a4>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	7bdb      	ldrb	r3, [r3, #15]
 8003c58:	2203      	movs	r2, #3
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	f040 83dd 	bne.w	800441a <PIN_Setup+0xb5e>
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_Enable)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	7bdb      	ldrb	r3, [r3, #15]
 8003c64:	2201      	movs	r2, #1
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d128      	bne.n	8003cbc <PIN_Setup+0x400>
					if(config->CLK_Pin == USART2_CTS_Pin.PA0)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	7adb      	ldrb	r3, [r3, #11]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d10f      	bne.n	8003c94 <PIN_Setup+0x3d8>
						GPIO_Pin_Init(GPIOA, USART2_CTS_Pin.PA0, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003c74:	2000      	movs	r0, #0
 8003c76:	2402      	movs	r4, #2
 8003c78:	2500      	movs	r5, #0
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	2107      	movs	r1, #7
 8003c80:	9102      	str	r1, [sp, #8]
 8003c82:	9201      	str	r2, [sp, #4]
 8003c84:	9300      	str	r3, [sp, #0]
 8003c86:	462b      	mov	r3, r5
 8003c88:	4622      	mov	r2, r4
 8003c8a:	4601      	mov	r1, r0
 8003c8c:	485c      	ldr	r0, [pc, #368]	@ (8003e00 <PIN_Setup+0x544>)
 8003c8e:	f7ff f9f9 	bl	8003084 <GPIO_Pin_Init>
 8003c92:	e013      	b.n	8003cbc <PIN_Setup+0x400>
					else if(config->CLK_Pin == USART2_CTS_Pin.PD3)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	7adb      	ldrb	r3, [r3, #11]
 8003c98:	2203      	movs	r2, #3
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d10e      	bne.n	8003cbc <PIN_Setup+0x400>
						GPIO_Pin_Init(GPIOD, USART2_CTS_Pin.PD3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003c9e:	2003      	movs	r0, #3
 8003ca0:	2402      	movs	r4, #2
 8003ca2:	2500      	movs	r5, #0
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	2107      	movs	r1, #7
 8003caa:	9102      	str	r1, [sp, #8]
 8003cac:	9201      	str	r2, [sp, #4]
 8003cae:	9300      	str	r3, [sp, #0]
 8003cb0:	462b      	mov	r3, r5
 8003cb2:	4622      	mov	r2, r4
 8003cb4:	4601      	mov	r1, r0
 8003cb6:	4851      	ldr	r0, [pc, #324]	@ (8003dfc <PIN_Setup+0x540>)
 8003cb8:	f7ff f9e4 	bl	8003084 <GPIO_Pin_Init>
				if((config->hardware_flow == USART_Configuration.Hardware_Flow.RTS_Enable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	7bdb      	ldrb	r3, [r3, #15]
 8003cc0:	2202      	movs	r2, #2
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d005      	beq.n	8003cd2 <PIN_Setup+0x416>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	7bdb      	ldrb	r3, [r3, #15]
 8003cca:	2203      	movs	r2, #3
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	f040 83a4 	bne.w	800441a <PIN_Setup+0xb5e>
					if(config->CLK_Pin == USART2_RTS_Pin.PA1)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	7adb      	ldrb	r3, [r3, #11]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d10f      	bne.n	8003cfc <PIN_Setup+0x440>
						GPIO_Pin_Init(GPIOA, USART2_RTS_Pin.PA1, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003cdc:	2001      	movs	r0, #1
 8003cde:	2402      	movs	r4, #2
 8003ce0:	2500      	movs	r5, #0
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	2107      	movs	r1, #7
 8003ce8:	9102      	str	r1, [sp, #8]
 8003cea:	9201      	str	r2, [sp, #4]
 8003cec:	9300      	str	r3, [sp, #0]
 8003cee:	462b      	mov	r3, r5
 8003cf0:	4622      	mov	r2, r4
 8003cf2:	4601      	mov	r1, r0
 8003cf4:	4842      	ldr	r0, [pc, #264]	@ (8003e00 <PIN_Setup+0x544>)
 8003cf6:	f7ff f9c5 	bl	8003084 <GPIO_Pin_Init>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8003cfa:	e38e      	b.n	800441a <PIN_Setup+0xb5e>
					else if(config->CLK_Pin == USART2_RTS_Pin.PD4)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	7adb      	ldrb	r3, [r3, #11]
 8003d00:	2204      	movs	r2, #4
 8003d02:	4293      	cmp	r3, r2
 8003d04:	f040 8389 	bne.w	800441a <PIN_Setup+0xb5e>
						GPIO_Pin_Init(GPIOD, USART2_RTS_Pin.PD4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003d08:	2004      	movs	r0, #4
 8003d0a:	2402      	movs	r4, #2
 8003d0c:	2500      	movs	r5, #0
 8003d0e:	2302      	movs	r3, #2
 8003d10:	2200      	movs	r2, #0
 8003d12:	2107      	movs	r1, #7
 8003d14:	9102      	str	r1, [sp, #8]
 8003d16:	9201      	str	r2, [sp, #4]
 8003d18:	9300      	str	r3, [sp, #0]
 8003d1a:	462b      	mov	r3, r5
 8003d1c:	4622      	mov	r2, r4
 8003d1e:	4601      	mov	r1, r0
 8003d20:	4836      	ldr	r0, [pc, #216]	@ (8003dfc <PIN_Setup+0x540>)
 8003d22:	f7ff f9af 	bl	8003084 <GPIO_Pin_Init>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8003d26:	e378      	b.n	800441a <PIN_Setup+0xb5e>
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	7a1b      	ldrb	r3, [r3, #8]
 8003d2c:	2206      	movs	r2, #6
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d00a      	beq.n	8003d48 <PIN_Setup+0x48c>
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	7a1b      	ldrb	r3, [r3, #8]
 8003d36:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d005      	beq.n	8003d48 <PIN_Setup+0x48c>
				(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	7a1b      	ldrb	r3, [r3, #8]
 8003d40:	2203      	movs	r2, #3
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8003d42:	4293      	cmp	r3, r2
 8003d44:	f040 836c 	bne.w	8004420 <PIN_Setup+0xb64>
			if(config->TX_Pin == USART2_TX_Pin.PA2)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	7a5b      	ldrb	r3, [r3, #9]
 8003d4c:	2202      	movs	r2, #2
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d10f      	bne.n	8003d72 <PIN_Setup+0x4b6>
				GPIO_Pin_Init(GPIOA, USART2_TX_Pin.PA2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003d52:	2002      	movs	r0, #2
 8003d54:	2402      	movs	r4, #2
 8003d56:	2500      	movs	r5, #0
 8003d58:	2302      	movs	r3, #2
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	2107      	movs	r1, #7
 8003d5e:	9102      	str	r1, [sp, #8]
 8003d60:	9201      	str	r2, [sp, #4]
 8003d62:	9300      	str	r3, [sp, #0]
 8003d64:	462b      	mov	r3, r5
 8003d66:	4622      	mov	r2, r4
 8003d68:	4601      	mov	r1, r0
 8003d6a:	4825      	ldr	r0, [pc, #148]	@ (8003e00 <PIN_Setup+0x544>)
 8003d6c:	f7ff f98a 	bl	8003084 <GPIO_Pin_Init>
 8003d70:	e013      	b.n	8003d9a <PIN_Setup+0x4de>
			else if(config->TX_Pin == USART2_TX_Pin.PD5)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	7a5b      	ldrb	r3, [r3, #9]
 8003d76:	2205      	movs	r2, #5
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d10e      	bne.n	8003d9a <PIN_Setup+0x4de>
				GPIO_Pin_Init(GPIOD, USART2_TX_Pin.PD5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003d7c:	2005      	movs	r0, #5
 8003d7e:	2402      	movs	r4, #2
 8003d80:	2500      	movs	r5, #0
 8003d82:	2302      	movs	r3, #2
 8003d84:	2200      	movs	r2, #0
 8003d86:	2107      	movs	r1, #7
 8003d88:	9102      	str	r1, [sp, #8]
 8003d8a:	9201      	str	r2, [sp, #4]
 8003d8c:	9300      	str	r3, [sp, #0]
 8003d8e:	462b      	mov	r3, r5
 8003d90:	4622      	mov	r2, r4
 8003d92:	4601      	mov	r1, r0
 8003d94:	4819      	ldr	r0, [pc, #100]	@ (8003dfc <PIN_Setup+0x540>)
 8003d96:	f7ff f975 	bl	8003084 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.SmartCard_Clock))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	7a1b      	ldrb	r3, [r3, #8]
 8003d9e:	2207      	movs	r2, #7
 8003da0:	4293      	cmp	r3, r2
 8003da2:	f040 833d 	bne.w	8004420 <PIN_Setup+0xb64>
				if(config->CLK_Pin == USART2_CLK_Pin.PA4)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	7adb      	ldrb	r3, [r3, #11]
 8003daa:	2204      	movs	r2, #4
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d10f      	bne.n	8003dd0 <PIN_Setup+0x514>
					GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PA4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003db0:	2004      	movs	r0, #4
 8003db2:	2402      	movs	r4, #2
 8003db4:	2500      	movs	r5, #0
 8003db6:	2302      	movs	r3, #2
 8003db8:	2200      	movs	r2, #0
 8003dba:	2107      	movs	r1, #7
 8003dbc:	9102      	str	r1, [sp, #8]
 8003dbe:	9201      	str	r2, [sp, #4]
 8003dc0:	9300      	str	r3, [sp, #0]
 8003dc2:	462b      	mov	r3, r5
 8003dc4:	4622      	mov	r2, r4
 8003dc6:	4601      	mov	r1, r0
 8003dc8:	480d      	ldr	r0, [pc, #52]	@ (8003e00 <PIN_Setup+0x544>)
 8003dca:	f7ff f95b 	bl	8003084 <GPIO_Pin_Init>
}
 8003dce:	e327      	b.n	8004420 <PIN_Setup+0xb64>
				else if(config->CLK_Pin == USART2_CLK_Pin.PD7)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	7adb      	ldrb	r3, [r3, #11]
 8003dd4:	2207      	movs	r2, #7
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	f040 8322 	bne.w	8004420 <PIN_Setup+0xb64>
					GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PD7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003ddc:	2007      	movs	r0, #7
 8003dde:	2402      	movs	r4, #2
 8003de0:	2500      	movs	r5, #0
 8003de2:	2302      	movs	r3, #2
 8003de4:	2200      	movs	r2, #0
 8003de6:	2107      	movs	r1, #7
 8003de8:	9102      	str	r1, [sp, #8]
 8003dea:	9201      	str	r2, [sp, #4]
 8003dec:	9300      	str	r3, [sp, #0]
 8003dee:	462b      	mov	r3, r5
 8003df0:	4622      	mov	r2, r4
 8003df2:	4601      	mov	r1, r0
 8003df4:	4802      	ldr	r0, [pc, #8]	@ (8003e00 <PIN_Setup+0x544>)
 8003df6:	f7ff f945 	bl	8003084 <GPIO_Pin_Init>
}
 8003dfa:	e311      	b.n	8004420 <PIN_Setup+0xb64>
 8003dfc:	40020c00 	.word	0x40020c00
 8003e00:	40020000 	.word	0x40020000
	else if(config->Port == USART3)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a9a      	ldr	r2, [pc, #616]	@ (8004074 <PIN_Setup+0x7b8>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	f040 81b5 	bne.w	800417a <PIN_Setup+0x8be>
		__usart_3_config__ = config;
 8003e10:	4a99      	ldr	r2, [pc, #612]	@ (8004078 <PIN_Setup+0x7bc>)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6013      	str	r3, [r2, #0]
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	7a1b      	ldrb	r3, [r3, #8]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d00f      	beq.n	8003e40 <PIN_Setup+0x584>
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	7a1b      	ldrb	r3, [r3, #8]
 8003e24:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d00a      	beq.n	8003e40 <PIN_Setup+0x584>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	7a1b      	ldrb	r3, [r3, #8]
 8003e2e:	2204      	movs	r2, #4
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d005      	beq.n	8003e40 <PIN_Setup+0x584>
				(config->mode == USART_Configuration.Mode.LIN) )
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	7a1b      	ldrb	r3, [r3, #8]
 8003e38:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	f040 8124 	bne.w	8004088 <PIN_Setup+0x7cc>
			if(config->TX_Pin == USART3_TX_Pin.PB11)GPIO_Pin_Init(GPIOA, USART3_TX_Pin.PB11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	7a5b      	ldrb	r3, [r3, #9]
 8003e44:	220b      	movs	r2, #11
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d10f      	bne.n	8003e6a <PIN_Setup+0x5ae>
 8003e4a:	200b      	movs	r0, #11
 8003e4c:	2402      	movs	r4, #2
 8003e4e:	2500      	movs	r5, #0
 8003e50:	2302      	movs	r3, #2
 8003e52:	2200      	movs	r2, #0
 8003e54:	2107      	movs	r1, #7
 8003e56:	9102      	str	r1, [sp, #8]
 8003e58:	9201      	str	r2, [sp, #4]
 8003e5a:	9300      	str	r3, [sp, #0]
 8003e5c:	462b      	mov	r3, r5
 8003e5e:	4622      	mov	r2, r4
 8003e60:	4601      	mov	r1, r0
 8003e62:	4886      	ldr	r0, [pc, #536]	@ (800407c <PIN_Setup+0x7c0>)
 8003e64:	f7ff f90e 	bl	8003084 <GPIO_Pin_Init>
 8003e68:	e028      	b.n	8003ebc <PIN_Setup+0x600>
			else if(config->TX_Pin == USART3_TX_Pin.PC10)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PC10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	7a5b      	ldrb	r3, [r3, #9]
 8003e6e:	220a      	movs	r2, #10
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d10f      	bne.n	8003e94 <PIN_Setup+0x5d8>
 8003e74:	200a      	movs	r0, #10
 8003e76:	2402      	movs	r4, #2
 8003e78:	2500      	movs	r5, #0
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	2107      	movs	r1, #7
 8003e80:	9102      	str	r1, [sp, #8]
 8003e82:	9201      	str	r2, [sp, #4]
 8003e84:	9300      	str	r3, [sp, #0]
 8003e86:	462b      	mov	r3, r5
 8003e88:	4622      	mov	r2, r4
 8003e8a:	4601      	mov	r1, r0
 8003e8c:	487c      	ldr	r0, [pc, #496]	@ (8004080 <PIN_Setup+0x7c4>)
 8003e8e:	f7ff f8f9 	bl	8003084 <GPIO_Pin_Init>
 8003e92:	e013      	b.n	8003ebc <PIN_Setup+0x600>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	7a5b      	ldrb	r3, [r3, #9]
 8003e98:	2208      	movs	r2, #8
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d10e      	bne.n	8003ebc <PIN_Setup+0x600>
 8003e9e:	2008      	movs	r0, #8
 8003ea0:	2402      	movs	r4, #2
 8003ea2:	2500      	movs	r5, #0
 8003ea4:	2302      	movs	r3, #2
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	2107      	movs	r1, #7
 8003eaa:	9102      	str	r1, [sp, #8]
 8003eac:	9201      	str	r2, [sp, #4]
 8003eae:	9300      	str	r3, [sp, #0]
 8003eb0:	462b      	mov	r3, r5
 8003eb2:	4622      	mov	r2, r4
 8003eb4:	4601      	mov	r1, r0
 8003eb6:	4872      	ldr	r0, [pc, #456]	@ (8004080 <PIN_Setup+0x7c4>)
 8003eb8:	f7ff f8e4 	bl	8003084 <GPIO_Pin_Init>
			if(config->RX_Pin == USART3_RX_Pin.PB10)GPIO_Pin_Init(GPIOA, USART3_RX_Pin.PB10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	7a9b      	ldrb	r3, [r3, #10]
 8003ec0:	220a      	movs	r2, #10
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d10f      	bne.n	8003ee6 <PIN_Setup+0x62a>
 8003ec6:	200a      	movs	r0, #10
 8003ec8:	2402      	movs	r4, #2
 8003eca:	2500      	movs	r5, #0
 8003ecc:	2302      	movs	r3, #2
 8003ece:	2200      	movs	r2, #0
 8003ed0:	2107      	movs	r1, #7
 8003ed2:	9102      	str	r1, [sp, #8]
 8003ed4:	9201      	str	r2, [sp, #4]
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	462b      	mov	r3, r5
 8003eda:	4622      	mov	r2, r4
 8003edc:	4601      	mov	r1, r0
 8003ede:	4867      	ldr	r0, [pc, #412]	@ (800407c <PIN_Setup+0x7c0>)
 8003ee0:	f7ff f8d0 	bl	8003084 <GPIO_Pin_Init>
 8003ee4:	e028      	b.n	8003f38 <PIN_Setup+0x67c>
			else if(config->RX_Pin == USART3_RX_Pin.PC11)GPIO_Pin_Init(GPIOB, USART3_RX_Pin.PC11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	7a9b      	ldrb	r3, [r3, #10]
 8003eea:	220b      	movs	r2, #11
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d10f      	bne.n	8003f10 <PIN_Setup+0x654>
 8003ef0:	200b      	movs	r0, #11
 8003ef2:	2402      	movs	r4, #2
 8003ef4:	2500      	movs	r5, #0
 8003ef6:	2302      	movs	r3, #2
 8003ef8:	2200      	movs	r2, #0
 8003efa:	2107      	movs	r1, #7
 8003efc:	9102      	str	r1, [sp, #8]
 8003efe:	9201      	str	r2, [sp, #4]
 8003f00:	9300      	str	r3, [sp, #0]
 8003f02:	462b      	mov	r3, r5
 8003f04:	4622      	mov	r2, r4
 8003f06:	4601      	mov	r1, r0
 8003f08:	485d      	ldr	r0, [pc, #372]	@ (8004080 <PIN_Setup+0x7c4>)
 8003f0a:	f7ff f8bb 	bl	8003084 <GPIO_Pin_Init>
 8003f0e:	e013      	b.n	8003f38 <PIN_Setup+0x67c>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	7a5b      	ldrb	r3, [r3, #9]
 8003f14:	2208      	movs	r2, #8
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d10e      	bne.n	8003f38 <PIN_Setup+0x67c>
 8003f1a:	2008      	movs	r0, #8
 8003f1c:	2402      	movs	r4, #2
 8003f1e:	2500      	movs	r5, #0
 8003f20:	2302      	movs	r3, #2
 8003f22:	2200      	movs	r2, #0
 8003f24:	2107      	movs	r1, #7
 8003f26:	9102      	str	r1, [sp, #8]
 8003f28:	9201      	str	r2, [sp, #4]
 8003f2a:	9300      	str	r3, [sp, #0]
 8003f2c:	462b      	mov	r3, r5
 8003f2e:	4622      	mov	r2, r4
 8003f30:	4601      	mov	r1, r0
 8003f32:	4853      	ldr	r0, [pc, #332]	@ (8004080 <PIN_Setup+0x7c4>)
 8003f34:	f7ff f8a6 	bl	8003084 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.Synchronous))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	7a1b      	ldrb	r3, [r3, #8]
 8003f3c:	2202      	movs	r2, #2
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d128      	bne.n	8003f94 <PIN_Setup+0x6d8>
				if(config->CLK_Pin == USART3_CLK_Pin.PB12)GPIO_Pin_Init(GPIOB, USART3_CLK_Pin.PB12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	7adb      	ldrb	r3, [r3, #11]
 8003f46:	220c      	movs	r2, #12
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d10f      	bne.n	8003f6c <PIN_Setup+0x6b0>
 8003f4c:	200c      	movs	r0, #12
 8003f4e:	2402      	movs	r4, #2
 8003f50:	2500      	movs	r5, #0
 8003f52:	2302      	movs	r3, #2
 8003f54:	2200      	movs	r2, #0
 8003f56:	2107      	movs	r1, #7
 8003f58:	9102      	str	r1, [sp, #8]
 8003f5a:	9201      	str	r2, [sp, #4]
 8003f5c:	9300      	str	r3, [sp, #0]
 8003f5e:	462b      	mov	r3, r5
 8003f60:	4622      	mov	r2, r4
 8003f62:	4601      	mov	r1, r0
 8003f64:	4846      	ldr	r0, [pc, #280]	@ (8004080 <PIN_Setup+0x7c4>)
 8003f66:	f7ff f88d 	bl	8003084 <GPIO_Pin_Init>
 8003f6a:	e013      	b.n	8003f94 <PIN_Setup+0x6d8>
				else if(config->CLK_Pin == USART3_CLK_Pin.PD10)GPIO_Pin_Init(GPIOD, USART3_CLK_Pin.PD10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	7adb      	ldrb	r3, [r3, #11]
 8003f70:	220a      	movs	r2, #10
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d10e      	bne.n	8003f94 <PIN_Setup+0x6d8>
 8003f76:	200a      	movs	r0, #10
 8003f78:	2402      	movs	r4, #2
 8003f7a:	2500      	movs	r5, #0
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	2200      	movs	r2, #0
 8003f80:	2107      	movs	r1, #7
 8003f82:	9102      	str	r1, [sp, #8]
 8003f84:	9201      	str	r2, [sp, #4]
 8003f86:	9300      	str	r3, [sp, #0]
 8003f88:	462b      	mov	r3, r5
 8003f8a:	4622      	mov	r2, r4
 8003f8c:	4601      	mov	r1, r0
 8003f8e:	483d      	ldr	r0, [pc, #244]	@ (8004084 <PIN_Setup+0x7c8>)
 8003f90:	f7ff f878 	bl	8003084 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	7bdb      	ldrb	r3, [r3, #15]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	f000 823f 	beq.w	800441e <PIN_Setup+0xb62>
				if((config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_Enable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	7bdb      	ldrb	r3, [r3, #15]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d004      	beq.n	8003fb4 <PIN_Setup+0x6f8>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	7bdb      	ldrb	r3, [r3, #15]
 8003fae:	2203      	movs	r2, #3
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d128      	bne.n	8004006 <PIN_Setup+0x74a>
					if(config->CLK_Pin == USART3_CTS_Pin.PB13)GPIO_Pin_Init(GPIOB, USART3_CTS_Pin.PB13, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	7adb      	ldrb	r3, [r3, #11]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d10f      	bne.n	8003fde <PIN_Setup+0x722>
 8003fbe:	2000      	movs	r0, #0
 8003fc0:	2402      	movs	r4, #2
 8003fc2:	2500      	movs	r5, #0
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	2107      	movs	r1, #7
 8003fca:	9102      	str	r1, [sp, #8]
 8003fcc:	9201      	str	r2, [sp, #4]
 8003fce:	9300      	str	r3, [sp, #0]
 8003fd0:	462b      	mov	r3, r5
 8003fd2:	4622      	mov	r2, r4
 8003fd4:	4601      	mov	r1, r0
 8003fd6:	482a      	ldr	r0, [pc, #168]	@ (8004080 <PIN_Setup+0x7c4>)
 8003fd8:	f7ff f854 	bl	8003084 <GPIO_Pin_Init>
 8003fdc:	e013      	b.n	8004006 <PIN_Setup+0x74a>
					else if(config->CLK_Pin == USART3_CTS_Pin.PD11)GPIO_Pin_Init(GPIOD, USART3_CTS_Pin.PD11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	7adb      	ldrb	r3, [r3, #11]
 8003fe2:	2203      	movs	r2, #3
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d10e      	bne.n	8004006 <PIN_Setup+0x74a>
 8003fe8:	2003      	movs	r0, #3
 8003fea:	2402      	movs	r4, #2
 8003fec:	2500      	movs	r5, #0
 8003fee:	2302      	movs	r3, #2
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	2107      	movs	r1, #7
 8003ff4:	9102      	str	r1, [sp, #8]
 8003ff6:	9201      	str	r2, [sp, #4]
 8003ff8:	9300      	str	r3, [sp, #0]
 8003ffa:	462b      	mov	r3, r5
 8003ffc:	4622      	mov	r2, r4
 8003ffe:	4601      	mov	r1, r0
 8004000:	4820      	ldr	r0, [pc, #128]	@ (8004084 <PIN_Setup+0x7c8>)
 8004002:	f7ff f83f 	bl	8003084 <GPIO_Pin_Init>
				if((config->hardware_flow == USART_Configuration.Hardware_Flow.RTS_Enable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	7bdb      	ldrb	r3, [r3, #15]
 800400a:	2202      	movs	r2, #2
 800400c:	4293      	cmp	r3, r2
 800400e:	d005      	beq.n	800401c <PIN_Setup+0x760>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	7bdb      	ldrb	r3, [r3, #15]
 8004014:	2203      	movs	r2, #3
 8004016:	4293      	cmp	r3, r2
 8004018:	f040 8201 	bne.w	800441e <PIN_Setup+0xb62>
					if(config->CLK_Pin == USART3_RTS_Pin.PB14)GPIO_Pin_Init(GPIOB, USART3_RTS_Pin.PB14, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	7adb      	ldrb	r3, [r3, #11]
 8004020:	2201      	movs	r2, #1
 8004022:	4293      	cmp	r3, r2
 8004024:	d10f      	bne.n	8004046 <PIN_Setup+0x78a>
 8004026:	2001      	movs	r0, #1
 8004028:	2402      	movs	r4, #2
 800402a:	2500      	movs	r5, #0
 800402c:	2302      	movs	r3, #2
 800402e:	2200      	movs	r2, #0
 8004030:	2107      	movs	r1, #7
 8004032:	9102      	str	r1, [sp, #8]
 8004034:	9201      	str	r2, [sp, #4]
 8004036:	9300      	str	r3, [sp, #0]
 8004038:	462b      	mov	r3, r5
 800403a:	4622      	mov	r2, r4
 800403c:	4601      	mov	r1, r0
 800403e:	4810      	ldr	r0, [pc, #64]	@ (8004080 <PIN_Setup+0x7c4>)
 8004040:	f7ff f820 	bl	8003084 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8004044:	e1eb      	b.n	800441e <PIN_Setup+0xb62>
					else if(config->CLK_Pin == USART3_RTS_Pin.PD12)GPIO_Pin_Init(GPIOD, USART3_RTS_Pin.PD12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	7adb      	ldrb	r3, [r3, #11]
 800404a:	2204      	movs	r2, #4
 800404c:	4293      	cmp	r3, r2
 800404e:	f040 81e6 	bne.w	800441e <PIN_Setup+0xb62>
 8004052:	2004      	movs	r0, #4
 8004054:	2402      	movs	r4, #2
 8004056:	2500      	movs	r5, #0
 8004058:	2302      	movs	r3, #2
 800405a:	2200      	movs	r2, #0
 800405c:	2107      	movs	r1, #7
 800405e:	9102      	str	r1, [sp, #8]
 8004060:	9201      	str	r2, [sp, #4]
 8004062:	9300      	str	r3, [sp, #0]
 8004064:	462b      	mov	r3, r5
 8004066:	4622      	mov	r2, r4
 8004068:	4601      	mov	r1, r0
 800406a:	4806      	ldr	r0, [pc, #24]	@ (8004084 <PIN_Setup+0x7c8>)
 800406c:	f7ff f80a 	bl	8003084 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8004070:	e1d5      	b.n	800441e <PIN_Setup+0xb62>
 8004072:	bf00      	nop
 8004074:	40004800 	.word	0x40004800
 8004078:	200007c0 	.word	0x200007c0
 800407c:	40020000 	.word	0x40020000
 8004080:	40020400 	.word	0x40020400
 8004084:	40020c00 	.word	0x40020c00
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	7a1b      	ldrb	r3, [r3, #8]
 800408c:	2206      	movs	r2, #6
 800408e:	4293      	cmp	r3, r2
 8004090:	d00a      	beq.n	80040a8 <PIN_Setup+0x7ec>
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	7a1b      	ldrb	r3, [r3, #8]
 8004096:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8004098:	4293      	cmp	r3, r2
 800409a:	d005      	beq.n	80040a8 <PIN_Setup+0x7ec>
				(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) )
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	7a1b      	ldrb	r3, [r3, #8]
 80040a0:	2203      	movs	r2, #3
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 80040a2:	4293      	cmp	r3, r2
 80040a4:	f040 81bc 	bne.w	8004420 <PIN_Setup+0xb64>
			if(config->TX_Pin == USART3_TX_Pin.PB11)GPIO_Pin_Init(GPIOA, USART3_TX_Pin.PB11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	7a5b      	ldrb	r3, [r3, #9]
 80040ac:	220b      	movs	r2, #11
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d10f      	bne.n	80040d2 <PIN_Setup+0x816>
 80040b2:	200b      	movs	r0, #11
 80040b4:	2402      	movs	r4, #2
 80040b6:	2500      	movs	r5, #0
 80040b8:	2302      	movs	r3, #2
 80040ba:	2200      	movs	r2, #0
 80040bc:	2107      	movs	r1, #7
 80040be:	9102      	str	r1, [sp, #8]
 80040c0:	9201      	str	r2, [sp, #4]
 80040c2:	9300      	str	r3, [sp, #0]
 80040c4:	462b      	mov	r3, r5
 80040c6:	4622      	mov	r2, r4
 80040c8:	4601      	mov	r1, r0
 80040ca:	4883      	ldr	r0, [pc, #524]	@ (80042d8 <PIN_Setup+0xa1c>)
 80040cc:	f7fe ffda 	bl	8003084 <GPIO_Pin_Init>
 80040d0:	e028      	b.n	8004124 <PIN_Setup+0x868>
			else if(config->TX_Pin == USART3_TX_Pin.PC10)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PC10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	7a5b      	ldrb	r3, [r3, #9]
 80040d6:	220a      	movs	r2, #10
 80040d8:	4293      	cmp	r3, r2
 80040da:	d10f      	bne.n	80040fc <PIN_Setup+0x840>
 80040dc:	200a      	movs	r0, #10
 80040de:	2402      	movs	r4, #2
 80040e0:	2500      	movs	r5, #0
 80040e2:	2302      	movs	r3, #2
 80040e4:	2200      	movs	r2, #0
 80040e6:	2107      	movs	r1, #7
 80040e8:	9102      	str	r1, [sp, #8]
 80040ea:	9201      	str	r2, [sp, #4]
 80040ec:	9300      	str	r3, [sp, #0]
 80040ee:	462b      	mov	r3, r5
 80040f0:	4622      	mov	r2, r4
 80040f2:	4601      	mov	r1, r0
 80040f4:	4879      	ldr	r0, [pc, #484]	@ (80042dc <PIN_Setup+0xa20>)
 80040f6:	f7fe ffc5 	bl	8003084 <GPIO_Pin_Init>
 80040fa:	e013      	b.n	8004124 <PIN_Setup+0x868>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	7a5b      	ldrb	r3, [r3, #9]
 8004100:	2208      	movs	r2, #8
 8004102:	4293      	cmp	r3, r2
 8004104:	d10e      	bne.n	8004124 <PIN_Setup+0x868>
 8004106:	2008      	movs	r0, #8
 8004108:	2402      	movs	r4, #2
 800410a:	2500      	movs	r5, #0
 800410c:	2302      	movs	r3, #2
 800410e:	2200      	movs	r2, #0
 8004110:	2107      	movs	r1, #7
 8004112:	9102      	str	r1, [sp, #8]
 8004114:	9201      	str	r2, [sp, #4]
 8004116:	9300      	str	r3, [sp, #0]
 8004118:	462b      	mov	r3, r5
 800411a:	4622      	mov	r2, r4
 800411c:	4601      	mov	r1, r0
 800411e:	486f      	ldr	r0, [pc, #444]	@ (80042dc <PIN_Setup+0xa20>)
 8004120:	f7fe ffb0 	bl	8003084 <GPIO_Pin_Init>
			if(config->CLK_Pin == USART3_CLK_Pin.PB12)GPIO_Pin_Init(GPIOB, USART3_CLK_Pin.PB12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	7adb      	ldrb	r3, [r3, #11]
 8004128:	220c      	movs	r2, #12
 800412a:	4293      	cmp	r3, r2
 800412c:	d10f      	bne.n	800414e <PIN_Setup+0x892>
 800412e:	200c      	movs	r0, #12
 8004130:	2402      	movs	r4, #2
 8004132:	2500      	movs	r5, #0
 8004134:	2302      	movs	r3, #2
 8004136:	2200      	movs	r2, #0
 8004138:	2107      	movs	r1, #7
 800413a:	9102      	str	r1, [sp, #8]
 800413c:	9201      	str	r2, [sp, #4]
 800413e:	9300      	str	r3, [sp, #0]
 8004140:	462b      	mov	r3, r5
 8004142:	4622      	mov	r2, r4
 8004144:	4601      	mov	r1, r0
 8004146:	4865      	ldr	r0, [pc, #404]	@ (80042dc <PIN_Setup+0xa20>)
 8004148:	f7fe ff9c 	bl	8003084 <GPIO_Pin_Init>
}
 800414c:	e168      	b.n	8004420 <PIN_Setup+0xb64>
			else if(config->CLK_Pin == USART3_CLK_Pin.PD10)GPIO_Pin_Init(GPIOD, USART3_CLK_Pin.PD10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	7adb      	ldrb	r3, [r3, #11]
 8004152:	220a      	movs	r2, #10
 8004154:	4293      	cmp	r3, r2
 8004156:	f040 8163 	bne.w	8004420 <PIN_Setup+0xb64>
 800415a:	200a      	movs	r0, #10
 800415c:	2402      	movs	r4, #2
 800415e:	2500      	movs	r5, #0
 8004160:	2302      	movs	r3, #2
 8004162:	2200      	movs	r2, #0
 8004164:	2107      	movs	r1, #7
 8004166:	9102      	str	r1, [sp, #8]
 8004168:	9201      	str	r2, [sp, #4]
 800416a:	9300      	str	r3, [sp, #0]
 800416c:	462b      	mov	r3, r5
 800416e:	4622      	mov	r2, r4
 8004170:	4601      	mov	r1, r0
 8004172:	485b      	ldr	r0, [pc, #364]	@ (80042e0 <PIN_Setup+0xa24>)
 8004174:	f7fe ff86 	bl	8003084 <GPIO_Pin_Init>
}
 8004178:	e152      	b.n	8004420 <PIN_Setup+0xb64>
	else if(config -> Port == UART4)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a59      	ldr	r2, [pc, #356]	@ (80042e4 <PIN_Setup+0xa28>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d166      	bne.n	8004252 <PIN_Setup+0x996>
		__usart_4_config__ = config;
 8004184:	4a58      	ldr	r2, [pc, #352]	@ (80042e8 <PIN_Setup+0xa2c>)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6013      	str	r3, [r2, #0]
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	7a1b      	ldrb	r3, [r3, #8]
 800418e:	2201      	movs	r2, #1
 8004190:	4293      	cmp	r3, r2
 8004192:	d00a      	beq.n	80041aa <PIN_Setup+0x8ee>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	7a1b      	ldrb	r3, [r3, #8]
 8004198:	2204      	movs	r2, #4
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 800419a:	4293      	cmp	r3, r2
 800419c:	d005      	beq.n	80041aa <PIN_Setup+0x8ee>
				(config->mode == USART_Configuration.Mode.LIN))
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	7a1b      	ldrb	r3, [r3, #8]
 80041a2:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 80041a4:	4293      	cmp	r3, r2
 80041a6:	f040 813b 	bne.w	8004420 <PIN_Setup+0xb64>
			if(config->TX_Pin == UART4_TX_Pin.PA0)GPIO_Pin_Init(GPIOA, UART4_TX_Pin.PA0, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_4);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	7a5b      	ldrb	r3, [r3, #9]
 80041ae:	2200      	movs	r2, #0
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d10f      	bne.n	80041d4 <PIN_Setup+0x918>
 80041b4:	2000      	movs	r0, #0
 80041b6:	2402      	movs	r4, #2
 80041b8:	2500      	movs	r5, #0
 80041ba:	2302      	movs	r3, #2
 80041bc:	2200      	movs	r2, #0
 80041be:	2108      	movs	r1, #8
 80041c0:	9102      	str	r1, [sp, #8]
 80041c2:	9201      	str	r2, [sp, #4]
 80041c4:	9300      	str	r3, [sp, #0]
 80041c6:	462b      	mov	r3, r5
 80041c8:	4622      	mov	r2, r4
 80041ca:	4601      	mov	r1, r0
 80041cc:	4842      	ldr	r0, [pc, #264]	@ (80042d8 <PIN_Setup+0xa1c>)
 80041ce:	f7fe ff59 	bl	8003084 <GPIO_Pin_Init>
 80041d2:	e013      	b.n	80041fc <PIN_Setup+0x940>
			else if(config->TX_Pin == UART4_TX_Pin.PC10)GPIO_Pin_Init(GPIOC, UART4_TX_Pin.PC10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_4);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	7a5b      	ldrb	r3, [r3, #9]
 80041d8:	220a      	movs	r2, #10
 80041da:	4293      	cmp	r3, r2
 80041dc:	d10e      	bne.n	80041fc <PIN_Setup+0x940>
 80041de:	200a      	movs	r0, #10
 80041e0:	2402      	movs	r4, #2
 80041e2:	2500      	movs	r5, #0
 80041e4:	2302      	movs	r3, #2
 80041e6:	2200      	movs	r2, #0
 80041e8:	2108      	movs	r1, #8
 80041ea:	9102      	str	r1, [sp, #8]
 80041ec:	9201      	str	r2, [sp, #4]
 80041ee:	9300      	str	r3, [sp, #0]
 80041f0:	462b      	mov	r3, r5
 80041f2:	4622      	mov	r2, r4
 80041f4:	4601      	mov	r1, r0
 80041f6:	483d      	ldr	r0, [pc, #244]	@ (80042ec <PIN_Setup+0xa30>)
 80041f8:	f7fe ff44 	bl	8003084 <GPIO_Pin_Init>
			if(config->RX_Pin == UART4_RX_Pin.PA1)GPIO_Pin_Init(GPIOA, UART4_RX_Pin.PA1, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_4);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	7a9b      	ldrb	r3, [r3, #10]
 8004200:	2201      	movs	r2, #1
 8004202:	4293      	cmp	r3, r2
 8004204:	d10f      	bne.n	8004226 <PIN_Setup+0x96a>
 8004206:	2001      	movs	r0, #1
 8004208:	2402      	movs	r4, #2
 800420a:	2500      	movs	r5, #0
 800420c:	2302      	movs	r3, #2
 800420e:	2200      	movs	r2, #0
 8004210:	2108      	movs	r1, #8
 8004212:	9102      	str	r1, [sp, #8]
 8004214:	9201      	str	r2, [sp, #4]
 8004216:	9300      	str	r3, [sp, #0]
 8004218:	462b      	mov	r3, r5
 800421a:	4622      	mov	r2, r4
 800421c:	4601      	mov	r1, r0
 800421e:	482e      	ldr	r0, [pc, #184]	@ (80042d8 <PIN_Setup+0xa1c>)
 8004220:	f7fe ff30 	bl	8003084 <GPIO_Pin_Init>
}
 8004224:	e0fc      	b.n	8004420 <PIN_Setup+0xb64>
			else if(config->RX_Pin == UART4_RX_Pin.PC11)GPIO_Pin_Init(GPIOC, UART4_RX_Pin.PC11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_4);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	7a9b      	ldrb	r3, [r3, #10]
 800422a:	220b      	movs	r2, #11
 800422c:	4293      	cmp	r3, r2
 800422e:	f040 80f7 	bne.w	8004420 <PIN_Setup+0xb64>
 8004232:	200b      	movs	r0, #11
 8004234:	2402      	movs	r4, #2
 8004236:	2500      	movs	r5, #0
 8004238:	2302      	movs	r3, #2
 800423a:	2200      	movs	r2, #0
 800423c:	2108      	movs	r1, #8
 800423e:	9102      	str	r1, [sp, #8]
 8004240:	9201      	str	r2, [sp, #4]
 8004242:	9300      	str	r3, [sp, #0]
 8004244:	462b      	mov	r3, r5
 8004246:	4622      	mov	r2, r4
 8004248:	4601      	mov	r1, r0
 800424a:	4828      	ldr	r0, [pc, #160]	@ (80042ec <PIN_Setup+0xa30>)
 800424c:	f7fe ff1a 	bl	8003084 <GPIO_Pin_Init>
}
 8004250:	e0e6      	b.n	8004420 <PIN_Setup+0xb64>
	else if(config -> Port == UART5)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a26      	ldr	r2, [pc, #152]	@ (80042f0 <PIN_Setup+0xa34>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d14d      	bne.n	80042f8 <PIN_Setup+0xa3c>
		__usart_5_config__ = config;
 800425c:	4a25      	ldr	r2, [pc, #148]	@ (80042f4 <PIN_Setup+0xa38>)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6013      	str	r3, [r2, #0]
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	7a1b      	ldrb	r3, [r3, #8]
 8004266:	2201      	movs	r2, #1
 8004268:	4293      	cmp	r3, r2
 800426a:	d00a      	beq.n	8004282 <PIN_Setup+0x9c6>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	7a1b      	ldrb	r3, [r3, #8]
 8004270:	2204      	movs	r2, #4
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8004272:	4293      	cmp	r3, r2
 8004274:	d005      	beq.n	8004282 <PIN_Setup+0x9c6>
				(config->mode == USART_Configuration.Mode.LIN))
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	7a1b      	ldrb	r3, [r3, #8]
 800427a:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 800427c:	4293      	cmp	r3, r2
 800427e:	f040 80cf 	bne.w	8004420 <PIN_Setup+0xb64>
			if(config->TX_Pin == UART5_TX_Pin.PD2)GPIO_Pin_Init(GPIOA, UART5_TX_Pin.PD2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.UART_5);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	7a5b      	ldrb	r3, [r3, #9]
 8004286:	2202      	movs	r2, #2
 8004288:	4293      	cmp	r3, r2
 800428a:	d10e      	bne.n	80042aa <PIN_Setup+0x9ee>
 800428c:	2002      	movs	r0, #2
 800428e:	2402      	movs	r4, #2
 8004290:	2500      	movs	r5, #0
 8004292:	2302      	movs	r3, #2
 8004294:	2200      	movs	r2, #0
 8004296:	2108      	movs	r1, #8
 8004298:	9102      	str	r1, [sp, #8]
 800429a:	9201      	str	r2, [sp, #4]
 800429c:	9300      	str	r3, [sp, #0]
 800429e:	462b      	mov	r3, r5
 80042a0:	4622      	mov	r2, r4
 80042a2:	4601      	mov	r1, r0
 80042a4:	480c      	ldr	r0, [pc, #48]	@ (80042d8 <PIN_Setup+0xa1c>)
 80042a6:	f7fe feed 	bl	8003084 <GPIO_Pin_Init>
			if(config->RX_Pin == UART5_RX_Pin.PC12)GPIO_Pin_Init(GPIOA, UART5_RX_Pin.PC12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.UART_5);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	7a9b      	ldrb	r3, [r3, #10]
 80042ae:	220c      	movs	r2, #12
 80042b0:	4293      	cmp	r3, r2
 80042b2:	f040 80b5 	bne.w	8004420 <PIN_Setup+0xb64>
 80042b6:	200c      	movs	r0, #12
 80042b8:	2402      	movs	r4, #2
 80042ba:	2500      	movs	r5, #0
 80042bc:	2302      	movs	r3, #2
 80042be:	2200      	movs	r2, #0
 80042c0:	2108      	movs	r1, #8
 80042c2:	9102      	str	r1, [sp, #8]
 80042c4:	9201      	str	r2, [sp, #4]
 80042c6:	9300      	str	r3, [sp, #0]
 80042c8:	462b      	mov	r3, r5
 80042ca:	4622      	mov	r2, r4
 80042cc:	4601      	mov	r1, r0
 80042ce:	4802      	ldr	r0, [pc, #8]	@ (80042d8 <PIN_Setup+0xa1c>)
 80042d0:	f7fe fed8 	bl	8003084 <GPIO_Pin_Init>
}
 80042d4:	e0a4      	b.n	8004420 <PIN_Setup+0xb64>
 80042d6:	bf00      	nop
 80042d8:	40020000 	.word	0x40020000
 80042dc:	40020400 	.word	0x40020400
 80042e0:	40020c00 	.word	0x40020c00
 80042e4:	40004c00 	.word	0x40004c00
 80042e8:	200007c4 	.word	0x200007c4
 80042ec:	40020800 	.word	0x40020800
 80042f0:	40005000 	.word	0x40005000
 80042f4:	200007c8 	.word	0x200007c8
	else if(config->Port == USART6)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a4a      	ldr	r2, [pc, #296]	@ (8004428 <PIN_Setup+0xb6c>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	f040 808e 	bne.w	8004420 <PIN_Setup+0xb64>
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	7a1b      	ldrb	r3, [r3, #8]
 8004308:	2201      	movs	r2, #1
 800430a:	4293      	cmp	r3, r2
 800430c:	d00e      	beq.n	800432c <PIN_Setup+0xa70>
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	7a1b      	ldrb	r3, [r3, #8]
 8004312:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8004314:	4293      	cmp	r3, r2
 8004316:	d009      	beq.n	800432c <PIN_Setup+0xa70>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	7a1b      	ldrb	r3, [r3, #8]
 800431c:	2204      	movs	r2, #4
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 800431e:	4293      	cmp	r3, r2
 8004320:	d004      	beq.n	800432c <PIN_Setup+0xa70>
				(config->mode == USART_Configuration.Mode.LIN) )
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	7a1b      	ldrb	r3, [r3, #8]
 8004326:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8004328:	4293      	cmp	r3, r2
 800432a:	d13c      	bne.n	80043a6 <PIN_Setup+0xaea>
			if(config->TX_Pin == USART6_TX_Pin.PC6)GPIO_Pin_Init(GPIOC, USART6_TX_Pin.PC6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	7a5b      	ldrb	r3, [r3, #9]
 8004330:	2206      	movs	r2, #6
 8004332:	4293      	cmp	r3, r2
 8004334:	d10e      	bne.n	8004354 <PIN_Setup+0xa98>
 8004336:	2006      	movs	r0, #6
 8004338:	2402      	movs	r4, #2
 800433a:	2500      	movs	r5, #0
 800433c:	2302      	movs	r3, #2
 800433e:	2200      	movs	r2, #0
 8004340:	2108      	movs	r1, #8
 8004342:	9102      	str	r1, [sp, #8]
 8004344:	9201      	str	r2, [sp, #4]
 8004346:	9300      	str	r3, [sp, #0]
 8004348:	462b      	mov	r3, r5
 800434a:	4622      	mov	r2, r4
 800434c:	4601      	mov	r1, r0
 800434e:	4837      	ldr	r0, [pc, #220]	@ (800442c <PIN_Setup+0xb70>)
 8004350:	f7fe fe98 	bl	8003084 <GPIO_Pin_Init>
			if(config->RX_Pin == USART6_RX_Pin.PC7)GPIO_Pin_Init(GPIOC, USART6_RX_Pin.PC7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	7a9b      	ldrb	r3, [r3, #10]
 8004358:	2207      	movs	r2, #7
 800435a:	4293      	cmp	r3, r2
 800435c:	d10e      	bne.n	800437c <PIN_Setup+0xac0>
 800435e:	2007      	movs	r0, #7
 8004360:	2402      	movs	r4, #2
 8004362:	2500      	movs	r5, #0
 8004364:	2302      	movs	r3, #2
 8004366:	2200      	movs	r2, #0
 8004368:	2108      	movs	r1, #8
 800436a:	9102      	str	r1, [sp, #8]
 800436c:	9201      	str	r2, [sp, #4]
 800436e:	9300      	str	r3, [sp, #0]
 8004370:	462b      	mov	r3, r5
 8004372:	4622      	mov	r2, r4
 8004374:	4601      	mov	r1, r0
 8004376:	482d      	ldr	r0, [pc, #180]	@ (800442c <PIN_Setup+0xb70>)
 8004378:	f7fe fe84 	bl	8003084 <GPIO_Pin_Init>
			if(config->CLK_Pin == USART6_CLK_Pin.PC8)GPIO_Pin_Init(GPIOC, USART6_CLK_Pin.PC8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	7adb      	ldrb	r3, [r3, #11]
 8004380:	2208      	movs	r2, #8
 8004382:	4293      	cmp	r3, r2
 8004384:	d14c      	bne.n	8004420 <PIN_Setup+0xb64>
 8004386:	2008      	movs	r0, #8
 8004388:	2402      	movs	r4, #2
 800438a:	2500      	movs	r5, #0
 800438c:	2302      	movs	r3, #2
 800438e:	2200      	movs	r2, #0
 8004390:	2108      	movs	r1, #8
 8004392:	9102      	str	r1, [sp, #8]
 8004394:	9201      	str	r2, [sp, #4]
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	462b      	mov	r3, r5
 800439a:	4622      	mov	r2, r4
 800439c:	4601      	mov	r1, r0
 800439e:	4823      	ldr	r0, [pc, #140]	@ (800442c <PIN_Setup+0xb70>)
 80043a0:	f7fe fe70 	bl	8003084 <GPIO_Pin_Init>
 80043a4:	e03c      	b.n	8004420 <PIN_Setup+0xb64>
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	7a1b      	ldrb	r3, [r3, #8]
 80043aa:	2206      	movs	r2, #6
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d009      	beq.n	80043c4 <PIN_Setup+0xb08>
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	7a1b      	ldrb	r3, [r3, #8]
 80043b4:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d004      	beq.n	80043c4 <PIN_Setup+0xb08>
				(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) )
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	7a1b      	ldrb	r3, [r3, #8]
 80043be:	2203      	movs	r2, #3
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d12d      	bne.n	8004420 <PIN_Setup+0xb64>
			if(config->TX_Pin == USART6_TX_Pin.PC6)GPIO_Pin_Init(GPIOA, USART6_TX_Pin.PC6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	7a5b      	ldrb	r3, [r3, #9]
 80043c8:	2206      	movs	r2, #6
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d10e      	bne.n	80043ec <PIN_Setup+0xb30>
 80043ce:	2006      	movs	r0, #6
 80043d0:	2402      	movs	r4, #2
 80043d2:	2500      	movs	r5, #0
 80043d4:	2302      	movs	r3, #2
 80043d6:	2200      	movs	r2, #0
 80043d8:	2108      	movs	r1, #8
 80043da:	9102      	str	r1, [sp, #8]
 80043dc:	9201      	str	r2, [sp, #4]
 80043de:	9300      	str	r3, [sp, #0]
 80043e0:	462b      	mov	r3, r5
 80043e2:	4622      	mov	r2, r4
 80043e4:	4601      	mov	r1, r0
 80043e6:	4812      	ldr	r0, [pc, #72]	@ (8004430 <PIN_Setup+0xb74>)
 80043e8:	f7fe fe4c 	bl	8003084 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.SmartCard_Clock))GPIO_Pin_Init(GPIOA, USART6_CLK_Pin.PC8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	7a1b      	ldrb	r3, [r3, #8]
 80043f0:	2207      	movs	r2, #7
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d114      	bne.n	8004420 <PIN_Setup+0xb64>
 80043f6:	2008      	movs	r0, #8
 80043f8:	2402      	movs	r4, #2
 80043fa:	2500      	movs	r5, #0
 80043fc:	2302      	movs	r3, #2
 80043fe:	2200      	movs	r2, #0
 8004400:	2108      	movs	r1, #8
 8004402:	9102      	str	r1, [sp, #8]
 8004404:	9201      	str	r2, [sp, #4]
 8004406:	9300      	str	r3, [sp, #0]
 8004408:	462b      	mov	r3, r5
 800440a:	4622      	mov	r2, r4
 800440c:	4601      	mov	r1, r0
 800440e:	4808      	ldr	r0, [pc, #32]	@ (8004430 <PIN_Setup+0xb74>)
 8004410:	f7fe fe38 	bl	8003084 <GPIO_Pin_Init>
}
 8004414:	e004      	b.n	8004420 <PIN_Setup+0xb64>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8004416:	bf00      	nop
 8004418:	e002      	b.n	8004420 <PIN_Setup+0xb64>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 800441a:	bf00      	nop
 800441c:	e000      	b.n	8004420 <PIN_Setup+0xb64>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 800441e:	bf00      	nop
}
 8004420:	bf00      	nop
 8004422:	3708      	adds	r7, #8
 8004424:	46bd      	mov	sp, r7
 8004426:	bdb0      	pop	{r4, r5, r7, pc}
 8004428:	40011400 	.word	0x40011400
 800442c:	40020800 	.word	0x40020800
 8004430:	40020000 	.word	0x40020000

08004434 <USART_Init>:


int8_t USART_Init(USART_Config *config)
{
 8004434:	b5b0      	push	{r4, r5, r7, lr}
 8004436:	b08e      	sub	sp, #56	@ 0x38
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
	USART_Clock_Enable(config);
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f7ff f9d9 	bl	80037f4 <USART_Clock_Enable>
	PIN_Setup(config);
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f7ff fa3a 	bl	80038bc <PIN_Setup>

	usart_dma_instance_number = USART_Get_Instance_Number(config);
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f7ff f973 	bl	8003734 <USART_Get_Instance_Number>
 800444e:	4603      	mov	r3, r0
 8004450:	461a      	mov	r2, r3
 8004452:	4b74      	ldr	r3, [pc, #464]	@ (8004624 <USART_Init+0x1f0>)
 8004454:	701a      	strb	r2, [r3, #0]
	if(usart_dma_instance_number == -1) return -1;
 8004456:	4b73      	ldr	r3, [pc, #460]	@ (8004624 <USART_Init+0x1f0>)
 8004458:	f993 3000 	ldrsb.w	r3, [r3]
 800445c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004460:	d103      	bne.n	800446a <USART_Init+0x36>
 8004462:	f04f 33ff 	mov.w	r3, #4294967295
 8004466:	f000 bc26 	b.w	8004cb6 <USART_Init+0x882>
	double brr;
	double div_frac, mantissa;
	int div_frac_1;
	int mantissa_1;

	if((config -> Port == USART1) || (config -> Port == USART6))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a6e      	ldr	r2, [pc, #440]	@ (8004628 <USART_Init+0x1f4>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d004      	beq.n	800447e <USART_Init+0x4a>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a6c      	ldr	r2, [pc, #432]	@ (800462c <USART_Init+0x1f8>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d150      	bne.n	8004520 <USART_Init+0xec>
	{
		uint32_t freq = SystemAPB2_Clock_Speed();
 800447e:	f7fe ff1b 	bl	80032b8 <SystemAPB2_Clock_Speed>
 8004482:	4603      	mov	r3, r0
 8004484:	61fb      	str	r3, [r7, #28]
		brr = (freq/ (16.0 * 2.0 * (double)(config->baudrate)));
 8004486:	69f8      	ldr	r0, [r7, #28]
 8004488:	f7fb ffe0 	bl	800044c <__aeabi_ui2d>
 800448c:	4604      	mov	r4, r0
 800448e:	460d      	mov	r5, r1
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	4618      	mov	r0, r3
 8004496:	f7fb ffd9 	bl	800044c <__aeabi_ui2d>
 800449a:	f04f 0200 	mov.w	r2, #0
 800449e:	4b64      	ldr	r3, [pc, #400]	@ (8004630 <USART_Init+0x1fc>)
 80044a0:	f7fc f84e 	bl	8000540 <__aeabi_dmul>
 80044a4:	4602      	mov	r2, r0
 80044a6:	460b      	mov	r3, r1
 80044a8:	4620      	mov	r0, r4
 80044aa:	4629      	mov	r1, r5
 80044ac:	f7fc f972 	bl	8000794 <__aeabi_ddiv>
 80044b0:	4602      	mov	r2, r0
 80044b2:	460b      	mov	r3, r1
 80044b4:	e9c7 2308 	strd	r2, r3, [r7, #32]
		separateFractionAndIntegral(brr, &div_frac, &mantissa);
 80044b8:	f107 0208 	add.w	r2, r7, #8
 80044bc:	f107 0310 	add.w	r3, r7, #16
 80044c0:	4611      	mov	r1, r2
 80044c2:	4618      	mov	r0, r3
 80044c4:	ed97 0b08 	vldr	d0, [r7, #32]
 80044c8:	f7fe ff0e 	bl	80032e8 <separateFractionAndIntegral>
		div_frac_1 = (int)(ceil(div_frac*16.0));
 80044cc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80044d0:	f04f 0200 	mov.w	r2, #0
 80044d4:	4b57      	ldr	r3, [pc, #348]	@ (8004634 <USART_Init+0x200>)
 80044d6:	f7fc f833 	bl	8000540 <__aeabi_dmul>
 80044da:	4602      	mov	r2, r0
 80044dc:	460b      	mov	r3, r1
 80044de:	ec43 2b17 	vmov	d7, r2, r3
 80044e2:	eeb0 0a47 	vmov.f32	s0, s14
 80044e6:	eef0 0a67 	vmov.f32	s1, s15
 80044ea:	f001 fe6d 	bl	80061c8 <ceil>
 80044ee:	ec53 2b10 	vmov	r2, r3, d0
 80044f2:	4610      	mov	r0, r2
 80044f4:	4619      	mov	r1, r3
 80044f6:	f7fc fabd 	bl	8000a74 <__aeabi_d2iz>
 80044fa:	4603      	mov	r3, r0
 80044fc:	637b      	str	r3, [r7, #52]	@ 0x34
		mantissa_1 = (int)(ceil(mantissa));
 80044fe:	ed97 7b02 	vldr	d7, [r7, #8]
 8004502:	eeb0 0a47 	vmov.f32	s0, s14
 8004506:	eef0 0a67 	vmov.f32	s1, s15
 800450a:	f001 fe5d 	bl	80061c8 <ceil>
 800450e:	ec53 2b10 	vmov	r2, r3, d0
 8004512:	4610      	mov	r0, r2
 8004514:	4619      	mov	r1, r3
 8004516:	f7fc faad 	bl	8000a74 <__aeabi_d2iz>
 800451a:	4603      	mov	r3, r0
 800451c:	633b      	str	r3, [r7, #48]	@ 0x30
	{
 800451e:	e04f      	b.n	80045c0 <USART_Init+0x18c>
	}
	else
	{
		uint32_t freq = SystemAPB1_Clock_Speed();
 8004520:	f7fe feb2 	bl	8003288 <SystemAPB1_Clock_Speed>
 8004524:	4603      	mov	r3, r0
 8004526:	62fb      	str	r3, [r7, #44]	@ 0x2c
		brr = ((double)freq/ (16.0 * (double)(config->baudrate)));
 8004528:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800452a:	f7fb ff8f 	bl	800044c <__aeabi_ui2d>
 800452e:	4604      	mov	r4, r0
 8004530:	460d      	mov	r5, r1
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	4618      	mov	r0, r3
 8004538:	f7fb ff88 	bl	800044c <__aeabi_ui2d>
 800453c:	f04f 0200 	mov.w	r2, #0
 8004540:	4b3c      	ldr	r3, [pc, #240]	@ (8004634 <USART_Init+0x200>)
 8004542:	f7fb fffd 	bl	8000540 <__aeabi_dmul>
 8004546:	4602      	mov	r2, r0
 8004548:	460b      	mov	r3, r1
 800454a:	4620      	mov	r0, r4
 800454c:	4629      	mov	r1, r5
 800454e:	f7fc f921 	bl	8000794 <__aeabi_ddiv>
 8004552:	4602      	mov	r2, r0
 8004554:	460b      	mov	r3, r1
 8004556:	e9c7 2308 	strd	r2, r3, [r7, #32]
		separateFractionAndIntegral(brr, &div_frac, &mantissa);
 800455a:	f107 0208 	add.w	r2, r7, #8
 800455e:	f107 0310 	add.w	r3, r7, #16
 8004562:	4611      	mov	r1, r2
 8004564:	4618      	mov	r0, r3
 8004566:	ed97 0b08 	vldr	d0, [r7, #32]
 800456a:	f7fe febd 	bl	80032e8 <separateFractionAndIntegral>
		div_frac_1 = (int)(ceil(div_frac*16.0));
 800456e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004572:	f04f 0200 	mov.w	r2, #0
 8004576:	4b2f      	ldr	r3, [pc, #188]	@ (8004634 <USART_Init+0x200>)
 8004578:	f7fb ffe2 	bl	8000540 <__aeabi_dmul>
 800457c:	4602      	mov	r2, r0
 800457e:	460b      	mov	r3, r1
 8004580:	ec43 2b17 	vmov	d7, r2, r3
 8004584:	eeb0 0a47 	vmov.f32	s0, s14
 8004588:	eef0 0a67 	vmov.f32	s1, s15
 800458c:	f001 fe1c 	bl	80061c8 <ceil>
 8004590:	ec53 2b10 	vmov	r2, r3, d0
 8004594:	4610      	mov	r0, r2
 8004596:	4619      	mov	r1, r3
 8004598:	f7fc fa6c 	bl	8000a74 <__aeabi_d2iz>
 800459c:	4603      	mov	r3, r0
 800459e:	637b      	str	r3, [r7, #52]	@ 0x34
		mantissa_1 = (int)(ceil(mantissa));
 80045a0:	ed97 7b02 	vldr	d7, [r7, #8]
 80045a4:	eeb0 0a47 	vmov.f32	s0, s14
 80045a8:	eef0 0a67 	vmov.f32	s1, s15
 80045ac:	f001 fe0c 	bl	80061c8 <ceil>
 80045b0:	ec53 2b10 	vmov	r2, r3, d0
 80045b4:	4610      	mov	r0, r2
 80045b6:	4619      	mov	r1, r3
 80045b8:	f7fc fa5c 	bl	8000a74 <__aeabi_d2iz>
 80045bc:	4603      	mov	r3, r0
 80045be:	633b      	str	r3, [r7, #48]	@ 0x30

	}

	config->Port->BRR = (mantissa_1<<4)|(div_frac_1);
 80045c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c2:	011a      	lsls	r2, r3, #4
 80045c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045c6:	431a      	orrs	r2, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	609a      	str	r2, [r3, #8]
	config->Port->CR1 |= config->parity ;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	68da      	ldr	r2, [r3, #12]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	7c9b      	ldrb	r3, [r3, #18]
 80045d8:	4619      	mov	r1, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	430a      	orrs	r2, r1
 80045e0:	60da      	str	r2, [r3, #12]

	if(config -> interrupt == USART_Configuration.Interrupt_Type.Disable)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	7b9b      	ldrb	r3, [r3, #14]
 80045e6:	461a      	mov	r2, r3
 80045e8:	2300      	movs	r3, #0
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d124      	bne.n	8004638 <USART_Init+0x204>
	{
		config -> Port -> CR1 &= ~(USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE | USART_CR1_RXNEIE | USART_CR1_IDLEIE);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68da      	ldr	r2, [r3, #12]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f422 72f8 	bic.w	r2, r2, #496	@ 0x1f0
 80045fc:	60da      	str	r2, [r3, #12]
		config -> Port -> CR2 &= ~(USART_CR2_LBDIE);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	691a      	ldr	r2, [r3, #16]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800460c:	611a      	str	r2, [r3, #16]
		config -> Port -> CR3 &= ~(USART_CR3_CTSIE | USART_CR3_EIE);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	695b      	ldr	r3, [r3, #20]
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	6812      	ldr	r2, [r2, #0]
 8004618:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800461c:	f023 0301 	bic.w	r3, r3, #1
 8004620:	6153      	str	r3, [r2, #20]
 8004622:	e0c8      	b.n	80047b6 <USART_Init+0x382>
 8004624:	200007b4 	.word	0x200007b4
 8004628:	40011000 	.word	0x40011000
 800462c:	40011400 	.word	0x40011400
 8004630:	40400000 	.word	0x40400000
 8004634:	40300000 	.word	0x40300000
	}
	else
	{
		if((config->interrupt & USART_Configuration.Interrupt_Type.Parity_Enable) == USART_Configuration.Interrupt_Type.Parity_Enable)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	7b9b      	ldrb	r3, [r3, #14]
 800463c:	461a      	mov	r2, r3
 800463e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004642:	4013      	ands	r3, r2
 8004644:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004648:	4293      	cmp	r3, r2
 800464a:	d107      	bne.n	800465c <USART_Init+0x228>
		{
			config -> Port -> CR1 |= USART_CR1_PEIE;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	68da      	ldr	r2, [r3, #12]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800465a:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Transmit_Empty_Enable) == USART_Configuration.Interrupt_Type.Transmit_Empty_Enable)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	7b9b      	ldrb	r3, [r3, #14]
 8004660:	461a      	mov	r2, r3
 8004662:	2380      	movs	r3, #128	@ 0x80
 8004664:	4013      	ands	r3, r2
 8004666:	2280      	movs	r2, #128	@ 0x80
 8004668:	4293      	cmp	r3, r2
 800466a:	d107      	bne.n	800467c <USART_Init+0x248>
		{
			config -> Port -> CR1 |= USART_CR1_TXEIE;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68da      	ldr	r2, [r3, #12]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800467a:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Transmission_Complete_Enable) == USART_Configuration.Interrupt_Type.Transmission_Complete_Enable)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	7b9b      	ldrb	r3, [r3, #14]
 8004680:	461a      	mov	r2, r3
 8004682:	2340      	movs	r3, #64	@ 0x40
 8004684:	4013      	ands	r3, r2
 8004686:	2240      	movs	r2, #64	@ 0x40
 8004688:	4293      	cmp	r3, r2
 800468a:	d107      	bne.n	800469c <USART_Init+0x268>
		{
			config -> Port -> CR1 |= USART_CR1_TCIE;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68da      	ldr	r2, [r3, #12]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800469a:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Receiver_Empty_Enable) == USART_Configuration.Interrupt_Type.Receiver_Empty_Enable)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	7b9b      	ldrb	r3, [r3, #14]
 80046a0:	461a      	mov	r2, r3
 80046a2:	2320      	movs	r3, #32
 80046a4:	4013      	ands	r3, r2
 80046a6:	2220      	movs	r2, #32
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d107      	bne.n	80046bc <USART_Init+0x288>
		{
			config -> Port -> CR1 |= USART_CR1_RXNEIE;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	68da      	ldr	r2, [r3, #12]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f042 0220 	orr.w	r2, r2, #32
 80046ba:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.IDLE_Enable) == USART_Configuration.Interrupt_Type.IDLE_Enable)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	7b9b      	ldrb	r3, [r3, #14]
 80046c0:	461a      	mov	r2, r3
 80046c2:	2310      	movs	r3, #16
 80046c4:	4013      	ands	r3, r2
 80046c6:	2210      	movs	r2, #16
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d107      	bne.n	80046dc <USART_Init+0x2a8>
		{
			config -> Port -> CR1 |= USART_CR1_IDLEIE;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68da      	ldr	r2, [r3, #12]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f042 0210 	orr.w	r2, r2, #16
 80046da:	60da      	str	r2, [r3, #12]
		}

		if((config->interrupt & USART_Configuration.Interrupt_Type.LIN_Break_Detection_Enable) == USART_Configuration.Interrupt_Type.LIN_Break_Detection_Enable)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	7b9b      	ldrb	r3, [r3, #14]
 80046e0:	461a      	mov	r2, r3
 80046e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80046e6:	4013      	ands	r3, r2
 80046e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d107      	bne.n	8004700 <USART_Init+0x2cc>
		{
			config -> Port -> CR2 |= USART_CR2_LBDIE;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	691a      	ldr	r2, [r3, #16]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046fe:	611a      	str	r2, [r3, #16]
		}

		if((config->interrupt & USART_Configuration.Interrupt_Type.CTS_Enable) == USART_Configuration.Interrupt_Type.CTS_Enable)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	7b9b      	ldrb	r3, [r3, #14]
 8004704:	461a      	mov	r2, r3
 8004706:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800470a:	4013      	ands	r3, r2
 800470c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004710:	4293      	cmp	r3, r2
 8004712:	d107      	bne.n	8004724 <USART_Init+0x2f0>
		{
			config -> Port -> CR3 |= USART_CR3_CTSIE;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	695a      	ldr	r2, [r3, #20]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004722:	615a      	str	r2, [r3, #20]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Error_Enable) == USART_Configuration.Interrupt_Type.Error_Enable)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	7b9b      	ldrb	r3, [r3, #14]
 8004728:	461a      	mov	r2, r3
 800472a:	2301      	movs	r3, #1
 800472c:	4013      	ands	r3, r2
 800472e:	2201      	movs	r2, #1
 8004730:	4293      	cmp	r3, r2
 8004732:	d107      	bne.n	8004744 <USART_Init+0x310>
		{
			config -> Port -> CR3 |= USART_CR3_EIE;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	695a      	ldr	r2, [r3, #20]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f042 0201 	orr.w	r2, r2, #1
 8004742:	615a      	str	r2, [r3, #20]
		}

		if(config -> Port == USART1)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4aa4      	ldr	r2, [pc, #656]	@ (80049dc <USART_Init+0x5a8>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d107      	bne.n	800475e <USART_Init+0x32a>
		{
			NVIC_SetPriority(USART1_IRQn, 0);
 800474e:	2100      	movs	r1, #0
 8004750:	2025      	movs	r0, #37	@ 0x25
 8004752:	f7fe fd6f 	bl	8003234 <__NVIC_SetPriority>
			NVIC_EnableIRQ(USART1_IRQn);
 8004756:	2025      	movs	r0, #37	@ 0x25
 8004758:	f7fe fd4e 	bl	80031f8 <__NVIC_EnableIRQ>
 800475c:	e02b      	b.n	80047b6 <USART_Init+0x382>
		}
		else if(config -> Port == USART2)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a9f      	ldr	r2, [pc, #636]	@ (80049e0 <USART_Init+0x5ac>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d103      	bne.n	8004770 <USART_Init+0x33c>
		{
			NVIC_EnableIRQ(USART2_IRQn);
 8004768:	2026      	movs	r0, #38	@ 0x26
 800476a:	f7fe fd45 	bl	80031f8 <__NVIC_EnableIRQ>
 800476e:	e022      	b.n	80047b6 <USART_Init+0x382>
		}
		else if(config -> Port == USART3)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a9b      	ldr	r2, [pc, #620]	@ (80049e4 <USART_Init+0x5b0>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d103      	bne.n	8004782 <USART_Init+0x34e>
		{
			NVIC_EnableIRQ(USART3_IRQn);
 800477a:	2027      	movs	r0, #39	@ 0x27
 800477c:	f7fe fd3c 	bl	80031f8 <__NVIC_EnableIRQ>
 8004780:	e019      	b.n	80047b6 <USART_Init+0x382>
		}
		else if(config -> Port == UART4)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a98      	ldr	r2, [pc, #608]	@ (80049e8 <USART_Init+0x5b4>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d103      	bne.n	8004794 <USART_Init+0x360>
		{
			NVIC_EnableIRQ(UART4_IRQn);
 800478c:	2034      	movs	r0, #52	@ 0x34
 800478e:	f7fe fd33 	bl	80031f8 <__NVIC_EnableIRQ>
 8004792:	e010      	b.n	80047b6 <USART_Init+0x382>
		}
		else if(config -> Port == UART5)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a94      	ldr	r2, [pc, #592]	@ (80049ec <USART_Init+0x5b8>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d103      	bne.n	80047a6 <USART_Init+0x372>
		{
			NVIC_EnableIRQ(UART5_IRQn);
 800479e:	2035      	movs	r0, #53	@ 0x35
 80047a0:	f7fe fd2a 	bl	80031f8 <__NVIC_EnableIRQ>
 80047a4:	e007      	b.n	80047b6 <USART_Init+0x382>
		}
		else if(config -> Port == USART6)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a91      	ldr	r2, [pc, #580]	@ (80049f0 <USART_Init+0x5bc>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d102      	bne.n	80047b6 <USART_Init+0x382>
		{
			NVIC_EnableIRQ(USART6_IRQn);
 80047b0:	2047      	movs	r0, #71	@ 0x47
 80047b2:	f7fe fd21 	bl	80031f8 <__NVIC_EnableIRQ>
		}

	}


	config->Port->CR2 |= config->stop_bits;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	691a      	ldr	r2, [r3, #16]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	7c1b      	ldrb	r3, [r3, #16]
 80047c0:	4619      	mov	r1, r3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	430a      	orrs	r2, r1
 80047c8:	611a      	str	r2, [r3, #16]

	if((config->dma_enable & USART_Configuration.DMA_Enable.RX_Enable) == USART_Configuration.DMA_Enable.RX_Enable)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	7c5b      	ldrb	r3, [r3, #17]
 80047ce:	2202      	movs	r2, #2
 80047d0:	4013      	ands	r3, r2
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	2202      	movs	r2, #2
 80047d6:	4293      	cmp	r3, r2
 80047d8:	f040 811e 	bne.w	8004a18 <USART_Init+0x5e4>
	{


		if(config->Port == USART1)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a7e      	ldr	r2, [pc, #504]	@ (80049dc <USART_Init+0x5a8>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d10e      	bne.n	8004804 <USART_Init+0x3d0>
		{
			xUSART_RX[0].Request = DMA_Configuration.Request.USART1_RX;
 80047e6:	4a83      	ldr	r2, [pc, #524]	@ (80049f4 <USART_Init+0x5c0>)
 80047e8:	4b83      	ldr	r3, [pc, #524]	@ (80049f8 <USART_Init+0x5c4>)
 80047ea:	4614      	mov	r4, r2
 80047ec:	33c0      	adds	r3, #192	@ 0xc0
 80047ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80047f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			xUSART_RX[0].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 80047f6:	2210      	movs	r2, #16
 80047f8:	4b7e      	ldr	r3, [pc, #504]	@ (80049f4 <USART_Init+0x5c0>)
 80047fa:	61da      	str	r2, [r3, #28]
			xUSART_RX[0].ISR_Routines.Full_Transfer_Commplete_ISR = USART1_RX_ISR;
 80047fc:	4b7d      	ldr	r3, [pc, #500]	@ (80049f4 <USART_Init+0x5c0>)
 80047fe:	4a7f      	ldr	r2, [pc, #508]	@ (80049fc <USART_Init+0x5c8>)
 8004800:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004802:	e067      	b.n	80048d4 <USART_Init+0x4a0>
		}
		else if(config->Port == USART2)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a75      	ldr	r2, [pc, #468]	@ (80049e0 <USART_Init+0x5ac>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d10e      	bne.n	800482c <USART_Init+0x3f8>
		{
			xUSART_RX[1].Request = DMA_Configuration.Request.USART2_RX;
 800480e:	4b79      	ldr	r3, [pc, #484]	@ (80049f4 <USART_Init+0x5c0>)
 8004810:	4a79      	ldr	r2, [pc, #484]	@ (80049f8 <USART_Init+0x5c4>)
 8004812:	3358      	adds	r3, #88	@ 0x58
 8004814:	32d8      	adds	r2, #216	@ 0xd8
 8004816:	ca07      	ldmia	r2, {r0, r1, r2}
 8004818:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[1].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 800481c:	2210      	movs	r2, #16
 800481e:	4b75      	ldr	r3, [pc, #468]	@ (80049f4 <USART_Init+0x5c0>)
 8004820:	675a      	str	r2, [r3, #116]	@ 0x74
			xUSART_RX[1].ISR_Routines.Full_Transfer_Commplete_ISR = USART2_RX_ISR;
 8004822:	4b74      	ldr	r3, [pc, #464]	@ (80049f4 <USART_Init+0x5c0>)
 8004824:	4a76      	ldr	r2, [pc, #472]	@ (8004a00 <USART_Init+0x5cc>)
 8004826:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 800482a:	e053      	b.n	80048d4 <USART_Init+0x4a0>
		}
		else if(config->Port == USART3)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a6c      	ldr	r2, [pc, #432]	@ (80049e4 <USART_Init+0x5b0>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d10f      	bne.n	8004856 <USART_Init+0x422>
		{
			xUSART_RX[2].Request = DMA_Configuration.Request.USART3_RX;
 8004836:	4b6f      	ldr	r3, [pc, #444]	@ (80049f4 <USART_Init+0x5c0>)
 8004838:	4a6f      	ldr	r2, [pc, #444]	@ (80049f8 <USART_Init+0x5c4>)
 800483a:	33b0      	adds	r3, #176	@ 0xb0
 800483c:	32f0      	adds	r2, #240	@ 0xf0
 800483e:	ca07      	ldmia	r2, {r0, r1, r2}
 8004840:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[2].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004844:	2210      	movs	r2, #16
 8004846:	4b6b      	ldr	r3, [pc, #428]	@ (80049f4 <USART_Init+0x5c0>)
 8004848:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
			xUSART_RX[2].ISR_Routines.Full_Transfer_Commplete_ISR = USART3_RX_ISR;
 800484c:	4b69      	ldr	r3, [pc, #420]	@ (80049f4 <USART_Init+0x5c0>)
 800484e:	4a6d      	ldr	r2, [pc, #436]	@ (8004a04 <USART_Init+0x5d0>)
 8004850:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
 8004854:	e03e      	b.n	80048d4 <USART_Init+0x4a0>
		}
		else if(config->Port == UART4)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a63      	ldr	r2, [pc, #396]	@ (80049e8 <USART_Init+0x5b4>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d111      	bne.n	8004884 <USART_Init+0x450>
		{
			xUSART_RX[3].Request = DMA_Configuration.Request.UART4_RX;
 8004860:	4b64      	ldr	r3, [pc, #400]	@ (80049f4 <USART_Init+0x5c0>)
 8004862:	4a65      	ldr	r2, [pc, #404]	@ (80049f8 <USART_Init+0x5c4>)
 8004864:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004868:	f502 7284 	add.w	r2, r2, #264	@ 0x108
 800486c:	ca07      	ldmia	r2, {r0, r1, r2}
 800486e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[3].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004872:	2210      	movs	r2, #16
 8004874:	4b5f      	ldr	r3, [pc, #380]	@ (80049f4 <USART_Init+0x5c0>)
 8004876:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
			xUSART_RX[3].ISR_Routines.Full_Transfer_Commplete_ISR = USART4_RX_ISR;
 800487a:	4b5e      	ldr	r3, [pc, #376]	@ (80049f4 <USART_Init+0x5c0>)
 800487c:	4a62      	ldr	r2, [pc, #392]	@ (8004a08 <USART_Init+0x5d4>)
 800487e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
 8004882:	e027      	b.n	80048d4 <USART_Init+0x4a0>
		}
		else if(config->Port == UART5)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a58      	ldr	r2, [pc, #352]	@ (80049ec <USART_Init+0x5b8>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d111      	bne.n	80048b2 <USART_Init+0x47e>
		{
			xUSART_RX[4].Request = DMA_Configuration.Request.UART5_RX;
 800488e:	4b59      	ldr	r3, [pc, #356]	@ (80049f4 <USART_Init+0x5c0>)
 8004890:	4a59      	ldr	r2, [pc, #356]	@ (80049f8 <USART_Init+0x5c4>)
 8004892:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8004896:	f502 7290 	add.w	r2, r2, #288	@ 0x120
 800489a:	ca07      	ldmia	r2, {r0, r1, r2}
 800489c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[4].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 80048a0:	2210      	movs	r2, #16
 80048a2:	4b54      	ldr	r3, [pc, #336]	@ (80049f4 <USART_Init+0x5c0>)
 80048a4:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
			xUSART_RX[4].ISR_Routines.Full_Transfer_Commplete_ISR = USART5_RX_ISR;
 80048a8:	4b52      	ldr	r3, [pc, #328]	@ (80049f4 <USART_Init+0x5c0>)
 80048aa:	4a58      	ldr	r2, [pc, #352]	@ (8004a0c <USART_Init+0x5d8>)
 80048ac:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
 80048b0:	e010      	b.n	80048d4 <USART_Init+0x4a0>
		}
		else
		{
			xUSART_RX[5].Request = DMA_Configuration.Request.UART6_RX;
 80048b2:	4b50      	ldr	r3, [pc, #320]	@ (80049f4 <USART_Init+0x5c0>)
 80048b4:	4a50      	ldr	r2, [pc, #320]	@ (80049f8 <USART_Init+0x5c4>)
 80048b6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80048ba:	f502 729c 	add.w	r2, r2, #312	@ 0x138
 80048be:	ca07      	ldmia	r2, {r0, r1, r2}
 80048c0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[5].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 80048c4:	2210      	movs	r2, #16
 80048c6:	4b4b      	ldr	r3, [pc, #300]	@ (80049f4 <USART_Init+0x5c0>)
 80048c8:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
			xUSART_RX[5].ISR_Routines.Full_Transfer_Commplete_ISR = USART6_RX_ISR;
 80048cc:	4b49      	ldr	r3, [pc, #292]	@ (80049f4 <USART_Init+0x5c0>)
 80048ce:	4a50      	ldr	r2, [pc, #320]	@ (8004a10 <USART_Init+0x5dc>)
 80048d0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
		}

		xUSART_RX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Disable;
 80048d4:	4b4f      	ldr	r3, [pc, #316]	@ (8004a14 <USART_Init+0x5e0>)
 80048d6:	f993 3000 	ldrsb.w	r3, [r3]
 80048da:	4618      	mov	r0, r3
 80048dc:	2200      	movs	r2, #0
 80048de:	4945      	ldr	r1, [pc, #276]	@ (80049f4 <USART_Init+0x5c0>)
 80048e0:	2358      	movs	r3, #88	@ 0x58
 80048e2:	fb00 f303 	mul.w	r3, r0, r3
 80048e6:	440b      	add	r3, r1
 80048e8:	3318      	adds	r3, #24
 80048ea:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 80048ec:	4b49      	ldr	r3, [pc, #292]	@ (8004a14 <USART_Init+0x5e0>)
 80048ee:	f993 3000 	ldrsb.w	r3, [r3]
 80048f2:	4618      	mov	r0, r3
 80048f4:	2200      	movs	r2, #0
 80048f6:	493f      	ldr	r1, [pc, #252]	@ (80049f4 <USART_Init+0x5c0>)
 80048f8:	2358      	movs	r3, #88	@ 0x58
 80048fa:	fb00 f303 	mul.w	r3, r0, r3
 80048fe:	440b      	add	r3, r1
 8004900:	330c      	adds	r3, #12
 8004902:	601a      	str	r2, [r3, #0]

		xUSART_RX[usart_dma_instance_number].memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8004904:	4b43      	ldr	r3, [pc, #268]	@ (8004a14 <USART_Init+0x5e0>)
 8004906:	f993 3000 	ldrsb.w	r3, [r3]
 800490a:	4618      	mov	r0, r3
 800490c:	2200      	movs	r2, #0
 800490e:	4939      	ldr	r1, [pc, #228]	@ (80049f4 <USART_Init+0x5c0>)
 8004910:	2358      	movs	r3, #88	@ 0x58
 8004912:	fb00 f303 	mul.w	r3, r0, r3
 8004916:	440b      	add	r3, r1
 8004918:	3328      	adds	r3, #40	@ 0x28
 800491a:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.byte;
 800491c:	4b3d      	ldr	r3, [pc, #244]	@ (8004a14 <USART_Init+0x5e0>)
 800491e:	f993 3000 	ldrsb.w	r3, [r3]
 8004922:	4618      	mov	r0, r3
 8004924:	2200      	movs	r2, #0
 8004926:	4933      	ldr	r1, [pc, #204]	@ (80049f4 <USART_Init+0x5c0>)
 8004928:	2358      	movs	r3, #88	@ 0x58
 800492a:	fb00 f303 	mul.w	r3, r0, r3
 800492e:	440b      	add	r3, r1
 8004930:	3324      	adds	r3, #36	@ 0x24
 8004932:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8004934:	2200      	movs	r2, #0
 8004936:	4b37      	ldr	r3, [pc, #220]	@ (8004a14 <USART_Init+0x5e0>)
 8004938:	f993 3000 	ldrsb.w	r3, [r3]
 800493c:	4618      	mov	r0, r3
 800493e:	b291      	uxth	r1, r2
 8004940:	4a2c      	ldr	r2, [pc, #176]	@ (80049f4 <USART_Init+0x5c0>)
 8004942:	2358      	movs	r3, #88	@ 0x58
 8004944:	fb00 f303 	mul.w	r3, r0, r3
 8004948:	4413      	add	r3, r2
 800494a:	3322      	adds	r3, #34	@ 0x22
 800494c:	460a      	mov	r2, r1
 800494e:	801a      	strh	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8004950:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004954:	4b2f      	ldr	r3, [pc, #188]	@ (8004a14 <USART_Init+0x5e0>)
 8004956:	f993 3000 	ldrsb.w	r3, [r3]
 800495a:	4618      	mov	r0, r3
 800495c:	b291      	uxth	r1, r2
 800495e:	4a25      	ldr	r2, [pc, #148]	@ (80049f4 <USART_Init+0x5c0>)
 8004960:	2358      	movs	r3, #88	@ 0x58
 8004962:	fb00 f303 	mul.w	r3, r0, r3
 8004966:	4413      	add	r3, r2
 8004968:	3320      	adds	r3, #32
 800496a:	460a      	mov	r2, r1
 800496c:	801a      	strh	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].priority_level = DMA_Configuration.Priority_Level.High;
 800496e:	4b29      	ldr	r3, [pc, #164]	@ (8004a14 <USART_Init+0x5e0>)
 8004970:	f993 3000 	ldrsb.w	r3, [r3]
 8004974:	4618      	mov	r0, r3
 8004976:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800497a:	491e      	ldr	r1, [pc, #120]	@ (80049f4 <USART_Init+0x5c0>)
 800497c:	2358      	movs	r3, #88	@ 0x58
 800497e:	fb00 f303 	mul.w	r3, r0, r3
 8004982:	440b      	add	r3, r1
 8004984:	3314      	adds	r3, #20
 8004986:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].transfer_direction = DMA_Configuration.Transfer_Direction.Peripheral_to_memory;
 8004988:	4b22      	ldr	r3, [pc, #136]	@ (8004a14 <USART_Init+0x5e0>)
 800498a:	f993 3000 	ldrsb.w	r3, [r3]
 800498e:	4618      	mov	r0, r3
 8004990:	2200      	movs	r2, #0
 8004992:	4918      	ldr	r1, [pc, #96]	@ (80049f4 <USART_Init+0x5c0>)
 8004994:	2358      	movs	r3, #88	@ 0x58
 8004996:	fb00 f303 	mul.w	r3, r0, r3
 800499a:	440b      	add	r3, r1
 800499c:	3310      	adds	r3, #16
 800499e:	601a      	str	r2, [r3, #0]
		config ->USART_DMA_Instance_RX = xUSART_RX[usart_dma_instance_number];
 80049a0:	4b1c      	ldr	r3, [pc, #112]	@ (8004a14 <USART_Init+0x5e0>)
 80049a2:	f993 3000 	ldrsb.w	r3, [r3]
 80049a6:	4618      	mov	r0, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4912      	ldr	r1, [pc, #72]	@ (80049f4 <USART_Init+0x5c0>)
 80049ac:	2258      	movs	r2, #88	@ 0x58
 80049ae:	fb00 f202 	mul.w	r2, r0, r2
 80049b2:	440a      	add	r2, r1
 80049b4:	336c      	adds	r3, #108	@ 0x6c
 80049b6:	4611      	mov	r1, r2
 80049b8:	2258      	movs	r2, #88	@ 0x58
 80049ba:	4618      	mov	r0, r3
 80049bc:	f001 fbf4 	bl	80061a8 <memcpy>
		DMA_Init(&xUSART_RX[usart_dma_instance_number]);
 80049c0:	4b14      	ldr	r3, [pc, #80]	@ (8004a14 <USART_Init+0x5e0>)
 80049c2:	f993 3000 	ldrsb.w	r3, [r3]
 80049c6:	461a      	mov	r2, r3
 80049c8:	2358      	movs	r3, #88	@ 0x58
 80049ca:	fb02 f303 	mul.w	r3, r2, r3
 80049ce:	4a09      	ldr	r2, [pc, #36]	@ (80049f4 <USART_Init+0x5c0>)
 80049d0:	4413      	add	r3, r2
 80049d2:	4618      	mov	r0, r3
 80049d4:	f7fd fd88 	bl	80024e8 <DMA_Init>
 80049d8:	e026      	b.n	8004a28 <USART_Init+0x5f4>
 80049da:	bf00      	nop
 80049dc:	40011000 	.word	0x40011000
 80049e0:	40004400 	.word	0x40004400
 80049e4:	40004800 	.word	0x40004800
 80049e8:	40004c00 	.word	0x40004c00
 80049ec:	40005000 	.word	0x40005000
 80049f0:	40011400 	.word	0x40011400
 80049f4:	20000394 	.word	0x20000394
 80049f8:	080062e0 	.word	0x080062e0
 80049fc:	0800334d 	.word	0x0800334d
 8004a00:	0800337d 	.word	0x0800337d
 8004a04:	080033ad 	.word	0x080033ad
 8004a08:	080033dd 	.word	0x080033dd
 8004a0c:	0800340d 	.word	0x0800340d
 8004a10:	0800343d 	.word	0x0800343d
 8004a14:	200007b4 	.word	0x200007b4
	}
	else
	{
		config -> Port  -> CR3 &= ~USART_CR3_DMAR;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	695a      	ldr	r2, [r3, #20]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a26:	615a      	str	r2, [r3, #20]
	}

	if((config->dma_enable & USART_Configuration.DMA_Enable.TX_Enable) == USART_Configuration.DMA_Enable.TX_Enable)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	7c5b      	ldrb	r3, [r3, #17]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	4013      	ands	r3, r2
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	2201      	movs	r2, #1
 8004a34:	4293      	cmp	r3, r2
 8004a36:	f040 810b 	bne.w	8004c50 <USART_Init+0x81c>
	{



		if(config->Port == USART1)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4aa0      	ldr	r2, [pc, #640]	@ (8004cc0 <USART_Init+0x88c>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d10e      	bne.n	8004a62 <USART_Init+0x62e>
		{
			xUSART_TX[0].Request = DMA_Configuration.Request.USART1_TX;
 8004a44:	4a9f      	ldr	r2, [pc, #636]	@ (8004cc4 <USART_Init+0x890>)
 8004a46:	4ba0      	ldr	r3, [pc, #640]	@ (8004cc8 <USART_Init+0x894>)
 8004a48:	4614      	mov	r4, r2
 8004a4a:	33cc      	adds	r3, #204	@ 0xcc
 8004a4c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004a50:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			xUSART_TX[0].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004a54:	2210      	movs	r2, #16
 8004a56:	4b9b      	ldr	r3, [pc, #620]	@ (8004cc4 <USART_Init+0x890>)
 8004a58:	61da      	str	r2, [r3, #28]
			xUSART_TX[0].ISR_Routines.Full_Transfer_Commplete_ISR = USART1_TX_ISR;
 8004a5a:	4b9a      	ldr	r3, [pc, #616]	@ (8004cc4 <USART_Init+0x890>)
 8004a5c:	4a9b      	ldr	r2, [pc, #620]	@ (8004ccc <USART_Init+0x898>)
 8004a5e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004a60:	e067      	b.n	8004b32 <USART_Init+0x6fe>
		}
		else if(config->Port == USART2)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a9a      	ldr	r2, [pc, #616]	@ (8004cd0 <USART_Init+0x89c>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d10e      	bne.n	8004a8a <USART_Init+0x656>
		{
			xUSART_TX[1].Request = DMA_Configuration.Request.USART2_TX;
 8004a6c:	4b95      	ldr	r3, [pc, #596]	@ (8004cc4 <USART_Init+0x890>)
 8004a6e:	4a96      	ldr	r2, [pc, #600]	@ (8004cc8 <USART_Init+0x894>)
 8004a70:	3358      	adds	r3, #88	@ 0x58
 8004a72:	32e4      	adds	r2, #228	@ 0xe4
 8004a74:	ca07      	ldmia	r2, {r0, r1, r2}
 8004a76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[1].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004a7a:	2210      	movs	r2, #16
 8004a7c:	4b91      	ldr	r3, [pc, #580]	@ (8004cc4 <USART_Init+0x890>)
 8004a7e:	675a      	str	r2, [r3, #116]	@ 0x74
			xUSART_TX[1].ISR_Routines.Full_Transfer_Commplete_ISR = USART2_TX_ISR;
 8004a80:	4b90      	ldr	r3, [pc, #576]	@ (8004cc4 <USART_Init+0x890>)
 8004a82:	4a94      	ldr	r2, [pc, #592]	@ (8004cd4 <USART_Init+0x8a0>)
 8004a84:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8004a88:	e053      	b.n	8004b32 <USART_Init+0x6fe>
		}
		else if(config->Port == USART3)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a92      	ldr	r2, [pc, #584]	@ (8004cd8 <USART_Init+0x8a4>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d10f      	bne.n	8004ab4 <USART_Init+0x680>
		{
			xUSART_TX[2].Request = DMA_Configuration.Request.USART3_TX;
 8004a94:	4b8b      	ldr	r3, [pc, #556]	@ (8004cc4 <USART_Init+0x890>)
 8004a96:	4a8c      	ldr	r2, [pc, #560]	@ (8004cc8 <USART_Init+0x894>)
 8004a98:	33b0      	adds	r3, #176	@ 0xb0
 8004a9a:	32fc      	adds	r2, #252	@ 0xfc
 8004a9c:	ca07      	ldmia	r2, {r0, r1, r2}
 8004a9e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[2].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004aa2:	2210      	movs	r2, #16
 8004aa4:	4b87      	ldr	r3, [pc, #540]	@ (8004cc4 <USART_Init+0x890>)
 8004aa6:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
			xUSART_TX[2].ISR_Routines.Full_Transfer_Commplete_ISR = USART3_TX_ISR;
 8004aaa:	4b86      	ldr	r3, [pc, #536]	@ (8004cc4 <USART_Init+0x890>)
 8004aac:	4a8b      	ldr	r2, [pc, #556]	@ (8004cdc <USART_Init+0x8a8>)
 8004aae:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
 8004ab2:	e03e      	b.n	8004b32 <USART_Init+0x6fe>
		}
		else if(config->Port == UART4)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a89      	ldr	r2, [pc, #548]	@ (8004ce0 <USART_Init+0x8ac>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d111      	bne.n	8004ae2 <USART_Init+0x6ae>
		{
			xUSART_TX[3].Request = DMA_Configuration.Request.UART4_TX;
 8004abe:	4b81      	ldr	r3, [pc, #516]	@ (8004cc4 <USART_Init+0x890>)
 8004ac0:	4a81      	ldr	r2, [pc, #516]	@ (8004cc8 <USART_Init+0x894>)
 8004ac2:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004ac6:	f502 728a 	add.w	r2, r2, #276	@ 0x114
 8004aca:	ca07      	ldmia	r2, {r0, r1, r2}
 8004acc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[3].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004ad0:	2210      	movs	r2, #16
 8004ad2:	4b7c      	ldr	r3, [pc, #496]	@ (8004cc4 <USART_Init+0x890>)
 8004ad4:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
			xUSART_TX[3].ISR_Routines.Full_Transfer_Commplete_ISR = USART4_TX_ISR;
 8004ad8:	4b7a      	ldr	r3, [pc, #488]	@ (8004cc4 <USART_Init+0x890>)
 8004ada:	4a82      	ldr	r2, [pc, #520]	@ (8004ce4 <USART_Init+0x8b0>)
 8004adc:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
 8004ae0:	e027      	b.n	8004b32 <USART_Init+0x6fe>
		}
		else if(config->Port == UART5)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a80      	ldr	r2, [pc, #512]	@ (8004ce8 <USART_Init+0x8b4>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d111      	bne.n	8004b10 <USART_Init+0x6dc>
		{
			xUSART_TX[4].Request = DMA_Configuration.Request.UART5_TX;
 8004aec:	4b75      	ldr	r3, [pc, #468]	@ (8004cc4 <USART_Init+0x890>)
 8004aee:	4a76      	ldr	r2, [pc, #472]	@ (8004cc8 <USART_Init+0x894>)
 8004af0:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8004af4:	f502 7296 	add.w	r2, r2, #300	@ 0x12c
 8004af8:	ca07      	ldmia	r2, {r0, r1, r2}
 8004afa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[4].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004afe:	2210      	movs	r2, #16
 8004b00:	4b70      	ldr	r3, [pc, #448]	@ (8004cc4 <USART_Init+0x890>)
 8004b02:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
			xUSART_TX[4].ISR_Routines.Full_Transfer_Commplete_ISR = USART5_TX_ISR;
 8004b06:	4b6f      	ldr	r3, [pc, #444]	@ (8004cc4 <USART_Init+0x890>)
 8004b08:	4a78      	ldr	r2, [pc, #480]	@ (8004cec <USART_Init+0x8b8>)
 8004b0a:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
 8004b0e:	e010      	b.n	8004b32 <USART_Init+0x6fe>
		}
		else
		{
			xUSART_TX[5].Request = DMA_Configuration.Request.UART6_TX;
 8004b10:	4b6c      	ldr	r3, [pc, #432]	@ (8004cc4 <USART_Init+0x890>)
 8004b12:	4a6d      	ldr	r2, [pc, #436]	@ (8004cc8 <USART_Init+0x894>)
 8004b14:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004b18:	f502 72a2 	add.w	r2, r2, #324	@ 0x144
 8004b1c:	ca07      	ldmia	r2, {r0, r1, r2}
 8004b1e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[5].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004b22:	2210      	movs	r2, #16
 8004b24:	4b67      	ldr	r3, [pc, #412]	@ (8004cc4 <USART_Init+0x890>)
 8004b26:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
			xUSART_TX[5].ISR_Routines.Full_Transfer_Commplete_ISR = USART6_TX_ISR;
 8004b2a:	4b66      	ldr	r3, [pc, #408]	@ (8004cc4 <USART_Init+0x890>)
 8004b2c:	4a70      	ldr	r2, [pc, #448]	@ (8004cf0 <USART_Init+0x8bc>)
 8004b2e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
		}

		xUSART_TX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8004b32:	4b70      	ldr	r3, [pc, #448]	@ (8004cf4 <USART_Init+0x8c0>)
 8004b34:	f993 3000 	ldrsb.w	r3, [r3]
 8004b38:	4618      	mov	r0, r3
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	4961      	ldr	r1, [pc, #388]	@ (8004cc4 <USART_Init+0x890>)
 8004b3e:	2358      	movs	r3, #88	@ 0x58
 8004b40:	fb00 f303 	mul.w	r3, r0, r3
 8004b44:	440b      	add	r3, r1
 8004b46:	3318      	adds	r3, #24
 8004b48:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 8004b4a:	4b6a      	ldr	r3, [pc, #424]	@ (8004cf4 <USART_Init+0x8c0>)
 8004b4c:	f993 3000 	ldrsb.w	r3, [r3]
 8004b50:	4618      	mov	r0, r3
 8004b52:	2200      	movs	r2, #0
 8004b54:	495b      	ldr	r1, [pc, #364]	@ (8004cc4 <USART_Init+0x890>)
 8004b56:	2358      	movs	r3, #88	@ 0x58
 8004b58:	fb00 f303 	mul.w	r3, r0, r3
 8004b5c:	440b      	add	r3, r1
 8004b5e:	330c      	adds	r3, #12
 8004b60:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004b62:	4b64      	ldr	r3, [pc, #400]	@ (8004cf4 <USART_Init+0x8c0>)
 8004b64:	f993 3000 	ldrsb.w	r3, [r3]
 8004b68:	4618      	mov	r0, r3
 8004b6a:	2210      	movs	r2, #16
 8004b6c:	4955      	ldr	r1, [pc, #340]	@ (8004cc4 <USART_Init+0x890>)
 8004b6e:	2358      	movs	r3, #88	@ 0x58
 8004b70:	fb00 f303 	mul.w	r3, r0, r3
 8004b74:	440b      	add	r3, r1
 8004b76:	331c      	adds	r3, #28
 8004b78:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8004b7a:	4b5e      	ldr	r3, [pc, #376]	@ (8004cf4 <USART_Init+0x8c0>)
 8004b7c:	f993 3000 	ldrsb.w	r3, [r3]
 8004b80:	4618      	mov	r0, r3
 8004b82:	2200      	movs	r2, #0
 8004b84:	494f      	ldr	r1, [pc, #316]	@ (8004cc4 <USART_Init+0x890>)
 8004b86:	2358      	movs	r3, #88	@ 0x58
 8004b88:	fb00 f303 	mul.w	r3, r0, r3
 8004b8c:	440b      	add	r3, r1
 8004b8e:	3328      	adds	r3, #40	@ 0x28
 8004b90:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.byte;
 8004b92:	4b58      	ldr	r3, [pc, #352]	@ (8004cf4 <USART_Init+0x8c0>)
 8004b94:	f993 3000 	ldrsb.w	r3, [r3]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	4949      	ldr	r1, [pc, #292]	@ (8004cc4 <USART_Init+0x890>)
 8004b9e:	2358      	movs	r3, #88	@ 0x58
 8004ba0:	fb00 f303 	mul.w	r3, r0, r3
 8004ba4:	440b      	add	r3, r1
 8004ba6:	3324      	adds	r3, #36	@ 0x24
 8004ba8:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8004baa:	2200      	movs	r2, #0
 8004bac:	4b51      	ldr	r3, [pc, #324]	@ (8004cf4 <USART_Init+0x8c0>)
 8004bae:	f993 3000 	ldrsb.w	r3, [r3]
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	b291      	uxth	r1, r2
 8004bb6:	4a43      	ldr	r2, [pc, #268]	@ (8004cc4 <USART_Init+0x890>)
 8004bb8:	2358      	movs	r3, #88	@ 0x58
 8004bba:	fb00 f303 	mul.w	r3, r0, r3
 8004bbe:	4413      	add	r3, r2
 8004bc0:	3322      	adds	r3, #34	@ 0x22
 8004bc2:	460a      	mov	r2, r1
 8004bc4:	801a      	strh	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8004bc6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004bca:	4b4a      	ldr	r3, [pc, #296]	@ (8004cf4 <USART_Init+0x8c0>)
 8004bcc:	f993 3000 	ldrsb.w	r3, [r3]
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	b291      	uxth	r1, r2
 8004bd4:	4a3b      	ldr	r2, [pc, #236]	@ (8004cc4 <USART_Init+0x890>)
 8004bd6:	2358      	movs	r3, #88	@ 0x58
 8004bd8:	fb00 f303 	mul.w	r3, r0, r3
 8004bdc:	4413      	add	r3, r2
 8004bde:	3320      	adds	r3, #32
 8004be0:	460a      	mov	r2, r1
 8004be2:	801a      	strh	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].priority_level = DMA_Configuration.Priority_Level.Very_high;
 8004be4:	4b43      	ldr	r3, [pc, #268]	@ (8004cf4 <USART_Init+0x8c0>)
 8004be6:	f993 3000 	ldrsb.w	r3, [r3]
 8004bea:	4618      	mov	r0, r3
 8004bec:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004bf0:	4934      	ldr	r1, [pc, #208]	@ (8004cc4 <USART_Init+0x890>)
 8004bf2:	2358      	movs	r3, #88	@ 0x58
 8004bf4:	fb00 f303 	mul.w	r3, r0, r3
 8004bf8:	440b      	add	r3, r1
 8004bfa:	3314      	adds	r3, #20
 8004bfc:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 8004bfe:	4b3d      	ldr	r3, [pc, #244]	@ (8004cf4 <USART_Init+0x8c0>)
 8004c00:	f993 3000 	ldrsb.w	r3, [r3]
 8004c04:	4618      	mov	r0, r3
 8004c06:	2240      	movs	r2, #64	@ 0x40
 8004c08:	492e      	ldr	r1, [pc, #184]	@ (8004cc4 <USART_Init+0x890>)
 8004c0a:	2358      	movs	r3, #88	@ 0x58
 8004c0c:	fb00 f303 	mul.w	r3, r0, r3
 8004c10:	440b      	add	r3, r1
 8004c12:	3310      	adds	r3, #16
 8004c14:	601a      	str	r2, [r3, #0]
		config ->USART_DMA_Instance_TX = xUSART_TX[usart_dma_instance_number];
 8004c16:	4b37      	ldr	r3, [pc, #220]	@ (8004cf4 <USART_Init+0x8c0>)
 8004c18:	f993 3000 	ldrsb.w	r3, [r3]
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4928      	ldr	r1, [pc, #160]	@ (8004cc4 <USART_Init+0x890>)
 8004c22:	2258      	movs	r2, #88	@ 0x58
 8004c24:	fb00 f202 	mul.w	r2, r0, r2
 8004c28:	440a      	add	r2, r1
 8004c2a:	3314      	adds	r3, #20
 8004c2c:	4611      	mov	r1, r2
 8004c2e:	2258      	movs	r2, #88	@ 0x58
 8004c30:	4618      	mov	r0, r3
 8004c32:	f001 fab9 	bl	80061a8 <memcpy>
		DMA_Init(&xUSART_TX[usart_dma_instance_number]);
 8004c36:	4b2f      	ldr	r3, [pc, #188]	@ (8004cf4 <USART_Init+0x8c0>)
 8004c38:	f993 3000 	ldrsb.w	r3, [r3]
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	2358      	movs	r3, #88	@ 0x58
 8004c40:	fb02 f303 	mul.w	r3, r2, r3
 8004c44:	4a1f      	ldr	r2, [pc, #124]	@ (8004cc4 <USART_Init+0x890>)
 8004c46:	4413      	add	r3, r2
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f7fd fc4d 	bl	80024e8 <DMA_Init>
 8004c4e:	e007      	b.n	8004c60 <USART_Init+0x82c>
	}
	else
	{
		config -> Port -> CR3 &= ~USART_CR3_DMAT;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	695a      	ldr	r2, [r3, #20]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004c5e:	615a      	str	r2, [r3, #20]
	}

	if(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) config -> Port -> CR3 |= USART_CR3_HDSEL;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	7a1b      	ldrb	r3, [r3, #8]
 8004c64:	2203      	movs	r2, #3
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d107      	bne.n	8004c7a <USART_Init+0x846>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	695a      	ldr	r2, [r3, #20]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f042 0208 	orr.w	r2, r2, #8
 8004c78:	615a      	str	r2, [r3, #20]
	if(config->mode == USART_Configuration.Mode.LIN) config -> Port -> CR2 |= USART_CR2_LINEN;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	7a1b      	ldrb	r3, [r3, #8]
 8004c7e:	2205      	movs	r2, #5
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d107      	bne.n	8004c94 <USART_Init+0x860>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	691a      	ldr	r2, [r3, #16]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c92:	611a      	str	r2, [r3, #16]


	config->Port->CR1 |= USART_CR1_RE | USART_CR1_TE  ;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	68da      	ldr	r2, [r3, #12]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f042 020c 	orr.w	r2, r2, #12
 8004ca2:	60da      	str	r2, [r3, #12]
	config->Port-> CR1 |= USART_CR1_UE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68da      	ldr	r2, [r3, #12]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cb2:	60da      	str	r2, [r3, #12]

	return 1;
 8004cb4:	2301      	movs	r3, #1
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3738      	adds	r7, #56	@ 0x38
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bdb0      	pop	{r4, r5, r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	40011000 	.word	0x40011000
 8004cc4:	200005a4 	.word	0x200005a4
 8004cc8:	080062e0 	.word	0x080062e0
 8004ccc:	08003335 	.word	0x08003335
 8004cd0:	40004400 	.word	0x40004400
 8004cd4:	08003365 	.word	0x08003365
 8004cd8:	40004800 	.word	0x40004800
 8004cdc:	08003395 	.word	0x08003395
 8004ce0:	40004c00 	.word	0x40004c00
 8004ce4:	080033c5 	.word	0x080033c5
 8004ce8:	40005000 	.word	0x40005000
 8004cec:	080033f5 	.word	0x080033f5
 8004cf0:	08003425 	.word	0x08003425
 8004cf4:	200007b4 	.word	0x200007b4

08004cf8 <USART_TX_Buffer>:

int8_t USART_TX_Buffer(USART_Config *config, uint8_t *tx_buffer, uint16_t length)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	4613      	mov	r3, r2
 8004d04:	80fb      	strh	r3, [r7, #6]
	usart_dma_instance_number = USART_Get_Instance_Number(config);
 8004d06:	68f8      	ldr	r0, [r7, #12]
 8004d08:	f7fe fd14 	bl	8003734 <USART_Get_Instance_Number>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	461a      	mov	r2, r3
 8004d10:	4b73      	ldr	r3, [pc, #460]	@ (8004ee0 <USART_TX_Buffer+0x1e8>)
 8004d12:	701a      	strb	r2, [r3, #0]
	if(config->dma_enable |= USART_Configuration.DMA_Enable.TX_Enable){
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	7c5b      	ldrb	r3, [r3, #17]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	b2da      	uxtb	r2, r3
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	745a      	strb	r2, [r3, #17]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	7c5b      	ldrb	r3, [r3, #17]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	f000 80bb 	beq.w	8004ea2 <USART_TX_Buffer+0x1aa>
		config -> Port -> SR &= ~USART_SR_TC;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d3a:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].memory_address = (uint32_t)tx_buffer;
 8004d3c:	4b68      	ldr	r3, [pc, #416]	@ (8004ee0 <USART_TX_Buffer+0x1e8>)
 8004d3e:	f993 3000 	ldrsb.w	r3, [r3]
 8004d42:	4618      	mov	r0, r3
 8004d44:	68ba      	ldr	r2, [r7, #8]
 8004d46:	4967      	ldr	r1, [pc, #412]	@ (8004ee4 <USART_TX_Buffer+0x1ec>)
 8004d48:	2358      	movs	r3, #88	@ 0x58
 8004d4a:	fb00 f303 	mul.w	r3, r0, r3
 8004d4e:	440b      	add	r3, r1
 8004d50:	3330      	adds	r3, #48	@ 0x30
 8004d52:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].peripheral_address = (uint32_t)&config->Port->DR;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	1d1a      	adds	r2, r3, #4
 8004d5a:	4b61      	ldr	r3, [pc, #388]	@ (8004ee0 <USART_TX_Buffer+0x1e8>)
 8004d5c:	f993 3000 	ldrsb.w	r3, [r3]
 8004d60:	4618      	mov	r0, r3
 8004d62:	4611      	mov	r1, r2
 8004d64:	4a5f      	ldr	r2, [pc, #380]	@ (8004ee4 <USART_TX_Buffer+0x1ec>)
 8004d66:	2358      	movs	r3, #88	@ 0x58
 8004d68:	fb00 f303 	mul.w	r3, r0, r3
 8004d6c:	4413      	add	r3, r2
 8004d6e:	332c      	adds	r3, #44	@ 0x2c
 8004d70:	6019      	str	r1, [r3, #0]
		xUSART_TX[usart_dma_instance_number].buffer_length = length;
 8004d72:	4b5b      	ldr	r3, [pc, #364]	@ (8004ee0 <USART_TX_Buffer+0x1e8>)
 8004d74:	f993 3000 	ldrsb.w	r3, [r3]
 8004d78:	4619      	mov	r1, r3
 8004d7a:	4a5a      	ldr	r2, [pc, #360]	@ (8004ee4 <USART_TX_Buffer+0x1ec>)
 8004d7c:	2358      	movs	r3, #88	@ 0x58
 8004d7e:	fb01 f303 	mul.w	r3, r1, r3
 8004d82:	4413      	add	r3, r2
 8004d84:	3334      	adds	r3, #52	@ 0x34
 8004d86:	88fa      	ldrh	r2, [r7, #6]
 8004d88:	801a      	strh	r2, [r3, #0]
		DMA_Set_Target(&xUSART_TX[usart_dma_instance_number]);
 8004d8a:	4b55      	ldr	r3, [pc, #340]	@ (8004ee0 <USART_TX_Buffer+0x1e8>)
 8004d8c:	f993 3000 	ldrsb.w	r3, [r3]
 8004d90:	461a      	mov	r2, r3
 8004d92:	2358      	movs	r3, #88	@ 0x58
 8004d94:	fb02 f303 	mul.w	r3, r2, r3
 8004d98:	4a52      	ldr	r2, [pc, #328]	@ (8004ee4 <USART_TX_Buffer+0x1ec>)
 8004d9a:	4413      	add	r3, r2
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f7fd fd95 	bl	80028cc <DMA_Set_Target>
		DMA_Set_Trigger(&xUSART_TX[usart_dma_instance_number]);
 8004da2:	4b4f      	ldr	r3, [pc, #316]	@ (8004ee0 <USART_TX_Buffer+0x1e8>)
 8004da4:	f993 3000 	ldrsb.w	r3, [r3]
 8004da8:	461a      	mov	r2, r3
 8004daa:	2358      	movs	r3, #88	@ 0x58
 8004dac:	fb02 f303 	mul.w	r3, r2, r3
 8004db0:	4a4c      	ldr	r2, [pc, #304]	@ (8004ee4 <USART_TX_Buffer+0x1ec>)
 8004db2:	4413      	add	r3, r2
 8004db4:	4618      	mov	r0, r3
 8004db6:	f7fd fde9 	bl	800298c <DMA_Set_Trigger>
		config -> Port  -> CR3 |= USART_CR3_DMAT;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	695a      	ldr	r2, [r3, #20]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004dc8:	615a      	str	r2, [r3, #20]

		if(config->Port == USART1)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a46      	ldr	r2, [pc, #280]	@ (8004ee8 <USART_TX_Buffer+0x1f0>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d10c      	bne.n	8004dee <USART_TX_Buffer+0xf6>
		{
			while(!U1TX_Complete){}
 8004dd4:	bf00      	nop
 8004dd6:	4b45      	ldr	r3, [pc, #276]	@ (8004eec <USART_TX_Buffer+0x1f4>)
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	f083 0301 	eor.w	r3, r3, #1
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1f7      	bne.n	8004dd6 <USART_TX_Buffer+0xde>
			U1TX_Complete = 0;
 8004de6:	4b41      	ldr	r3, [pc, #260]	@ (8004eec <USART_TX_Buffer+0x1f4>)
 8004de8:	2200      	movs	r2, #0
 8004dea:	701a      	strb	r2, [r3, #0]
 8004dec:	e072      	b.n	8004ed4 <USART_TX_Buffer+0x1dc>

		}
		else if(config->Port == USART2)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a3f      	ldr	r2, [pc, #252]	@ (8004ef0 <USART_TX_Buffer+0x1f8>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d10c      	bne.n	8004e12 <USART_TX_Buffer+0x11a>
		{
			while(!U2TX_Complete){}
 8004df8:	bf00      	nop
 8004dfa:	4b3e      	ldr	r3, [pc, #248]	@ (8004ef4 <USART_TX_Buffer+0x1fc>)
 8004dfc:	781b      	ldrb	r3, [r3, #0]
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	f083 0301 	eor.w	r3, r3, #1
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1f7      	bne.n	8004dfa <USART_TX_Buffer+0x102>
			U2TX_Complete = 0;
 8004e0a:	4b3a      	ldr	r3, [pc, #232]	@ (8004ef4 <USART_TX_Buffer+0x1fc>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	701a      	strb	r2, [r3, #0]
 8004e10:	e060      	b.n	8004ed4 <USART_TX_Buffer+0x1dc>
		}
		else if(config->Port == USART3)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a38      	ldr	r2, [pc, #224]	@ (8004ef8 <USART_TX_Buffer+0x200>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d10c      	bne.n	8004e36 <USART_TX_Buffer+0x13e>
		{
			while(!U3TX_Complete){}
 8004e1c:	bf00      	nop
 8004e1e:	4b37      	ldr	r3, [pc, #220]	@ (8004efc <USART_TX_Buffer+0x204>)
 8004e20:	781b      	ldrb	r3, [r3, #0]
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	f083 0301 	eor.w	r3, r3, #1
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d1f7      	bne.n	8004e1e <USART_TX_Buffer+0x126>
			U3TX_Complete = 0;
 8004e2e:	4b33      	ldr	r3, [pc, #204]	@ (8004efc <USART_TX_Buffer+0x204>)
 8004e30:	2200      	movs	r2, #0
 8004e32:	701a      	strb	r2, [r3, #0]
 8004e34:	e04e      	b.n	8004ed4 <USART_TX_Buffer+0x1dc>
		}
		else if(config->Port == UART4)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a31      	ldr	r2, [pc, #196]	@ (8004f00 <USART_TX_Buffer+0x208>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d10c      	bne.n	8004e5a <USART_TX_Buffer+0x162>
		{
			while(!U4TX_Complete){}
 8004e40:	bf00      	nop
 8004e42:	4b30      	ldr	r3, [pc, #192]	@ (8004f04 <USART_TX_Buffer+0x20c>)
 8004e44:	781b      	ldrb	r3, [r3, #0]
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	f083 0301 	eor.w	r3, r3, #1
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d1f7      	bne.n	8004e42 <USART_TX_Buffer+0x14a>
			U4TX_Complete = 0;
 8004e52:	4b2c      	ldr	r3, [pc, #176]	@ (8004f04 <USART_TX_Buffer+0x20c>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	701a      	strb	r2, [r3, #0]
 8004e58:	e03c      	b.n	8004ed4 <USART_TX_Buffer+0x1dc>
		}
		else if(config->Port == UART5)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a2a      	ldr	r2, [pc, #168]	@ (8004f08 <USART_TX_Buffer+0x210>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d10c      	bne.n	8004e7e <USART_TX_Buffer+0x186>
		{
			while(!U5TX_Complete){}
 8004e64:	bf00      	nop
 8004e66:	4b29      	ldr	r3, [pc, #164]	@ (8004f0c <USART_TX_Buffer+0x214>)
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	f083 0301 	eor.w	r3, r3, #1
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1f7      	bne.n	8004e66 <USART_TX_Buffer+0x16e>
			U5TX_Complete = 0;
 8004e76:	4b25      	ldr	r3, [pc, #148]	@ (8004f0c <USART_TX_Buffer+0x214>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	701a      	strb	r2, [r3, #0]
 8004e7c:	e02a      	b.n	8004ed4 <USART_TX_Buffer+0x1dc>
		}
		else if(config->Port == USART6)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a23      	ldr	r2, [pc, #140]	@ (8004f10 <USART_TX_Buffer+0x218>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d125      	bne.n	8004ed4 <USART_TX_Buffer+0x1dc>
		{
			while(!U6TX_Complete){}
 8004e88:	bf00      	nop
 8004e8a:	4b22      	ldr	r3, [pc, #136]	@ (8004f14 <USART_TX_Buffer+0x21c>)
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	f083 0301 	eor.w	r3, r3, #1
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d1f7      	bne.n	8004e8a <USART_TX_Buffer+0x192>
			U6TX_Complete = 0;
 8004e9a:	4b1e      	ldr	r3, [pc, #120]	@ (8004f14 <USART_TX_Buffer+0x21c>)
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	701a      	strb	r2, [r3, #0]
 8004ea0:	e018      	b.n	8004ed4 <USART_TX_Buffer+0x1dc>


	}
	else
	{ //Will Take more time
		for(int i = 0; i <= length; i++)
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	617b      	str	r3, [r7, #20]
 8004ea6:	e011      	b.n	8004ecc <USART_TX_Buffer+0x1d4>
		{
			config->Port->DR = tx_buffer[i];
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	4413      	add	r3, r2
 8004eae:	781a      	ldrb	r2, [r3, #0]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	605a      	str	r2, [r3, #4]
			while(!(config->Port->SR & USART_SR_TXE));
 8004eb6:	bf00      	nop
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d0f8      	beq.n	8004eb8 <USART_TX_Buffer+0x1c0>
		for(int i = 0; i <= length; i++)
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	3301      	adds	r3, #1
 8004eca:	617b      	str	r3, [r7, #20]
 8004ecc:	88fb      	ldrh	r3, [r7, #6]
 8004ece:	697a      	ldr	r2, [r7, #20]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	dde9      	ble.n	8004ea8 <USART_TX_Buffer+0x1b0>
		}
	}

	return 1;
 8004ed4:	2301      	movs	r3, #1

}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3718      	adds	r7, #24
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	200007b4 	.word	0x200007b4
 8004ee4:	200005a4 	.word	0x200005a4
 8004ee8:	40011000 	.word	0x40011000
 8004eec:	200007ce 	.word	0x200007ce
 8004ef0:	40004400 	.word	0x40004400
 8004ef4:	200007d0 	.word	0x200007d0
 8004ef8:	40004800 	.word	0x40004800
 8004efc:	200007d2 	.word	0x200007d2
 8004f00:	40004c00 	.word	0x40004c00
 8004f04:	200007d4 	.word	0x200007d4
 8004f08:	40005000 	.word	0x40005000
 8004f0c:	200007d6 	.word	0x200007d6
 8004f10:	40011400 	.word	0x40011400
 8004f14:	200007d8 	.word	0x200007d8

08004f18 <USART_RX_Buffer>:

int8_t USART_RX_Buffer(USART_Config *config, uint8_t *rx_buffer, uint16_t length, bool circular_buffer_enable)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b086      	sub	sp, #24
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	4611      	mov	r1, r2
 8004f24:	461a      	mov	r2, r3
 8004f26:	460b      	mov	r3, r1
 8004f28:	80fb      	strh	r3, [r7, #6]
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	717b      	strb	r3, [r7, #5]
	if(config->dma_enable |= USART_Configuration.DMA_Enable.RX_Enable)
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	7c5b      	ldrb	r3, [r3, #17]
 8004f32:	2202      	movs	r2, #2
 8004f34:	4313      	orrs	r3, r2
 8004f36:	b2da      	uxtb	r2, r3
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	745a      	strb	r2, [r3, #17]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	7c5b      	ldrb	r3, [r3, #17]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f000 80d0 	beq.w	80050e6 <USART_RX_Buffer+0x1ce>
	{
		if(circular_buffer_enable == 1)
 8004f46:	797b      	ldrb	r3, [r7, #5]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d00c      	beq.n	8004f66 <USART_RX_Buffer+0x4e>
		{
			xUSART_RX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8004f4c:	4b75      	ldr	r3, [pc, #468]	@ (8005124 <USART_RX_Buffer+0x20c>)
 8004f4e:	f993 3000 	ldrsb.w	r3, [r3]
 8004f52:	4618      	mov	r0, r3
 8004f54:	2200      	movs	r2, #0
 8004f56:	4974      	ldr	r1, [pc, #464]	@ (8005128 <USART_RX_Buffer+0x210>)
 8004f58:	2358      	movs	r3, #88	@ 0x58
 8004f5a:	fb00 f303 	mul.w	r3, r0, r3
 8004f5e:	440b      	add	r3, r1
 8004f60:	3318      	adds	r3, #24
 8004f62:	601a      	str	r2, [r3, #0]
 8004f64:	e00c      	b.n	8004f80 <USART_RX_Buffer+0x68>
		}
		else
		{
			xUSART_RX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Enable;
 8004f66:	4b6f      	ldr	r3, [pc, #444]	@ (8005124 <USART_RX_Buffer+0x20c>)
 8004f68:	f993 3000 	ldrsb.w	r3, [r3]
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f72:	496d      	ldr	r1, [pc, #436]	@ (8005128 <USART_RX_Buffer+0x210>)
 8004f74:	2358      	movs	r3, #88	@ 0x58
 8004f76:	fb00 f303 	mul.w	r3, r0, r3
 8004f7a:	440b      	add	r3, r1
 8004f7c:	3318      	adds	r3, #24
 8004f7e:	601a      	str	r2, [r3, #0]
		}

		xUSART_RX[usart_dma_instance_number].memory_address = (uint32_t)rx_buffer;
 8004f80:	4b68      	ldr	r3, [pc, #416]	@ (8005124 <USART_RX_Buffer+0x20c>)
 8004f82:	f993 3000 	ldrsb.w	r3, [r3]
 8004f86:	4618      	mov	r0, r3
 8004f88:	68ba      	ldr	r2, [r7, #8]
 8004f8a:	4967      	ldr	r1, [pc, #412]	@ (8005128 <USART_RX_Buffer+0x210>)
 8004f8c:	2358      	movs	r3, #88	@ 0x58
 8004f8e:	fb00 f303 	mul.w	r3, r0, r3
 8004f92:	440b      	add	r3, r1
 8004f94:	3330      	adds	r3, #48	@ 0x30
 8004f96:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].peripheral_address = (uint32_t)&config->Port->DR;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	1d1a      	adds	r2, r3, #4
 8004f9e:	4b61      	ldr	r3, [pc, #388]	@ (8005124 <USART_RX_Buffer+0x20c>)
 8004fa0:	f993 3000 	ldrsb.w	r3, [r3]
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	4611      	mov	r1, r2
 8004fa8:	4a5f      	ldr	r2, [pc, #380]	@ (8005128 <USART_RX_Buffer+0x210>)
 8004faa:	2358      	movs	r3, #88	@ 0x58
 8004fac:	fb00 f303 	mul.w	r3, r0, r3
 8004fb0:	4413      	add	r3, r2
 8004fb2:	332c      	adds	r3, #44	@ 0x2c
 8004fb4:	6019      	str	r1, [r3, #0]
		xUSART_RX[usart_dma_instance_number].buffer_length = length;
 8004fb6:	4b5b      	ldr	r3, [pc, #364]	@ (8005124 <USART_RX_Buffer+0x20c>)
 8004fb8:	f993 3000 	ldrsb.w	r3, [r3]
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	4a5a      	ldr	r2, [pc, #360]	@ (8005128 <USART_RX_Buffer+0x210>)
 8004fc0:	2358      	movs	r3, #88	@ 0x58
 8004fc2:	fb01 f303 	mul.w	r3, r1, r3
 8004fc6:	4413      	add	r3, r2
 8004fc8:	3334      	adds	r3, #52	@ 0x34
 8004fca:	88fa      	ldrh	r2, [r7, #6]
 8004fcc:	801a      	strh	r2, [r3, #0]
		DMA_Set_Target(&xUSART_RX[usart_dma_instance_number]);
 8004fce:	4b55      	ldr	r3, [pc, #340]	@ (8005124 <USART_RX_Buffer+0x20c>)
 8004fd0:	f993 3000 	ldrsb.w	r3, [r3]
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	2358      	movs	r3, #88	@ 0x58
 8004fd8:	fb02 f303 	mul.w	r3, r2, r3
 8004fdc:	4a52      	ldr	r2, [pc, #328]	@ (8005128 <USART_RX_Buffer+0x210>)
 8004fde:	4413      	add	r3, r2
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7fd fc73 	bl	80028cc <DMA_Set_Target>
		DMA_Set_Trigger(&xUSART_RX[usart_dma_instance_number]);
 8004fe6:	4b4f      	ldr	r3, [pc, #316]	@ (8005124 <USART_RX_Buffer+0x20c>)
 8004fe8:	f993 3000 	ldrsb.w	r3, [r3]
 8004fec:	461a      	mov	r2, r3
 8004fee:	2358      	movs	r3, #88	@ 0x58
 8004ff0:	fb02 f303 	mul.w	r3, r2, r3
 8004ff4:	4a4c      	ldr	r2, [pc, #304]	@ (8005128 <USART_RX_Buffer+0x210>)
 8004ff6:	4413      	add	r3, r2
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f7fd fcc7 	bl	800298c <DMA_Set_Trigger>
		config -> Port -> CR3 |= USART_CR3_DMAR;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	695a      	ldr	r2, [r3, #20]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800500c:	615a      	str	r2, [r3, #20]

		if(config->Port == USART1)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a46      	ldr	r2, [pc, #280]	@ (800512c <USART_RX_Buffer+0x214>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d10c      	bne.n	8005032 <USART_RX_Buffer+0x11a>
		{
			while(!U1RX_Complete){}
 8005018:	bf00      	nop
 800501a:	4b45      	ldr	r3, [pc, #276]	@ (8005130 <USART_RX_Buffer+0x218>)
 800501c:	781b      	ldrb	r3, [r3, #0]
 800501e:	b2db      	uxtb	r3, r3
 8005020:	f083 0301 	eor.w	r3, r3, #1
 8005024:	b2db      	uxtb	r3, r3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d1f7      	bne.n	800501a <USART_RX_Buffer+0x102>
			U1RX_Complete = 0;
 800502a:	4b41      	ldr	r3, [pc, #260]	@ (8005130 <USART_RX_Buffer+0x218>)
 800502c:	2200      	movs	r2, #0
 800502e:	701a      	strb	r2, [r3, #0]
 8005030:	e073      	b.n	800511a <USART_RX_Buffer+0x202>

		}
		else if(config->Port == USART2)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a3f      	ldr	r2, [pc, #252]	@ (8005134 <USART_RX_Buffer+0x21c>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d10c      	bne.n	8005056 <USART_RX_Buffer+0x13e>
		{
			while(!U2RX_Complete){}
 800503c:	bf00      	nop
 800503e:	4b3e      	ldr	r3, [pc, #248]	@ (8005138 <USART_RX_Buffer+0x220>)
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	b2db      	uxtb	r3, r3
 8005044:	f083 0301 	eor.w	r3, r3, #1
 8005048:	b2db      	uxtb	r3, r3
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1f7      	bne.n	800503e <USART_RX_Buffer+0x126>
			U2RX_Complete = 0;
 800504e:	4b3a      	ldr	r3, [pc, #232]	@ (8005138 <USART_RX_Buffer+0x220>)
 8005050:	2200      	movs	r2, #0
 8005052:	701a      	strb	r2, [r3, #0]
 8005054:	e061      	b.n	800511a <USART_RX_Buffer+0x202>
		}
		else if(config->Port == USART3)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a38      	ldr	r2, [pc, #224]	@ (800513c <USART_RX_Buffer+0x224>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d10c      	bne.n	800507a <USART_RX_Buffer+0x162>
		{
			while(!U3RX_Complete){}
 8005060:	bf00      	nop
 8005062:	4b37      	ldr	r3, [pc, #220]	@ (8005140 <USART_RX_Buffer+0x228>)
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	b2db      	uxtb	r3, r3
 8005068:	f083 0301 	eor.w	r3, r3, #1
 800506c:	b2db      	uxtb	r3, r3
 800506e:	2b00      	cmp	r3, #0
 8005070:	d1f7      	bne.n	8005062 <USART_RX_Buffer+0x14a>
			U3RX_Complete = 0;
 8005072:	4b33      	ldr	r3, [pc, #204]	@ (8005140 <USART_RX_Buffer+0x228>)
 8005074:	2200      	movs	r2, #0
 8005076:	701a      	strb	r2, [r3, #0]
 8005078:	e04f      	b.n	800511a <USART_RX_Buffer+0x202>
		}
		else if(config->Port == UART4)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a31      	ldr	r2, [pc, #196]	@ (8005144 <USART_RX_Buffer+0x22c>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d10c      	bne.n	800509e <USART_RX_Buffer+0x186>
		{
			while(!U4RX_Complete){}
 8005084:	bf00      	nop
 8005086:	4b30      	ldr	r3, [pc, #192]	@ (8005148 <USART_RX_Buffer+0x230>)
 8005088:	781b      	ldrb	r3, [r3, #0]
 800508a:	b2db      	uxtb	r3, r3
 800508c:	f083 0301 	eor.w	r3, r3, #1
 8005090:	b2db      	uxtb	r3, r3
 8005092:	2b00      	cmp	r3, #0
 8005094:	d1f7      	bne.n	8005086 <USART_RX_Buffer+0x16e>
			U4RX_Complete = 0;
 8005096:	4b2c      	ldr	r3, [pc, #176]	@ (8005148 <USART_RX_Buffer+0x230>)
 8005098:	2200      	movs	r2, #0
 800509a:	701a      	strb	r2, [r3, #0]
 800509c:	e03d      	b.n	800511a <USART_RX_Buffer+0x202>
		}
		else if(config->Port == UART5)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a2a      	ldr	r2, [pc, #168]	@ (800514c <USART_RX_Buffer+0x234>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d10c      	bne.n	80050c2 <USART_RX_Buffer+0x1aa>
		{
			while(!U5RX_Complete){}
 80050a8:	bf00      	nop
 80050aa:	4b29      	ldr	r3, [pc, #164]	@ (8005150 <USART_RX_Buffer+0x238>)
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	f083 0301 	eor.w	r3, r3, #1
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d1f7      	bne.n	80050aa <USART_RX_Buffer+0x192>
			U5RX_Complete = 0;
 80050ba:	4b25      	ldr	r3, [pc, #148]	@ (8005150 <USART_RX_Buffer+0x238>)
 80050bc:	2200      	movs	r2, #0
 80050be:	701a      	strb	r2, [r3, #0]
 80050c0:	e02b      	b.n	800511a <USART_RX_Buffer+0x202>
		}
		else if(config->Port == USART6)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a23      	ldr	r2, [pc, #140]	@ (8005154 <USART_RX_Buffer+0x23c>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d126      	bne.n	800511a <USART_RX_Buffer+0x202>
		{
			while(!U6RX_Complete){}
 80050cc:	bf00      	nop
 80050ce:	4b22      	ldr	r3, [pc, #136]	@ (8005158 <USART_RX_Buffer+0x240>)
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	f083 0301 	eor.w	r3, r3, #1
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d1f7      	bne.n	80050ce <USART_RX_Buffer+0x1b6>
			U6RX_Complete = 0;
 80050de:	4b1e      	ldr	r3, [pc, #120]	@ (8005158 <USART_RX_Buffer+0x240>)
 80050e0:	2200      	movs	r2, #0
 80050e2:	701a      	strb	r2, [r3, #0]
 80050e4:	e019      	b.n	800511a <USART_RX_Buffer+0x202>
//		DMA_Disable_Target(&xUSART_RX[usart_dma_instance_number]);

	}
	else
	{ //Will Take more time
		for(int i = 0; i <= length; i++)
 80050e6:	2300      	movs	r3, #0
 80050e8:	617b      	str	r3, [r7, #20]
 80050ea:	e012      	b.n	8005112 <USART_RX_Buffer+0x1fa>
		{
			rx_buffer[i] = config->Port->DR ;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6859      	ldr	r1, [r3, #4]
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	68ba      	ldr	r2, [r7, #8]
 80050f6:	4413      	add	r3, r2
 80050f8:	b2ca      	uxtb	r2, r1
 80050fa:	701a      	strb	r2, [r3, #0]
			while(!(config->Port->SR & USART_SR_RXNE));
 80050fc:	bf00      	nop
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 0320 	and.w	r3, r3, #32
 8005108:	2b00      	cmp	r3, #0
 800510a:	d0f8      	beq.n	80050fe <USART_RX_Buffer+0x1e6>
		for(int i = 0; i <= length; i++)
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	3301      	adds	r3, #1
 8005110:	617b      	str	r3, [r7, #20]
 8005112:	88fb      	ldrh	r3, [r7, #6]
 8005114:	697a      	ldr	r2, [r7, #20]
 8005116:	429a      	cmp	r2, r3
 8005118:	dde8      	ble.n	80050ec <USART_RX_Buffer+0x1d4>
		}
	}

	return 1;
 800511a:	2301      	movs	r3, #1

}
 800511c:	4618      	mov	r0, r3
 800511e:	3718      	adds	r7, #24
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}
 8005124:	200007b4 	.word	0x200007b4
 8005128:	20000394 	.word	0x20000394
 800512c:	40011000 	.word	0x40011000
 8005130:	200007cf 	.word	0x200007cf
 8005134:	40004400 	.word	0x40004400
 8005138:	200007d1 	.word	0x200007d1
 800513c:	40004800 	.word	0x40004800
 8005140:	200007d3 	.word	0x200007d3
 8005144:	40004c00 	.word	0x40004c00
 8005148:	200007d5 	.word	0x200007d5
 800514c:	40005000 	.word	0x40005000
 8005150:	200007d7 	.word	0x200007d7
 8005154:	40011400 	.word	0x40011400
 8005158:	200007d9 	.word	0x200007d9

0800515c <USART_TX_Single_Byte>:

void USART_TX_Single_Byte(USART_Config *config, uint8_t data)
{
 800515c:	b480      	push	{r7}
 800515e:	b083      	sub	sp, #12
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	460b      	mov	r3, r1
 8005166:	70fb      	strb	r3, [r7, #3]
	config->Port->DR = data;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	78fa      	ldrb	r2, [r7, #3]
 800516e:	605a      	str	r2, [r3, #4]
	while(!(config->Port->SR & USART_SR_TXE));
 8005170:	bf00      	nop
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800517c:	2b00      	cmp	r3, #0
 800517e:	d0f8      	beq.n	8005172 <USART_TX_Single_Byte+0x16>
}
 8005180:	bf00      	nop
 8005182:	bf00      	nop
 8005184:	370c      	adds	r7, #12
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
	...

08005190 <__NVIC_SetPriority>:
{
 8005190:	b480      	push	{r7}
 8005192:	b083      	sub	sp, #12
 8005194:	af00      	add	r7, sp, #0
 8005196:	4603      	mov	r3, r0
 8005198:	6039      	str	r1, [r7, #0]
 800519a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800519c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	db0a      	blt.n	80051ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	b2da      	uxtb	r2, r3
 80051a8:	490c      	ldr	r1, [pc, #48]	@ (80051dc <__NVIC_SetPriority+0x4c>)
 80051aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ae:	0112      	lsls	r2, r2, #4
 80051b0:	b2d2      	uxtb	r2, r2
 80051b2:	440b      	add	r3, r1
 80051b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80051b8:	e00a      	b.n	80051d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	b2da      	uxtb	r2, r3
 80051be:	4908      	ldr	r1, [pc, #32]	@ (80051e0 <__NVIC_SetPriority+0x50>)
 80051c0:	79fb      	ldrb	r3, [r7, #7]
 80051c2:	f003 030f 	and.w	r3, r3, #15
 80051c6:	3b04      	subs	r3, #4
 80051c8:	0112      	lsls	r2, r2, #4
 80051ca:	b2d2      	uxtb	r2, r2
 80051cc:	440b      	add	r3, r1
 80051ce:	761a      	strb	r2, [r3, #24]
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr
 80051dc:	e000e100 	.word	0xe000e100
 80051e0:	e000ed00 	.word	0xe000ed00

080051e4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80051e4:	b480      	push	{r7}
 80051e6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80051e8:	f3bf 8f4f 	dsb	sy
}
 80051ec:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80051ee:	4b06      	ldr	r3, [pc, #24]	@ (8005208 <__NVIC_SystemReset+0x24>)
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80051f6:	4904      	ldr	r1, [pc, #16]	@ (8005208 <__NVIC_SystemReset+0x24>)
 80051f8:	4b04      	ldr	r3, [pc, #16]	@ (800520c <__NVIC_SystemReset+0x28>)
 80051fa:	4313      	orrs	r3, r2
 80051fc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80051fe:	f3bf 8f4f 	dsb	sy
}
 8005202:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8005204:	bf00      	nop
 8005206:	e7fd      	b.n	8005204 <__NVIC_SystemReset+0x20>
 8005208:	e000ed00 	.word	0xe000ed00
 800520c:	05fa0004 	.word	0x05fa0004

08005210 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	3b01      	subs	r3, #1
 800521c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005220:	d301      	bcc.n	8005226 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005222:	2301      	movs	r3, #1
 8005224:	e00f      	b.n	8005246 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005226:	4a0a      	ldr	r2, [pc, #40]	@ (8005250 <SysTick_Config+0x40>)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	3b01      	subs	r3, #1
 800522c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800522e:	210f      	movs	r1, #15
 8005230:	f04f 30ff 	mov.w	r0, #4294967295
 8005234:	f7ff ffac 	bl	8005190 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005238:	4b05      	ldr	r3, [pc, #20]	@ (8005250 <SysTick_Config+0x40>)
 800523a:	2200      	movs	r2, #0
 800523c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800523e:	4b04      	ldr	r3, [pc, #16]	@ (8005250 <SysTick_Config+0x40>)
 8005240:	2207      	movs	r2, #7
 8005242:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005244:	2300      	movs	r3, #0
}
 8005246:	4618      	mov	r0, r3
 8005248:	3708      	adds	r7, #8
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	e000e010 	.word	0xe000e010

08005254 <MCU_Clock_Setup>:
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b082      	sub	sp, #8
 8005258:	af00      	add	r7, sp, #0
	SystemInit();
 800525a:	f000 fec5 	bl	8005fe8 <SystemInit>
	uint8_t pll_m = 8;
 800525e:	2308      	movs	r3, #8
 8005260:	71fb      	strb	r3, [r7, #7]
	uint16_t pll_n = 336; //192
 8005262:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8005266:	80bb      	strh	r3, [r7, #4]
	uint8_t pll_p = 0;
 8005268:	2300      	movs	r3, #0
 800526a:	70fb      	strb	r3, [r7, #3]
	uint8_t pll_q = 7;
 800526c:	2307      	movs	r3, #7
 800526e:	70bb      	strb	r3, [r7, #2]
	RCC->PLLCFGR = 0x00000000;
 8005270:	4b3c      	ldr	r3, [pc, #240]	@ (8005364 <MCU_Clock_Setup+0x110>)
 8005272:	2200      	movs	r2, #0
 8005274:	605a      	str	r2, [r3, #4]
	RCC -> CR |= RCC_CR_HSEON;
 8005276:	4b3b      	ldr	r3, [pc, #236]	@ (8005364 <MCU_Clock_Setup+0x110>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a3a      	ldr	r2, [pc, #232]	@ (8005364 <MCU_Clock_Setup+0x110>)
 800527c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005280:	6013      	str	r3, [r2, #0]
	while(!(RCC -> CR & RCC_CR_HSERDY)){}
 8005282:	bf00      	nop
 8005284:	4b37      	ldr	r3, [pc, #220]	@ (8005364 <MCU_Clock_Setup+0x110>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d0f9      	beq.n	8005284 <MCU_Clock_Setup+0x30>
	RCC -> APB1ENR |= RCC_APB1ENR_PWREN;
 8005290:	4b34      	ldr	r3, [pc, #208]	@ (8005364 <MCU_Clock_Setup+0x110>)
 8005292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005294:	4a33      	ldr	r2, [pc, #204]	@ (8005364 <MCU_Clock_Setup+0x110>)
 8005296:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800529a:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR ->CR |= PWR_CR_VOS;
 800529c:	4b32      	ldr	r3, [pc, #200]	@ (8005368 <MCU_Clock_Setup+0x114>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a31      	ldr	r2, [pc, #196]	@ (8005368 <MCU_Clock_Setup+0x114>)
 80052a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80052a6:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
 80052a8:	4b30      	ldr	r3, [pc, #192]	@ (800536c <MCU_Clock_Setup+0x118>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a2f      	ldr	r2, [pc, #188]	@ (800536c <MCU_Clock_Setup+0x118>)
 80052ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80052b2:	f043 0305 	orr.w	r3, r3, #5
 80052b6:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR |= (pll_q << 24) | (pll_p << 16) | (pll_n << 6) | (pll_m << 0);
 80052b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005364 <MCU_Clock_Setup+0x110>)
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	78ba      	ldrb	r2, [r7, #2]
 80052be:	0611      	lsls	r1, r2, #24
 80052c0:	78fa      	ldrb	r2, [r7, #3]
 80052c2:	0412      	lsls	r2, r2, #16
 80052c4:	4311      	orrs	r1, r2
 80052c6:	88ba      	ldrh	r2, [r7, #4]
 80052c8:	0192      	lsls	r2, r2, #6
 80052ca:	4311      	orrs	r1, r2
 80052cc:	79fa      	ldrb	r2, [r7, #7]
 80052ce:	430a      	orrs	r2, r1
 80052d0:	4611      	mov	r1, r2
 80052d2:	4a24      	ldr	r2, [pc, #144]	@ (8005364 <MCU_Clock_Setup+0x110>)
 80052d4:	430b      	orrs	r3, r1
 80052d6:	6053      	str	r3, [r2, #4]
	RCC ->PLLCFGR |= 1 << 22;
 80052d8:	4b22      	ldr	r3, [pc, #136]	@ (8005364 <MCU_Clock_Setup+0x110>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	4a21      	ldr	r2, [pc, #132]	@ (8005364 <MCU_Clock_Setup+0x110>)
 80052de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80052e2:	6053      	str	r3, [r2, #4]
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1;
 80052e4:	4b1f      	ldr	r3, [pc, #124]	@ (8005364 <MCU_Clock_Setup+0x110>)
 80052e6:	4a1f      	ldr	r2, [pc, #124]	@ (8005364 <MCU_Clock_Setup+0x110>)
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV4;
 80052ec:	4b1d      	ldr	r3, [pc, #116]	@ (8005364 <MCU_Clock_Setup+0x110>)
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	4a1c      	ldr	r2, [pc, #112]	@ (8005364 <MCU_Clock_Setup+0x110>)
 80052f2:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 80052f6:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV2;
 80052f8:	4b1a      	ldr	r3, [pc, #104]	@ (8005364 <MCU_Clock_Setup+0x110>)
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	4a19      	ldr	r2, [pc, #100]	@ (8005364 <MCU_Clock_Setup+0x110>)
 80052fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005302:	6093      	str	r3, [r2, #8]
	RCC -> CR |= RCC_CR_PLLON;
 8005304:	4b17      	ldr	r3, [pc, #92]	@ (8005364 <MCU_Clock_Setup+0x110>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a16      	ldr	r2, [pc, #88]	@ (8005364 <MCU_Clock_Setup+0x110>)
 800530a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800530e:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY)){}
 8005310:	bf00      	nop
 8005312:	4b14      	ldr	r3, [pc, #80]	@ (8005364 <MCU_Clock_Setup+0x110>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d0f9      	beq.n	8005312 <MCU_Clock_Setup+0xbe>
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 800531e:	4b11      	ldr	r3, [pc, #68]	@ (8005364 <MCU_Clock_Setup+0x110>)
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	4a10      	ldr	r2, [pc, #64]	@ (8005364 <MCU_Clock_Setup+0x110>)
 8005324:	f043 0302 	orr.w	r3, r3, #2
 8005328:	6093      	str	r3, [r2, #8]
	while((RCC -> CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 800532a:	bf00      	nop
 800532c:	4b0d      	ldr	r3, [pc, #52]	@ (8005364 <MCU_Clock_Setup+0x110>)
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f003 0308 	and.w	r3, r3, #8
 8005334:	2b08      	cmp	r3, #8
 8005336:	d1f9      	bne.n	800532c <MCU_Clock_Setup+0xd8>
	SystemCoreClockUpdate();
 8005338:	f000 fe68 	bl	800600c <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/168);
 800533c:	4b0c      	ldr	r3, [pc, #48]	@ (8005370 <MCU_Clock_Setup+0x11c>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	08db      	lsrs	r3, r3, #3
 8005342:	4a0c      	ldr	r2, [pc, #48]	@ (8005374 <MCU_Clock_Setup+0x120>)
 8005344:	fba2 2303 	umull	r2, r3, r2, r3
 8005348:	085b      	lsrs	r3, r3, #1
 800534a:	4618      	mov	r0, r3
 800534c:	f7ff ff60 	bl	8005210 <SysTick_Config>
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8005350:	4b04      	ldr	r3, [pc, #16]	@ (8005364 <MCU_Clock_Setup+0x110>)
 8005352:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005354:	4a03      	ldr	r2, [pc, #12]	@ (8005364 <MCU_Clock_Setup+0x110>)
 8005356:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800535a:	6453      	str	r3, [r2, #68]	@ 0x44
}
 800535c:	bf00      	nop
 800535e:	3708      	adds	r7, #8
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}
 8005364:	40023800 	.word	0x40023800
 8005368:	40007000 	.word	0x40007000
 800536c:	40023c00 	.word	0x40023c00
 8005370:	20000004 	.word	0x20000004
 8005374:	18618619 	.word	0x18618619

08005378 <MCU_Clock_DeInit>:
{
 8005378:	b480      	push	{r7}
 800537a:	af00      	add	r7, sp, #0
    RCC->CR |= RCC_CR_HSION;
 800537c:	4b14      	ldr	r3, [pc, #80]	@ (80053d0 <MCU_Clock_DeInit+0x58>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a13      	ldr	r2, [pc, #76]	@ (80053d0 <MCU_Clock_DeInit+0x58>)
 8005382:	f043 0301 	orr.w	r3, r3, #1
 8005386:	6013      	str	r3, [r2, #0]
    while (!(RCC->CR & RCC_CR_HSIRDY)) { }
 8005388:	bf00      	nop
 800538a:	4b11      	ldr	r3, [pc, #68]	@ (80053d0 <MCU_Clock_DeInit+0x58>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d0f9      	beq.n	800538a <MCU_Clock_DeInit+0x12>
    RCC->CFGR = 0x00000000U;
 8005396:	4b0e      	ldr	r3, [pc, #56]	@ (80053d0 <MCU_Clock_DeInit+0x58>)
 8005398:	2200      	movs	r2, #0
 800539a:	609a      	str	r2, [r3, #8]
    RCC->CR &= ~(RCC_CR_PLLON   |   // disable PLL
 800539c:	4b0c      	ldr	r3, [pc, #48]	@ (80053d0 <MCU_Clock_DeInit+0x58>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a0b      	ldr	r2, [pc, #44]	@ (80053d0 <MCU_Clock_DeInit+0x58>)
 80053a2:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 80053a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053aa:	6013      	str	r3, [r2, #0]
    RCC->PLLCFGR = 0x24003010U;
 80053ac:	4b08      	ldr	r3, [pc, #32]	@ (80053d0 <MCU_Clock_DeInit+0x58>)
 80053ae:	4a09      	ldr	r2, [pc, #36]	@ (80053d4 <MCU_Clock_DeInit+0x5c>)
 80053b0:	605a      	str	r2, [r3, #4]
    RCC->CR &= ~RCC_CR_HSEBYP;
 80053b2:	4b07      	ldr	r3, [pc, #28]	@ (80053d0 <MCU_Clock_DeInit+0x58>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a06      	ldr	r2, [pc, #24]	@ (80053d0 <MCU_Clock_DeInit+0x58>)
 80053b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053bc:	6013      	str	r3, [r2, #0]
    RCC->CIR = 0x00000000U;
 80053be:	4b04      	ldr	r3, [pc, #16]	@ (80053d0 <MCU_Clock_DeInit+0x58>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	60da      	str	r2, [r3, #12]
}
 80053c4:	bf00      	nop
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop
 80053d0:	40023800 	.word	0x40023800
 80053d4:	24003010 	.word	0x24003010

080053d8 <Delay_Config>:
{
 80053d8:	b480      	push	{r7}
 80053da:	af00      	add	r7, sp, #0
	SysTick->CTRL = 0;
 80053dc:	4b09      	ldr	r3, [pc, #36]	@ (8005404 <Delay_Config+0x2c>)
 80053de:	2200      	movs	r2, #0
 80053e0:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0x00FFFFFF;
 80053e2:	4b08      	ldr	r3, [pc, #32]	@ (8005404 <Delay_Config+0x2c>)
 80053e4:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 80053e8:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 80053ea:	4b06      	ldr	r3, [pc, #24]	@ (8005404 <Delay_Config+0x2c>)
 80053ec:	2200      	movs	r2, #0
 80053ee:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 80053f0:	4b04      	ldr	r3, [pc, #16]	@ (8005404 <Delay_Config+0x2c>)
 80053f2:	2205      	movs	r2, #5
 80053f4:	601a      	str	r2, [r3, #0]
	return (0UL);                                                     /* Function successful */
 80053f6:	2300      	movs	r3, #0
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr
 8005402:	bf00      	nop
 8005404:	e000e010 	.word	0xe000e010

08005408 <Delay_ms>:
{
 8005408:	b480      	push	{r7}
 800540a:	b085      	sub	sp, #20
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
	unsigned long x =0x29040 * (ms);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a0f      	ldr	r2, [pc, #60]	@ (8005450 <Delay_ms+0x48>)
 8005414:	fb02 f303 	mul.w	r3, r2, r3
 8005418:	60fb      	str	r3, [r7, #12]
	SysTick->LOAD =  x ;
 800541a:	4a0e      	ldr	r2, [pc, #56]	@ (8005454 <Delay_ms+0x4c>)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	6053      	str	r3, [r2, #4]
	SysTick->VAL = 0;
 8005420:	4b0c      	ldr	r3, [pc, #48]	@ (8005454 <Delay_ms+0x4c>)
 8005422:	2200      	movs	r2, #0
 8005424:	609a      	str	r2, [r3, #8]
	SysTick->CTRL |= 1;
 8005426:	4b0b      	ldr	r3, [pc, #44]	@ (8005454 <Delay_ms+0x4c>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a0a      	ldr	r2, [pc, #40]	@ (8005454 <Delay_ms+0x4c>)
 800542c:	f043 0301 	orr.w	r3, r3, #1
 8005430:	6013      	str	r3, [r2, #0]
	while((SysTick->CTRL & 0x00010000) == 0);
 8005432:	bf00      	nop
 8005434:	4b07      	ldr	r3, [pc, #28]	@ (8005454 <Delay_ms+0x4c>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800543c:	2b00      	cmp	r3, #0
 800543e:	d0f9      	beq.n	8005434 <Delay_ms+0x2c>
	return (0UL);                                                     /* Function successful */
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3714      	adds	r7, #20
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	00029040 	.word	0x00029040
 8005454:	e000e010 	.word	0xe000e010

08005458 <Delay_s>:
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
	s = s * 1000;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005466:	fb02 f303 	mul.w	r3, r2, r3
 800546a:	607b      	str	r3, [r7, #4]
	for (; s>0; s--)
 800546c:	e005      	b.n	800547a <Delay_s+0x22>
		Delay_ms(1);
 800546e:	2001      	movs	r0, #1
 8005470:	f7ff ffca 	bl	8005408 <Delay_ms>
	for (; s>0; s--)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	3b01      	subs	r3, #1
 8005478:	607b      	str	r3, [r7, #4]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d1f6      	bne.n	800546e <Delay_s+0x16>
	return (0UL);
 8005480:	2300      	movs	r3, #0
}
 8005482:	4618      	mov	r0, r3
 8005484:	3708      	adds	r7, #8
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
	...

0800548c <Systick_DeInit>:
	RCC -> APB1RSTR = 0xFFFFFFFF;
	RCC -> APB2RSTR = 0xFFFFFFFF;
}

__STATIC_INLINE void Systick_DeInit(void)
{
 800548c:	b480      	push	{r7}
 800548e:	af00      	add	r7, sp, #0
    // 1) Disable SysTick counter and its IRQ
    SysTick->CTRL = 0x00000000U;
 8005490:	4b09      	ldr	r3, [pc, #36]	@ (80054b8 <Systick_DeInit+0x2c>)
 8005492:	2200      	movs	r2, #0
 8005494:	601a      	str	r2, [r3, #0]

    // 2) Clear reload value and current value
    SysTick->LOAD = 0x00000000U;
 8005496:	4b08      	ldr	r3, [pc, #32]	@ (80054b8 <Systick_DeInit+0x2c>)
 8005498:	2200      	movs	r2, #0
 800549a:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0x00000000U;
 800549c:	4b06      	ldr	r3, [pc, #24]	@ (80054b8 <Systick_DeInit+0x2c>)
 800549e:	2200      	movs	r2, #0
 80054a0:	609a      	str	r2, [r3, #8]

    // 3) Clear any SysTick active bit in System
    SCB->SHCSR &= ~SCB_SHCSR_SYSTICKACT_Msk;
 80054a2:	4b06      	ldr	r3, [pc, #24]	@ (80054bc <Systick_DeInit+0x30>)
 80054a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a6:	4a05      	ldr	r2, [pc, #20]	@ (80054bc <Systick_DeInit+0x30>)
 80054a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054ac:	6253      	str	r3, [r2, #36]	@ 0x24
}
 80054ae:	bf00      	nop
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr
 80054b8:	e000e010 	.word	0xe000e010
 80054bc:	e000ed00 	.word	0xe000ed00

080054c0 <GPIO_Pin_Low>:
 * @brief  Sets a specific pin low.
 * @param  Port: Pointer to GPIO port base address.
 * @param  pin: Pin number to set low (0-15).
 */
__STATIC_INLINE  void GPIO_Pin_Low(GPIO_TypeDef *Port, int pin)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
	Port -> ODR &= ~(1 << pin);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	2101      	movs	r1, #1
 80054d0:	683a      	ldr	r2, [r7, #0]
 80054d2:	fa01 f202 	lsl.w	r2, r1, r2
 80054d6:	43d2      	mvns	r2, r2
 80054d8:	401a      	ands	r2, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	615a      	str	r2, [r3, #20]
}
 80054de:	bf00      	nop
 80054e0:	370c      	adds	r7, #12
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr

080054ea <GPIO_Pin_Toggle>:


__STATIC_INLINE  void GPIO_Pin_Toggle(GPIO_TypeDef *Port, int pin)
{
 80054ea:	b480      	push	{r7}
 80054ec:	b083      	sub	sp, #12
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
 80054f2:	6039      	str	r1, [r7, #0]
	Port -> ODR ^= (1 << pin);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	695b      	ldr	r3, [r3, #20]
 80054f8:	2101      	movs	r1, #1
 80054fa:	683a      	ldr	r2, [r7, #0]
 80054fc:	fa01 f202 	lsl.w	r2, r1, r2
 8005500:	405a      	eors	r2, r3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	615a      	str	r2, [r3, #20]
}
 8005506:	bf00      	nop
 8005508:	370c      	adds	r7, #12
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr

08005512 <GPIO_Pin_High>:
 * @brief  Sets a specific pin high.
 * @param  Port: Pointer to GPIO port base address.
 * @param  pin: Pin number to set high (0-15).
 */
__STATIC_INLINE  void GPIO_Pin_High(GPIO_TypeDef *Port, int pin)
{
 8005512:	b480      	push	{r7}
 8005514:	b083      	sub	sp, #12
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
 800551a:	6039      	str	r1, [r7, #0]
	Port -> ODR |= 1 << pin;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	695b      	ldr	r3, [r3, #20]
 8005520:	2101      	movs	r1, #1
 8005522:	683a      	ldr	r2, [r7, #0]
 8005524:	fa01 f202 	lsl.w	r2, r1, r2
 8005528:	431a      	orrs	r2, r3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	615a      	str	r2, [r3, #20]
}
 800552e:	bf00      	nop
 8005530:	370c      	adds	r7, #12
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr
	...

0800553c <Validate_And_Execute_Command>:
uint16_t len = 0;
uint32_t CRC_Rec1 = 0, CRC_Rec2 = 0;

/* =========================== Packet Validation =========================== */
bool Validate_And_Execute_Command(uint8_t *buf, uint16_t len)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b086      	sub	sp, #24
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	460b      	mov	r3, r1
 8005546:	807b      	strh	r3, [r7, #2]
	if (len < PACKET_LENGTH_MIN || len > PACKET_LENGTH_MAX) return false;
 8005548:	887b      	ldrh	r3, [r7, #2]
 800554a:	2b09      	cmp	r3, #9
 800554c:	d903      	bls.n	8005556 <Validate_And_Execute_Command+0x1a>
 800554e:	887b      	ldrh	r3, [r7, #2]
 8005550:	f5b3 7f85 	cmp.w	r3, #266	@ 0x10a
 8005554:	d901      	bls.n	800555a <Validate_And_Execute_Command+0x1e>
 8005556:	2300      	movs	r3, #0
 8005558:	e063      	b.n	8005622 <Validate_And_Execute_Command+0xe6>

	if (buf[0] != HEADER_1 || buf[1] != HEADER_2 ||
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	781b      	ldrb	r3, [r3, #0]
 800555e:	2baa      	cmp	r3, #170	@ 0xaa
 8005560:	d112      	bne.n	8005588 <Validate_And_Execute_Command+0x4c>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	3301      	adds	r3, #1
 8005566:	781b      	ldrb	r3, [r3, #0]
 8005568:	2b55      	cmp	r3, #85	@ 0x55
 800556a:	d10d      	bne.n	8005588 <Validate_And_Execute_Command+0x4c>
			buf[len-2] != FOOTER_1 || buf[len-1] != FOOTER_2)
 800556c:	887b      	ldrh	r3, [r7, #2]
 800556e:	3b02      	subs	r3, #2
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	4413      	add	r3, r2
 8005574:	781b      	ldrb	r3, [r3, #0]
	if (buf[0] != HEADER_1 || buf[1] != HEADER_2 ||
 8005576:	2bbb      	cmp	r3, #187	@ 0xbb
 8005578:	d106      	bne.n	8005588 <Validate_And_Execute_Command+0x4c>
			buf[len-2] != FOOTER_1 || buf[len-1] != FOOTER_2)
 800557a:	887b      	ldrh	r3, [r7, #2]
 800557c:	3b01      	subs	r3, #1
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	4413      	add	r3, r2
 8005582:	781b      	ldrb	r3, [r3, #0]
 8005584:	2b66      	cmp	r3, #102	@ 0x66
 8005586:	d001      	beq.n	800558c <Validate_And_Execute_Command+0x50>
		return false;
 8005588:	2300      	movs	r3, #0
 800558a:	e04a      	b.n	8005622 <Validate_And_Execute_Command+0xe6>

	uint32_t received_crc = ((uint32_t)buf[len-6] << 24) | ((uint32_t)buf[len-5] << 16) |
 800558c:	887b      	ldrh	r3, [r7, #2]
 800558e:	3b06      	subs	r3, #6
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	4413      	add	r3, r2
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	061a      	lsls	r2, r3, #24
 8005598:	887b      	ldrh	r3, [r7, #2]
 800559a:	3b05      	subs	r3, #5
 800559c:	6879      	ldr	r1, [r7, #4]
 800559e:	440b      	add	r3, r1
 80055a0:	781b      	ldrb	r3, [r3, #0]
 80055a2:	041b      	lsls	r3, r3, #16
 80055a4:	431a      	orrs	r2, r3
			((uint32_t)buf[len-4] << 8)  | ((uint32_t)buf[len-3]);
 80055a6:	887b      	ldrh	r3, [r7, #2]
 80055a8:	3b04      	subs	r3, #4
 80055aa:	6879      	ldr	r1, [r7, #4]
 80055ac:	440b      	add	r3, r1
 80055ae:	781b      	ldrb	r3, [r3, #0]
 80055b0:	021b      	lsls	r3, r3, #8
	uint32_t received_crc = ((uint32_t)buf[len-6] << 24) | ((uint32_t)buf[len-5] << 16) |
 80055b2:	4313      	orrs	r3, r2
			((uint32_t)buf[len-4] << 8)  | ((uint32_t)buf[len-3]);
 80055b4:	887a      	ldrh	r2, [r7, #2]
 80055b6:	3a03      	subs	r2, #3
 80055b8:	6879      	ldr	r1, [r7, #4]
 80055ba:	440a      	add	r2, r1
 80055bc:	7812      	ldrb	r2, [r2, #0]
	uint32_t received_crc = ((uint32_t)buf[len-6] << 24) | ((uint32_t)buf[len-5] << 16) |
 80055be:	4313      	orrs	r3, r2
 80055c0:	613b      	str	r3, [r7, #16]

	uint32_t computed_crc = CRC_Compute_8Bit_Block(&buf[2], len - 8);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	1c9a      	adds	r2, r3, #2
 80055c6:	887b      	ldrh	r3, [r7, #2]
 80055c8:	3b08      	subs	r3, #8
 80055ca:	4619      	mov	r1, r3
 80055cc:	4610      	mov	r0, r2
 80055ce:	f7fb faef 	bl	8000bb0 <CRC_Compute_8Bit_Block>
 80055d2:	60f8      	str	r0, [r7, #12]

	if (received_crc != computed_crc) return false;
 80055d4:	693a      	ldr	r2, [r7, #16]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	429a      	cmp	r2, r3
 80055da:	d001      	beq.n	80055e0 <Validate_And_Execute_Command+0xa4>
 80055dc:	2300      	movs	r3, #0
 80055de:	e020      	b.n	8005622 <Validate_And_Execute_Command+0xe6>

	uint8_t opcode = buf[2];
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	789b      	ldrb	r3, [r3, #2]
 80055e4:	72fb      	strb	r3, [r7, #11]
	command_rec = buf[2];
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	3302      	adds	r3, #2
 80055ea:	781a      	ldrb	r2, [r3, #0]
 80055ec:	4b0f      	ldr	r3, [pc, #60]	@ (800562c <Validate_And_Execute_Command+0xf0>)
 80055ee:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < sizeof(command_table)/sizeof(command_table[0]); i++) {
 80055f0:	2300      	movs	r3, #0
 80055f2:	617b      	str	r3, [r7, #20]
 80055f4:	e011      	b.n	800561a <Validate_And_Execute_Command+0xde>
		if (command_table[i].opcode == opcode) {
 80055f6:	4a0e      	ldr	r2, [pc, #56]	@ (8005630 <Validate_And_Execute_Command+0xf4>)
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80055fe:	7afa      	ldrb	r2, [r7, #11]
 8005600:	429a      	cmp	r2, r3
 8005602:	d107      	bne.n	8005614 <Validate_And_Execute_Command+0xd8>
			command_table[i].handler();
 8005604:	4a0a      	ldr	r2, [pc, #40]	@ (8005630 <Validate_And_Execute_Command+0xf4>)
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	00db      	lsls	r3, r3, #3
 800560a:	4413      	add	r3, r2
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	4798      	blx	r3
			return true;
 8005610:	2301      	movs	r3, #1
 8005612:	e006      	b.n	8005622 <Validate_And_Execute_Command+0xe6>
	for (int i = 0; i < sizeof(command_table)/sizeof(command_table[0]); i++) {
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	3301      	adds	r3, #1
 8005618:	617b      	str	r3, [r7, #20]
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	2b07      	cmp	r3, #7
 800561e:	d9ea      	bls.n	80055f6 <Validate_And_Execute_Command+0xba>
		}
	}

	return false;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3718      	adds	r7, #24
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	200007da 	.word	0x200007da
 8005630:	080066e4 	.word	0x080066e4

08005634 <Bootloader>:
	Req_Request     = 0x01,
	Req_ACK  	= 0x02,
}Request_List;

void Bootloader(void)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af04      	add	r7, sp, #16
	DMA_Memory_To_Memory_Transfer(buffer1, 8, 0, (uint8_t *)buffer, 8, 1, PACKET_LENGTH_MAX);
 800563a:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 800563e:	9302      	str	r3, [sp, #8]
 8005640:	2301      	movs	r3, #1
 8005642:	9301      	str	r3, [sp, #4]
 8005644:	2308      	movs	r3, #8
 8005646:	9300      	str	r3, [sp, #0]
 8005648:	4b2a      	ldr	r3, [pc, #168]	@ (80056f4 <Bootloader+0xc0>)
 800564a:	2200      	movs	r2, #0
 800564c:	2108      	movs	r1, #8
 800564e:	482a      	ldr	r0, [pc, #168]	@ (80056f8 <Bootloader+0xc4>)
 8005650:	f7fd fa50 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>

	Custom_Comm_Init(256000);
 8005654:	f44f 307a 	mov.w	r0, #256000	@ 0x3e800
 8005658:	f7fb fb14 	bl	8000c84 <Custom_Comm_Init>


	while (1) {
		switch (state) {
 800565c:	4b27      	ldr	r3, [pc, #156]	@ (80056fc <Bootloader+0xc8>)
 800565e:	781b      	ldrb	r3, [r3, #0]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d002      	beq.n	800566a <Bootloader+0x36>
 8005664:	2b01      	cmp	r3, #1
 8005666:	d024      	beq.n	80056b2 <Bootloader+0x7e>
 8005668:	e7f8      	b.n	800565c <Bootloader+0x28>
		case STATE_WAIT_CONNECT:
			DMA_Memory_To_Memory_Transfer(buffer1, 8, 0, (uint8_t *)buffer, 8, 1, PACKET_LENGTH_MAX);
 800566a:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 800566e:	9302      	str	r3, [sp, #8]
 8005670:	2301      	movs	r3, #1
 8005672:	9301      	str	r3, [sp, #4]
 8005674:	2308      	movs	r3, #8
 8005676:	9300      	str	r3, [sp, #0]
 8005678:	4b1e      	ldr	r3, [pc, #120]	@ (80056f4 <Bootloader+0xc0>)
 800567a:	2200      	movs	r2, #0
 800567c:	2108      	movs	r1, #8
 800567e:	481e      	ldr	r0, [pc, #120]	@ (80056f8 <Bootloader+0xc4>)
 8005680:	f7fd fa38 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>
			len = 0;
 8005684:	4b1e      	ldr	r3, [pc, #120]	@ (8005700 <Bootloader+0xcc>)
 8005686:	2200      	movs	r2, #0
 8005688:	801a      	strh	r2, [r3, #0]
			len = Custom_Comm_Receive((uint8_t *)buffer);
 800568a:	481a      	ldr	r0, [pc, #104]	@ (80056f4 <Bootloader+0xc0>)
 800568c:	f7fb fb4c 	bl	8000d28 <Custom_Comm_Receive>
 8005690:	4603      	mov	r3, r0
 8005692:	461a      	mov	r2, r3
 8005694:	4b1a      	ldr	r3, [pc, #104]	@ (8005700 <Bootloader+0xcc>)
 8005696:	801a      	strh	r2, [r3, #0]
			if (Validate_And_Execute_Command((uint8_t *)buffer, len))
 8005698:	4b19      	ldr	r3, [pc, #100]	@ (8005700 <Bootloader+0xcc>)
 800569a:	881b      	ldrh	r3, [r3, #0]
 800569c:	4619      	mov	r1, r3
 800569e:	4815      	ldr	r0, [pc, #84]	@ (80056f4 <Bootloader+0xc0>)
 80056a0:	f7ff ff4c 	bl	800553c <Validate_And_Execute_Command>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d021      	beq.n	80056ee <Bootloader+0xba>
				state = STATE_CONNECTED;
 80056aa:	4b14      	ldr	r3, [pc, #80]	@ (80056fc <Bootloader+0xc8>)
 80056ac:	2201      	movs	r2, #1
 80056ae:	701a      	strb	r2, [r3, #0]
			break;
 80056b0:	e01d      	b.n	80056ee <Bootloader+0xba>

		case STATE_CONNECTED:
			DMA_Memory_To_Memory_Transfer(buffer1, 8, 0, (uint8_t *)buffer, 8, 1, PACKET_LENGTH_MAX);
 80056b2:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 80056b6:	9302      	str	r3, [sp, #8]
 80056b8:	2301      	movs	r3, #1
 80056ba:	9301      	str	r3, [sp, #4]
 80056bc:	2308      	movs	r3, #8
 80056be:	9300      	str	r3, [sp, #0]
 80056c0:	4b0c      	ldr	r3, [pc, #48]	@ (80056f4 <Bootloader+0xc0>)
 80056c2:	2200      	movs	r2, #0
 80056c4:	2108      	movs	r1, #8
 80056c6:	480c      	ldr	r0, [pc, #48]	@ (80056f8 <Bootloader+0xc4>)
 80056c8:	f7fd fa14 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>
			len = 0;
 80056cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005700 <Bootloader+0xcc>)
 80056ce:	2200      	movs	r2, #0
 80056d0:	801a      	strh	r2, [r3, #0]
			len = Custom_Comm_Receive((uint8_t *)buffer);
 80056d2:	4808      	ldr	r0, [pc, #32]	@ (80056f4 <Bootloader+0xc0>)
 80056d4:	f7fb fb28 	bl	8000d28 <Custom_Comm_Receive>
 80056d8:	4603      	mov	r3, r0
 80056da:	461a      	mov	r2, r3
 80056dc:	4b08      	ldr	r3, [pc, #32]	@ (8005700 <Bootloader+0xcc>)
 80056de:	801a      	strh	r2, [r3, #0]
			Validate_And_Execute_Command((uint8_t *)buffer, len);
 80056e0:	4b07      	ldr	r3, [pc, #28]	@ (8005700 <Bootloader+0xcc>)
 80056e2:	881b      	ldrh	r3, [r3, #0]
 80056e4:	4619      	mov	r1, r3
 80056e6:	4803      	ldr	r0, [pc, #12]	@ (80056f4 <Bootloader+0xc0>)
 80056e8:	f7ff ff28 	bl	800553c <Validate_And_Execute_Command>
			break;
 80056ec:	e000      	b.n	80056f0 <Bootloader+0xbc>
			break;
 80056ee:	bf00      	nop
		switch (state) {
 80056f0:	e7b4      	b.n	800565c <Bootloader+0x28>
 80056f2:	bf00      	nop
 80056f4:	200007e0 	.word	0x200007e0
 80056f8:	200007dc 	.word	0x200007dc
 80056fc:	200008f0 	.word	0x200008f0
 8005700:	200008ea 	.word	0x200008ea

08005704 <main>:
POST_Result result;


/* =========================== Application CRC Boot Decision =========================== */
int main(void)
{
 8005704:	b590      	push	{r4, r7, lr}
 8005706:	b08f      	sub	sp, #60	@ 0x3c
 8005708:	af04      	add	r7, sp, #16


	MCU_Clock_Setup();
 800570a:	f7ff fda3 	bl	8005254 <MCU_Clock_Setup>
	Delay_Config();
 800570e:	f7ff fe63 	bl	80053d8 <Delay_Config>
	CRC_Init();
 8005712:	f7fb fa2d 	bl	8000b70 <CRC_Init>


	GPIO_Pin_Init(GPIOD, 12, GPIO_Configuration.Mode.General_Purpose_Output,
 8005716:	2001      	movs	r0, #1
			GPIO_Configuration.Output_Type.Push_Pull,
 8005718:	2400      	movs	r4, #0
			GPIO_Configuration.Speed.Very_High_Speed,
 800571a:	2303      	movs	r3, #3
			GPIO_Configuration.Pull.Pull_Down,
 800571c:	2202      	movs	r2, #2
			GPIO_Configuration.Alternate_Functions.None);
 800571e:	2100      	movs	r1, #0
	GPIO_Pin_Init(GPIOD, 12, GPIO_Configuration.Mode.General_Purpose_Output,
 8005720:	9102      	str	r1, [sp, #8]
 8005722:	9201      	str	r2, [sp, #4]
 8005724:	9300      	str	r3, [sp, #0]
 8005726:	4623      	mov	r3, r4
 8005728:	4602      	mov	r2, r0
 800572a:	210c      	movs	r1, #12
 800572c:	4854      	ldr	r0, [pc, #336]	@ (8005880 <main+0x17c>)
 800572e:	f7fd fca9 	bl	8003084 <GPIO_Pin_Init>

	GPIO_Pin_Init(GPIOD, 13, GPIO_Configuration.Mode.General_Purpose_Output,
 8005732:	2001      	movs	r0, #1
			GPIO_Configuration.Output_Type.Push_Pull,
 8005734:	2400      	movs	r4, #0
			GPIO_Configuration.Speed.Very_High_Speed,
 8005736:	2303      	movs	r3, #3
			GPIO_Configuration.Pull.Pull_Down,
 8005738:	2202      	movs	r2, #2
			GPIO_Configuration.Alternate_Functions.None);
 800573a:	2100      	movs	r1, #0
	GPIO_Pin_Init(GPIOD, 13, GPIO_Configuration.Mode.General_Purpose_Output,
 800573c:	9102      	str	r1, [sp, #8]
 800573e:	9201      	str	r2, [sp, #4]
 8005740:	9300      	str	r3, [sp, #0]
 8005742:	4623      	mov	r3, r4
 8005744:	4602      	mov	r2, r0
 8005746:	210d      	movs	r1, #13
 8005748:	484d      	ldr	r0, [pc, #308]	@ (8005880 <main+0x17c>)
 800574a:	f7fd fc9b 	bl	8003084 <GPIO_Pin_Init>
	GPIO_Pin_Init(GPIOD, 14, GPIO_Configuration.Mode.General_Purpose_Output,
 800574e:	2001      	movs	r0, #1
			GPIO_Configuration.Output_Type.Push_Pull,
 8005750:	2400      	movs	r4, #0
			GPIO_Configuration.Speed.Very_High_Speed,
 8005752:	2303      	movs	r3, #3
			GPIO_Configuration.Pull.Pull_Down,
 8005754:	2202      	movs	r2, #2
			GPIO_Configuration.Alternate_Functions.None);
 8005756:	2100      	movs	r1, #0
	GPIO_Pin_Init(GPIOD, 14, GPIO_Configuration.Mode.General_Purpose_Output,
 8005758:	9102      	str	r1, [sp, #8]
 800575a:	9201      	str	r2, [sp, #4]
 800575c:	9300      	str	r3, [sp, #0]
 800575e:	4623      	mov	r3, r4
 8005760:	4602      	mov	r2, r0
 8005762:	210e      	movs	r1, #14
 8005764:	4846      	ldr	r0, [pc, #280]	@ (8005880 <main+0x17c>)
 8005766:	f7fd fc8d 	bl	8003084 <GPIO_Pin_Init>
	GPIO_Pin_Init(GPIOD, 15, GPIO_Configuration.Mode.General_Purpose_Output,
 800576a:	2001      	movs	r0, #1
			GPIO_Configuration.Output_Type.Push_Pull,
 800576c:	2400      	movs	r4, #0
			GPIO_Configuration.Speed.Very_High_Speed,
 800576e:	2303      	movs	r3, #3
			GPIO_Configuration.Pull.Pull_Down,
 8005770:	2202      	movs	r2, #2
			GPIO_Configuration.Alternate_Functions.None);
 8005772:	2100      	movs	r1, #0
	GPIO_Pin_Init(GPIOD, 15, GPIO_Configuration.Mode.General_Purpose_Output,
 8005774:	9102      	str	r1, [sp, #8]
 8005776:	9201      	str	r2, [sp, #4]
 8005778:	9300      	str	r3, [sp, #0]
 800577a:	4623      	mov	r3, r4
 800577c:	4602      	mov	r2, r0
 800577e:	210f      	movs	r1, #15
 8005780:	483f      	ldr	r0, [pc, #252]	@ (8005880 <main+0x17c>)
 8005782:	f7fd fc7f 	bl	8003084 <GPIO_Pin_Init>

	for(int i = 0; i < Bootmode_Toggle_Count; i++)
 8005786:	2300      	movs	r3, #0
 8005788:	627b      	str	r3, [r7, #36]	@ 0x24
 800578a:	e015      	b.n	80057b8 <main+0xb4>
	{
		GPIO_Pin_Toggle(GPIOD, 12);
 800578c:	210c      	movs	r1, #12
 800578e:	483c      	ldr	r0, [pc, #240]	@ (8005880 <main+0x17c>)
 8005790:	f7ff feab 	bl	80054ea <GPIO_Pin_Toggle>
		GPIO_Pin_Toggle(GPIOD, 13);
 8005794:	210d      	movs	r1, #13
 8005796:	483a      	ldr	r0, [pc, #232]	@ (8005880 <main+0x17c>)
 8005798:	f7ff fea7 	bl	80054ea <GPIO_Pin_Toggle>
		GPIO_Pin_Toggle(GPIOD, 14);
 800579c:	210e      	movs	r1, #14
 800579e:	4838      	ldr	r0, [pc, #224]	@ (8005880 <main+0x17c>)
 80057a0:	f7ff fea3 	bl	80054ea <GPIO_Pin_Toggle>
		GPIO_Pin_Toggle(GPIOD, 15);
 80057a4:	210f      	movs	r1, #15
 80057a6:	4836      	ldr	r0, [pc, #216]	@ (8005880 <main+0x17c>)
 80057a8:	f7ff fe9f 	bl	80054ea <GPIO_Pin_Toggle>
		Delay_s(1);
 80057ac:	2001      	movs	r0, #1
 80057ae:	f7ff fe53 	bl	8005458 <Delay_s>
	for(int i = 0; i < Bootmode_Toggle_Count; i++)
 80057b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b4:	3301      	adds	r3, #1
 80057b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80057b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ba:	2b05      	cmp	r3, #5
 80057bc:	dde6      	ble.n	800578c <main+0x88>
	}


	GPIO_Pin_Init(GPIOC, 0, GPIO_Configuration.Mode.Input, GPIO_Configuration.Output_Type.None,
 80057be:	2000      	movs	r0, #0
 80057c0:	2402      	movs	r4, #2
			GPIO_Configuration.Speed.None, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.None);
 80057c2:	2304      	movs	r3, #4
 80057c4:	2204      	movs	r2, #4
 80057c6:	2100      	movs	r1, #0
	GPIO_Pin_Init(GPIOC, 0, GPIO_Configuration.Mode.Input, GPIO_Configuration.Output_Type.None,
 80057c8:	9102      	str	r1, [sp, #8]
 80057ca:	9201      	str	r2, [sp, #4]
 80057cc:	9300      	str	r3, [sp, #0]
 80057ce:	4623      	mov	r3, r4
 80057d0:	4602      	mov	r2, r0
 80057d2:	2100      	movs	r1, #0
 80057d4:	482b      	ldr	r0, [pc, #172]	@ (8005884 <main+0x180>)
 80057d6:	f7fd fc55 	bl	8003084 <GPIO_Pin_Init>

	volatile uint16_t jumper_read = GPIOC->IDR & GPIO_IDR_ID0;
 80057da:	4b2a      	ldr	r3, [pc, #168]	@ (8005884 <main+0x180>)
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	b29b      	uxth	r3, r3
 80057e0:	f003 0301 	and.w	r3, r3, #1
 80057e4:	b29b      	uxth	r3, r3
 80057e6:	80fb      	strh	r3, [r7, #6]

	volatile bool firmware_check = false;
 80057e8:	2300      	movs	r3, #0
 80057ea:	717b      	strb	r3, [r7, #5]

	firmware_check = Check_Firmware_Presence();
 80057ec:	f000 fb4a 	bl	8005e84 <Check_Firmware_Presence>
 80057f0:	4603      	mov	r3, r0
 80057f2:	717b      	strb	r3, [r7, #5]

	uint32_t APP_SIZE_Temp = __REV(Flash_Read_Single_Word(0x08020000));
 80057f4:	4824      	ldr	r0, [pc, #144]	@ (8005888 <main+0x184>)
 80057f6:	f7fd faa5 	bl	8002d44 <Flash_Read_Single_Word>
 80057fa:	4603      	mov	r3, r0
 80057fc:	60fb      	str	r3, [r7, #12]
  return __builtin_bswap32(value);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	ba1b      	rev	r3, r3
 8005802:	623b      	str	r3, [r7, #32]

	uint32_t APP_CRC_Temp = __REV(Flash_Read_Single_Word(0x08020004));
 8005804:	4821      	ldr	r0, [pc, #132]	@ (800588c <main+0x188>)
 8005806:	f7fd fa9d 	bl	8002d44 <Flash_Read_Single_Word>
 800580a:	4603      	mov	r3, r0
 800580c:	613b      	str	r3, [r7, #16]
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	ba1b      	rev	r3, r3
 8005812:	61fb      	str	r3, [r7, #28]


	if ((jumper_read == 0) || (firmware_check == false)) {
 8005814:	88fb      	ldrh	r3, [r7, #6]
 8005816:	b29b      	uxth	r3, r3
 8005818:	2b00      	cmp	r3, #0
 800581a:	d006      	beq.n	800582a <main+0x126>
 800581c:	797b      	ldrb	r3, [r7, #5]
 800581e:	b2db      	uxtb	r3, r3
 8005820:	f083 0301 	eor.w	r3, r3, #1
 8005824:	b2db      	uxtb	r3, r3
 8005826:	2b00      	cmp	r3, #0
 8005828:	d002      	beq.n	8005830 <main+0x12c>
		Bootloader();
 800582a:	f7ff ff03 	bl	8005634 <Bootloader>
 800582e:	e025      	b.n	800587c <main+0x178>
	} else {

		CRC_Reset();
 8005830:	f7fb f9ae 	bl	8000b90 <CRC_Reset>
		uint32_t Calculated_CRC = CRC_Compute_8Bit_Block(APP_START_ADDRESS, APP_SIZE_Temp);
 8005834:	6a39      	ldr	r1, [r7, #32]
 8005836:	4816      	ldr	r0, [pc, #88]	@ (8005890 <main+0x18c>)
 8005838:	f7fb f9ba 	bl	8000bb0 <CRC_Compute_8Bit_Block>
 800583c:	61b8      	str	r0, [r7, #24]

		if (Calculated_CRC == APP_CRC_Temp) {
 800583e:	69ba      	ldr	r2, [r7, #24]
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	429a      	cmp	r2, r3
 8005844:	d112      	bne.n	800586c <main+0x168>
#if DEBUG_PRINTF
			printConsole("Application CRC = 0x%x \r\n",CRC_Rec1);
			Delay_milli(20);
#endif

			MCU_Clock_DeInit();
 8005846:	f7ff fd97 	bl	8005378 <MCU_Clock_DeInit>
			Systick_DeInit();
 800584a:	f7ff fe1f 	bl	800548c <Systick_DeInit>
  __ASM volatile ("cpsid i" : : : "memory");
 800584e:	b672      	cpsid	i
}
 8005850:	bf00      	nop
			__disable_irq();
			__set_MSP(*((__IO uint32_t*) 0x8010000));
 8005852:	4b0f      	ldr	r3, [pc, #60]	@ (8005890 <main+0x18c>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	f383 8808 	msr	MSP, r3
}
 800585e:	bf00      	nop
			void (*app_reset_handler)(void) = (void*)(*(volatile uint32_t *)(0x8010000 + 4));
 8005860:	4b0c      	ldr	r3, [pc, #48]	@ (8005894 <main+0x190>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	617b      	str	r3, [r7, #20]
			app_reset_handler();
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	4798      	blx	r3
 800586a:	e007      	b.n	800587c <main+0x178>
		}
		else{
			while(1)
			{
				GPIO_Pin_Toggle(GPIOD, 14);
 800586c:	210e      	movs	r1, #14
 800586e:	4804      	ldr	r0, [pc, #16]	@ (8005880 <main+0x17c>)
 8005870:	f7ff fe3b 	bl	80054ea <GPIO_Pin_Toggle>
				Delay_s(1);
 8005874:	2001      	movs	r0, #1
 8005876:	f7ff fdef 	bl	8005458 <Delay_s>
				GPIO_Pin_Toggle(GPIOD, 14);
 800587a:	e7f7      	b.n	800586c <main+0x168>
			}

		}
	}

	while (1);
 800587c:	e7fe      	b.n	800587c <main+0x178>
 800587e:	bf00      	nop
 8005880:	40020c00 	.word	0x40020c00
 8005884:	40020800 	.word	0x40020800
 8005888:	08020000 	.word	0x08020000
 800588c:	08020004 	.word	0x08020004
 8005890:	08010000 	.word	0x08010000
 8005894:	08010004 	.word	0x08010004

08005898 <Connect_Device_Func>:
}

void Connect_Device_Func(void)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b084      	sub	sp, #16
 800589c:	af04      	add	r7, sp, #16

	GPIO_Pin_High(GPIOD, 12);
 800589e:	210c      	movs	r1, #12
 80058a0:	4834      	ldr	r0, [pc, #208]	@ (8005974 <Connect_Device_Func+0xdc>)
 80058a2:	f7ff fe36 	bl	8005512 <GPIO_Pin_High>
	GPIO_Pin_Low(GPIOD, 13);
 80058a6:	210d      	movs	r1, #13
 80058a8:	4832      	ldr	r0, [pc, #200]	@ (8005974 <Connect_Device_Func+0xdc>)
 80058aa:	f7ff fe09 	bl	80054c0 <GPIO_Pin_Low>
	DMA_Memory_To_Memory_Transfer(buffer1, 8, 0, (uint8_t *)buffer, 8, 1, len);
 80058ae:	4b32      	ldr	r3, [pc, #200]	@ (8005978 <Connect_Device_Func+0xe0>)
 80058b0:	881b      	ldrh	r3, [r3, #0]
 80058b2:	9302      	str	r3, [sp, #8]
 80058b4:	2301      	movs	r3, #1
 80058b6:	9301      	str	r3, [sp, #4]
 80058b8:	2308      	movs	r3, #8
 80058ba:	9300      	str	r3, [sp, #0]
 80058bc:	4b2f      	ldr	r3, [pc, #188]	@ (800597c <Connect_Device_Func+0xe4>)
 80058be:	2200      	movs	r2, #0
 80058c0:	2108      	movs	r1, #8
 80058c2:	482f      	ldr	r0, [pc, #188]	@ (8005980 <Connect_Device_Func+0xe8>)
 80058c4:	f7fd f916 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>

	buffer[0] = 0xAA;
 80058c8:	4b2c      	ldr	r3, [pc, #176]	@ (800597c <Connect_Device_Func+0xe4>)
 80058ca:	22aa      	movs	r2, #170	@ 0xaa
 80058cc:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 80058ce:	4b2b      	ldr	r3, [pc, #172]	@ (800597c <Connect_Device_Func+0xe4>)
 80058d0:	2255      	movs	r2, #85	@ 0x55
 80058d2:	705a      	strb	r2, [r3, #1]
	buffer[2] = Connect_Device;
 80058d4:	4b29      	ldr	r3, [pc, #164]	@ (800597c <Connect_Device_Func+0xe4>)
 80058d6:	22a0      	movs	r2, #160	@ 0xa0
 80058d8:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 80058da:	4b28      	ldr	r3, [pc, #160]	@ (800597c <Connect_Device_Func+0xe4>)
 80058dc:	2202      	movs	r2, #2
 80058de:	70da      	strb	r2, [r3, #3]
	buffer[4] = 5;
 80058e0:	4b26      	ldr	r3, [pc, #152]	@ (800597c <Connect_Device_Func+0xe4>)
 80058e2:	2205      	movs	r2, #5
 80058e4:	711a      	strb	r2, [r3, #4]
	buffer[5] = 0x01;
 80058e6:	4b25      	ldr	r3, [pc, #148]	@ (800597c <Connect_Device_Func+0xe4>)
 80058e8:	2201      	movs	r2, #1
 80058ea:	715a      	strb	r2, [r3, #5]
	buffer[6] = 0x19;
 80058ec:	4b23      	ldr	r3, [pc, #140]	@ (800597c <Connect_Device_Func+0xe4>)
 80058ee:	2219      	movs	r2, #25
 80058f0:	719a      	strb	r2, [r3, #6]
	buffer[7] = 0x01;
 80058f2:	4b22      	ldr	r3, [pc, #136]	@ (800597c <Connect_Device_Func+0xe4>)
 80058f4:	2201      	movs	r2, #1
 80058f6:	71da      	strb	r2, [r3, #7]
	buffer[8] = 0x01;
 80058f8:	4b20      	ldr	r3, [pc, #128]	@ (800597c <Connect_Device_Func+0xe4>)
 80058fa:	2201      	movs	r2, #1
 80058fc:	721a      	strb	r2, [r3, #8]
	buffer[9] = 0x01;
 80058fe:	4b1f      	ldr	r3, [pc, #124]	@ (800597c <Connect_Device_Func+0xe4>)
 8005900:	2201      	movs	r2, #1
 8005902:	725a      	strb	r2, [r3, #9]
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 8);
 8005904:	2108      	movs	r1, #8
 8005906:	481f      	ldr	r0, [pc, #124]	@ (8005984 <Connect_Device_Func+0xec>)
 8005908:	f7fb f952 	bl	8000bb0 <CRC_Compute_8Bit_Block>
 800590c:	4603      	mov	r3, r0
 800590e:	4a1e      	ldr	r2, [pc, #120]	@ (8005988 <Connect_Device_Func+0xf0>)
 8005910:	6013      	str	r3, [r2, #0]
	buffer[10]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005912:	4b1d      	ldr	r3, [pc, #116]	@ (8005988 <Connect_Device_Func+0xf0>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	0e1b      	lsrs	r3, r3, #24
 8005918:	b2da      	uxtb	r2, r3
 800591a:	4b18      	ldr	r3, [pc, #96]	@ (800597c <Connect_Device_Func+0xe4>)
 800591c:	729a      	strb	r2, [r3, #10]
	buffer[11]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 800591e:	4b1a      	ldr	r3, [pc, #104]	@ (8005988 <Connect_Device_Func+0xf0>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	0c1b      	lsrs	r3, r3, #16
 8005924:	b2da      	uxtb	r2, r3
 8005926:	4b15      	ldr	r3, [pc, #84]	@ (800597c <Connect_Device_Func+0xe4>)
 8005928:	72da      	strb	r2, [r3, #11]
	buffer[12]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 800592a:	4b17      	ldr	r3, [pc, #92]	@ (8005988 <Connect_Device_Func+0xf0>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	0a1b      	lsrs	r3, r3, #8
 8005930:	b2da      	uxtb	r2, r3
 8005932:	4b12      	ldr	r3, [pc, #72]	@ (800597c <Connect_Device_Func+0xe4>)
 8005934:	731a      	strb	r2, [r3, #12]
	buffer[13] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005936:	4b14      	ldr	r3, [pc, #80]	@ (8005988 <Connect_Device_Func+0xf0>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	b2da      	uxtb	r2, r3
 800593c:	4b0f      	ldr	r3, [pc, #60]	@ (800597c <Connect_Device_Func+0xe4>)
 800593e:	735a      	strb	r2, [r3, #13]
	buffer[14] = 0xBB;
 8005940:	4b0e      	ldr	r3, [pc, #56]	@ (800597c <Connect_Device_Func+0xe4>)
 8005942:	22bb      	movs	r2, #187	@ 0xbb
 8005944:	739a      	strb	r2, [r3, #14]
	buffer[15] = 0x66;
 8005946:	4b0d      	ldr	r3, [pc, #52]	@ (800597c <Connect_Device_Func+0xe4>)
 8005948:	2266      	movs	r2, #102	@ 0x66
 800594a:	73da      	strb	r2, [r3, #15]
	Custom_Comm_Send(buffer, 16);
 800594c:	2110      	movs	r1, #16
 800594e:	480b      	ldr	r0, [pc, #44]	@ (800597c <Connect_Device_Func+0xe4>)
 8005950:	f7fb f9ce 	bl	8000cf0 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8, 0, (uint8_t *)buffer, 8, 1, 16);
 8005954:	2310      	movs	r3, #16
 8005956:	9302      	str	r3, [sp, #8]
 8005958:	2301      	movs	r3, #1
 800595a:	9301      	str	r3, [sp, #4]
 800595c:	2308      	movs	r3, #8
 800595e:	9300      	str	r3, [sp, #0]
 8005960:	4b06      	ldr	r3, [pc, #24]	@ (800597c <Connect_Device_Func+0xe4>)
 8005962:	2200      	movs	r2, #0
 8005964:	2108      	movs	r1, #8
 8005966:	4806      	ldr	r0, [pc, #24]	@ (8005980 <Connect_Device_Func+0xe8>)
 8005968:	f7fd f8c4 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>

}
 800596c:	bf00      	nop
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	40020c00 	.word	0x40020c00
 8005978:	200008ea 	.word	0x200008ea
 800597c:	200007e0 	.word	0x200007e0
 8005980:	200007dc 	.word	0x200007dc
 8005984:	200007e2 	.word	0x200007e2
 8005988:	200008ec 	.word	0x200008ec

0800598c <Fetch_Info_Func>:

void Fetch_Info_Func(void)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af04      	add	r7, sp, #16
	buffer[0] = 0xAA;
 8005992:	4b2a      	ldr	r3, [pc, #168]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 8005994:	22aa      	movs	r2, #170	@ 0xaa
 8005996:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005998:	4b28      	ldr	r3, [pc, #160]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 800599a:	2255      	movs	r2, #85	@ 0x55
 800599c:	705a      	strb	r2, [r3, #1]
	buffer[2] = Fetch_Info;
 800599e:	4b27      	ldr	r3, [pc, #156]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 80059a0:	22a2      	movs	r2, #162	@ 0xa2
 80059a2:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 80059a4:	4b25      	ldr	r3, [pc, #148]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 80059a6:	2202      	movs	r2, #2
 80059a8:	70da      	strb	r2, [r3, #3]
	buffer[4] = 5;
 80059aa:	4b24      	ldr	r3, [pc, #144]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 80059ac:	2205      	movs	r2, #5
 80059ae:	711a      	strb	r2, [r3, #4]
	buffer[5] = 0x01;
 80059b0:	4b22      	ldr	r3, [pc, #136]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 80059b2:	2201      	movs	r2, #1
 80059b4:	715a      	strb	r2, [r3, #5]
	buffer[6] = 0x19;
 80059b6:	4b21      	ldr	r3, [pc, #132]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 80059b8:	2219      	movs	r2, #25
 80059ba:	719a      	strb	r2, [r3, #6]
	buffer[7] = 0x01;
 80059bc:	4b1f      	ldr	r3, [pc, #124]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 80059be:	2201      	movs	r2, #1
 80059c0:	71da      	strb	r2, [r3, #7]
	buffer[8] = 0x01;
 80059c2:	4b1e      	ldr	r3, [pc, #120]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 80059c4:	2201      	movs	r2, #1
 80059c6:	721a      	strb	r2, [r3, #8]
	buffer[9] = 0x01;
 80059c8:	4b1c      	ldr	r3, [pc, #112]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 80059ca:	2201      	movs	r2, #1
 80059cc:	725a      	strb	r2, [r3, #9]
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 8);
 80059ce:	2108      	movs	r1, #8
 80059d0:	481b      	ldr	r0, [pc, #108]	@ (8005a40 <Fetch_Info_Func+0xb4>)
 80059d2:	f7fb f8ed 	bl	8000bb0 <CRC_Compute_8Bit_Block>
 80059d6:	4603      	mov	r3, r0
 80059d8:	4a1a      	ldr	r2, [pc, #104]	@ (8005a44 <Fetch_Info_Func+0xb8>)
 80059da:	6013      	str	r3, [r2, #0]
	buffer[10]  = (CRC_Rec1 & 0xFF000000) >> 24;
 80059dc:	4b19      	ldr	r3, [pc, #100]	@ (8005a44 <Fetch_Info_Func+0xb8>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	0e1b      	lsrs	r3, r3, #24
 80059e2:	b2da      	uxtb	r2, r3
 80059e4:	4b15      	ldr	r3, [pc, #84]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 80059e6:	729a      	strb	r2, [r3, #10]
	buffer[11]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 80059e8:	4b16      	ldr	r3, [pc, #88]	@ (8005a44 <Fetch_Info_Func+0xb8>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	0c1b      	lsrs	r3, r3, #16
 80059ee:	b2da      	uxtb	r2, r3
 80059f0:	4b12      	ldr	r3, [pc, #72]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 80059f2:	72da      	strb	r2, [r3, #11]
	buffer[12]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 80059f4:	4b13      	ldr	r3, [pc, #76]	@ (8005a44 <Fetch_Info_Func+0xb8>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	0a1b      	lsrs	r3, r3, #8
 80059fa:	b2da      	uxtb	r2, r3
 80059fc:	4b0f      	ldr	r3, [pc, #60]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 80059fe:	731a      	strb	r2, [r3, #12]
	buffer[13] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005a00:	4b10      	ldr	r3, [pc, #64]	@ (8005a44 <Fetch_Info_Func+0xb8>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	b2da      	uxtb	r2, r3
 8005a06:	4b0d      	ldr	r3, [pc, #52]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 8005a08:	735a      	strb	r2, [r3, #13]
	buffer[14] = 0xBB;
 8005a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 8005a0c:	22bb      	movs	r2, #187	@ 0xbb
 8005a0e:	739a      	strb	r2, [r3, #14]
	buffer[15] = 0x66;
 8005a10:	4b0a      	ldr	r3, [pc, #40]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 8005a12:	2266      	movs	r2, #102	@ 0x66
 8005a14:	73da      	strb	r2, [r3, #15]
	Custom_Comm_Send(buffer, 16);
 8005a16:	2110      	movs	r1, #16
 8005a18:	4808      	ldr	r0, [pc, #32]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 8005a1a:	f7fb f969 	bl	8000cf0 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 16);
 8005a1e:	2310      	movs	r3, #16
 8005a20:	9302      	str	r3, [sp, #8]
 8005a22:	2301      	movs	r3, #1
 8005a24:	9301      	str	r3, [sp, #4]
 8005a26:	2308      	movs	r3, #8
 8005a28:	9300      	str	r3, [sp, #0]
 8005a2a:	4b04      	ldr	r3, [pc, #16]	@ (8005a3c <Fetch_Info_Func+0xb0>)
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	2108      	movs	r1, #8
 8005a30:	4805      	ldr	r0, [pc, #20]	@ (8005a48 <Fetch_Info_Func+0xbc>)
 8005a32:	f7fd f85f 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>

}
 8005a36:	bf00      	nop
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	200007e0 	.word	0x200007e0
 8005a40:	200007e2 	.word	0x200007e2
 8005a44:	200008ec 	.word	0x200008ec
 8005a48:	200007dc 	.word	0x200007dc

08005a4c <Disconnect_Device_Func>:

void Disconnect_Device_Func(void)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af04      	add	r7, sp, #16

	GPIO_Pin_High(GPIOD, 13);
 8005a52:	210d      	movs	r1, #13
 8005a54:	482e      	ldr	r0, [pc, #184]	@ (8005b10 <Disconnect_Device_Func+0xc4>)
 8005a56:	f7ff fd5c 	bl	8005512 <GPIO_Pin_High>
	GPIO_Pin_Low(GPIOD, 12);
 8005a5a:	210c      	movs	r1, #12
 8005a5c:	482c      	ldr	r0, [pc, #176]	@ (8005b10 <Disconnect_Device_Func+0xc4>)
 8005a5e:	f7ff fd2f 	bl	80054c0 <GPIO_Pin_Low>
	DMA_Memory_To_Memory_Transfer(buffer1, 8, 0, (uint8_t *)buffer, 8, 1, len);
 8005a62:	4b2c      	ldr	r3, [pc, #176]	@ (8005b14 <Disconnect_Device_Func+0xc8>)
 8005a64:	881b      	ldrh	r3, [r3, #0]
 8005a66:	9302      	str	r3, [sp, #8]
 8005a68:	2301      	movs	r3, #1
 8005a6a:	9301      	str	r3, [sp, #4]
 8005a6c:	2308      	movs	r3, #8
 8005a6e:	9300      	str	r3, [sp, #0]
 8005a70:	4b29      	ldr	r3, [pc, #164]	@ (8005b18 <Disconnect_Device_Func+0xcc>)
 8005a72:	2200      	movs	r2, #0
 8005a74:	2108      	movs	r1, #8
 8005a76:	4829      	ldr	r0, [pc, #164]	@ (8005b1c <Disconnect_Device_Func+0xd0>)
 8005a78:	f7fd f83c 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>

	buffer[0] = 0xAA;
 8005a7c:	4b26      	ldr	r3, [pc, #152]	@ (8005b18 <Disconnect_Device_Func+0xcc>)
 8005a7e:	22aa      	movs	r2, #170	@ 0xaa
 8005a80:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005a82:	4b25      	ldr	r3, [pc, #148]	@ (8005b18 <Disconnect_Device_Func+0xcc>)
 8005a84:	2255      	movs	r2, #85	@ 0x55
 8005a86:	705a      	strb	r2, [r3, #1]
	buffer[2] = Disconnect_Device;
 8005a88:	4b23      	ldr	r3, [pc, #140]	@ (8005b18 <Disconnect_Device_Func+0xcc>)
 8005a8a:	22a1      	movs	r2, #161	@ 0xa1
 8005a8c:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005a8e:	4b22      	ldr	r3, [pc, #136]	@ (8005b18 <Disconnect_Device_Func+0xcc>)
 8005a90:	2202      	movs	r2, #2
 8005a92:	70da      	strb	r2, [r3, #3]
	buffer[4] = 0;
 8005a94:	4b20      	ldr	r3, [pc, #128]	@ (8005b18 <Disconnect_Device_Func+0xcc>)
 8005a96:	2200      	movs	r2, #0
 8005a98:	711a      	strb	r2, [r3, #4]
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 7);
 8005a9a:	2107      	movs	r1, #7
 8005a9c:	4820      	ldr	r0, [pc, #128]	@ (8005b20 <Disconnect_Device_Func+0xd4>)
 8005a9e:	f7fb f887 	bl	8000bb0 <CRC_Compute_8Bit_Block>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	4a1f      	ldr	r2, [pc, #124]	@ (8005b24 <Disconnect_Device_Func+0xd8>)
 8005aa6:	6013      	str	r3, [r2, #0]
	buffer[5]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005aa8:	4b1e      	ldr	r3, [pc, #120]	@ (8005b24 <Disconnect_Device_Func+0xd8>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	0e1b      	lsrs	r3, r3, #24
 8005aae:	b2da      	uxtb	r2, r3
 8005ab0:	4b19      	ldr	r3, [pc, #100]	@ (8005b18 <Disconnect_Device_Func+0xcc>)
 8005ab2:	715a      	strb	r2, [r3, #5]
	buffer[6]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8005b24 <Disconnect_Device_Func+0xd8>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	0c1b      	lsrs	r3, r3, #16
 8005aba:	b2da      	uxtb	r2, r3
 8005abc:	4b16      	ldr	r3, [pc, #88]	@ (8005b18 <Disconnect_Device_Func+0xcc>)
 8005abe:	719a      	strb	r2, [r3, #6]
	buffer[7]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005ac0:	4b18      	ldr	r3, [pc, #96]	@ (8005b24 <Disconnect_Device_Func+0xd8>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	0a1b      	lsrs	r3, r3, #8
 8005ac6:	b2da      	uxtb	r2, r3
 8005ac8:	4b13      	ldr	r3, [pc, #76]	@ (8005b18 <Disconnect_Device_Func+0xcc>)
 8005aca:	71da      	strb	r2, [r3, #7]
	buffer[8] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005acc:	4b15      	ldr	r3, [pc, #84]	@ (8005b24 <Disconnect_Device_Func+0xd8>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	b2da      	uxtb	r2, r3
 8005ad2:	4b11      	ldr	r3, [pc, #68]	@ (8005b18 <Disconnect_Device_Func+0xcc>)
 8005ad4:	721a      	strb	r2, [r3, #8]
	buffer[9] = 0xBB;
 8005ad6:	4b10      	ldr	r3, [pc, #64]	@ (8005b18 <Disconnect_Device_Func+0xcc>)
 8005ad8:	22bb      	movs	r2, #187	@ 0xbb
 8005ada:	725a      	strb	r2, [r3, #9]
	buffer[10] = 0x66;
 8005adc:	4b0e      	ldr	r3, [pc, #56]	@ (8005b18 <Disconnect_Device_Func+0xcc>)
 8005ade:	2266      	movs	r2, #102	@ 0x66
 8005ae0:	729a      	strb	r2, [r3, #10]
	Custom_Comm_Send(buffer, 11);
 8005ae2:	210b      	movs	r1, #11
 8005ae4:	480c      	ldr	r0, [pc, #48]	@ (8005b18 <Disconnect_Device_Func+0xcc>)
 8005ae6:	f7fb f903 	bl	8000cf0 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8, 0, (uint8_t *)buffer, 8, 1, 11);
 8005aea:	230b      	movs	r3, #11
 8005aec:	9302      	str	r3, [sp, #8]
 8005aee:	2301      	movs	r3, #1
 8005af0:	9301      	str	r3, [sp, #4]
 8005af2:	2308      	movs	r3, #8
 8005af4:	9300      	str	r3, [sp, #0]
 8005af6:	4b08      	ldr	r3, [pc, #32]	@ (8005b18 <Disconnect_Device_Func+0xcc>)
 8005af8:	2200      	movs	r2, #0
 8005afa:	2108      	movs	r1, #8
 8005afc:	4807      	ldr	r0, [pc, #28]	@ (8005b1c <Disconnect_Device_Func+0xd0>)
 8005afe:	f7fc fff9 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>

	state = STATE_WAIT_CONNECT;
 8005b02:	4b09      	ldr	r3, [pc, #36]	@ (8005b28 <Disconnect_Device_Func+0xdc>)
 8005b04:	2200      	movs	r2, #0
 8005b06:	701a      	strb	r2, [r3, #0]

}
 8005b08:	bf00      	nop
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
 8005b0e:	bf00      	nop
 8005b10:	40020c00 	.word	0x40020c00
 8005b14:	200008ea 	.word	0x200008ea
 8005b18:	200007e0 	.word	0x200007e0
 8005b1c:	200007dc 	.word	0x200007dc
 8005b20:	200007e2 	.word	0x200007e2
 8005b24:	200008ec 	.word	0x200008ec
 8005b28:	200008f0 	.word	0x200008f0

08005b2c <Write_Firmware_Func>:


void Write_Firmware_Func(void)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af04      	add	r7, sp, #16

	Flash_Unlock();
 8005b32:	f7fd f8a9 	bl	8002c88 <Flash_Unlock>
	//	Flash_Write_Enable();
	FLASH->CR &= ~FLASH_CR_PSIZE;
 8005b36:	4b40      	ldr	r3, [pc, #256]	@ (8005c38 <Write_Firmware_Func+0x10c>)
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	4a3f      	ldr	r2, [pc, #252]	@ (8005c38 <Write_Firmware_Func+0x10c>)
 8005b3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b40:	6113      	str	r3, [r2, #16]
	FLASH->CR |= (0 << FLASH_CR_PSIZE_Pos);
 8005b42:	4b3d      	ldr	r3, [pc, #244]	@ (8005c38 <Write_Firmware_Func+0x10c>)
 8005b44:	4a3c      	ldr	r2, [pc, #240]	@ (8005c38 <Write_Firmware_Func+0x10c>)
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 8005b4a:	4b3b      	ldr	r3, [pc, #236]	@ (8005c38 <Write_Firmware_Func+0x10c>)
 8005b4c:	691b      	ldr	r3, [r3, #16]
 8005b4e:	4a3a      	ldr	r2, [pc, #232]	@ (8005c38 <Write_Firmware_Func+0x10c>)
 8005b50:	f043 0301 	orr.w	r3, r3, #1
 8005b54:	6113      	str	r3, [r2, #16]
	DMA_Memory_To_Memory_Transfer(&buffer[5], 8, 1, flash_write_address_counter, 8, 1, buffer[4]);
 8005b56:	4b39      	ldr	r3, [pc, #228]	@ (8005c3c <Write_Firmware_Func+0x110>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	4b38      	ldr	r3, [pc, #224]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005b5e:	791b      	ldrb	r3, [r3, #4]
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	9302      	str	r3, [sp, #8]
 8005b64:	2301      	movs	r3, #1
 8005b66:	9301      	str	r3, [sp, #4]
 8005b68:	2308      	movs	r3, #8
 8005b6a:	9300      	str	r3, [sp, #0]
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	2201      	movs	r2, #1
 8005b70:	2108      	movs	r1, #8
 8005b72:	4834      	ldr	r0, [pc, #208]	@ (8005c44 <Write_Firmware_Func+0x118>)
 8005b74:	f7fc ffbe 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>
	Flash_Write_Disable();
 8005b78:	f7fd f8ce 	bl	8002d18 <Flash_Write_Disable>
	Flash_Lock();
 8005b7c:	f7fd f8a2 	bl	8002cc4 <Flash_Lock>
	flash_write_address_counter += (buffer[4]);
 8005b80:	4b2f      	ldr	r3, [pc, #188]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005b82:	791b      	ldrb	r3, [r3, #4]
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	461a      	mov	r2, r3
 8005b88:	4b2c      	ldr	r3, [pc, #176]	@ (8005c3c <Write_Firmware_Func+0x110>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4413      	add	r3, r2
 8005b8e:	4a2b      	ldr	r2, [pc, #172]	@ (8005c3c <Write_Firmware_Func+0x110>)
 8005b90:	6013      	str	r3, [r2, #0]

	// Write Flash Memory
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, PACKET_LENGTH_MAX);
 8005b92:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 8005b96:	9302      	str	r3, [sp, #8]
 8005b98:	2301      	movs	r3, #1
 8005b9a:	9301      	str	r3, [sp, #4]
 8005b9c:	2308      	movs	r3, #8
 8005b9e:	9300      	str	r3, [sp, #0]
 8005ba0:	4b27      	ldr	r3, [pc, #156]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	2108      	movs	r1, #8
 8005ba6:	4828      	ldr	r0, [pc, #160]	@ (8005c48 <Write_Firmware_Func+0x11c>)
 8005ba8:	f7fc ffa4 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>
	buffer[0] = 0xAA;
 8005bac:	4b24      	ldr	r3, [pc, #144]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005bae:	22aa      	movs	r2, #170	@ 0xaa
 8005bb0:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005bb2:	4b23      	ldr	r3, [pc, #140]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005bb4:	2255      	movs	r2, #85	@ 0x55
 8005bb6:	705a      	strb	r2, [r3, #1]
	buffer[2] = Write_Firmware;
 8005bb8:	4b21      	ldr	r3, [pc, #132]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005bba:	22a3      	movs	r2, #163	@ 0xa3
 8005bbc:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005bbe:	4b20      	ldr	r3, [pc, #128]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005bc0:	2202      	movs	r2, #2
 8005bc2:	70da      	strb	r2, [r3, #3]
	buffer[4] = Req_ACK;
 8005bc4:	4b1e      	ldr	r3, [pc, #120]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005bc6:	2202      	movs	r2, #2
 8005bc8:	711a      	strb	r2, [r3, #4]
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 7);
 8005bca:	2107      	movs	r1, #7
 8005bcc:	481f      	ldr	r0, [pc, #124]	@ (8005c4c <Write_Firmware_Func+0x120>)
 8005bce:	f7fa ffef 	bl	8000bb0 <CRC_Compute_8Bit_Block>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	4a1e      	ldr	r2, [pc, #120]	@ (8005c50 <Write_Firmware_Func+0x124>)
 8005bd6:	6013      	str	r3, [r2, #0]
	buffer[5]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8005c50 <Write_Firmware_Func+0x124>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	0e1b      	lsrs	r3, r3, #24
 8005bde:	b2da      	uxtb	r2, r3
 8005be0:	4b17      	ldr	r3, [pc, #92]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005be2:	715a      	strb	r2, [r3, #5]
	buffer[6]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005be4:	4b1a      	ldr	r3, [pc, #104]	@ (8005c50 <Write_Firmware_Func+0x124>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	0c1b      	lsrs	r3, r3, #16
 8005bea:	b2da      	uxtb	r2, r3
 8005bec:	4b14      	ldr	r3, [pc, #80]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005bee:	719a      	strb	r2, [r3, #6]
	buffer[7]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005bf0:	4b17      	ldr	r3, [pc, #92]	@ (8005c50 <Write_Firmware_Func+0x124>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	0a1b      	lsrs	r3, r3, #8
 8005bf6:	b2da      	uxtb	r2, r3
 8005bf8:	4b11      	ldr	r3, [pc, #68]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005bfa:	71da      	strb	r2, [r3, #7]
	buffer[8] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005bfc:	4b14      	ldr	r3, [pc, #80]	@ (8005c50 <Write_Firmware_Func+0x124>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	b2da      	uxtb	r2, r3
 8005c02:	4b0f      	ldr	r3, [pc, #60]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005c04:	721a      	strb	r2, [r3, #8]
	buffer[9] = 0xBB;
 8005c06:	4b0e      	ldr	r3, [pc, #56]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005c08:	22bb      	movs	r2, #187	@ 0xbb
 8005c0a:	725a      	strb	r2, [r3, #9]
	buffer[10] = 0x66;
 8005c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005c0e:	2266      	movs	r2, #102	@ 0x66
 8005c10:	729a      	strb	r2, [r3, #10]
	Custom_Comm_Send(buffer, 11);
 8005c12:	210b      	movs	r1, #11
 8005c14:	480a      	ldr	r0, [pc, #40]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005c16:	f7fb f86b 	bl	8000cf0 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 11);
 8005c1a:	230b      	movs	r3, #11
 8005c1c:	9302      	str	r3, [sp, #8]
 8005c1e:	2301      	movs	r3, #1
 8005c20:	9301      	str	r3, [sp, #4]
 8005c22:	2308      	movs	r3, #8
 8005c24:	9300      	str	r3, [sp, #0]
 8005c26:	4b06      	ldr	r3, [pc, #24]	@ (8005c40 <Write_Firmware_Func+0x114>)
 8005c28:	2200      	movs	r2, #0
 8005c2a:	2108      	movs	r1, #8
 8005c2c:	4806      	ldr	r0, [pc, #24]	@ (8005c48 <Write_Firmware_Func+0x11c>)
 8005c2e:	f7fc ff61 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>

}
 8005c32:	bf00      	nop
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	40023c00 	.word	0x40023c00
 8005c3c:	20000000 	.word	0x20000000
 8005c40:	200007e0 	.word	0x200007e0
 8005c44:	200007e5 	.word	0x200007e5
 8005c48:	200007dc 	.word	0x200007dc
 8005c4c:	200007e2 	.word	0x200007e2
 8005c50:	200008ec 	.word	0x200008ec

08005c54 <Read_Firmware_Func>:

void Read_Firmware_Func(void)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af04      	add	r7, sp, #16
	//flash_read_address_counter
	buffer[0] = 0xAA;
 8005c5a:	4b2c      	ldr	r3, [pc, #176]	@ (8005d0c <Read_Firmware_Func+0xb8>)
 8005c5c:	22aa      	movs	r2, #170	@ 0xaa
 8005c5e:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005c60:	4b2a      	ldr	r3, [pc, #168]	@ (8005d0c <Read_Firmware_Func+0xb8>)
 8005c62:	2255      	movs	r2, #85	@ 0x55
 8005c64:	705a      	strb	r2, [r3, #1]
	buffer[2] = Read_Firmware;
 8005c66:	4b29      	ldr	r3, [pc, #164]	@ (8005d0c <Read_Firmware_Func+0xb8>)
 8005c68:	22a4      	movs	r2, #164	@ 0xa4
 8005c6a:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005c6c:	4b27      	ldr	r3, [pc, #156]	@ (8005d0c <Read_Firmware_Func+0xb8>)
 8005c6e:	2202      	movs	r2, #2
 8005c70:	70da      	strb	r2, [r3, #3]
	buffer[4] = 255;
 8005c72:	4b26      	ldr	r3, [pc, #152]	@ (8005d0c <Read_Firmware_Func+0xb8>)
 8005c74:	22ff      	movs	r2, #255	@ 0xff
 8005c76:	711a      	strb	r2, [r3, #4]

	DMA_Memory_To_Memory_Transfer(&buffer[5], 8, 1, flash_write_address_counter, 8, 1, buffer[4]);
 8005c78:	4b25      	ldr	r3, [pc, #148]	@ (8005d10 <Read_Firmware_Func+0xbc>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	4b23      	ldr	r3, [pc, #140]	@ (8005d0c <Read_Firmware_Func+0xb8>)
 8005c80:	791b      	ldrb	r3, [r3, #4]
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	9302      	str	r3, [sp, #8]
 8005c86:	2301      	movs	r3, #1
 8005c88:	9301      	str	r3, [sp, #4]
 8005c8a:	2308      	movs	r3, #8
 8005c8c:	9300      	str	r3, [sp, #0]
 8005c8e:	4613      	mov	r3, r2
 8005c90:	2201      	movs	r2, #1
 8005c92:	2108      	movs	r1, #8
 8005c94:	481f      	ldr	r0, [pc, #124]	@ (8005d14 <Read_Firmware_Func+0xc0>)
 8005c96:	f7fc ff2d 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>

	//Read Flash Memory
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2],3);
 8005c9a:	2103      	movs	r1, #3
 8005c9c:	481e      	ldr	r0, [pc, #120]	@ (8005d18 <Read_Firmware_Func+0xc4>)
 8005c9e:	f7fa ff87 	bl	8000bb0 <CRC_Compute_8Bit_Block>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	4a1d      	ldr	r2, [pc, #116]	@ (8005d1c <Read_Firmware_Func+0xc8>)
 8005ca6:	6013      	str	r3, [r2, #0]
	buffer[9]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005ca8:	4b1c      	ldr	r3, [pc, #112]	@ (8005d1c <Read_Firmware_Func+0xc8>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	0e1b      	lsrs	r3, r3, #24
 8005cae:	b2da      	uxtb	r2, r3
 8005cb0:	4b16      	ldr	r3, [pc, #88]	@ (8005d0c <Read_Firmware_Func+0xb8>)
 8005cb2:	725a      	strb	r2, [r3, #9]
	buffer[10]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005cb4:	4b19      	ldr	r3, [pc, #100]	@ (8005d1c <Read_Firmware_Func+0xc8>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	0c1b      	lsrs	r3, r3, #16
 8005cba:	b2da      	uxtb	r2, r3
 8005cbc:	4b13      	ldr	r3, [pc, #76]	@ (8005d0c <Read_Firmware_Func+0xb8>)
 8005cbe:	729a      	strb	r2, [r3, #10]
	buffer[11]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005cc0:	4b16      	ldr	r3, [pc, #88]	@ (8005d1c <Read_Firmware_Func+0xc8>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	0a1b      	lsrs	r3, r3, #8
 8005cc6:	b2da      	uxtb	r2, r3
 8005cc8:	4b10      	ldr	r3, [pc, #64]	@ (8005d0c <Read_Firmware_Func+0xb8>)
 8005cca:	72da      	strb	r2, [r3, #11]
	buffer[12] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005ccc:	4b13      	ldr	r3, [pc, #76]	@ (8005d1c <Read_Firmware_Func+0xc8>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	b2da      	uxtb	r2, r3
 8005cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8005d0c <Read_Firmware_Func+0xb8>)
 8005cd4:	731a      	strb	r2, [r3, #12]
	buffer[13] = 0xBB;
 8005cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8005d0c <Read_Firmware_Func+0xb8>)
 8005cd8:	22bb      	movs	r2, #187	@ 0xbb
 8005cda:	735a      	strb	r2, [r3, #13]
	buffer[14] = 0x66;
 8005cdc:	4b0b      	ldr	r3, [pc, #44]	@ (8005d0c <Read_Firmware_Func+0xb8>)
 8005cde:	2266      	movs	r2, #102	@ 0x66
 8005ce0:	739a      	strb	r2, [r3, #14]
	Custom_Comm_Send(buffer, 14);
 8005ce2:	210e      	movs	r1, #14
 8005ce4:	4809      	ldr	r0, [pc, #36]	@ (8005d0c <Read_Firmware_Func+0xb8>)
 8005ce6:	f7fb f803 	bl	8000cf0 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 256);
 8005cea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005cee:	9302      	str	r3, [sp, #8]
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	9301      	str	r3, [sp, #4]
 8005cf4:	2308      	movs	r3, #8
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	4b04      	ldr	r3, [pc, #16]	@ (8005d0c <Read_Firmware_Func+0xb8>)
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	2108      	movs	r1, #8
 8005cfe:	4808      	ldr	r0, [pc, #32]	@ (8005d20 <Read_Firmware_Func+0xcc>)
 8005d00:	f7fc fef8 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>
}
 8005d04:	bf00      	nop
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	200007e0 	.word	0x200007e0
 8005d10:	20000000 	.word	0x20000000
 8005d14:	200007e5 	.word	0x200007e5
 8005d18:	200007e2 	.word	0x200007e2
 8005d1c:	200008ec 	.word	0x200008ec
 8005d20:	200007dc 	.word	0x200007dc

08005d24 <Erase_Firmware_Func>:

void Erase_Firmware_Func(void)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af04      	add	r7, sp, #16
	Flash_Unlock();
 8005d2a:	f7fc ffad 	bl	8002c88 <Flash_Unlock>
	Flash_Write_Enable();
 8005d2e:	f7fc ffd9 	bl	8002ce4 <Flash_Write_Enable>
	Flash_Erase_Sector(Sector_4_0x08010000);
 8005d32:	2004      	movs	r0, #4
 8005d34:	f7fd f820 	bl	8002d78 <Flash_Erase_Sector>
	Flash_Erase_Sector(Sector_5);
 8005d38:	2005      	movs	r0, #5
 8005d3a:	f7fd f81d 	bl	8002d78 <Flash_Erase_Sector>
	Flash_Write_Disable();
 8005d3e:	f7fc ffeb 	bl	8002d18 <Flash_Write_Disable>
	Flash_Lock();
 8005d42:	f7fc ffbf 	bl	8002cc4 <Flash_Lock>
	buffer[0] = 0xAA;
 8005d46:	4b23      	ldr	r3, [pc, #140]	@ (8005dd4 <Erase_Firmware_Func+0xb0>)
 8005d48:	22aa      	movs	r2, #170	@ 0xaa
 8005d4a:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005d4c:	4b21      	ldr	r3, [pc, #132]	@ (8005dd4 <Erase_Firmware_Func+0xb0>)
 8005d4e:	2255      	movs	r2, #85	@ 0x55
 8005d50:	705a      	strb	r2, [r3, #1]
	buffer[2] = Erase_Firmware;
 8005d52:	4b20      	ldr	r3, [pc, #128]	@ (8005dd4 <Erase_Firmware_Func+0xb0>)
 8005d54:	22a5      	movs	r2, #165	@ 0xa5
 8005d56:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005d58:	4b1e      	ldr	r3, [pc, #120]	@ (8005dd4 <Erase_Firmware_Func+0xb0>)
 8005d5a:	2202      	movs	r2, #2
 8005d5c:	70da      	strb	r2, [r3, #3]
	buffer[4] = 0x00;
 8005d5e:	4b1d      	ldr	r3, [pc, #116]	@ (8005dd4 <Erase_Firmware_Func+0xb0>)
 8005d60:	2200      	movs	r2, #0
 8005d62:	711a      	strb	r2, [r3, #4]
	//Read Flash Memory
	CRC_Rec1   = CRC_Compute_8Bit_Block(&buffer[2], 3);
 8005d64:	2103      	movs	r1, #3
 8005d66:	481c      	ldr	r0, [pc, #112]	@ (8005dd8 <Erase_Firmware_Func+0xb4>)
 8005d68:	f7fa ff22 	bl	8000bb0 <CRC_Compute_8Bit_Block>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	4a1b      	ldr	r2, [pc, #108]	@ (8005ddc <Erase_Firmware_Func+0xb8>)
 8005d70:	6013      	str	r3, [r2, #0]
	buffer[5]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005d72:	4b1a      	ldr	r3, [pc, #104]	@ (8005ddc <Erase_Firmware_Func+0xb8>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	0e1b      	lsrs	r3, r3, #24
 8005d78:	b2da      	uxtb	r2, r3
 8005d7a:	4b16      	ldr	r3, [pc, #88]	@ (8005dd4 <Erase_Firmware_Func+0xb0>)
 8005d7c:	715a      	strb	r2, [r3, #5]
	buffer[6] = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005d7e:	4b17      	ldr	r3, [pc, #92]	@ (8005ddc <Erase_Firmware_Func+0xb8>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	0c1b      	lsrs	r3, r3, #16
 8005d84:	b2da      	uxtb	r2, r3
 8005d86:	4b13      	ldr	r3, [pc, #76]	@ (8005dd4 <Erase_Firmware_Func+0xb0>)
 8005d88:	719a      	strb	r2, [r3, #6]
	buffer[7] = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005d8a:	4b14      	ldr	r3, [pc, #80]	@ (8005ddc <Erase_Firmware_Func+0xb8>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	0a1b      	lsrs	r3, r3, #8
 8005d90:	b2da      	uxtb	r2, r3
 8005d92:	4b10      	ldr	r3, [pc, #64]	@ (8005dd4 <Erase_Firmware_Func+0xb0>)
 8005d94:	71da      	strb	r2, [r3, #7]
	buffer[8] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005d96:	4b11      	ldr	r3, [pc, #68]	@ (8005ddc <Erase_Firmware_Func+0xb8>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	b2da      	uxtb	r2, r3
 8005d9c:	4b0d      	ldr	r3, [pc, #52]	@ (8005dd4 <Erase_Firmware_Func+0xb0>)
 8005d9e:	721a      	strb	r2, [r3, #8]
	buffer[9] = 0xBB;
 8005da0:	4b0c      	ldr	r3, [pc, #48]	@ (8005dd4 <Erase_Firmware_Func+0xb0>)
 8005da2:	22bb      	movs	r2, #187	@ 0xbb
 8005da4:	725a      	strb	r2, [r3, #9]
	buffer[10] = 0x66;
 8005da6:	4b0b      	ldr	r3, [pc, #44]	@ (8005dd4 <Erase_Firmware_Func+0xb0>)
 8005da8:	2266      	movs	r2, #102	@ 0x66
 8005daa:	729a      	strb	r2, [r3, #10]
	Custom_Comm_Send(buffer, 11);
 8005dac:	210b      	movs	r1, #11
 8005dae:	4809      	ldr	r0, [pc, #36]	@ (8005dd4 <Erase_Firmware_Func+0xb0>)
 8005db0:	f7fa ff9e 	bl	8000cf0 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 11);
 8005db4:	230b      	movs	r3, #11
 8005db6:	9302      	str	r3, [sp, #8]
 8005db8:	2301      	movs	r3, #1
 8005dba:	9301      	str	r3, [sp, #4]
 8005dbc:	2308      	movs	r3, #8
 8005dbe:	9300      	str	r3, [sp, #0]
 8005dc0:	4b04      	ldr	r3, [pc, #16]	@ (8005dd4 <Erase_Firmware_Func+0xb0>)
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	2108      	movs	r1, #8
 8005dc6:	4806      	ldr	r0, [pc, #24]	@ (8005de0 <Erase_Firmware_Func+0xbc>)
 8005dc8:	f7fc fe94 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>
}
 8005dcc:	bf00      	nop
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
 8005dd2:	bf00      	nop
 8005dd4:	200007e0 	.word	0x200007e0
 8005dd8:	200007e2 	.word	0x200007e2
 8005ddc:	200008ec 	.word	0x200008ec
 8005de0:	200007dc 	.word	0x200007dc

08005de4 <Reboot_MCU_Func>:

void Reboot_MCU_Func(void)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af04      	add	r7, sp, #16

	buffer[0] = 0xAA;
 8005dea:	4b22      	ldr	r3, [pc, #136]	@ (8005e74 <Reboot_MCU_Func+0x90>)
 8005dec:	22aa      	movs	r2, #170	@ 0xaa
 8005dee:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005df0:	4b20      	ldr	r3, [pc, #128]	@ (8005e74 <Reboot_MCU_Func+0x90>)
 8005df2:	2255      	movs	r2, #85	@ 0x55
 8005df4:	705a      	strb	r2, [r3, #1]
	buffer[2] = Reboot_MCU;
 8005df6:	4b1f      	ldr	r3, [pc, #124]	@ (8005e74 <Reboot_MCU_Func+0x90>)
 8005df8:	22a6      	movs	r2, #166	@ 0xa6
 8005dfa:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005dfc:	4b1d      	ldr	r3, [pc, #116]	@ (8005e74 <Reboot_MCU_Func+0x90>)
 8005dfe:	2202      	movs	r2, #2
 8005e00:	70da      	strb	r2, [r3, #3]
	buffer[4] = 0x00;
 8005e02:	4b1c      	ldr	r3, [pc, #112]	@ (8005e74 <Reboot_MCU_Func+0x90>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	711a      	strb	r2, [r3, #4]
	//Read Flash Memory
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 3);
 8005e08:	2103      	movs	r1, #3
 8005e0a:	481b      	ldr	r0, [pc, #108]	@ (8005e78 <Reboot_MCU_Func+0x94>)
 8005e0c:	f7fa fed0 	bl	8000bb0 <CRC_Compute_8Bit_Block>
 8005e10:	4603      	mov	r3, r0
 8005e12:	4a1a      	ldr	r2, [pc, #104]	@ (8005e7c <Reboot_MCU_Func+0x98>)
 8005e14:	6013      	str	r3, [r2, #0]
	buffer[5]  =  (CRC_Rec1 & 0xFF000000) >> 24;
 8005e16:	4b19      	ldr	r3, [pc, #100]	@ (8005e7c <Reboot_MCU_Func+0x98>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	0e1b      	lsrs	r3, r3, #24
 8005e1c:	b2da      	uxtb	r2, r3
 8005e1e:	4b15      	ldr	r3, [pc, #84]	@ (8005e74 <Reboot_MCU_Func+0x90>)
 8005e20:	715a      	strb	r2, [r3, #5]
	buffer[6]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005e22:	4b16      	ldr	r3, [pc, #88]	@ (8005e7c <Reboot_MCU_Func+0x98>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	0c1b      	lsrs	r3, r3, #16
 8005e28:	b2da      	uxtb	r2, r3
 8005e2a:	4b12      	ldr	r3, [pc, #72]	@ (8005e74 <Reboot_MCU_Func+0x90>)
 8005e2c:	719a      	strb	r2, [r3, #6]
	buffer[7]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005e2e:	4b13      	ldr	r3, [pc, #76]	@ (8005e7c <Reboot_MCU_Func+0x98>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	0a1b      	lsrs	r3, r3, #8
 8005e34:	b2da      	uxtb	r2, r3
 8005e36:	4b0f      	ldr	r3, [pc, #60]	@ (8005e74 <Reboot_MCU_Func+0x90>)
 8005e38:	71da      	strb	r2, [r3, #7]
	buffer[8] =  (CRC_Rec1 & 0x000000FF) >> 0;
 8005e3a:	4b10      	ldr	r3, [pc, #64]	@ (8005e7c <Reboot_MCU_Func+0x98>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	b2da      	uxtb	r2, r3
 8005e40:	4b0c      	ldr	r3, [pc, #48]	@ (8005e74 <Reboot_MCU_Func+0x90>)
 8005e42:	721a      	strb	r2, [r3, #8]
	buffer[9] = 0xBB;
 8005e44:	4b0b      	ldr	r3, [pc, #44]	@ (8005e74 <Reboot_MCU_Func+0x90>)
 8005e46:	22bb      	movs	r2, #187	@ 0xbb
 8005e48:	725a      	strb	r2, [r3, #9]
	buffer[10] = 0x66;
 8005e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8005e74 <Reboot_MCU_Func+0x90>)
 8005e4c:	2266      	movs	r2, #102	@ 0x66
 8005e4e:	729a      	strb	r2, [r3, #10]
	Custom_Comm_Send(buffer, 11);
 8005e50:	210b      	movs	r1, #11
 8005e52:	4808      	ldr	r0, [pc, #32]	@ (8005e74 <Reboot_MCU_Func+0x90>)
 8005e54:	f7fa ff4c 	bl	8000cf0 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 11);
 8005e58:	230b      	movs	r3, #11
 8005e5a:	9302      	str	r3, [sp, #8]
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	9301      	str	r3, [sp, #4]
 8005e60:	2308      	movs	r3, #8
 8005e62:	9300      	str	r3, [sp, #0]
 8005e64:	4b03      	ldr	r3, [pc, #12]	@ (8005e74 <Reboot_MCU_Func+0x90>)
 8005e66:	2200      	movs	r2, #0
 8005e68:	2108      	movs	r1, #8
 8005e6a:	4805      	ldr	r0, [pc, #20]	@ (8005e80 <Reboot_MCU_Func+0x9c>)
 8005e6c:	f7fc fe42 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>

	NVIC_SystemReset();
 8005e70:	f7ff f9b8 	bl	80051e4 <__NVIC_SystemReset>
 8005e74:	200007e0 	.word	0x200007e0
 8005e78:	200007e2 	.word	0x200007e2
 8005e7c:	200008ec 	.word	0x200008ec
 8005e80:	200007dc 	.word	0x200007dc

08005e84 <Check_Firmware_Presence>:
}

bool Check_Firmware_Presence(void)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b084      	sub	sp, #16
 8005e88:	af00      	add	r7, sp, #0
	uint32_t APP_SIZE_BYTES = __REV(Flash_Read_Single_Word(0x08020000));
 8005e8a:	4811      	ldr	r0, [pc, #68]	@ (8005ed0 <Check_Firmware_Presence+0x4c>)
 8005e8c:	f7fc ff5a 	bl	8002d44 <Flash_Read_Single_Word>
 8005e90:	4603      	mov	r3, r0
 8005e92:	603b      	str	r3, [r7, #0]
  return __builtin_bswap32(value);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	ba1b      	rev	r3, r3
 8005e98:	60bb      	str	r3, [r7, #8]
	uint32_t APP_SIZE_WORDS = APP_SIZE_BYTES/4;
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	089b      	lsrs	r3, r3, #2
 8005e9e:	607b      	str	r3, [r7, #4]
	for(uint16_t i = 0; i < APP_SIZE_WORDS; i++)
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	81fb      	strh	r3, [r7, #14]
 8005ea4:	e00a      	b.n	8005ebc <Check_Firmware_Presence+0x38>
	{
		if(Flash_Read_Single_Byte(APP_START_ADDRESS+i) == 0xFFFFFFFF)
 8005ea6:	89fb      	ldrh	r3, [r7, #14]
 8005ea8:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8005eac:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7fc ff53 	bl	8002d5c <Flash_Read_Single_Byte>
	for(uint16_t i = 0; i < APP_SIZE_WORDS; i++)
 8005eb6:	89fb      	ldrh	r3, [r7, #14]
 8005eb8:	3301      	adds	r3, #1
 8005eba:	81fb      	strh	r3, [r7, #14]
 8005ebc:	89fb      	ldrh	r3, [r7, #14]
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d8f0      	bhi.n	8005ea6 <Check_Firmware_Presence+0x22>
		{
			return false;
		}
	}
	return true;
 8005ec4:	2301      	movs	r3, #1
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3710      	adds	r7, #16
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	08020000 	.word	0x08020000

08005ed4 <Write_Complete_Func>:

void Write_Complete_Func(void)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b084      	sub	sp, #16
 8005ed8:	af04      	add	r7, sp, #16
	//	Flash_Erase_Sector(5);

	Flash_Unlock();
 8005eda:	f7fc fed5 	bl	8002c88 <Flash_Unlock>
	FLASH->CR &= ~FLASH_CR_PSIZE;
 8005ede:	4b3a      	ldr	r3, [pc, #232]	@ (8005fc8 <Write_Complete_Func+0xf4>)
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	4a39      	ldr	r2, [pc, #228]	@ (8005fc8 <Write_Complete_Func+0xf4>)
 8005ee4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ee8:	6113      	str	r3, [r2, #16]
	FLASH->CR |= (0 << FLASH_CR_PSIZE_Pos);
 8005eea:	4b37      	ldr	r3, [pc, #220]	@ (8005fc8 <Write_Complete_Func+0xf4>)
 8005eec:	4a36      	ldr	r2, [pc, #216]	@ (8005fc8 <Write_Complete_Func+0xf4>)
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 8005ef2:	4b35      	ldr	r3, [pc, #212]	@ (8005fc8 <Write_Complete_Func+0xf4>)
 8005ef4:	691b      	ldr	r3, [r3, #16]
 8005ef6:	4a34      	ldr	r2, [pc, #208]	@ (8005fc8 <Write_Complete_Func+0xf4>)
 8005ef8:	f043 0301 	orr.w	r3, r3, #1
 8005efc:	6113      	str	r3, [r2, #16]
	DMA_Memory_To_Memory_Transfer(&buffer[5], 8, 1, 0x08020000, 8, 1, buffer[4]);
 8005efe:	4b33      	ldr	r3, [pc, #204]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005f00:	791b      	ldrb	r3, [r3, #4]
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	9302      	str	r3, [sp, #8]
 8005f06:	2301      	movs	r3, #1
 8005f08:	9301      	str	r3, [sp, #4]
 8005f0a:	2308      	movs	r3, #8
 8005f0c:	9300      	str	r3, [sp, #0]
 8005f0e:	4b30      	ldr	r3, [pc, #192]	@ (8005fd0 <Write_Complete_Func+0xfc>)
 8005f10:	2201      	movs	r2, #1
 8005f12:	2108      	movs	r1, #8
 8005f14:	482f      	ldr	r0, [pc, #188]	@ (8005fd4 <Write_Complete_Func+0x100>)
 8005f16:	f7fc fded 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>
	Flash_Write_Disable();
 8005f1a:	f7fc fefd 	bl	8002d18 <Flash_Write_Disable>
	Flash_Lock();
 8005f1e:	f7fc fed1 	bl	8002cc4 <Flash_Lock>

	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, len);
 8005f22:	4b2d      	ldr	r3, [pc, #180]	@ (8005fd8 <Write_Complete_Func+0x104>)
 8005f24:	881b      	ldrh	r3, [r3, #0]
 8005f26:	9302      	str	r3, [sp, #8]
 8005f28:	2301      	movs	r3, #1
 8005f2a:	9301      	str	r3, [sp, #4]
 8005f2c:	2308      	movs	r3, #8
 8005f2e:	9300      	str	r3, [sp, #0]
 8005f30:	4b26      	ldr	r3, [pc, #152]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005f32:	2200      	movs	r2, #0
 8005f34:	2108      	movs	r1, #8
 8005f36:	4829      	ldr	r0, [pc, #164]	@ (8005fdc <Write_Complete_Func+0x108>)
 8005f38:	f7fc fddc 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>


	buffer[0] = 0xAA;
 8005f3c:	4b23      	ldr	r3, [pc, #140]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005f3e:	22aa      	movs	r2, #170	@ 0xaa
 8005f40:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005f42:	4b22      	ldr	r3, [pc, #136]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005f44:	2255      	movs	r2, #85	@ 0x55
 8005f46:	705a      	strb	r2, [r3, #1]
	buffer[2] = Write_Complete;
 8005f48:	4b20      	ldr	r3, [pc, #128]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005f4a:	22a7      	movs	r2, #167	@ 0xa7
 8005f4c:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005f4e:	4b1f      	ldr	r3, [pc, #124]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005f50:	2202      	movs	r2, #2
 8005f52:	70da      	strb	r2, [r3, #3]
	buffer[4] = Req_ACK;
 8005f54:	4b1d      	ldr	r3, [pc, #116]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005f56:	2202      	movs	r2, #2
 8005f58:	711a      	strb	r2, [r3, #4]
	//Read Flash Memory
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 3);
 8005f5a:	2103      	movs	r1, #3
 8005f5c:	4820      	ldr	r0, [pc, #128]	@ (8005fe0 <Write_Complete_Func+0x10c>)
 8005f5e:	f7fa fe27 	bl	8000bb0 <CRC_Compute_8Bit_Block>
 8005f62:	4603      	mov	r3, r0
 8005f64:	4a1f      	ldr	r2, [pc, #124]	@ (8005fe4 <Write_Complete_Func+0x110>)
 8005f66:	6013      	str	r3, [r2, #0]
	buffer[5]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005f68:	4b1e      	ldr	r3, [pc, #120]	@ (8005fe4 <Write_Complete_Func+0x110>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	0e1b      	lsrs	r3, r3, #24
 8005f6e:	b2da      	uxtb	r2, r3
 8005f70:	4b16      	ldr	r3, [pc, #88]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005f72:	715a      	strb	r2, [r3, #5]
	buffer[6]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005f74:	4b1b      	ldr	r3, [pc, #108]	@ (8005fe4 <Write_Complete_Func+0x110>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	0c1b      	lsrs	r3, r3, #16
 8005f7a:	b2da      	uxtb	r2, r3
 8005f7c:	4b13      	ldr	r3, [pc, #76]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005f7e:	719a      	strb	r2, [r3, #6]
	buffer[7]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005f80:	4b18      	ldr	r3, [pc, #96]	@ (8005fe4 <Write_Complete_Func+0x110>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	0a1b      	lsrs	r3, r3, #8
 8005f86:	b2da      	uxtb	r2, r3
 8005f88:	4b10      	ldr	r3, [pc, #64]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005f8a:	71da      	strb	r2, [r3, #7]
	buffer[8] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005f8c:	4b15      	ldr	r3, [pc, #84]	@ (8005fe4 <Write_Complete_Func+0x110>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	b2da      	uxtb	r2, r3
 8005f92:	4b0e      	ldr	r3, [pc, #56]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005f94:	721a      	strb	r2, [r3, #8]
	buffer[9] = 0xBB;
 8005f96:	4b0d      	ldr	r3, [pc, #52]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005f98:	22bb      	movs	r2, #187	@ 0xbb
 8005f9a:	725a      	strb	r2, [r3, #9]
	buffer[10] = 0x66;
 8005f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005f9e:	2266      	movs	r2, #102	@ 0x66
 8005fa0:	729a      	strb	r2, [r3, #10]
	Custom_Comm_Send(buffer, 11);
 8005fa2:	210b      	movs	r1, #11
 8005fa4:	4809      	ldr	r0, [pc, #36]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005fa6:	f7fa fea3 	bl	8000cf0 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 11);
 8005faa:	230b      	movs	r3, #11
 8005fac:	9302      	str	r3, [sp, #8]
 8005fae:	2301      	movs	r3, #1
 8005fb0:	9301      	str	r3, [sp, #4]
 8005fb2:	2308      	movs	r3, #8
 8005fb4:	9300      	str	r3, [sp, #0]
 8005fb6:	4b05      	ldr	r3, [pc, #20]	@ (8005fcc <Write_Complete_Func+0xf8>)
 8005fb8:	2200      	movs	r2, #0
 8005fba:	2108      	movs	r1, #8
 8005fbc:	4807      	ldr	r0, [pc, #28]	@ (8005fdc <Write_Complete_Func+0x108>)
 8005fbe:	f7fc fd99 	bl	8002af4 <DMA_Memory_To_Memory_Transfer>
}
 8005fc2:	bf00      	nop
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	40023c00 	.word	0x40023c00
 8005fcc:	200007e0 	.word	0x200007e0
 8005fd0:	08020000 	.word	0x08020000
 8005fd4:	200007e5 	.word	0x200007e5
 8005fd8:	200008ea 	.word	0x200008ea
 8005fdc:	200007dc 	.word	0x200007dc
 8005fe0:	200007e2 	.word	0x200007e2
 8005fe4:	200008ec 	.word	0x200008ec

08005fe8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005fec:	4b06      	ldr	r3, [pc, #24]	@ (8006008 <SystemInit+0x20>)
 8005fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ff2:	4a05      	ldr	r2, [pc, #20]	@ (8006008 <SystemInit+0x20>)
 8005ff4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005ff8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005ffc:	bf00      	nop
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr
 8006006:	bf00      	nop
 8006008:	e000ed00 	.word	0xe000ed00

0800600c <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800600c:	b480      	push	{r7}
 800600e:	b087      	sub	sp, #28
 8006010:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8006012:	2300      	movs	r3, #0
 8006014:	613b      	str	r3, [r7, #16]
 8006016:	2300      	movs	r3, #0
 8006018:	617b      	str	r3, [r7, #20]
 800601a:	2302      	movs	r3, #2
 800601c:	60fb      	str	r3, [r7, #12]
 800601e:	2300      	movs	r3, #0
 8006020:	60bb      	str	r3, [r7, #8]
 8006022:	2302      	movs	r3, #2
 8006024:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8006026:	4b34      	ldr	r3, [pc, #208]	@ (80060f8 <SystemCoreClockUpdate+0xec>)
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	f003 030c 	and.w	r3, r3, #12
 800602e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	2b08      	cmp	r3, #8
 8006034:	d011      	beq.n	800605a <SystemCoreClockUpdate+0x4e>
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	2b08      	cmp	r3, #8
 800603a:	d844      	bhi.n	80060c6 <SystemCoreClockUpdate+0xba>
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d003      	beq.n	800604a <SystemCoreClockUpdate+0x3e>
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	2b04      	cmp	r3, #4
 8006046:	d004      	beq.n	8006052 <SystemCoreClockUpdate+0x46>
 8006048:	e03d      	b.n	80060c6 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800604a:	4b2c      	ldr	r3, [pc, #176]	@ (80060fc <SystemCoreClockUpdate+0xf0>)
 800604c:	4a2c      	ldr	r2, [pc, #176]	@ (8006100 <SystemCoreClockUpdate+0xf4>)
 800604e:	601a      	str	r2, [r3, #0]
      break;
 8006050:	e03d      	b.n	80060ce <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8006052:	4b2a      	ldr	r3, [pc, #168]	@ (80060fc <SystemCoreClockUpdate+0xf0>)
 8006054:	4a2b      	ldr	r2, [pc, #172]	@ (8006104 <SystemCoreClockUpdate+0xf8>)
 8006056:	601a      	str	r2, [r3, #0]
      break;
 8006058:	e039      	b.n	80060ce <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800605a:	4b27      	ldr	r3, [pc, #156]	@ (80060f8 <SystemCoreClockUpdate+0xec>)
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	0d9b      	lsrs	r3, r3, #22
 8006060:	f003 0301 	and.w	r3, r3, #1
 8006064:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006066:	4b24      	ldr	r3, [pc, #144]	@ (80060f8 <SystemCoreClockUpdate+0xec>)
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800606e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00c      	beq.n	8006090 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8006076:	4a23      	ldr	r2, [pc, #140]	@ (8006104 <SystemCoreClockUpdate+0xf8>)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	fbb2 f3f3 	udiv	r3, r2, r3
 800607e:	4a1e      	ldr	r2, [pc, #120]	@ (80060f8 <SystemCoreClockUpdate+0xec>)
 8006080:	6852      	ldr	r2, [r2, #4]
 8006082:	0992      	lsrs	r2, r2, #6
 8006084:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006088:	fb02 f303 	mul.w	r3, r2, r3
 800608c:	617b      	str	r3, [r7, #20]
 800608e:	e00b      	b.n	80060a8 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8006090:	4a1b      	ldr	r2, [pc, #108]	@ (8006100 <SystemCoreClockUpdate+0xf4>)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	fbb2 f3f3 	udiv	r3, r2, r3
 8006098:	4a17      	ldr	r2, [pc, #92]	@ (80060f8 <SystemCoreClockUpdate+0xec>)
 800609a:	6852      	ldr	r2, [r2, #4]
 800609c:	0992      	lsrs	r2, r2, #6
 800609e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060a2:	fb02 f303 	mul.w	r3, r2, r3
 80060a6:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80060a8:	4b13      	ldr	r3, [pc, #76]	@ (80060f8 <SystemCoreClockUpdate+0xec>)
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	0c1b      	lsrs	r3, r3, #16
 80060ae:	f003 0303 	and.w	r3, r3, #3
 80060b2:	3301      	adds	r3, #1
 80060b4:	005b      	lsls	r3, r3, #1
 80060b6:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80060b8:	697a      	ldr	r2, [r7, #20]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80060c0:	4a0e      	ldr	r2, [pc, #56]	@ (80060fc <SystemCoreClockUpdate+0xf0>)
 80060c2:	6013      	str	r3, [r2, #0]
      break;
 80060c4:	e003      	b.n	80060ce <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80060c6:	4b0d      	ldr	r3, [pc, #52]	@ (80060fc <SystemCoreClockUpdate+0xf0>)
 80060c8:	4a0d      	ldr	r2, [pc, #52]	@ (8006100 <SystemCoreClockUpdate+0xf4>)
 80060ca:	601a      	str	r2, [r3, #0]
      break;
 80060cc:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80060ce:	4b0a      	ldr	r3, [pc, #40]	@ (80060f8 <SystemCoreClockUpdate+0xec>)
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	091b      	lsrs	r3, r3, #4
 80060d4:	f003 030f 	and.w	r3, r3, #15
 80060d8:	4a0b      	ldr	r2, [pc, #44]	@ (8006108 <SystemCoreClockUpdate+0xfc>)
 80060da:	5cd3      	ldrb	r3, [r2, r3]
 80060dc:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80060de:	4b07      	ldr	r3, [pc, #28]	@ (80060fc <SystemCoreClockUpdate+0xf0>)
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	fa22 f303 	lsr.w	r3, r2, r3
 80060e8:	4a04      	ldr	r2, [pc, #16]	@ (80060fc <SystemCoreClockUpdate+0xf0>)
 80060ea:	6013      	str	r3, [r2, #0]
}
 80060ec:	bf00      	nop
 80060ee:	371c      	adds	r7, #28
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr
 80060f8:	40023800 	.word	0x40023800
 80060fc:	20000004 	.word	0x20000004
 8006100:	00f42400 	.word	0x00f42400
 8006104:	007a1200 	.word	0x007a1200
 8006108:	08006724 	.word	0x08006724

0800610c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800610c:	480d      	ldr	r0, [pc, #52]	@ (8006144 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800610e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8006110:	f7ff ff6a 	bl	8005fe8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006114:	480c      	ldr	r0, [pc, #48]	@ (8006148 <LoopForever+0x6>)
  ldr r1, =_edata
 8006116:	490d      	ldr	r1, [pc, #52]	@ (800614c <LoopForever+0xa>)
  ldr r2, =_sidata
 8006118:	4a0d      	ldr	r2, [pc, #52]	@ (8006150 <LoopForever+0xe>)
  movs r3, #0
 800611a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800611c:	e002      	b.n	8006124 <LoopCopyDataInit>

0800611e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800611e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006120:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006122:	3304      	adds	r3, #4

08006124 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006124:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006126:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006128:	d3f9      	bcc.n	800611e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800612a:	4a0a      	ldr	r2, [pc, #40]	@ (8006154 <LoopForever+0x12>)
  ldr r4, =_ebss
 800612c:	4c0a      	ldr	r4, [pc, #40]	@ (8006158 <LoopForever+0x16>)
  movs r3, #0
 800612e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006130:	e001      	b.n	8006136 <LoopFillZerobss>

08006132 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006132:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006134:	3204      	adds	r2, #4

08006136 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006136:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006138:	d3fb      	bcc.n	8006132 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800613a:	f000 f811 	bl	8006160 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800613e:	f7ff fae1 	bl	8005704 <main>

08006142 <LoopForever>:

LoopForever:
  b LoopForever
 8006142:	e7fe      	b.n	8006142 <LoopForever>
  ldr   r0, =_estack
 8006144:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006148:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800614c:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 8006150:	08006744 	.word	0x08006744
  ldr r2, =_sbss
 8006154:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8006158:	200008f4 	.word	0x200008f4

0800615c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800615c:	e7fe      	b.n	800615c <ADC_IRQHandler>
	...

08006160 <__libc_init_array>:
 8006160:	b570      	push	{r4, r5, r6, lr}
 8006162:	4d0d      	ldr	r5, [pc, #52]	@ (8006198 <__libc_init_array+0x38>)
 8006164:	4c0d      	ldr	r4, [pc, #52]	@ (800619c <__libc_init_array+0x3c>)
 8006166:	1b64      	subs	r4, r4, r5
 8006168:	10a4      	asrs	r4, r4, #2
 800616a:	2600      	movs	r6, #0
 800616c:	42a6      	cmp	r6, r4
 800616e:	d109      	bne.n	8006184 <__libc_init_array+0x24>
 8006170:	4d0b      	ldr	r5, [pc, #44]	@ (80061a0 <__libc_init_array+0x40>)
 8006172:	4c0c      	ldr	r4, [pc, #48]	@ (80061a4 <__libc_init_array+0x44>)
 8006174:	f000 f8a4 	bl	80062c0 <_init>
 8006178:	1b64      	subs	r4, r4, r5
 800617a:	10a4      	asrs	r4, r4, #2
 800617c:	2600      	movs	r6, #0
 800617e:	42a6      	cmp	r6, r4
 8006180:	d105      	bne.n	800618e <__libc_init_array+0x2e>
 8006182:	bd70      	pop	{r4, r5, r6, pc}
 8006184:	f855 3b04 	ldr.w	r3, [r5], #4
 8006188:	4798      	blx	r3
 800618a:	3601      	adds	r6, #1
 800618c:	e7ee      	b.n	800616c <__libc_init_array+0xc>
 800618e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006192:	4798      	blx	r3
 8006194:	3601      	adds	r6, #1
 8006196:	e7f2      	b.n	800617e <__libc_init_array+0x1e>
 8006198:	0800673c 	.word	0x0800673c
 800619c:	0800673c 	.word	0x0800673c
 80061a0:	0800673c 	.word	0x0800673c
 80061a4:	08006740 	.word	0x08006740

080061a8 <memcpy>:
 80061a8:	440a      	add	r2, r1
 80061aa:	4291      	cmp	r1, r2
 80061ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80061b0:	d100      	bne.n	80061b4 <memcpy+0xc>
 80061b2:	4770      	bx	lr
 80061b4:	b510      	push	{r4, lr}
 80061b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061be:	4291      	cmp	r1, r2
 80061c0:	d1f9      	bne.n	80061b6 <memcpy+0xe>
 80061c2:	bd10      	pop	{r4, pc}
 80061c4:	0000      	movs	r0, r0
	...

080061c8 <ceil>:
 80061c8:	ec51 0b10 	vmov	r0, r1, d0
 80061cc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80061d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061d4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80061d8:	2e13      	cmp	r6, #19
 80061da:	460c      	mov	r4, r1
 80061dc:	4605      	mov	r5, r0
 80061de:	4680      	mov	r8, r0
 80061e0:	dc2e      	bgt.n	8006240 <ceil+0x78>
 80061e2:	2e00      	cmp	r6, #0
 80061e4:	da11      	bge.n	800620a <ceil+0x42>
 80061e6:	a332      	add	r3, pc, #200	@ (adr r3, 80062b0 <ceil+0xe8>)
 80061e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ec:	f7f9 fff2 	bl	80001d4 <__adddf3>
 80061f0:	2200      	movs	r2, #0
 80061f2:	2300      	movs	r3, #0
 80061f4:	f7fa fc34 	bl	8000a60 <__aeabi_dcmpgt>
 80061f8:	b120      	cbz	r0, 8006204 <ceil+0x3c>
 80061fa:	2c00      	cmp	r4, #0
 80061fc:	db4f      	blt.n	800629e <ceil+0xd6>
 80061fe:	4325      	orrs	r5, r4
 8006200:	d151      	bne.n	80062a6 <ceil+0xde>
 8006202:	462c      	mov	r4, r5
 8006204:	4621      	mov	r1, r4
 8006206:	4628      	mov	r0, r5
 8006208:	e023      	b.n	8006252 <ceil+0x8a>
 800620a:	4f2b      	ldr	r7, [pc, #172]	@ (80062b8 <ceil+0xf0>)
 800620c:	4137      	asrs	r7, r6
 800620e:	ea01 0307 	and.w	r3, r1, r7
 8006212:	4303      	orrs	r3, r0
 8006214:	d01d      	beq.n	8006252 <ceil+0x8a>
 8006216:	a326      	add	r3, pc, #152	@ (adr r3, 80062b0 <ceil+0xe8>)
 8006218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800621c:	f7f9 ffda 	bl	80001d4 <__adddf3>
 8006220:	2200      	movs	r2, #0
 8006222:	2300      	movs	r3, #0
 8006224:	f7fa fc1c 	bl	8000a60 <__aeabi_dcmpgt>
 8006228:	2800      	cmp	r0, #0
 800622a:	d0eb      	beq.n	8006204 <ceil+0x3c>
 800622c:	2c00      	cmp	r4, #0
 800622e:	bfc2      	ittt	gt
 8006230:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8006234:	4133      	asrgt	r3, r6
 8006236:	18e4      	addgt	r4, r4, r3
 8006238:	ea24 0407 	bic.w	r4, r4, r7
 800623c:	2500      	movs	r5, #0
 800623e:	e7e1      	b.n	8006204 <ceil+0x3c>
 8006240:	2e33      	cmp	r6, #51	@ 0x33
 8006242:	dd0a      	ble.n	800625a <ceil+0x92>
 8006244:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8006248:	d103      	bne.n	8006252 <ceil+0x8a>
 800624a:	4602      	mov	r2, r0
 800624c:	460b      	mov	r3, r1
 800624e:	f7f9 ffc1 	bl	80001d4 <__adddf3>
 8006252:	ec41 0b10 	vmov	d0, r0, r1
 8006256:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800625a:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800625e:	f04f 37ff 	mov.w	r7, #4294967295
 8006262:	40df      	lsrs	r7, r3
 8006264:	4238      	tst	r0, r7
 8006266:	d0f4      	beq.n	8006252 <ceil+0x8a>
 8006268:	a311      	add	r3, pc, #68	@ (adr r3, 80062b0 <ceil+0xe8>)
 800626a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800626e:	f7f9 ffb1 	bl	80001d4 <__adddf3>
 8006272:	2200      	movs	r2, #0
 8006274:	2300      	movs	r3, #0
 8006276:	f7fa fbf3 	bl	8000a60 <__aeabi_dcmpgt>
 800627a:	2800      	cmp	r0, #0
 800627c:	d0c2      	beq.n	8006204 <ceil+0x3c>
 800627e:	2c00      	cmp	r4, #0
 8006280:	dd0a      	ble.n	8006298 <ceil+0xd0>
 8006282:	2e14      	cmp	r6, #20
 8006284:	d101      	bne.n	800628a <ceil+0xc2>
 8006286:	3401      	adds	r4, #1
 8006288:	e006      	b.n	8006298 <ceil+0xd0>
 800628a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800628e:	2301      	movs	r3, #1
 8006290:	40b3      	lsls	r3, r6
 8006292:	441d      	add	r5, r3
 8006294:	45a8      	cmp	r8, r5
 8006296:	d8f6      	bhi.n	8006286 <ceil+0xbe>
 8006298:	ea25 0507 	bic.w	r5, r5, r7
 800629c:	e7b2      	b.n	8006204 <ceil+0x3c>
 800629e:	2500      	movs	r5, #0
 80062a0:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 80062a4:	e7ae      	b.n	8006204 <ceil+0x3c>
 80062a6:	4c05      	ldr	r4, [pc, #20]	@ (80062bc <ceil+0xf4>)
 80062a8:	2500      	movs	r5, #0
 80062aa:	e7ab      	b.n	8006204 <ceil+0x3c>
 80062ac:	f3af 8000 	nop.w
 80062b0:	8800759c 	.word	0x8800759c
 80062b4:	7e37e43c 	.word	0x7e37e43c
 80062b8:	000fffff 	.word	0x000fffff
 80062bc:	3ff00000 	.word	0x3ff00000

080062c0 <_init>:
 80062c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062c2:	bf00      	nop
 80062c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062c6:	bc08      	pop	{r3}
 80062c8:	469e      	mov	lr, r3
 80062ca:	4770      	bx	lr

080062cc <_fini>:
 80062cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ce:	bf00      	nop
 80062d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062d2:	bc08      	pop	{r3}
 80062d4:	469e      	mov	lr, r3
 80062d6:	4770      	bx	lr
