#============================================================================
# Aldec DO file generated by Clarity Designer    10/12/2024    18:06:22  
# Filename  : dphy_tx_rtl.do                                                 
# IP package: CSI-2/DSI D-PHY Transmitter 1.4                            
# Copyright(c) 2017 Lattice Semiconductor Corporation. All rights reserved.  
#============================================================================

set design_inst csi2_output

vlog -v2k5 +define+REFCLK_PERIOD=20833 +define+POSEDGE_DRIVE $diamond_dir/cae_library/simulation/blackbox/lifmd_black_boxes-aldec.vp $diamond_dir/cae_library/simulation/verilog/lifmd/*.v $diamond_dir/cae_library/simulation/verilog/pmi/*.v ../../../../${design_inst}.v ../../../../${design_inst}_dci_wrapper.v ../../../../${design_inst}_dphy_tx.v ../../../../${design_inst}_pkt_formatter.v ../../../../${design_inst}_synchronizer.v ../../../../${design_inst}_tinit_count.v ../../../../${design_inst}_tx_global_operation.v ../../../${design_inst}/src/beh_rtl/*.v ../../../testbench/${design_inst}_tb.v

# Start the simulator #
vsim +access +r tb

# adding the signals to wave window #########
wave /tb/${design_inst}_inst/*

# run simulation cycles
run -all
