/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [10:0] _04_;
  reg [3:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [25:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [17:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [20:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_43z;
  wire [8:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_53z;
  wire [4:0] celloutsig_0_55z;
  wire [5:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [23:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [26:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [21:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [20:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_1z ^ celloutsig_0_18z;
  assign celloutsig_0_21z = _00_ ^ celloutsig_0_2z[8];
  assign celloutsig_0_27z = celloutsig_0_3z[2] ^ celloutsig_0_3z[0];
  assign celloutsig_0_46z = ~(celloutsig_0_34z ^ celloutsig_0_0z[1]);
  assign celloutsig_0_53z = ~(_01_ ^ celloutsig_0_22z[25]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[23] ^ celloutsig_1_0z[0]);
  assign celloutsig_0_5z = ~(celloutsig_0_0z[1] ^ in_data[66]);
  assign celloutsig_1_19z = ~(celloutsig_1_2z[15] ^ celloutsig_1_11z[2]);
  assign celloutsig_0_7z = ~(_02_ ^ celloutsig_0_6z);
  assign celloutsig_0_14z = ~(celloutsig_0_1z ^ celloutsig_0_10z[7]);
  assign celloutsig_0_31z = ~(celloutsig_0_20z ^ celloutsig_0_3z[1]);
  reg [2:0] _16_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 3'h0;
    else _16_ <= celloutsig_0_3z;
  assign { _02_, _03_[1:0] } = _16_;
  reg [10:0] _17_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 11'h000;
    else _17_ <= { celloutsig_0_6z, celloutsig_0_14z, _02_, _03_[1:0], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_3z };
  assign { _04_[10:7], _00_, _04_[5:2], _01_, _04_[0] } = _17_;
  assign celloutsig_1_7z = { celloutsig_1_5z[10:7], celloutsig_1_3z } / { 1'h1, celloutsig_1_5z[12:7] };
  assign celloutsig_0_16z = celloutsig_0_11z[9:1] / { 1'h1, in_data[74:72], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_2z = { in_data[70:64], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = { _02_, _03_[1:0], celloutsig_0_0z } == { celloutsig_0_2z[7:4], _02_, _03_[1:0] };
  assign celloutsig_0_13z = celloutsig_0_12z[11:4] == { celloutsig_0_2z[13:10], _02_, _03_[1:0], celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_8z[21:11], celloutsig_0_14z, celloutsig_0_18z } == { celloutsig_0_18z, celloutsig_0_16z, _02_, _03_[1:0] };
  assign celloutsig_0_32z = { celloutsig_0_22z[16:8], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_3z, _02_, _03_[1:0], celloutsig_0_7z } === { celloutsig_0_2z[17:14], celloutsig_0_28z[10:2], 1'h1, celloutsig_0_28z[0], celloutsig_0_12z };
  assign celloutsig_0_35z = { celloutsig_0_22z[14:9], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_29z } === { celloutsig_0_32z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_24z };
  assign celloutsig_0_17z = { in_data[60:59], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_6z } === in_data[17:1];
  assign celloutsig_0_18z = celloutsig_0_11z[9:0] === celloutsig_0_10z[13:4];
  assign celloutsig_0_1z = ! in_data[41:10];
  assign celloutsig_0_23z = ! { in_data[65:59], celloutsig_0_7z };
  assign celloutsig_0_25z = _04_[4] & ~(celloutsig_0_24z);
  assign celloutsig_0_29z = celloutsig_0_12z[6] & ~(celloutsig_0_8z[11]);
  assign celloutsig_1_6z = { celloutsig_1_2z[21:11], celloutsig_1_3z } % { 1'h1, in_data[122:111], celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_3z[1], celloutsig_0_7z, celloutsig_0_1z } % { 1'h1, celloutsig_0_8z[10], celloutsig_0_7z };
  assign celloutsig_0_12z = { celloutsig_0_2z[12:2], celloutsig_0_5z } % { 1'h1, celloutsig_0_2z[18:8] };
  assign celloutsig_0_3z = { celloutsig_0_2z[7:6], celloutsig_0_1z } * celloutsig_0_2z[2:0];
  assign celloutsig_0_44z = { celloutsig_0_12z[3:1], celloutsig_0_0z, celloutsig_0_35z, celloutsig_0_34z } * { celloutsig_0_16z[7:1], celloutsig_0_31z, celloutsig_0_25z };
  assign celloutsig_0_15z = { celloutsig_0_10z[12], celloutsig_0_5z, celloutsig_0_9z } !== in_data[16:12];
  assign celloutsig_0_24z = { celloutsig_0_11z[5:3], celloutsig_0_17z, celloutsig_0_0z } !== { _04_[7], _00_, _04_[5], celloutsig_0_13z, _02_, _03_[1:0], celloutsig_0_7z };
  assign celloutsig_1_2z = ~ celloutsig_1_0z[22:1];
  assign celloutsig_1_18z = ~ celloutsig_1_8z[15:3];
  assign celloutsig_0_55z = { celloutsig_0_44z[7:5], celloutsig_0_29z, celloutsig_0_18z } | { celloutsig_0_12z[10], celloutsig_0_53z, celloutsig_0_46z, celloutsig_0_29z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[149:123] | in_data[189:163];
  assign celloutsig_1_4z = { celloutsig_1_2z[14:4], celloutsig_1_3z } | { celloutsig_1_0z[12:2], celloutsig_1_3z };
  assign celloutsig_0_43z = { celloutsig_0_26z[1], celloutsig_0_35z, celloutsig_0_35z } >> { in_data[69:68], celloutsig_0_34z };
  assign celloutsig_1_3z = celloutsig_1_2z[7:5] >> celloutsig_1_0z[12:10];
  assign celloutsig_1_8z = celloutsig_1_0z[25:5] >> { celloutsig_1_6z[6:1], celloutsig_1_5z[14:1], celloutsig_1_5z[1] };
  assign celloutsig_1_11z = celloutsig_1_7z[5:2] >> celloutsig_1_5z[9:6];
  assign celloutsig_0_56z = celloutsig_0_44z[6:1] - { celloutsig_0_27z, celloutsig_0_53z, celloutsig_0_43z, celloutsig_0_29z };
  assign celloutsig_0_10z = { in_data[44:39], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z } - { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z, _02_, _03_[1:0], celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_10z, celloutsig_0_16z, _02_, _03_[1:0] } - { _04_[9:7], _00_, _04_[5:2], _01_, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, _02_, _03_[1:0], celloutsig_0_6z, celloutsig_0_1z } ~^ { in_data[29:25], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_26z = { celloutsig_0_8z[23:7], celloutsig_0_21z } ~^ { celloutsig_0_12z[7:3], celloutsig_0_25z, _04_[10:7], _00_, _04_[5:2], _01_, _04_[0], celloutsig_0_14z };
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 4'h0;
    else if (clkin_data[32]) celloutsig_0_0z = in_data[15:12];
  always_latch
    if (clkin_data[64]) celloutsig_0_8z = 24'h000000;
    else if (!clkin_data[0]) celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign { celloutsig_0_28z[0], celloutsig_0_28z[2], celloutsig_0_28z[10:3] } = { celloutsig_0_23z, celloutsig_0_20z, in_data[16:9] } ~^ { celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_12z[7:6], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_14z, _02_, _03_[1:0] };
  assign celloutsig_1_5z[14:1] = ~ { celloutsig_1_4z[13:1], celloutsig_1_1z };
  assign _03_[2] = _02_;
  assign { _04_[6], _04_[1] } = { _00_, _01_ };
  assign celloutsig_0_28z[1] = 1'h1;
  assign celloutsig_1_5z[0] = celloutsig_1_5z[1];
  assign { out_data[140:128], out_data[96], out_data[36:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
