{
  "module_name": "phy-qcom-qmp-ufs.c",
  "hash_id": "5df0f50e590166b56a6d0ac3d64ba6b19232c58811ed3cc4d7debef7688d0034",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-qmp-ufs.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/delay.h>\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/iopoll.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/phy/phy.h>\n#include <linux/platform_device.h>\n#include <linux/regulator/consumer.h>\n#include <linux/reset.h>\n#include <linux/slab.h>\n\n#include <ufs/unipro.h>\n#include \"phy-qcom-qmp.h\"\n#include \"phy-qcom-qmp-pcs-ufs-v2.h\"\n#include \"phy-qcom-qmp-pcs-ufs-v3.h\"\n#include \"phy-qcom-qmp-pcs-ufs-v4.h\"\n#include \"phy-qcom-qmp-pcs-ufs-v5.h\"\n#include \"phy-qcom-qmp-pcs-ufs-v6.h\"\n\n#include \"phy-qcom-qmp-qserdes-txrx-ufs-v6.h\"\n\n \n#define SW_RESET\t\t\t\tBIT(0)\n \n#define SW_PWRDN\t\t\t\tBIT(0)\n \n#define SERDES_START\t\t\t\tBIT(0)\n#define PCS_START\t\t\t\tBIT(1)\n \n#define PCS_READY\t\t\t\tBIT(0)\n\n#define PHY_INIT_COMPLETE_TIMEOUT\t\t10000\n\nstruct qmp_phy_init_tbl {\n\tunsigned int offset;\n\tunsigned int val;\n\t \n\tu8 lane_mask;\n};\n\n#define QMP_PHY_INIT_CFG(o, v)\t\t\\\n\t{\t\t\t\t\\\n\t\t.offset = o,\t\t\\\n\t\t.val = v,\t\t\\\n\t\t.lane_mask = 0xff,\t\\\n\t}\n\n#define QMP_PHY_INIT_CFG_LANE(o, v, l)\t\\\n\t{\t\t\t\t\\\n\t\t.offset = o,\t\t\\\n\t\t.val = v,\t\t\\\n\t\t.lane_mask = l,\t\t\\\n\t}\n\n \nenum qphy_reg_layout {\n\t \n\tQPHY_SW_RESET,\n\tQPHY_START_CTRL,\n\tQPHY_PCS_READY_STATUS,\n\tQPHY_PCS_POWER_DOWN_CONTROL,\n\t \n\tQPHY_LAYOUT_SIZE\n};\n\nstatic const unsigned int ufsphy_v2_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_START_CTRL]\t\t= QPHY_V2_PCS_UFS_PHY_START,\n\t[QPHY_PCS_READY_STATUS]\t\t= QPHY_V2_PCS_UFS_READY_STATUS,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V2_PCS_UFS_POWER_DOWN_CONTROL,\n};\n\nstatic const unsigned int ufsphy_v3_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_START_CTRL]\t\t= QPHY_V3_PCS_UFS_PHY_START,\n\t[QPHY_PCS_READY_STATUS]\t\t= QPHY_V3_PCS_UFS_READY_STATUS,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V3_PCS_UFS_POWER_DOWN_CONTROL,\n};\n\nstatic const unsigned int ufsphy_v4_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_START_CTRL]\t\t= QPHY_V4_PCS_UFS_PHY_START,\n\t[QPHY_PCS_READY_STATUS]\t\t= QPHY_V4_PCS_UFS_READY_STATUS,\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V4_PCS_UFS_SW_RESET,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V4_PCS_UFS_POWER_DOWN_CONTROL,\n};\n\nstatic const unsigned int ufsphy_v5_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_START_CTRL]\t\t= QPHY_V5_PCS_UFS_PHY_START,\n\t[QPHY_PCS_READY_STATUS]\t\t= QPHY_V5_PCS_UFS_READY_STATUS,\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V5_PCS_UFS_SW_RESET,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V5_PCS_UFS_POWER_DOWN_CONTROL,\n};\n\nstatic const unsigned int ufsphy_v6_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_START_CTRL]\t\t= QPHY_V6_PCS_UFS_PHY_START,\n\t[QPHY_PCS_READY_STATUS]\t\t= QPHY_V6_PCS_UFS_READY_STATUS,\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V6_PCS_UFS_SW_RESET,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V6_PCS_UFS_POWER_DOWN_CONTROL,\n};\n\nstatic const struct qmp_phy_init_tbl msm8996_ufsphy_serdes[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CMN_CONFIG, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYSCLK_EN_SEL, 0xd7),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYS_CLK_CTRL, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BIAS_EN_CLKBUFLR_EN, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BG_TIMER, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_HSCLK_SEL, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CORECLK_DIV, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CORECLK_DIV_MODE1, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP_EN, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_CTRL, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_RESETSM_CNTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CORE_CLK_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP_CFG, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_TIMER1, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_TIMER2, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_MAP, 0x54),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SVS_MODE_CLK_SEL, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START2_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CP_CTRL_MODE0, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_CCTRL_MODE0, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN0_MODE0, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE1_MODE0, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE2_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP1_MODE0, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP2_MODE0, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DEC_START_MODE1, 0x98),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START1_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START2_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START3_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CP_CTRL_MODE1, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_CCTRL_MODE1, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN0_MODE1, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN1_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE1_MODE1, 0xd6),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE2_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP1_MODE1, 0x32),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP2_MODE1, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP3_MODE1, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl msm8996_ufsphy_tx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_TX_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN, 0x45),\n\tQMP_PHY_INIT_CFG(QSERDES_TX_LANE_MODE, 0x02),\n};\n\nstatic const struct qmp_phy_init_tbl msm8996_ufsphy_rx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_LVL, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_CNTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_INTERFACE_MODE, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_DEGLITCH_CNTRL, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_UCDR_FASTLOCK_FO_GAIN, 0x0B),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_TERM_BW, 0x5b),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQ_GAIN1_LSB, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQ_GAIN1_MSB, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQ_GAIN2_LSB, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQ_GAIN2_MSB, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0E),\n};\n\nstatic const struct qmp_phy_init_tbl sm6115_ufsphy_serdes[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CMN_CONFIG, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYSCLK_EN_SEL, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYS_CLK_CTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BIAS_EN_CLKBUFLR_EN, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BG_TIMER, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_HSCLK_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CORECLK_DIV, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CORECLK_DIV_MODE1, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP_EN, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_CTRL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_RESETSM_CNTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CORE_CLK_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP_CFG, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_TIMER1, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_TIMER2, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_MAP, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SVS_MODE_CLK_SEL, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START2_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CP_CTRL_MODE0, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_CCTRL_MODE0, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN0_MODE0, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE1_MODE0, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE2_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP1_MODE0, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP2_MODE0, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DEC_START_MODE1, 0x98),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START1_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START2_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START3_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CP_CTRL_MODE1, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_CCTRL_MODE1, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN0_MODE1, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN1_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE1_MODE1, 0xd6),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE2_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP1_MODE1, 0x32),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP2_MODE1, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP3_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BG_TRIM, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_INITVAL1, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_INITVAL2, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl sm6115_ufsphy_hs_b_serdes[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_MAP, 0x44),\n};\n\nstatic const struct qmp_phy_init_tbl sm6115_ufsphy_tx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_TX_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN, 0x45),\n\tQMP_PHY_INIT_CFG(QSERDES_TX_LANE_MODE, 0x06),\n};\n\nstatic const struct qmp_phy_init_tbl sm6115_ufsphy_rx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_LVL, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_CNTRL, 0x0F),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_INTERFACE_MODE, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_DEGLITCH_CNTRL, 0x1E),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_UCDR_FASTLOCK_FO_GAIN, 0x0B),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_TERM_BW, 0x5B),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQ_GAIN1_LSB, 0xFF),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQ_GAIN1_MSB, 0x3F),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQ_GAIN2_LSB, 0xFF),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQ_GAIN2_MSB, 0x3F),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0D),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_UCDR_SVS_SO_GAIN_HALF, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_UCDR_SVS_SO_GAIN_QUARTER, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_UCDR_SVS_SO_GAIN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x5B),\n};\n\nstatic const struct qmp_phy_init_tbl sm6115_ufsphy_pcs[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_UFS_RX_PWM_GEAR_BAND, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_UFS_RX_SIGDET_CTRL2, 0x6d),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_UFS_TX_LARGE_AMP_DRV_LVL, 0x0f),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_UFS_TX_SMALL_AMP_DRV_LVL, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_UFS_RX_MIN_STALL_NOCONFIG_TIME_CAP, 0x28),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_UFS_RX_SYM_RESYNC_CTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_UFS_TX_LARGE_AMP_POST_EMP_LVL, 0x12),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_UFS_TX_SMALL_AMP_POST_EMP_LVL, 0x0f),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_UFS_RX_MIN_HIBERN8_TIME, 0x9a),  \n};\n\nstatic const struct qmp_phy_init_tbl sdm845_ufsphy_serdes[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYS_CLK_CTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_BIAS_EN_CLKBUFLR_EN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_BG_TIMER, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_IVCO, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYSCLK_EN_SEL, 0xd5),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_RESETSM_CNTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_HSCLK_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP_EN, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_CTRL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CORE_CLK_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_MAP, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SVS_MODE_CLK_SEL, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_INITVAL1, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_INITVAL2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN0_MODE0, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE1_MODE0, 0xda),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE2_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP1_MODE0, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP2_MODE0, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DEC_START_MODE1, 0x98),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN0_MODE1, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN1_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE1_MODE1, 0xc1),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE2_MODE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP1_MODE1, 0x32),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP2_MODE1, 0x0f),\n};\n\nstatic const struct qmp_phy_init_tbl sdm845_ufsphy_hs_b_serdes[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_MAP, 0x44),\n};\n\nstatic const struct qmp_phy_init_tbl sdm845_ufsphy_tx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_LANE_MODE_1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_TX, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_RX, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl sdm845_ufsphy_rx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_LVL, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_CNTRL, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_DEGLITCH_CNTRL, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_INTERFACE_MODE, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_FO_GAIN, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_TERM_BW, 0x5b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL2, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL3, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL4, 0x1b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SVS_SO_GAIN_HALF, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SVS_SO_GAIN_QUARTER, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SVS_SO_GAIN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x4b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_PI_CONTROLS, 0x81),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_COUNT_LOW, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_MODE_00, 0x59),\n};\n\nstatic const struct qmp_phy_init_tbl sdm845_ufsphy_pcs[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_RX_SIGDET_CTRL2, 0x6e),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_TX_LARGE_AMP_DRV_LVL, 0x0a),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_TX_SMALL_AMP_DRV_LVL, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_RX_SYM_RESYNC_CTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_TX_MID_TERM_CTRL1, 0x43),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_RX_SIGDET_CTRL1, 0x0f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_RX_MIN_HIBERN8_TIME, 0x9a),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_MULTI_LANE_CTRL1, 0x02),\n};\n\nstatic const struct qmp_phy_init_tbl sm7150_ufsphy_rx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_LVL, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_CNTRL, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_DEGLITCH_CNTRL, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_INTERFACE_MODE, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_FO_GAIN, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_TERM_BW, 0x5b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL2, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL3, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL4, 0x1b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SVS_SO_GAIN_HALF, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SVS_SO_GAIN_QUARTER, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SVS_SO_GAIN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x5b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_PI_CONTROLS, 0x81),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_COUNT_LOW, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_MODE_00, 0x59),\n};\n\nstatic const struct qmp_phy_init_tbl sm7150_ufsphy_pcs[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_RX_SIGDET_CTRL2, 0x6f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_TX_LARGE_AMP_DRV_LVL, 0x0f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_TX_SMALL_AMP_DRV_LVL, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_RX_SYM_RESYNC_CTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_TX_MID_TERM_CTRL1, 0x43),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_RX_SIGDET_CTRL1, 0x0f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_RX_MIN_HIBERN8_TIME, 0xff),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_UFS_MULTI_LANE_CTRL1, 0x02),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_ufsphy_serdes[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_EN_SEL, 0xd9),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_HSCLK_SEL, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_HSCLK_HS_SWITCH_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP_EN, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE_MAP, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE_INITVAL2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_HSCLK_SEL, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE0, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE0, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0xac),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE1, 0x98),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE1, 0x32),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE1, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0xdd),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x23),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_ufsphy_hs_b_serdes[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE_MAP, 0x06),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_ufsphy_tx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_PWM_GEAR_1_DIVIDER_BAND0_1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_PWM_GEAR_2_DIVIDER_BAND0_1, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_PWM_GEAR_3_DIVIDER_BAND0_1, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_PWM_GEAR_4_DIVIDER_BAND0_1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_LANE_MODE_1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_TRAN_DRVR_EMP_EN, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_ufsphy_hs_g4_tx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_LANE_MODE_1, 0x75),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_ufsphy_rx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_LVL, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_CNTRL, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRL, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_BAND, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_FO_GAIN, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x4b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CONTROLS, 0xf1),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_LOW, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FO_GAIN, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_GAIN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_TERM_BW, 0x1b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4, 0x1d),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_MEASURE_TIME, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_LOW, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH2, 0xf6),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH3, 0x3b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0x3d),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_LOW, 0xe0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH, 0xc8),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH2, 0xc8),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH3, 0x3b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH4, 0xb1),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_LOW, 0xe0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH, 0xc8),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH2, 0xc8),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH3, 0x3b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH4, 0xb1),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_ufsphy_hs_g4_rx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x5a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CTRL2, 0x81),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FO_GAIN, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_TERM_BW, 0x6f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_MEASURE_TIME, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_LOW, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH2, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH3, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0x6c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_LOW, 0x6d),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH, 0x6d),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH2, 0xed),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH4, 0x3c),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_ufsphy_pcs[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_UFS_RX_SIGDET_CTRL2, 0x6d),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_UFS_TX_LARGE_AMP_DRV_LVL, 0x0a),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_UFS_TX_SMALL_AMP_DRV_LVL, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_UFS_TX_MID_TERM_CTRL1, 0x43),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_UFS_DEBUG_BUS_CLKSEL, 0x1f),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_UFS_RX_MIN_HIBERN8_TIME, 0xff),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_UFS_MULTI_LANE_CTRL1, 0x02),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_ufsphy_hs_g4_pcs[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_UFS_TX_LARGE_AMP_DRV_LVL, 0x10),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_UFS_BIST_FIXED_PAT_CTRL, 0x0a),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_ufsphy_hs_g4_tx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_LANE_MODE_1, 0xe5),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_ufsphy_hs_g4_rx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x5a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CTRL2, 0x81),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FO_GAIN, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_TERM_BW, 0x6f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x17),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_MEASURE_TIME, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_LOW, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH2, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH3, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0x2c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_LOW, 0x6d),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH, 0x6d),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH2, 0xed),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH4, 0x3c),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_ufsphy_serdes[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYSCLK_EN_SEL, 0xd9),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_SEL, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_HS_SWITCH_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP_EN, 0x42),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE_MAP, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE_INITVAL2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_HSCLK_SEL, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE0, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE0, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE0, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE0, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE0, 0x19),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0xac),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE1, 0x98),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE1, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE1, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE1, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE1, 0x65),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE1, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0xdd),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x23),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_ufsphy_hs_b_serdes[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE_MAP, 0x06),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_ufsphy_tx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_PWM_GEAR_1_DIVIDER_BAND0_1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_PWM_GEAR_2_DIVIDER_BAND0_1, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_PWM_GEAR_3_DIVIDER_BAND0_1, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_PWM_GEAR_4_DIVIDER_BAND0_1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_1, 0xf5),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_3, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_TX, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_RX, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_TRAN_DRVR_EMP_EN, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_ufsphy_rx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_SIGDET_LVL, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_SIGDET_CNTRL, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_SIGDET_DEGLITCH_CNTRL, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_BAND, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FASTLOCK_FO_GAIN, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x5a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_PI_CONTROLS, 0xf1),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FASTLOCK_COUNT_LOW, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_PI_CTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FO_GAIN, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SO_GAIN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_TERM_BW, 0x1b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL2, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL3, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL4, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x17),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_IDAC_MEASURE_TIME, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_IDAC_TSETTLE_LOW, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_IDAC_TSETTLE_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_LOW, 0x6d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH, 0x6d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH2, 0xed),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH3, 0x3b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH4, 0x3c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_LOW, 0xe0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH, 0xc8),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH2, 0xc8),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH3, 0x3b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH4, 0xb7),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_10_LOW, 0xe0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_10_HIGH, 0xc8),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_10_HIGH2, 0xc8),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_10_HIGH3, 0x3b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_10_HIGH4, 0xb7),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_DCC_CTRL1, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_ufsphy_pcs[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_UFS_RX_SIGDET_CTRL2, 0x6d),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_UFS_TX_LARGE_AMP_DRV_LVL, 0x0a),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_UFS_TX_SMALL_AMP_DRV_LVL, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_UFS_TX_MID_TERM_CTRL1, 0x43),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_UFS_DEBUG_BUS_CLKSEL, 0x1f),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_UFS_RX_MIN_HIBERN8_TIME, 0xff),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_UFS_RX_SIGDET_CTRL1, 0x0e),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_UFS_MULTI_LANE_CTRL1, 0x02),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_ufsphy_g4_tx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_1, 0xe5),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_ufsphy_g4_rx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_PI_CTRL2, 0x81),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_TERM_BW, 0x6f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_IDAC_MEASURE_TIME, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_IDAC_TSETTLE_LOW, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_IDAC_TSETTLE_HIGH, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_LOW, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH2, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH3, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH4, 0x2d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_LOW, 0x6d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH, 0x6d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH2, 0xed),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH4, 0x3c),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_ufsphy_g4_pcs[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_UFS_BIST_FIXED_PAT_CTRL, 0x0a),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_ufsphy_serdes[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SYSCLK_EN_SEL, 0xd9),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CMN_CONFIG_1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_HSCLK_SEL_1, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_HSCLK_HS_SWITCH_SEL_1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP_EN, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE_MAP, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE_INITVAL2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE0, 0x41),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CP_CTRL_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_RCTRL_MODE0, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CCTRL_MODE0, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE0, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE0, 0x4c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CP_CTRL_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_RCTRL_MODE0, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CCTRL_MODE0, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE0, 0x99),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE0, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_ufsphy_tx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_LANE_MODE_1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_UFS_V6_TX_RES_CODE_LANE_OFFSET_TX, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_ufsphy_rx[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_UFS_V6_RX_UCDR_FASTLOCK_FO_GAIN_RATE2, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_UFS_V6_RX_UCDR_FASTLOCK_FO_GAIN_RATE4, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_UFS_V6_RX_VGA_CAL_MAN_VAL, 0x0e),\n\n\tQMP_PHY_INIT_CFG(QSERDES_UFS_V6_RX_MODE_RATE_0_1_B0, 0xc2),\n\tQMP_PHY_INIT_CFG(QSERDES_UFS_V6_RX_MODE_RATE_0_1_B1, 0xc2),\n\tQMP_PHY_INIT_CFG(QSERDES_UFS_V6_RX_MODE_RATE_0_1_B3, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_UFS_V6_RX_MODE_RATE_0_1_B6, 0x60),\n\n\tQMP_PHY_INIT_CFG(QSERDES_UFS_V6_RX_MODE_RATE2_B3, 0x9e),\n\tQMP_PHY_INIT_CFG(QSERDES_UFS_V6_RX_MODE_RATE2_B6, 0x60),\n\n\tQMP_PHY_INIT_CFG(QSERDES_UFS_V6_RX_MODE_RATE3_B3, 0x9e),\n\tQMP_PHY_INIT_CFG(QSERDES_UFS_V6_RX_MODE_RATE3_B4, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_UFS_V6_RX_MODE_RATE3_B5, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_UFS_V6_RX_MODE_RATE3_B8, 0x02),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_ufsphy_pcs[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V6_PCS_UFS_RX_SIGDET_CTRL2, 0x69),\n\tQMP_PHY_INIT_CFG(QPHY_V6_PCS_UFS_TX_LARGE_AMP_DRV_LVL, 0x0f),\n\tQMP_PHY_INIT_CFG(QPHY_V6_PCS_UFS_TX_MID_TERM_CTRL1, 0x43),\n\tQMP_PHY_INIT_CFG(QPHY_V6_PCS_UFS_PLL_CNTL, 0x2b),\n\tQMP_PHY_INIT_CFG(QPHY_V6_PCS_UFS_MULTI_LANE_CTRL1, 0x02),\n};\n\nstruct qmp_ufs_offsets {\n\tu16 serdes;\n\tu16 pcs;\n\tu16 tx;\n\tu16 rx;\n\tu16 tx2;\n\tu16 rx2;\n};\n\nstruct qmp_phy_cfg_tbls {\n\t \n\tconst struct qmp_phy_init_tbl *serdes;\n\tint serdes_num;\n\tconst struct qmp_phy_init_tbl *tx;\n\tint tx_num;\n\tconst struct qmp_phy_init_tbl *rx;\n\tint rx_num;\n\tconst struct qmp_phy_init_tbl *pcs;\n\tint pcs_num;\n};\n\n \nstruct qmp_phy_cfg {\n\tint lanes;\n\n\tconst struct qmp_ufs_offsets *offsets;\n\n\t \n\tconst struct qmp_phy_cfg_tbls tbls;\n\t \n\tconst struct qmp_phy_cfg_tbls tbls_hs_b;\n\t \n\tconst struct qmp_phy_cfg_tbls tbls_hs_g4;\n\n\t \n\tconst char * const *clk_list;\n\tint num_clks;\n\t \n\tconst char * const *vreg_list;\n\tint num_vregs;\n\n\t \n\tconst unsigned int *regs;\n\n\t \n\tbool no_pcs_sw_reset;\n};\n\nstruct qmp_ufs {\n\tstruct device *dev;\n\n\tconst struct qmp_phy_cfg *cfg;\n\n\tvoid __iomem *serdes;\n\tvoid __iomem *pcs;\n\tvoid __iomem *pcs_misc;\n\tvoid __iomem *tx;\n\tvoid __iomem *rx;\n\tvoid __iomem *tx2;\n\tvoid __iomem *rx2;\n\n\tstruct clk_bulk_data *clks;\n\tstruct regulator_bulk_data *vregs;\n\tstruct reset_control *ufs_reset;\n\n\tstruct phy *phy;\n\tu32 mode;\n\tu32 submode;\n};\n\nstatic inline void qphy_setbits(void __iomem *base, u32 offset, u32 val)\n{\n\tu32 reg;\n\n\treg = readl(base + offset);\n\treg |= val;\n\twritel(reg, base + offset);\n\n\t \n\treadl(base + offset);\n}\n\nstatic inline void qphy_clrbits(void __iomem *base, u32 offset, u32 val)\n{\n\tu32 reg;\n\n\treg = readl(base + offset);\n\treg &= ~val;\n\twritel(reg, base + offset);\n\n\t \n\treadl(base + offset);\n}\n\n \nstatic const char * const msm8996_ufs_phy_clk_l[] = {\n\t\"ref\",\n};\n\n \nstatic const char * const sm8450_ufs_phy_clk_l[] = {\n\t\"qref\", \"ref\", \"ref_aux\",\n};\n\nstatic const char * const sdm845_ufs_phy_clk_l[] = {\n\t\"ref\", \"ref_aux\",\n};\n\n \nstatic const char * const qmp_phy_vreg_l[] = {\n\t\"vdda-phy\", \"vdda-pll\",\n};\n\nstatic const struct qmp_ufs_offsets qmp_ufs_offsets = {\n\t.serdes\t\t= 0,\n\t.pcs\t\t= 0xc00,\n\t.tx\t\t= 0x400,\n\t.rx\t\t= 0x600,\n\t.tx2\t\t= 0x800,\n\t.rx2\t\t= 0xa00,\n};\n\nstatic const struct qmp_ufs_offsets qmp_ufs_offsets_v6 = {\n\t.serdes\t\t= 0,\n\t.pcs\t\t= 0x0400,\n\t.tx\t\t= 0x1000,\n\t.rx\t\t= 0x1200,\n\t.tx2\t\t= 0x1800,\n\t.rx2\t\t= 0x1a00,\n};\n\nstatic const struct qmp_phy_cfg msm8996_ufsphy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_ufs_offsets,\n\n\t.tbls = {\n\t\t.serdes\t\t= msm8996_ufsphy_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(msm8996_ufsphy_serdes),\n\t\t.tx\t\t= msm8996_ufsphy_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(msm8996_ufsphy_tx),\n\t\t.rx\t\t= msm8996_ufsphy_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(msm8996_ufsphy_rx),\n\t},\n\n\t.clk_list\t\t= msm8996_ufs_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(msm8996_ufs_phy_clk_l),\n\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\n\t.regs\t\t\t= ufsphy_v2_regs_layout,\n\n\t.no_pcs_sw_reset\t= true,\n};\n\nstatic const struct qmp_phy_cfg sa8775p_ufsphy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_ufs_offsets,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm8350_ufsphy_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8350_ufsphy_serdes),\n\t\t.tx\t\t= sm8350_ufsphy_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_tx),\n\t\t.rx\t\t= sm8350_ufsphy_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_rx),\n\t\t.pcs\t\t= sm8350_ufsphy_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8350_ufsphy_pcs),\n\t},\n\t.tbls_hs_b = {\n\t\t.serdes\t\t= sm8350_ufsphy_hs_b_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8350_ufsphy_hs_b_serdes),\n\t},\n\t.tbls_hs_g4 = {\n\t\t.tx\t\t= sm8350_ufsphy_g4_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_g4_tx),\n\t\t.rx\t\t= sm8350_ufsphy_g4_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_g4_rx),\n\t\t.pcs\t\t= sm8350_ufsphy_g4_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8350_ufsphy_g4_pcs),\n\t},\n\t.clk_list\t\t= sm8450_ufs_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(sm8450_ufs_phy_clk_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= ufsphy_v5_regs_layout,\n};\n\nstatic const struct qmp_phy_cfg sc8280xp_ufsphy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_ufs_offsets,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm8350_ufsphy_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8350_ufsphy_serdes),\n\t\t.tx\t\t= sm8350_ufsphy_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_tx),\n\t\t.rx\t\t= sm8350_ufsphy_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_rx),\n\t\t.pcs\t\t= sm8350_ufsphy_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8350_ufsphy_pcs),\n\t},\n\t.tbls_hs_b = {\n\t\t.serdes\t\t= sm8350_ufsphy_hs_b_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8350_ufsphy_hs_b_serdes),\n\t},\n\t.tbls_hs_g4 = {\n\t\t.tx\t\t= sm8350_ufsphy_g4_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_g4_tx),\n\t\t.rx\t\t= sm8350_ufsphy_g4_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_g4_rx),\n\t\t.pcs\t\t= sm8350_ufsphy_g4_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8350_ufsphy_g4_pcs),\n\t},\n\t.clk_list\t\t= sdm845_ufs_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(sdm845_ufs_phy_clk_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= ufsphy_v5_regs_layout,\n};\n\nstatic const struct qmp_phy_cfg sdm845_ufsphy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_ufs_offsets,\n\n\t.tbls = {\n\t\t.serdes\t\t= sdm845_ufsphy_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sdm845_ufsphy_serdes),\n\t\t.tx\t\t= sdm845_ufsphy_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sdm845_ufsphy_tx),\n\t\t.rx\t\t= sdm845_ufsphy_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sdm845_ufsphy_rx),\n\t\t.pcs\t\t= sdm845_ufsphy_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sdm845_ufsphy_pcs),\n\t},\n\t.tbls_hs_b = {\n\t\t.serdes\t\t= sdm845_ufsphy_hs_b_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sdm845_ufsphy_hs_b_serdes),\n\t},\n\t.clk_list\t\t= sdm845_ufs_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(sdm845_ufs_phy_clk_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= ufsphy_v3_regs_layout,\n\n\t.no_pcs_sw_reset\t= true,\n};\n\nstatic const struct qmp_phy_cfg sm6115_ufsphy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_ufs_offsets,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm6115_ufsphy_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm6115_ufsphy_serdes),\n\t\t.tx\t\t= sm6115_ufsphy_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm6115_ufsphy_tx),\n\t\t.rx\t\t= sm6115_ufsphy_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm6115_ufsphy_rx),\n\t\t.pcs\t\t= sm6115_ufsphy_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm6115_ufsphy_pcs),\n\t},\n\t.tbls_hs_b = {\n\t\t.serdes\t\t= sm6115_ufsphy_hs_b_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm6115_ufsphy_hs_b_serdes),\n\t},\n\t.clk_list\t\t= sdm845_ufs_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(sdm845_ufs_phy_clk_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= ufsphy_v2_regs_layout,\n\n\t.no_pcs_sw_reset\t= true,\n};\n\nstatic const struct qmp_phy_cfg sm7150_ufsphy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_ufs_offsets,\n\n\t.tbls = {\n\t\t.serdes\t\t= sdm845_ufsphy_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sdm845_ufsphy_serdes),\n\t\t.tx\t\t= sdm845_ufsphy_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sdm845_ufsphy_tx),\n\t\t.rx\t\t= sm7150_ufsphy_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm7150_ufsphy_rx),\n\t\t.pcs\t\t= sm7150_ufsphy_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm7150_ufsphy_pcs),\n\t},\n\t.tbls_hs_b = {\n\t\t.serdes\t\t= sdm845_ufsphy_hs_b_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sdm845_ufsphy_hs_b_serdes),\n\t},\n\t.clk_list\t\t= sdm845_ufs_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(sdm845_ufs_phy_clk_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= ufsphy_v3_regs_layout,\n\n\t.no_pcs_sw_reset\t= true,\n};\n\nstatic const struct qmp_phy_cfg sm8150_ufsphy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_ufs_offsets,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm8150_ufsphy_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8150_ufsphy_serdes),\n\t\t.tx\t\t= sm8150_ufsphy_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8150_ufsphy_tx),\n\t\t.rx\t\t= sm8150_ufsphy_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8150_ufsphy_rx),\n\t\t.pcs\t\t= sm8150_ufsphy_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8150_ufsphy_pcs),\n\t},\n\t.tbls_hs_b = {\n\t\t.serdes\t\t= sm8150_ufsphy_hs_b_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8150_ufsphy_hs_b_serdes),\n\t},\n\t.tbls_hs_g4 = {\n\t\t.tx\t\t= sm8150_ufsphy_hs_g4_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8150_ufsphy_hs_g4_tx),\n\t\t.rx\t\t= sm8150_ufsphy_hs_g4_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8150_ufsphy_hs_g4_rx),\n\t\t.pcs\t\t= sm8150_ufsphy_hs_g4_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8150_ufsphy_hs_g4_pcs),\n\t},\n\t.clk_list\t\t= sdm845_ufs_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(sdm845_ufs_phy_clk_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= ufsphy_v4_regs_layout,\n};\n\nstatic const struct qmp_phy_cfg sm8250_ufsphy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_ufs_offsets,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm8150_ufsphy_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8150_ufsphy_serdes),\n\t\t.tx\t\t= sm8150_ufsphy_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8150_ufsphy_tx),\n\t\t.rx\t\t= sm8150_ufsphy_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8150_ufsphy_rx),\n\t\t.pcs\t\t= sm8150_ufsphy_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8150_ufsphy_pcs),\n\t},\n\t.tbls_hs_b = {\n\t\t.serdes\t\t= sm8150_ufsphy_hs_b_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8150_ufsphy_hs_b_serdes),\n\t},\n\t.tbls_hs_g4 = {\n\t\t.tx\t\t= sm8250_ufsphy_hs_g4_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8250_ufsphy_hs_g4_tx),\n\t\t.rx\t\t= sm8250_ufsphy_hs_g4_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8250_ufsphy_hs_g4_rx),\n\t\t.pcs\t\t= sm8150_ufsphy_hs_g4_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8150_ufsphy_hs_g4_pcs),\n\t},\n\t.clk_list\t\t= sdm845_ufs_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(sdm845_ufs_phy_clk_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= ufsphy_v4_regs_layout,\n};\n\nstatic const struct qmp_phy_cfg sm8350_ufsphy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_ufs_offsets,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm8350_ufsphy_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8350_ufsphy_serdes),\n\t\t.tx\t\t= sm8350_ufsphy_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_tx),\n\t\t.rx\t\t= sm8350_ufsphy_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_rx),\n\t\t.pcs\t\t= sm8350_ufsphy_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8350_ufsphy_pcs),\n\t},\n\t.tbls_hs_b = {\n\t\t.serdes\t\t= sm8350_ufsphy_hs_b_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8350_ufsphy_hs_b_serdes),\n\t},\n\t.tbls_hs_g4 = {\n\t\t.tx\t\t= sm8350_ufsphy_g4_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_g4_tx),\n\t\t.rx\t\t= sm8350_ufsphy_g4_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_g4_rx),\n\t\t.pcs\t\t= sm8350_ufsphy_g4_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8350_ufsphy_g4_pcs),\n\t},\n\t.clk_list\t\t= sdm845_ufs_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(sdm845_ufs_phy_clk_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= ufsphy_v5_regs_layout,\n};\n\nstatic const struct qmp_phy_cfg sm8450_ufsphy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_ufs_offsets,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm8350_ufsphy_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8350_ufsphy_serdes),\n\t\t.tx\t\t= sm8350_ufsphy_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_tx),\n\t\t.rx\t\t= sm8350_ufsphy_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_rx),\n\t\t.pcs\t\t= sm8350_ufsphy_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8350_ufsphy_pcs),\n\t},\n\t.tbls_hs_b = {\n\t\t.serdes\t\t= sm8350_ufsphy_hs_b_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8350_ufsphy_hs_b_serdes),\n\t},\n\t.tbls_hs_g4 = {\n\t\t.tx\t\t= sm8350_ufsphy_g4_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_g4_tx),\n\t\t.rx\t\t= sm8350_ufsphy_g4_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8350_ufsphy_g4_rx),\n\t\t.pcs\t\t= sm8350_ufsphy_g4_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8350_ufsphy_g4_pcs),\n\t},\n\t.clk_list\t\t= sm8450_ufs_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(sm8450_ufs_phy_clk_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= ufsphy_v5_regs_layout,\n};\n\nstatic const struct qmp_phy_cfg sm8550_ufsphy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_ufs_offsets_v6,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm8550_ufsphy_serdes,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8550_ufsphy_serdes),\n\t\t.tx\t\t= sm8550_ufsphy_tx,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8550_ufsphy_tx),\n\t\t.rx\t\t= sm8550_ufsphy_rx,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8550_ufsphy_rx),\n\t\t.pcs\t\t= sm8550_ufsphy_pcs,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8550_ufsphy_pcs),\n\t},\n\t.clk_list\t\t= sdm845_ufs_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(sdm845_ufs_phy_clk_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= ufsphy_v6_regs_layout,\n};\n\nstatic void qmp_ufs_configure_lane(void __iomem *base,\n\t\t\t\t\tconst struct qmp_phy_init_tbl tbl[],\n\t\t\t\t\tint num,\n\t\t\t\t\tu8 lane_mask)\n{\n\tint i;\n\tconst struct qmp_phy_init_tbl *t = tbl;\n\n\tif (!t)\n\t\treturn;\n\n\tfor (i = 0; i < num; i++, t++) {\n\t\tif (!(t->lane_mask & lane_mask))\n\t\t\tcontinue;\n\n\t\twritel(t->val, base + t->offset);\n\t}\n}\n\nstatic void qmp_ufs_configure(void __iomem *base,\n\t\t\t\t   const struct qmp_phy_init_tbl tbl[],\n\t\t\t\t   int num)\n{\n\tqmp_ufs_configure_lane(base, tbl, num, 0xff);\n}\n\nstatic void qmp_ufs_serdes_init(struct qmp_ufs *qmp, const struct qmp_phy_cfg_tbls *tbls)\n{\n\tvoid __iomem *serdes = qmp->serdes;\n\n\tqmp_ufs_configure(serdes, tbls->serdes, tbls->serdes_num);\n}\n\nstatic void qmp_ufs_lanes_init(struct qmp_ufs *qmp, const struct qmp_phy_cfg_tbls *tbls)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *tx = qmp->tx;\n\tvoid __iomem *rx = qmp->rx;\n\n\tqmp_ufs_configure_lane(tx, tbls->tx, tbls->tx_num, 1);\n\tqmp_ufs_configure_lane(rx, tbls->rx, tbls->rx_num, 1);\n\n\tif (cfg->lanes >= 2) {\n\t\tqmp_ufs_configure_lane(qmp->tx2, tbls->tx, tbls->tx_num, 2);\n\t\tqmp_ufs_configure_lane(qmp->rx2, tbls->rx, tbls->rx_num, 2);\n\t}\n}\n\nstatic void qmp_ufs_pcs_init(struct qmp_ufs *qmp, const struct qmp_phy_cfg_tbls *tbls)\n{\n\tvoid __iomem *pcs = qmp->pcs;\n\n\tqmp_ufs_configure(pcs, tbls->pcs, tbls->pcs_num);\n}\n\nstatic void qmp_ufs_init_registers(struct qmp_ufs *qmp, const struct qmp_phy_cfg *cfg)\n{\n\tqmp_ufs_serdes_init(qmp, &cfg->tbls);\n\tif (qmp->mode == PHY_MODE_UFS_HS_B)\n\t\tqmp_ufs_serdes_init(qmp, &cfg->tbls_hs_b);\n\tqmp_ufs_lanes_init(qmp, &cfg->tbls);\n\tif (qmp->submode == UFS_HS_G4)\n\t\tqmp_ufs_lanes_init(qmp, &cfg->tbls_hs_g4);\n\tqmp_ufs_pcs_init(qmp, &cfg->tbls);\n\tif (qmp->submode == UFS_HS_G4)\n\t\tqmp_ufs_pcs_init(qmp, &cfg->tbls_hs_g4);\n}\n\nstatic int qmp_ufs_com_init(struct qmp_ufs *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *pcs = qmp->pcs;\n\tint ret;\n\n\tret = regulator_bulk_enable(cfg->num_vregs, qmp->vregs);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"failed to enable regulators, err=%d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = clk_bulk_prepare_enable(cfg->num_clks, qmp->clks);\n\tif (ret)\n\t\tgoto err_disable_regulators;\n\n\tqphy_setbits(pcs, cfg->regs[QPHY_PCS_POWER_DOWN_CONTROL], SW_PWRDN);\n\n\treturn 0;\n\nerr_disable_regulators:\n\tregulator_bulk_disable(cfg->num_vregs, qmp->vregs);\n\n\treturn ret;\n}\n\nstatic int qmp_ufs_com_exit(struct qmp_ufs *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\n\treset_control_assert(qmp->ufs_reset);\n\n\tclk_bulk_disable_unprepare(cfg->num_clks, qmp->clks);\n\n\tregulator_bulk_disable(cfg->num_vregs, qmp->vregs);\n\n\treturn 0;\n}\n\nstatic int qmp_ufs_init(struct phy *phy)\n{\n\tstruct qmp_ufs *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tint ret;\n\tdev_vdbg(qmp->dev, \"Initializing QMP phy\\n\");\n\n\tif (cfg->no_pcs_sw_reset) {\n\t\t \n\t\tif (!qmp->ufs_reset) {\n\t\t\tqmp->ufs_reset =\n\t\t\t\tdevm_reset_control_get_exclusive(qmp->dev,\n\t\t\t\t\t\t\t\t \"ufsphy\");\n\n\t\t\tif (IS_ERR(qmp->ufs_reset)) {\n\t\t\t\tret = PTR_ERR(qmp->ufs_reset);\n\t\t\t\tdev_err(qmp->dev,\n\t\t\t\t\t\"failed to get UFS reset: %d\\n\",\n\t\t\t\t\tret);\n\n\t\t\t\tqmp->ufs_reset = NULL;\n\t\t\t\treturn ret;\n\t\t\t}\n\t\t}\n\n\t\tret = reset_control_assert(qmp->ufs_reset);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tret = qmp_ufs_com_init(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\treturn 0;\n}\n\nstatic int qmp_ufs_power_on(struct phy *phy)\n{\n\tstruct qmp_ufs *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *pcs = qmp->pcs;\n\tvoid __iomem *status;\n\tunsigned int val;\n\tint ret;\n\n\tqmp_ufs_init_registers(qmp, cfg);\n\n\tret = reset_control_deassert(qmp->ufs_reset);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tif (!cfg->no_pcs_sw_reset)\n\t\tqphy_clrbits(pcs, cfg->regs[QPHY_SW_RESET], SW_RESET);\n\n\t \n\tqphy_setbits(pcs, cfg->regs[QPHY_START_CTRL], SERDES_START);\n\n\tstatus = pcs + cfg->regs[QPHY_PCS_READY_STATUS];\n\tret = readl_poll_timeout(status, val, (val & PCS_READY), 200,\n\t\t\t\t PHY_INIT_COMPLETE_TIMEOUT);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"phy initialization timed-out\\n\");\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic int qmp_ufs_power_off(struct phy *phy)\n{\n\tstruct qmp_ufs *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\n\t \n\tif (!cfg->no_pcs_sw_reset)\n\t\tqphy_setbits(qmp->pcs, cfg->regs[QPHY_SW_RESET], SW_RESET);\n\n\t \n\tqphy_clrbits(qmp->pcs, cfg->regs[QPHY_START_CTRL], SERDES_START);\n\n\t \n\tqphy_clrbits(qmp->pcs, cfg->regs[QPHY_PCS_POWER_DOWN_CONTROL],\n\t\t\tSW_PWRDN);\n\n\treturn 0;\n}\n\nstatic int qmp_ufs_exit(struct phy *phy)\n{\n\tstruct qmp_ufs *qmp = phy_get_drvdata(phy);\n\n\tqmp_ufs_com_exit(qmp);\n\n\treturn 0;\n}\n\nstatic int qmp_ufs_enable(struct phy *phy)\n{\n\tint ret;\n\n\tret = qmp_ufs_init(phy);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qmp_ufs_power_on(phy);\n\tif (ret)\n\t\tqmp_ufs_exit(phy);\n\n\treturn ret;\n}\n\nstatic int qmp_ufs_disable(struct phy *phy)\n{\n\tint ret;\n\n\tret = qmp_ufs_power_off(phy);\n\tif (ret)\n\t\treturn ret;\n\treturn qmp_ufs_exit(phy);\n}\n\nstatic int qmp_ufs_set_mode(struct phy *phy, enum phy_mode mode, int submode)\n{\n\tstruct qmp_ufs *qmp = phy_get_drvdata(phy);\n\n\tqmp->mode = mode;\n\tqmp->submode = submode;\n\n\treturn 0;\n}\n\nstatic const struct phy_ops qcom_qmp_ufs_phy_ops = {\n\t.power_on\t= qmp_ufs_enable,\n\t.power_off\t= qmp_ufs_disable,\n\t.set_mode\t= qmp_ufs_set_mode,\n\t.owner\t\t= THIS_MODULE,\n};\n\nstatic int qmp_ufs_vreg_init(struct qmp_ufs *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tstruct device *dev = qmp->dev;\n\tint num = cfg->num_vregs;\n\tint i;\n\n\tqmp->vregs = devm_kcalloc(dev, num, sizeof(*qmp->vregs), GFP_KERNEL);\n\tif (!qmp->vregs)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < num; i++)\n\t\tqmp->vregs[i].supply = cfg->vreg_list[i];\n\n\treturn devm_regulator_bulk_get(dev, num, qmp->vregs);\n}\n\nstatic int qmp_ufs_clk_init(struct qmp_ufs *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tstruct device *dev = qmp->dev;\n\tint num = cfg->num_clks;\n\tint i;\n\n\tqmp->clks = devm_kcalloc(dev, num, sizeof(*qmp->clks), GFP_KERNEL);\n\tif (!qmp->clks)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < num; i++)\n\t\tqmp->clks[i].id = cfg->clk_list[i];\n\n\treturn devm_clk_bulk_get(dev, num, qmp->clks);\n}\n\nstatic void qmp_ufs_clk_release_provider(void *res)\n{\n\tof_clk_del_provider(res);\n}\n\n#define UFS_SYMBOL_CLOCKS 3\n\nstatic int qmp_ufs_register_clocks(struct qmp_ufs *qmp, struct device_node *np)\n{\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct clk_hw *hw;\n\tchar name[64];\n\tint ret;\n\n\tclk_data = devm_kzalloc(qmp->dev,\n\t\t\t\tstruct_size(clk_data, hws, UFS_SYMBOL_CLOCKS),\n\t\t\t\tGFP_KERNEL);\n\tif (!clk_data)\n\t\treturn -ENOMEM;\n\n\tclk_data->num = UFS_SYMBOL_CLOCKS;\n\n\tsnprintf(name, sizeof(name), \"%s::rx_symbol_0\", dev_name(qmp->dev));\n\thw = devm_clk_hw_register_fixed_rate(qmp->dev, name, NULL, 0, 0);\n\tif (IS_ERR(hw))\n\t\treturn PTR_ERR(hw);\n\n\tclk_data->hws[0] = hw;\n\n\tsnprintf(name, sizeof(name), \"%s::rx_symbol_1\", dev_name(qmp->dev));\n\thw = devm_clk_hw_register_fixed_rate(qmp->dev, name, NULL, 0, 0);\n\tif (IS_ERR(hw))\n\t\treturn PTR_ERR(hw);\n\n\tclk_data->hws[1] = hw;\n\n\tsnprintf(name, sizeof(name), \"%s::tx_symbol_0\", dev_name(qmp->dev));\n\thw = devm_clk_hw_register_fixed_rate(qmp->dev, name, NULL, 0, 0);\n\tif (IS_ERR(hw))\n\t\treturn PTR_ERR(hw);\n\n\tclk_data->hws[2] = hw;\n\n\tret = of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_data);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\treturn devm_add_action_or_reset(qmp->dev, qmp_ufs_clk_release_provider, np);\n}\n\nstatic int qmp_ufs_parse_dt_legacy(struct qmp_ufs *qmp, struct device_node *np)\n{\n\tstruct platform_device *pdev = to_platform_device(qmp->dev);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tstruct device *dev = qmp->dev;\n\n\tqmp->serdes = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(qmp->serdes))\n\t\treturn PTR_ERR(qmp->serdes);\n\n\t \n\tqmp->tx = devm_of_iomap(dev, np, 0, NULL);\n\tif (IS_ERR(qmp->tx))\n\t\treturn PTR_ERR(qmp->tx);\n\n\tqmp->rx = devm_of_iomap(dev, np, 1, NULL);\n\tif (IS_ERR(qmp->rx))\n\t\treturn PTR_ERR(qmp->rx);\n\n\tqmp->pcs = devm_of_iomap(dev, np, 2, NULL);\n\tif (IS_ERR(qmp->pcs))\n\t\treturn PTR_ERR(qmp->pcs);\n\n\tif (cfg->lanes >= 2) {\n\t\tqmp->tx2 = devm_of_iomap(dev, np, 3, NULL);\n\t\tif (IS_ERR(qmp->tx2))\n\t\t\treturn PTR_ERR(qmp->tx2);\n\n\t\tqmp->rx2 = devm_of_iomap(dev, np, 4, NULL);\n\t\tif (IS_ERR(qmp->rx2))\n\t\t\treturn PTR_ERR(qmp->rx2);\n\n\t\tqmp->pcs_misc = devm_of_iomap(dev, np, 5, NULL);\n\t} else {\n\t\tqmp->pcs_misc = devm_of_iomap(dev, np, 3, NULL);\n\t}\n\n\tif (IS_ERR(qmp->pcs_misc))\n\t\tdev_vdbg(dev, \"PHY pcs_misc-reg not used\\n\");\n\n\treturn 0;\n}\n\nstatic int qmp_ufs_parse_dt(struct qmp_ufs *qmp)\n{\n\tstruct platform_device *pdev = to_platform_device(qmp->dev);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tconst struct qmp_ufs_offsets *offs = cfg->offsets;\n\tvoid __iomem *base;\n\n\tif (!offs)\n\t\treturn -EINVAL;\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tqmp->serdes = base + offs->serdes;\n\tqmp->pcs = base + offs->pcs;\n\tqmp->tx = base + offs->tx;\n\tqmp->rx = base + offs->rx;\n\n\tif (cfg->lanes >= 2) {\n\t\tqmp->tx2 = base + offs->tx2;\n\t\tqmp->rx2 = base + offs->rx2;\n\t}\n\n\treturn 0;\n}\n\nstatic int qmp_ufs_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct phy_provider *phy_provider;\n\tstruct device_node *np;\n\tstruct qmp_ufs *qmp;\n\tint ret;\n\n\tqmp = devm_kzalloc(dev, sizeof(*qmp), GFP_KERNEL);\n\tif (!qmp)\n\t\treturn -ENOMEM;\n\n\tqmp->dev = dev;\n\n\tqmp->cfg = of_device_get_match_data(dev);\n\tif (!qmp->cfg)\n\t\treturn -EINVAL;\n\n\tret = qmp_ufs_clk_init(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qmp_ufs_vreg_init(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tnp = of_get_next_available_child(dev->of_node, NULL);\n\tif (np) {\n\t\tret = qmp_ufs_parse_dt_legacy(qmp, np);\n\t} else {\n\t\tnp = of_node_get(dev->of_node);\n\t\tret = qmp_ufs_parse_dt(qmp);\n\t}\n\tif (ret)\n\t\tgoto err_node_put;\n\n\tret = qmp_ufs_register_clocks(qmp, np);\n\tif (ret)\n\t\tgoto err_node_put;\n\n\tqmp->phy = devm_phy_create(dev, np, &qcom_qmp_ufs_phy_ops);\n\tif (IS_ERR(qmp->phy)) {\n\t\tret = PTR_ERR(qmp->phy);\n\t\tdev_err(dev, \"failed to create PHY: %d\\n\", ret);\n\t\tgoto err_node_put;\n\t}\n\n\tphy_set_drvdata(qmp->phy, qmp);\n\n\tof_node_put(np);\n\n\tphy_provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate);\n\n\treturn PTR_ERR_OR_ZERO(phy_provider);\n\nerr_node_put:\n\tof_node_put(np);\n\treturn ret;\n}\n\nstatic const struct of_device_id qmp_ufs_of_match_table[] = {\n\t{\n\t\t.compatible = \"qcom,msm8996-qmp-ufs-phy\",\n\t\t.data = &msm8996_ufsphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,msm8998-qmp-ufs-phy\",\n\t\t.data = &sdm845_ufsphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sa8775p-qmp-ufs-phy\",\n\t\t.data = &sa8775p_ufsphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sc8180x-qmp-ufs-phy\",\n\t\t.data = &sm8150_ufsphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sc8280xp-qmp-ufs-phy\",\n\t\t.data = &sc8280xp_ufsphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sdm845-qmp-ufs-phy\",\n\t\t.data = &sdm845_ufsphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm6115-qmp-ufs-phy\",\n\t\t.data = &sm6115_ufsphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm6125-qmp-ufs-phy\",\n\t\t.data = &sm6115_ufsphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm6350-qmp-ufs-phy\",\n\t\t.data = &sdm845_ufsphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm7150-qmp-ufs-phy\",\n\t\t.data = &sm7150_ufsphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8150-qmp-ufs-phy\",\n\t\t.data = &sm8150_ufsphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8250-qmp-ufs-phy\",\n\t\t.data = &sm8250_ufsphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8350-qmp-ufs-phy\",\n\t\t.data = &sm8350_ufsphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8450-qmp-ufs-phy\",\n\t\t.data = &sm8450_ufsphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8550-qmp-ufs-phy\",\n\t\t.data = &sm8550_ufsphy_cfg,\n\t},\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, qmp_ufs_of_match_table);\n\nstatic struct platform_driver qmp_ufs_driver = {\n\t.probe\t\t= qmp_ufs_probe,\n\t.driver = {\n\t\t.name\t= \"qcom-qmp-ufs-phy\",\n\t\t.of_match_table = qmp_ufs_of_match_table,\n\t},\n};\n\nmodule_platform_driver(qmp_ufs_driver);\n\nMODULE_AUTHOR(\"Vivek Gautam <vivek.gautam@codeaurora.org>\");\nMODULE_DESCRIPTION(\"Qualcomm QMP UFS PHY driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}