// Seed: 2855715029
`define pp_7 0
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4
    , id_7,
    output supply1 id_5,
    output id_6
);
  logic id_8;
  logic id_9;
  logic id_10;
  logic id_11 = id_9;
  assign id_5[1] = 1;
  logic id_12 = id_7;
  type_22(
      1, id_8
  );
endmodule
