Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: addnumbers.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "addnumbers.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "addnumbers"
Output Format                      : NGC
Target Device                      : xc6slx9-3-ftg256

---- Source Options
Top Module Name                    : addnumbers
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Olivia\OneDrive\Desktop\sepehr\Practice\Calculator\calculator.v" into library work
Parsing module <addnumbers>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <addnumbers>.
WARNING:HDLCompiler:413 - "C:\Users\Olivia\OneDrive\Desktop\sepehr\Practice\Calculator\calculator.v" Line 81: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Olivia\OneDrive\Desktop\sepehr\Practice\Calculator\calculator.v" Line 93: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Olivia\OneDrive\Desktop\sepehr\Practice\Calculator\calculator.v" Line 100: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Olivia\OneDrive\Desktop\sepehr\Practice\Calculator\calculator.v" Line 112: Result of 32-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <addnumbers>.
    Related source file is "C:\Users\Olivia\OneDrive\Desktop\sepehr\Practice\Calculator\calculator.v".
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'addnumbers', is tied to its initial value.
    Found 1-bit register for signal <clk_user>.
    Found 32-bit register for signal <counter1>.
    Found 1-bit register for signal <clk_sseg>.
    Found 6-bit register for signal <en>.
    Found 8-bit register for signal <sseg>.
    Found 32-bit register for signal <flag>.
    Found 32-bit register for signal <number1>.
    Found 32-bit register for signal <number2>.
    Found 32-bit register for signal <res>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter[31]_GND_1_o_add_2_OUT> created at line 56.
    Found 32-bit adder for signal <counter1[31]_GND_1_o_add_7_OUT> created at line 70.
    Found 32-bit adder for signal <flag[31]_GND_1_o_add_35_OUT> created at line 117.
    Found 32-bit adder for signal <number1[31]_GND_1_o_add_43_OUT> created at line 127.
    Found 32-bit adder for signal <number2[31]_GND_1_o_add_48_OUT> created at line 135.
    Found 32-bit adder for signal <number1[31]_number2[31]_add_53_OUT> created at line 142.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 10x8-bit dual-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 32-bit comparator greater for signal <n0000> created at line 50
    Found 32-bit comparator greater for signal <n0008> created at line 64
    Summary:
	inferred   2 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 208 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <addnumbers> synthesized.

Synthesizing Unit <rem_32s_5s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 5-bit adder for signal <GND_2_o_a[31]_add_70_OUT[4:0]> created at line 0.
    Found 37-bit adder for signal <GND_2_o_b[4]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <GND_2_o_b[4]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <GND_2_o_b[4]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <GND_2_o_b[4]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <GND_2_o_b[4]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[4]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_65_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_69_OUT> created at line 0.
    Found 37-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  35 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1031 Multiplexer(s).
Unit <rem_32s_5s> synthesized.

Synthesizing Unit <div_32s_5s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 33-bit adder for signal <GND_5_o_BUS_0001_add_70_OUT[32:0]> created at line 0.
    Found 37-bit adder for signal <GND_5_o_b[4]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <GND_5_o_b[4]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <GND_5_o_b[4]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <GND_5_o_b[4]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <GND_5_o_b[4]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[4]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_63_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_65_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_67_OUT[31:0]> created at line 0.
    Found 37-bit comparator greater for signal <BUS_0001_INV_2286_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0002_INV_2285_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0003_INV_2284_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0004_INV_2283_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0005_INV_2282_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0006_INV_2281_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0007_INV_2280_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0008_INV_2279_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0009_INV_2278_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0010_INV_2277_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0011_INV_2276_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0012_INV_2275_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0013_INV_2274_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0014_INV_2273_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0015_INV_2272_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0016_INV_2271_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0017_INV_2270_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0018_INV_2269_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0019_INV_2268_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0020_INV_2267_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0021_INV_2266_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0022_INV_2265_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0023_INV_2264_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0024_INV_2263_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0025_INV_2262_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0026_INV_2261_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0027_INV_2260_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0028_INV_2259_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0029_INV_2258_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0030_INV_2257_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0031_INV_2256_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0032_INV_2255_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0033_INV_2254_o> created at line 0
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 933 Multiplexer(s).
Unit <div_32s_5s> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 10x8-bit dual-port Read Only RAM                      : 2
# Adders/Subtractors                                   : 75
 32-bit adder                                          : 61
 32-bit subtractor                                     : 2
 33-bit adder                                          : 3
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 2
 5-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 2
 32-bit register                                       : 6
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 68
 32-bit comparator greater                             : 30
 32-bit comparator lessequal                           : 28
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 1
# Multiplexers                                         : 1975
 1-bit 2-to-1 multiplexer                              : 1957
 32-bit 2-to-1 multiplexer                             : 9
 33-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 5
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <addnumbers>.
The following registers are absorbed into counter <counter1>: 1 register on signal <counter1>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <flag>: 1 register on signal <flag>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <number1<3:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 10-word x 8-bit                     |          |
    |     addrB          | connected to signal <n0073>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0075>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 10-word x 8-bit                     |          |
    |     addrB          | connected to signal <number2<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <addnumbers> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 10x8-bit dual-port distributed Read Only RAM          : 2
# Adders/Subtractors                                   : 72
 32-bit adder                                          : 67
 32-bit subtractor                                     : 2
 33-bit adder                                          : 1
 5-bit adder                                           : 2
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 112
 Flip-Flops                                            : 112
# Comparators                                          : 68
 32-bit comparator greater                             : 30
 32-bit comparator lessequal                           : 28
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 1
# Multiplexers                                         : 2037
 1-bit 2-to-1 multiplexer                              : 2021
 32-bit 2-to-1 multiplexer                             : 7
 33-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 5
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mram_mem9> of sequential type is unconnected in block <addnumbers>.

Optimizing unit <addnumbers> ...
WARNING:Xst:1293 - FF/Latch <flag_31> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_30> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_29> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_28> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_27> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_26> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_25> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_24> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_23> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_22> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_21> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_20> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_19> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_18> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_17> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_16> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_15> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_14> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_13> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_12> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_11> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_10> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_9> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_8> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_7> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_6> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_5> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_4> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flag_3> has a constant value of 0 in block <addnumbers>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block addnumbers, actual ratio is 66.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 179
 Flip-Flops                                            : 179

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : addnumbers.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4957
#      GND                         : 1
#      INV                         : 73
#      LUT1                        : 127
#      LUT2                        : 20
#      LUT3                        : 508
#      LUT4                        : 119
#      LUT5                        : 1186
#      LUT6                        : 787
#      MUXCY                       : 1097
#      MUXF7                       : 10
#      VCC                         : 1
#      XORCY                       : 1028
# FlipFlops/Latches                : 179
#      FD                          : 64
#      FDE                         : 48
#      FDR                         : 67
# RAMS                             : 15
#      RAM16X1D                    : 15
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 3
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             179  out of  11440     1%  
 Number of Slice LUTs:                 2850  out of   5720    49%  
    Number used as Logic:              2820  out of   5720    49%  
    Number used as Memory:               30  out of   1440     2%  
       Number used as RAM:               30

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2851
   Number with an unused Flip Flop:    2672  out of   2851    93%  
   Number with an unused LUT:             1  out of   2851     0%  
   Number of fully used LUT-FF pairs:   178  out of   2851     6%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  18  out of    186     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+------------------------+-------+
Clock Signal                                | Clock buffer(FF name)  | Load  |
--------------------------------------------+------------------------+-------+
clk                                         | BUFGP                  | 66    |
clk_user                                    | BUFG                   | 96    |
clk_sseg                                    | NONE(en_0)             | 17    |
res[31]_GND_1_o_rem_15/BUS_0010_INV_353_o651| NONE(Mram_mem3)        | 15    |
--------------------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.907ns (Maximum Frequency: 144.788MHz)
   Minimum input arrival time before clock: 7.036ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.607ns (frequency: 217.038MHz)
  Total number of paths / destination ports: 4259 / 132
-------------------------------------------------------------------------
Delay:               4.607ns (Levels of Logic = 7)
  Source:            counter1_7 (FF)
  Destination:       counter1_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter1_7 to counter1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.995  counter1_7 (counter1_7)
     LUT5:I0->O            1   0.203   0.000  Mcompar_n0008_lut<0> (Mcompar_n0008_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_n0008_cy<0> (Mcompar_n0008_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0008_cy<1> (Mcompar_n0008_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0008_cy<2> (Mcompar_n0008_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0008_cy<3> (Mcompar_n0008_cy<3>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_n0008_cy<4> (Mcompar_n0008_cy<4>)
     LUT5:I4->O           33   0.205   1.305  Mcompar_n0008_cy<5> (Mcompar_n0008_cy<5>)
     FDR:R                     0.430          counter1_0
    ----------------------------------------
    Total                      4.607ns (1.727ns logic, 2.880ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_user'
  Clock period: 6.907ns (frequency: 144.788MHz)
  Total number of paths / destination ports: 117636 / 96
-------------------------------------------------------------------------
Delay:               6.907ns (Levels of Logic = 44)
  Source:            number1_0 (FF)
  Destination:       res_31 (FF)
  Source Clock:      clk_user rising
  Destination Clock: clk_user rising

  Data Path: number1_0 to res_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              24   0.447   1.172  number1_0 (number1_0)
     INV:I->O              1   0.206   0.000  Madd_number1[31]_GND_1_o_add_43_OUT_lut<0>_INV_0 (Madd_number1[31]_GND_1_o_add_43_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_number1[31]_GND_1_o_add_43_OUT_cy<0> (Madd_number1[31]_GND_1_o_add_43_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_GND_1_o_add_43_OUT_cy<1> (Madd_number1[31]_GND_1_o_add_43_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_GND_1_o_add_43_OUT_cy<2> (Madd_number1[31]_GND_1_o_add_43_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_GND_1_o_add_43_OUT_cy<3> (Madd_number1[31]_GND_1_o_add_43_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_GND_1_o_add_43_OUT_cy<4> (Madd_number1[31]_GND_1_o_add_43_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_GND_1_o_add_43_OUT_cy<5> (Madd_number1[31]_GND_1_o_add_43_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_GND_1_o_add_43_OUT_cy<6> (Madd_number1[31]_GND_1_o_add_43_OUT_cy<6>)
     XORCY:CI->O           4   0.180   0.912  Madd_number1[31]_GND_1_o_add_43_OUT_xor<7> (number1[31]_GND_1_o_add_43_OUT<7>)
     LUT6:I3->O            1   0.205   0.580  number1[31]_GND_1_o_equal_45_o<31>6_SW0 (N96)
     LUT6:I5->O            1   0.205   0.684  number1[31]_GND_1_o_equal_45_o<31>7_SW1 (N85)
     LUT6:I4->O            2   0.203   0.617  mux10115 (n0119<1>)
     LUT2:I1->O            1   0.205   0.000  Madd_number1[31]_number2[31]_add_53_OUT_lut<1> (Madd_number1[31]_number2[31]_add_53_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<1> (Madd_number1[31]_number2[31]_add_53_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<2> (Madd_number1[31]_number2[31]_add_53_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<3> (Madd_number1[31]_number2[31]_add_53_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<4> (Madd_number1[31]_number2[31]_add_53_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<5> (Madd_number1[31]_number2[31]_add_53_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<6> (Madd_number1[31]_number2[31]_add_53_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<7> (Madd_number1[31]_number2[31]_add_53_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<8> (Madd_number1[31]_number2[31]_add_53_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<9> (Madd_number1[31]_number2[31]_add_53_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<10> (Madd_number1[31]_number2[31]_add_53_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<11> (Madd_number1[31]_number2[31]_add_53_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<12> (Madd_number1[31]_number2[31]_add_53_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<13> (Madd_number1[31]_number2[31]_add_53_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<14> (Madd_number1[31]_number2[31]_add_53_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<15> (Madd_number1[31]_number2[31]_add_53_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<16> (Madd_number1[31]_number2[31]_add_53_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<17> (Madd_number1[31]_number2[31]_add_53_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<18> (Madd_number1[31]_number2[31]_add_53_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<19> (Madd_number1[31]_number2[31]_add_53_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<20> (Madd_number1[31]_number2[31]_add_53_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<21> (Madd_number1[31]_number2[31]_add_53_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<22> (Madd_number1[31]_number2[31]_add_53_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<23> (Madd_number1[31]_number2[31]_add_53_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<24> (Madd_number1[31]_number2[31]_add_53_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<25> (Madd_number1[31]_number2[31]_add_53_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<26> (Madd_number1[31]_number2[31]_add_53_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<27> (Madd_number1[31]_number2[31]_add_53_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<28> (Madd_number1[31]_number2[31]_add_53_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<29> (Madd_number1[31]_number2[31]_add_53_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<30> (Madd_number1[31]_number2[31]_add_53_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Madd_number1[31]_number2[31]_add_53_OUT_xor<31> (number1[31]_number2[31]_add_53_OUT<31>)
     FDE:D                     0.102          res_31
    ----------------------------------------
    Total                      6.907ns (2.942ns logic, 3.965ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_sseg'
  Clock period: 3.166ns (frequency: 315.826MHz)
  Total number of paths / destination ports: 90 / 34
-------------------------------------------------------------------------
Delay:               3.166ns (Levels of Logic = 2)
  Source:            flag_0 (FF)
  Destination:       sseg_6 (FF)
  Source Clock:      clk_sseg rising
  Destination Clock: clk_sseg rising

  Data Path: flag_0 to sseg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             23   0.447   1.382  flag_0 (flag_0)
     LUT3:I0->O            1   0.205   0.827  Mmux__n01287_SW0 (N8)
     LUT6:I2->O            1   0.203   0.000  Mmux__n01287 (_n0128<6>)
     FDE:D                     0.102          sseg_6
    ----------------------------------------
    Total                      3.166ns (0.957ns logic, 2.209ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_user'
  Total number of paths / destination ports: 2012 / 128
-------------------------------------------------------------------------
Offset:              7.036ns (Levels of Logic = 36)
  Source:            key2 (PAD)
  Destination:       res_31 (FF)
  Destination Clock: clk_user rising

  Data Path: key2 to res_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.222   1.868  key2_IBUF (key2_IBUF)
     LUT3:I0->O            2   0.205   0.721  number2[31]_GND_1_o_equal_50_o<31>7_SW0 (N87)
     LUT6:I4->O            1   0.203   0.684  number2[31]_GND_1_o_equal_50_o<31>7_SW1 (N88)
     LUT6:I4->O            2   0.203   0.721  mux3211111 (n0120<1>)
     LUT2:I0->O            1   0.203   0.000  Madd_number1[31]_number2[31]_add_53_OUT_lut<1> (Madd_number1[31]_number2[31]_add_53_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<1> (Madd_number1[31]_number2[31]_add_53_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<2> (Madd_number1[31]_number2[31]_add_53_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<3> (Madd_number1[31]_number2[31]_add_53_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<4> (Madd_number1[31]_number2[31]_add_53_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<5> (Madd_number1[31]_number2[31]_add_53_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<6> (Madd_number1[31]_number2[31]_add_53_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<7> (Madd_number1[31]_number2[31]_add_53_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<8> (Madd_number1[31]_number2[31]_add_53_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<9> (Madd_number1[31]_number2[31]_add_53_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<10> (Madd_number1[31]_number2[31]_add_53_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<11> (Madd_number1[31]_number2[31]_add_53_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<12> (Madd_number1[31]_number2[31]_add_53_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<13> (Madd_number1[31]_number2[31]_add_53_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<14> (Madd_number1[31]_number2[31]_add_53_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<15> (Madd_number1[31]_number2[31]_add_53_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<16> (Madd_number1[31]_number2[31]_add_53_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<17> (Madd_number1[31]_number2[31]_add_53_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<18> (Madd_number1[31]_number2[31]_add_53_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<19> (Madd_number1[31]_number2[31]_add_53_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<20> (Madd_number1[31]_number2[31]_add_53_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<21> (Madd_number1[31]_number2[31]_add_53_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<22> (Madd_number1[31]_number2[31]_add_53_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<23> (Madd_number1[31]_number2[31]_add_53_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<24> (Madd_number1[31]_number2[31]_add_53_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<25> (Madd_number1[31]_number2[31]_add_53_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<26> (Madd_number1[31]_number2[31]_add_53_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<27> (Madd_number1[31]_number2[31]_add_53_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<28> (Madd_number1[31]_number2[31]_add_53_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<29> (Madd_number1[31]_number2[31]_add_53_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Madd_number1[31]_number2[31]_add_53_OUT_cy<30> (Madd_number1[31]_number2[31]_add_53_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Madd_number1[31]_number2[31]_add_53_OUT_xor<31> (number1[31]_number2[31]_add_53_OUT<31>)
     FDE:D                     0.102          res_31
    ----------------------------------------
    Total                      7.036ns (3.041ns logic, 3.995ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_sseg'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            sseg_7 (FF)
  Destination:       sseg<7> (PAD)
  Source Clock:      clk_sseg rising

  Data Path: sseg_7 to sseg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  sseg_7 (sseg_7)
     OBUF:I->O                 2.571          sseg_7_OBUF (sseg<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.607|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_sseg
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk_sseg                                    |    3.166|         |         |         |
clk_user                                    |  140.841|         |         |         |
res[31]_GND_1_o_rem_15/BUS_0010_INV_353_o651|    3.009|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_user
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_user       |    6.907|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock res[31]_GND_1_o_rem_15/BUS_0010_INV_353_o651
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_user       |  138.617|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.07 secs
 
--> 

Total memory usage is 4575468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    3 (   0 filtered)

