module tb_Decoder5_32();
	
reg [4:0] D;
wire [31:0] DOUT;

	
Decoder5_32 decoder(
		.D(D), 
		.DOUT(DOUT)
);
		
	initial
	begin
		clr <= 0;
		# 2
			clr <= 1;
			clk <= 0;
			rs <= 0;
			rt <= 1;
			rd <= 0;
			s_write <= 0;
			W <= 32'b0;
			
			# 36 
			clr <= 0;
			
			# 6
			s_write <= 1'b1;
			# 5
			rd <= 5'd4;
			W <= 32'habcd;
			
			
			# 10
			s_write <= 1'b0;
			rs <= 5'd4;
			
			# 17
			rd <= 5'd4;
			
			
			
			
			
	end
	
	always begin
		# 5 clk <= ~clk;
	end
		
endmodule
