Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Dec 24 11:11:05 2019
| Host         : Diamond-lori running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file block_image_rom_control_sets_placed.rpt
| Design       : block_image_rom
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           12 |
| No           | No                    | Yes                    |              54 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              18 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+------------------+------------------+----------------+
|     Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+---------------+------------------+------------------+----------------+
|  sr/s/clk_seg       |               | s/v_cnt_reg[0]_0 |                1 |              3 |
|  sync_clk_BUFG      |               |                  |               12 |             16 |
|  sync_clk_BUFG      |               | s/v_cnt_reg[0]_0 |                7 |             18 |
|  sync_clk_BUFG      | s/v_cnt2      | s/v_cnt_reg[0]_0 |               11 |             18 |
|  sr/vc/inst/clk_100 |               | s/v_cnt_reg[0]_0 |               16 |             33 |
+---------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


