$comment
	File created using the following command:
		vcd file display7.msim.vcd -direction
$end
$date
	Thu Apr 30 14:03:32 2020
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module display7_vlg_vec_tst $end
$var reg 1 ! en0 $end
$var reg 1 " en1 $end
$var reg 1 # en2 $end
$var reg 1 $ en3 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( d $end
$var wire 1 ) e $end
$var wire 1 * f $end
$var wire 1 + g $end
$var wire 1 , sampler $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 4 en2~input_o $end
$var wire 1 5 en1~input_o $end
$var wire 1 6 en0~input_o $end
$var wire 1 7 en3~input_o $end
$var wire 1 8 a~0_combout $end
$var wire 1 9 b~0_combout $end
$var wire 1 : c~0_combout $end
$var wire 1 ; d~0_combout $end
$var wire 1 < d~1_combout $end
$var wire 1 = f~0_combout $end
$var wire 1 > g~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
1&
1'
0(
0)
1*
1+
x,
0-
1.
x/
10
11
12
03
04
15
06
07
08
19
1:
0;
0<
1=
1>
$end
#1000000
