// Seed: 2385675448
module module_0;
  reg  id_2;
  reg  id_4;
  wire id_5;
  tri  id_6;
  assign id_2 = 1;
  wire id_7 = 1 + 1;
  tri1 id_8 = 1;
  always @(*)
    if (id_6) begin : LABEL_0
      id_2 <= id_4;
      id_2 = 1;
      disable id_9;
    end else id_7 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  xor primCall (id_1, id_2, id_3, id_4, id_5, id_6, id_7);
  wire id_6, id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_7 = 0;
endmodule
