🚀Welcome to the SystemVerilog Challenge Repository!
This repository is crafted to help students, VLSI beginners, and digital design enthusiasts strengthen their understanding of SystemVerilog through a curated set of hands-on projects covering both combinational and sequential logic circuits.

Tool :EDAPlayground(https://www.edaplayground.com/loginpage)

💡 Topics Covered

✅ Combinational Logic Modules:

Half Adder / Full Adder

2-to-1 and 4-to-1 Multiplexers

Encoders / Decoders

Comparators

Priority Encoder

🔁 Sequential Logic Modules:

D Flip-Flop, T Flip-Flop, JK Flip-Flop

Up/Down Counters

Shift Registers (SIPO, PISO)

Ring and Johnson Counters

FSM-based Traffic Light Controller

