// Seed: 512485375
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri id_8
);
  logic id_10, id_11;
endmodule
module module_1 #(
    parameter id_5 = 32'd37
) (
    output uwire id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output logic id_3
);
  wire _id_5;
  assign id_0 = id_5;
  integer id_6;
  ;
  initial begin : LABEL_0
    id_3 <= id_6[id_5];
    $signed(14);
    ;
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
