#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar  9 14:45:40 2021
# Process ID: 14492
# Current directory: C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-2 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 50704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1013.102 ; gain = 234.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'example' [c:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/823f/hdl/verilog/example.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
	Parameter C_S_AXI_BUS_A_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_A_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_A_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/823f/hdl/verilog/example.v:70]
INFO: [Synth 8-6157] synthesizing module 'example_BUS_A_s_axi' [c:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/823f/hdl/verilog/example_BUS_A_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_A_DATA_0 bound to: 6'b010000 
	Parameter ADDR_A_CTRL bound to: 6'b010100 
	Parameter ADDR_B_DATA_0 bound to: 6'b011000 
	Parameter ADDR_B_CTRL bound to: 6'b011100 
	Parameter ADDR_C_I_DATA_0 bound to: 6'b100000 
	Parameter ADDR_C_I_CTRL bound to: 6'b100100 
	Parameter ADDR_C_O_DATA_0 bound to: 6'b101000 
	Parameter ADDR_C_O_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/823f/hdl/verilog/example_BUS_A_s_axi.v:220]
INFO: [Synth 8-6155] done synthesizing module 'example_BUS_A_s_axi' (1#1) [c:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/823f/hdl/verilog/example_BUS_A_s_axi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'example' (2#1) [c:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/823f/hdl/verilog/example.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (3#1) [c:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design example_BUS_A_s_axi has unconnected port WDATA[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.570 ; gain = 309.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.570 ; gain = 309.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.570 ; gain = 309.148
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1087.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/example_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/example_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1188.145 ; gain = 10.379
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1188.145 ; gain = 409.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1188.145 ; gain = 409.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1188.145 ; gain = 409.723
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'example_BUS_A_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'example_BUS_A_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'example_BUS_A_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'example_BUS_A_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1188.145 ; gain = 409.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module example_BUS_A_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module example 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[31]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[30]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[29]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[28]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[27]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[26]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[25]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[24]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[23]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[22]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[21]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[20]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[19]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[18]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[17]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[16]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[15]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[14]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[13]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[12]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[11]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[10]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[9]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WDATA[8]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WSTRB[3]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WSTRB[2]
WARNING: [Synth 8-3331] design example has unconnected port s_axi_BUS_A_WSTRB[1]
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[8]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[9]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[10]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[11]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[12]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[13]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[14]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[15]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[16]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[17]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[18]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[19]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[20]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[21]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[22]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[23]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[24]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[25]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[26]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[27]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[28]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[29]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/example_BUS_A_s_axi_U/rdata_reg[30]' (FDE) to 'inst/example_BUS_A_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\example_BUS_A_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (example_BUS_A_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module example.
WARNING: [Synth 8-3332] Sequential element (example_BUS_A_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module example.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1188.145 ; gain = 409.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1188.145 ; gain = 409.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1188.145 ; gain = 409.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1188.145 ; gain = 409.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1194.191 ; gain = 415.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1194.191 ; gain = 415.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1194.191 ; gain = 415.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1194.191 ; gain = 415.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1194.191 ; gain = 415.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1194.191 ; gain = 415.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT1   |     1|
|3     |LUT2   |     5|
|4     |LUT3   |    36|
|5     |LUT4   |    19|
|6     |LUT5   |    16|
|7     |LUT6   |    19|
|8     |MUXF7  |     2|
|9     |FDRE   |    97|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+--------------------+------+
|      |Instance                  |Module              |Cells |
+------+--------------------------+--------------------+------+
|1     |top                       |                    |   198|
|2     |  inst                    |example             |   198|
|3     |    example_BUS_A_s_axi_U |example_BUS_A_s_axi |   146|
+------+--------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1194.191 ; gain = 415.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1194.191 ; gain = 315.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1194.191 ; gain = 415.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1206.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1208.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1208.770 ; gain = 727.883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1208.770 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = aa13e01061fa77cb
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1208.770 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  9 14:46:24 2021...
