// Seed: 3453746655
module module_0;
  wire  id_1;
  logic id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  module_0 modCall_1 ();
  output logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_6;
  ;
  assign id_4[-1] = 1 == "";
endmodule
module module_2 #(
    parameter id_1 = 32'd63
) (
    output tri id_0,
    input supply0 _id_1,
    input tri id_2,
    output supply1 id_3,
    input supply0 id_4
);
  module_0 modCall_1 ();
  assign (strong1, strong0) id_0 = id_4;
  wire id_6;
  logic [id_1 : 1] id_7;
endmodule
