// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module inner_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        v_assign,
        m_axis_video_TDATA,
        m_axis_video_TVALID,
        m_axis_video_TREADY,
        m_axis_video_TKEEP,
        m_axis_video_TSTRB,
        m_axis_video_TUSER,
        m_axis_video_TLAST,
        m_axis_video_TID,
        m_axis_video_TDEST,
        im_V,
        re_V,
        zoom_factor_V
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [9:0] v_assign;
output  [23:0] m_axis_video_TDATA;
output   m_axis_video_TVALID;
input   m_axis_video_TREADY;
output  [2:0] m_axis_video_TKEEP;
output  [2:0] m_axis_video_TSTRB;
output  [0:0] m_axis_video_TUSER;
output  [0:0] m_axis_video_TLAST;
output  [0:0] m_axis_video_TID;
output  [0:0] m_axis_video_TDEST;
input  [17:0] im_V;
input  [17:0] re_V;
input  [17:0] zoom_factor_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axis_video_TVALID;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    m_axis_video_TDATA_blk_n;
wire    ap_CS_fsm_state13;
reg    ap_block_state1;
wire   [0:0] tmp_last_V_fu_346_p2;
reg   [0:0] tmp_last_V_reg_2884;
reg   [0:0] p_Result_8_reg_2889;
wire   [16:0] trunc_ln_fu_364_p3;
reg   [16:0] trunc_ln_reg_2894;
wire   [35:0] r_V_13_fu_396_p2;
reg   [35:0] r_V_13_reg_2899;
wire   [0:0] p_Result_2_fu_402_p3;
reg   [0:0] p_Result_2_reg_2906;
reg   [17:0] p_Val2_5_reg_2912;
reg   [0:0] p_Result_3_reg_2917;
wire   [0:0] xor_ln779_fu_436_p2;
reg   [0:0] xor_ln779_reg_2922;
wire   [0:0] xor_ln785_fu_442_p2;
reg   [0:0] xor_ln785_reg_2927;
wire  signed [35:0] sext_ln728_fu_456_p1;
reg  signed [35:0] sext_ln728_reg_2933;
wire   [34:0] r_V_16_fu_472_p2;
reg   [34:0] r_V_16_reg_2938;
wire   [0:0] p_Result_10_fu_479_p3;
reg   [0:0] p_Result_10_reg_2948;
wire   [0:0] grp_fu_339_p3;
reg   [0:0] p_Result_11_reg_2954;
wire   [0:0] xor_ln779_1_fu_495_p2;
reg   [0:0] xor_ln779_1_reg_2959;
wire   [0:0] xor_ln785_1_fu_501_p2;
reg   [0:0] xor_ln785_1_reg_2964;
wire  signed [18:0] sext_ln703_fu_507_p1;
reg  signed [18:0] sext_ln703_reg_2970;
wire   [9:0] col_fu_517_p2;
reg   [9:0] col_reg_2978;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_user_V_fu_528_p2;
reg   [0:0] tmp_user_V_reg_2983;
wire   [0:0] icmp_ln30_fu_511_p2;
reg   [7:0] tmp_s_reg_2988;
wire   [0:0] icmp_ln414_2_fu_674_p2;
reg   [0:0] icmp_ln414_2_reg_2993;
wire   [17:0] p_Val2_6_fu_698_p2;
reg   [17:0] p_Val2_6_reg_2998;
wire   [0:0] and_ln781_fu_787_p2;
reg   [0:0] and_ln781_reg_3004;
wire   [0:0] and_ln786_fu_810_p2;
reg   [0:0] and_ln786_reg_3009;
wire   [0:0] underflow_fu_828_p2;
reg   [0:0] underflow_reg_3014;
wire   [0:0] or_ln340_fu_833_p2;
reg   [0:0] or_ln340_reg_3019;
wire   [16:0] select_ln340_2_fu_859_p3;
reg   [16:0] select_ln340_2_reg_3024;
wire   [17:0] imag_btm_V_fu_1043_p3;
reg  signed [17:0] imag_btm_V_reg_3029;
wire   [17:0] real_top_V_fu_1103_p3;
reg  signed [17:0] real_top_V_reg_3034;
wire    ap_CS_fsm_state3;
wire   [17:0] real_btm_V_fu_1132_p3;
reg  signed [17:0] real_btm_V_reg_3039;
reg   [8:0] tmp_2_reg_3044;
wire   [14:0] trunc_ln414_1_fu_1152_p1;
reg   [14:0] trunc_ln414_1_reg_3049;
wire  signed [35:0] r_V_14_fu_2826_p2;
reg  signed [35:0] r_V_14_reg_3054;
wire    ap_CS_fsm_state4;
wire   [14:0] trunc_ln414_fu_1161_p1;
reg   [14:0] trunc_ln414_reg_3059;
wire   [17:0] imag_top_V_fu_1214_p3;
reg  signed [17:0] imag_top_V_reg_3064;
wire   [0:0] p_Result_5_fu_1226_p3;
reg   [0:0] p_Result_5_reg_3069;
wire    ap_CS_fsm_state5;
wire   [17:0] p_Val2_10_fu_1267_p2;
reg   [17:0] p_Val2_10_reg_3075;
wire   [0:0] carry_4_fu_1287_p2;
reg   [0:0] carry_4_reg_3081;
wire   [0:0] p_Result_7_fu_1293_p3;
reg   [0:0] p_Result_7_reg_3087;
wire   [0:0] Range1_all_ones_1_fu_1327_p2;
reg   [0:0] Range1_all_ones_1_reg_3092;
wire   [0:0] Range1_all_zeros_1_fu_1333_p2;
reg   [0:0] Range1_all_zeros_1_reg_3098;
wire   [0:0] and_ln786_2_fu_1367_p2;
reg   [0:0] and_ln786_2_reg_3103;
wire  signed [35:0] r_V_17_fu_2833_p2;
reg  signed [35:0] r_V_17_reg_3109;
reg   [0:0] p_Result_13_reg_3116;
wire   [14:0] trunc_ln414_2_fu_1386_p1;
reg   [14:0] trunc_ln414_2_reg_3123;
reg   [1:0] p_Result_110_i_i_reg_3128;
reg   [2:0] p_Result_111_i_i_reg_3133;
wire  signed [17:0] x0_V_fu_1485_p3;
reg  signed [17:0] x0_V_reg_3139;
wire    ap_CS_fsm_state6;
wire   [17:0] p_Val2_18_fu_1523_p2;
reg   [17:0] p_Val2_18_reg_3145;
wire   [0:0] and_ln781_3_fu_1607_p2;
reg   [0:0] and_ln781_3_reg_3151;
wire   [0:0] xor_ln785_7_fu_1625_p2;
reg   [0:0] xor_ln785_7_reg_3156;
wire   [0:0] and_ln786_6_fu_1636_p2;
reg   [0:0] and_ln786_6_reg_3161;
wire   [0:0] underflow_3_fu_1654_p2;
reg   [0:0] underflow_3_reg_3166;
wire   [0:0] or_ln340_9_fu_1659_p2;
reg   [0:0] or_ln340_9_reg_3171;
wire  signed [17:0] y0_V_fu_1770_p3;
reg  signed [17:0] y0_V_reg_3176;
wire    ap_CS_fsm_state7;
wire  signed [19:0] sext_ln703_2_fu_1778_p1;
reg  signed [19:0] sext_ln703_2_reg_3181;
wire  signed [19:0] rhs_V_3_fu_1782_p1;
reg  signed [19:0] rhs_V_3_reg_3186;
wire   [0:0] icmp_ln65_fu_1785_p2;
reg   [0:0] icmp_ln65_reg_3191;
wire    ap_CS_fsm_state8;
wire   [7:0] iter_fu_1791_p2;
reg   [7:0] iter_reg_3195;
wire   [0:0] icmp_ln1497_fu_1821_p2;
reg   [0:0] icmp_ln1497_reg_3200;
wire   [17:0] p_Val2_29_fu_1868_p2;
reg   [17:0] p_Val2_29_reg_3204;
wire   [0:0] overflow_5_fu_1909_p2;
reg   [0:0] overflow_5_reg_3210;
wire   [0:0] underflow_5_fu_1933_p2;
reg   [0:0] underflow_5_reg_3216;
wire   [17:0] p_Val2_33_fu_1966_p2;
reg   [17:0] p_Val2_33_reg_3223;
wire   [0:0] overflow_6_fu_2007_p2;
reg   [0:0] overflow_6_reg_3228;
wire   [0:0] underflow_6_fu_2031_p2;
reg   [0:0] underflow_6_reg_3233;
wire   [17:0] select_ln340_8_fu_2043_p3;
reg   [17:0] select_ln340_8_reg_3239;
wire  signed [17:0] y_V_fu_2078_p3;
reg  signed [17:0] y_V_reg_3244;
wire    ap_CS_fsm_state9;
wire  signed [35:0] r_V_18_fu_2843_p2;
reg  signed [35:0] r_V_18_reg_3249;
reg   [0:0] p_Result_22_reg_3256;
wire   [14:0] trunc_ln414_3_fu_2120_p1;
reg   [14:0] trunc_ln414_3_reg_3263;
reg   [1:0] p_Result_123_i_i_reg_3268;
reg   [2:0] p_Result_124_i_i_reg_3273;
wire   [18:0] ret_V_8_fu_2149_p2;
reg   [18:0] ret_V_8_reg_3279;
wire   [17:0] p_Val2_36_fu_2185_p2;
reg   [17:0] p_Val2_36_reg_3284;
wire    ap_CS_fsm_state10;
wire   [0:0] carry_11_fu_2205_p2;
reg   [0:0] carry_11_reg_3290;
wire   [0:0] p_Result_24_fu_2211_p3;
reg   [0:0] p_Result_24_reg_3296;
wire   [0:0] Range1_all_ones_5_fu_2224_p2;
reg   [0:0] Range1_all_ones_5_reg_3301;
wire   [0:0] Range1_all_zeros_4_fu_2229_p2;
reg   [0:0] Range1_all_zeros_4_reg_3307;
wire   [0:0] xor_ln785_11_fu_2261_p2;
reg   [0:0] xor_ln785_11_reg_3312;
wire   [0:0] and_ln786_11_fu_2266_p2;
reg   [0:0] and_ln786_11_reg_3318;
wire  signed [35:0] r_V_19_fu_2853_p2;
reg  signed [35:0] r_V_19_reg_3324;
reg   [0:0] p_Result_25_reg_3331;
wire   [14:0] trunc_ln414_4_fu_2282_p1;
reg   [14:0] trunc_ln414_4_reg_3338;
reg   [1:0] p_Result_128_i_i_reg_3343;
reg   [2:0] p_Result_129_i_i_reg_3348;
wire  signed [37:0] r_V_20_fu_2863_p2;
reg  signed [37:0] r_V_20_reg_3354;
reg   [0:0] p_Result_28_reg_3361;
wire   [14:0] trunc_ln414_5_fu_2313_p1;
reg   [14:0] trunc_ln414_5_reg_3368;
reg   [3:0] p_Result_133_i_i_reg_3373;
reg   [4:0] p_Result_134_i_i_reg_3378;
wire   [17:0] p_Val2_39_fu_2364_p2;
reg   [17:0] p_Val2_39_reg_3384;
wire    ap_CS_fsm_state11;
wire   [0:0] carry_13_fu_2384_p2;
reg   [0:0] carry_13_reg_3390;
wire   [0:0] p_Result_27_fu_2390_p3;
reg   [0:0] p_Result_27_reg_3396;
wire   [0:0] Range1_all_ones_6_fu_2403_p2;
reg   [0:0] Range1_all_ones_6_reg_3401;
wire   [0:0] Range1_all_zeros_5_fu_2408_p2;
reg   [0:0] Range1_all_zeros_5_reg_3407;
wire   [0:0] xor_ln785_13_fu_2440_p2;
reg   [0:0] xor_ln785_13_reg_3412;
wire   [0:0] and_ln786_13_fu_2445_p2;
reg   [0:0] and_ln786_13_reg_3418;
wire   [17:0] p_Val2_44_fu_2481_p2;
reg   [17:0] p_Val2_44_reg_3424;
wire   [0:0] carry_15_fu_2501_p2;
reg   [0:0] carry_15_reg_3430;
wire   [0:0] p_Result_30_fu_2507_p3;
reg   [0:0] p_Result_30_reg_3436;
wire   [0:0] Range1_all_ones_7_fu_2520_p2;
reg   [0:0] Range1_all_ones_7_reg_3441;
wire   [0:0] Range1_all_zeros_6_fu_2525_p2;
reg   [0:0] Range1_all_zeros_6_reg_3447;
wire   [0:0] and_ln786_15_fu_2557_p2;
reg   [0:0] and_ln786_15_reg_3452;
wire   [17:0] rsquare_V_fu_2634_p3;
wire    ap_CS_fsm_state12;
wire   [17:0] isquare_V_fu_2713_p3;
wire   [17:0] zsquare_V_fu_2799_p3;
reg   [9:0] p_Val2_s_reg_283;
reg   [17:0] p_Val2_22_reg_294;
reg  signed [17:0] p_Val2_23_reg_305;
reg   [17:0] p_Val2_24_reg_316;
reg   [7:0] pixel_R_reg_327;
reg   [34:0] grp_fu_339_p1;
wire   [1:0] trunc_ln746_fu_360_p1;
wire   [34:0] shl_ln1_fu_372_p3;
wire   [32:0] shl_ln1118_1_fu_384_p3;
wire  signed [35:0] sext_ln1118_fu_380_p1;
wire  signed [35:0] sext_ln1118_1_fu_392_p1;
wire   [0:0] tmp_9_fu_428_p3;
wire   [32:0] rhs_V_fu_448_p3;
wire   [33:0] shl_ln1118_2_fu_460_p3;
wire  signed [34:0] sext_ln1118_2_fu_468_p1;
wire   [0:0] tmp_13_fu_487_p3;
wire  signed [17:0] sext_ln703_fu_507_p0;
wire   [9:0] or_ln33_fu_523_p2;
wire   [1:0] trunc_ln746_2_fu_534_p1;
wire   [6:0] tmp_1_fu_554_p4;
wire   [0:0] p_Result_s_fu_546_p3;
wire   [0:0] icmp_ln785_fu_564_p2;
wire   [0:0] or_ln785_fu_570_p2;
wire   [16:0] trunc_ln746_1_fu_538_p3;
wire   [16:0] p_Val2_1_fu_576_p3;
wire   [9:0] trunc_ln1118_fu_592_p1;
wire   [21:0] shl_ln1118_3_fu_584_p3;
wire   [11:0] trunc_ln1118_1_fu_616_p1;
wire   [14:0] trunc_ln1118_2_fu_596_p3;
wire   [14:0] trunc_ln1118_3_fu_620_p3;
wire   [19:0] shl_ln1118_4_fu_608_p3;
wire   [22:0] zext_ln1118_fu_604_p1;
wire   [22:0] zext_ln1118_1_fu_634_p1;
wire   [22:0] r_V_12_fu_638_p2;
wire   [14:0] add_ln1193_fu_628_p2;
wire   [0:0] tmp_16_fu_658_p3;
wire   [13:0] trunc_ln718_fu_654_p1;
wire   [14:0] tmp_3_i_fu_666_p3;
wire   [13:0] trunc_ln718_1_fu_680_p1;
wire   [0:0] icmp_ln414_fu_683_p2;
wire   [0:0] and_ln414_fu_689_p2;
wire   [17:0] zext_ln415_1_fu_694_p1;
wire   [0:0] tmp_19_fu_703_p3;
wire   [0:0] xor_ln416_fu_711_p2;
wire   [1:0] p_Result_87_i_i_fu_730_p4;
wire   [2:0] p_Result_88_i_i_fu_745_p4;
wire   [0:0] carry_2_fu_717_p2;
wire   [0:0] Range1_all_ones_fu_754_p2;
wire   [0:0] Range1_all_zeros_fu_760_p2;
wire   [0:0] Range2_all_ones_fu_739_p2;
wire   [0:0] and_ln779_fu_774_p2;
wire   [0:0] deleted_zeros_fu_766_p3;
wire   [0:0] p_Result_4_fu_722_p3;
wire   [0:0] xor_ln785_2_fu_793_p2;
wire   [0:0] or_ln785_1_fu_799_p2;
wire   [0:0] deleted_ones_fu_779_p3;
wire   [0:0] or_ln786_fu_816_p2;
wire   [0:0] xor_ln786_fu_822_p2;
wire   [0:0] overflow_fu_805_p2;
wire   [6:0] tmp_4_fu_839_p4;
wire   [0:0] icmp_ln785_1_fu_848_p2;
wire   [0:0] overflow_2_fu_854_p2;
wire   [13:0] trunc_ln718_2_fu_866_p1;
wire   [0:0] icmp_ln414_3_fu_869_p2;
wire   [16:0] tmp_10_i_fu_880_p4;
wire   [0:0] and_ln414_1_fu_875_p2;
wire   [0:0] tmp_28_fu_897_p3;
wire   [0:0] xor_ln416_3_fu_904_p2;
wire   [1:0] tmp_6_fu_922_p4;
wire   [0:0] carry_7_fu_910_p2;
wire   [0:0] Range1_all_ones_2_fu_931_p2;
wire   [0:0] Range1_all_zeros_2_fu_937_p2;
wire   [0:0] Range2_all_ones_2_fu_915_p3;
wire   [0:0] and_ln779_2_fu_951_p2;
wire   [0:0] deleted_zeros_2_fu_943_p3;
wire   [0:0] xor_ln785_5_fu_970_p2;
wire   [0:0] or_ln785_4_fu_976_p2;
wire   [0:0] deleted_ones_2_fu_956_p3;
wire   [0:0] and_ln781_2_fu_964_p2;
wire   [0:0] and_ln786_4_fu_987_p2;
wire   [0:0] or_ln786_6_fu_993_p2;
wire   [0:0] xor_ln786_2_fu_999_p2;
wire   [0:0] underflow_2_fu_1005_p2;
wire   [0:0] overflow_3_fu_982_p2;
wire   [0:0] or_ln340_8_fu_1016_p2;
wire   [0:0] or_ln340_6_fu_1010_p2;
wire   [17:0] p_Val2_15_fu_889_p3;
wire   [0:0] or_ln340_7_fu_1021_p2;
wire   [17:0] select_ln340_4_fu_1027_p3;
wire   [17:0] select_ln388_2_fu_1035_p3;
wire   [14:0] trunc_ln708_2_fu_1051_p3;
wire  signed [15:0] sext_ln718_fu_1058_p1;
wire   [15:0] zext_ln415_fu_1062_p1;
wire  signed [15:0] p_Val2_3_fu_1065_p2;
wire   [0:0] tmp_17_fu_1075_p3;
wire   [0:0] p_Result_1_fu_1089_p3;
wire   [0:0] carry_fu_1083_p2;
wire   [0:0] or_ln786_1_fu_1097_p2;
wire  signed [17:0] sext_ln415_fu_1071_p1;
wire   [0:0] or_ln340_2_fu_1111_p2;
wire   [0:0] or_ln340_1_fu_1115_p2;
wire   [17:0] select_ln340_fu_1120_p3;
wire   [17:0] select_ln388_fu_1126_p3;
wire   [23:0] r_V_15_fu_2818_p2;
wire   [0:0] icmp_ln414_8_fu_1171_p2;
wire   [17:0] p_Val2_12_fu_1164_p3;
wire   [17:0] zext_ln415_3_fu_1176_p1;
wire   [17:0] p_Val2_13_fu_1180_p2;
wire   [0:0] tmp_26_fu_1186_p3;
wire   [0:0] p_Result_9_fu_1200_p3;
wire   [0:0] carry_5_fu_1194_p2;
wire   [0:0] or_ln786_5_fu_1208_p2;
(* use_dsp48 = "no" *) wire   [35:0] ret_V_9_fu_1222_p2;
wire   [0:0] icmp_ln414_1_fu_1252_p2;
wire   [0:0] and_ln700_fu_1257_p2;
wire   [17:0] p_Val2_9_fu_1234_p4;
wire   [17:0] zext_ln415_2_fu_1263_p1;
wire   [0:0] tmp_23_fu_1273_p3;
wire   [0:0] p_Result_6_fu_1244_p3;
wire   [0:0] xor_ln416_1_fu_1281_p2;
wire   [1:0] tmp_fu_1301_p4;
wire   [2:0] tmp_3_fu_1317_p4;
wire   [0:0] tmp_25_fu_1339_p3;
wire   [0:0] Range2_all_ones_1_fu_1311_p2;
wire   [0:0] xor_ln779_2_fu_1347_p2;
wire   [0:0] and_ln779_1_fu_1353_p2;
wire   [0:0] deleted_ones_1_fu_1359_p3;
wire   [0:0] deleted_zeros_1_fu_1407_p3;
wire   [0:0] xor_ln785_3_fu_1416_p2;
wire   [0:0] or_ln785_2_fu_1422_p2;
wire   [0:0] xor_ln785_4_fu_1427_p2;
wire   [0:0] and_ln781_1_fu_1412_p2;
wire   [0:0] or_ln786_4_fu_1438_p2;
wire   [0:0] xor_ln786_1_fu_1443_p2;
wire   [0:0] underflow_1_fu_1449_p2;
wire   [0:0] overflow_1_fu_1432_p2;
wire   [0:0] or_ln340_5_fu_1460_p2;
wire   [0:0] or_ln340_3_fu_1454_p2;
wire   [0:0] or_ln340_4_fu_1465_p2;
wire   [17:0] select_ln340_1_fu_1471_p3;
wire   [17:0] select_ln388_1_fu_1478_p3;
wire   [0:0] icmp_ln414_4_fu_1509_p2;
wire   [0:0] and_ln700_1_fu_1514_p2;
wire   [17:0] p_Val2_17_fu_1493_p4;
wire   [17:0] zext_ln415_4_fu_1519_p1;
wire   [0:0] tmp_33_fu_1529_p3;
wire   [0:0] p_Result_14_fu_1502_p3;
wire   [0:0] xor_ln416_4_fu_1537_p2;
wire   [0:0] carry_9_fu_1543_p2;
wire   [0:0] Range1_all_ones_3_fu_1562_p2;
wire   [0:0] Range1_all_zeros_3_fu_1567_p2;
wire   [0:0] tmp_35_fu_1580_p3;
wire   [0:0] Range2_all_ones_3_fu_1557_p2;
wire   [0:0] xor_ln779_3_fu_1587_p2;
wire   [0:0] and_ln779_3_fu_1593_p2;
wire   [0:0] deleted_zeros_3_fu_1572_p3;
wire   [0:0] p_Result_15_fu_1549_p3;
wire   [0:0] xor_ln785_6_fu_1613_p2;
wire   [0:0] or_ln785_5_fu_1619_p2;
wire   [0:0] deleted_ones_3_fu_1599_p3;
wire   [0:0] or_ln786_7_fu_1642_p2;
wire   [0:0] xor_ln786_3_fu_1648_p2;
wire   [0:0] overflow_4_fu_1630_p2;
wire   [0:0] or_ln340_11_fu_1665_p2;
wire   [0:0] or_ln340_10_fu_1669_p2;
wire   [17:0] select_ln340_5_fu_1674_p3;
wire   [17:0] select_ln388_3_fu_1680_p3;
wire  signed [17:0] p_Val2_19_fu_1686_p3;
wire  signed [18:0] lhs_V_fu_1694_p1;
wire   [18:0] ret_V_10_fu_1698_p2;
wire  signed [17:0] p_Val2_21_fu_1711_p1;
wire   [17:0] p_Val2_21_fu_1711_p2;
wire   [0:0] p_Result_17_fu_1716_p3;
wire   [0:0] p_Result_16_fu_1703_p3;
wire   [0:0] xor_ln786_4_fu_1724_p2;
wire   [0:0] xor_ln340_1_fu_1742_p2;
wire   [0:0] xor_ln340_fu_1736_p2;
wire   [0:0] underflow_4_fu_1730_p2;
wire   [0:0] or_ln340_12_fu_1748_p2;
wire   [17:0] select_ln340_6_fu_1754_p3;
wire   [17:0] select_ln388_4_fu_1762_p3;
wire  signed [18:0] rhs_V_1_fu_1801_p1;
wire  signed [18:0] lhs_V_3_fu_1797_p1;
wire   [18:0] ret_V_fu_1805_p2;
wire   [1:0] tmp_38_fu_1811_p4;
wire  signed [18:0] sext_ln703_6_fu_1827_p1;
wire   [18:0] ret_V_11_fu_1831_p2;
wire  signed [19:0] lhs_V_2_fu_1837_p1;
wire  signed [19:0] sext_ln703_8_fu_1841_p1;
wire   [19:0] ret_V_12_fu_1845_p2;
wire   [19:0] ret_V_13_fu_1855_p2;
wire   [17:0] trunc_ln1192_fu_1851_p1;
wire   [1:0] tmp_7_fu_1881_p4;
wire   [0:0] p_Result_19_fu_1873_p3;
wire   [0:0] icmp_ln785_2_fu_1891_p2;
wire   [0:0] p_Result_18_fu_1860_p3;
wire   [0:0] or_ln785_6_fu_1897_p2;
wire   [0:0] xor_ln785_8_fu_1903_p2;
wire   [0:0] icmp_ln786_fu_1921_p2;
wire   [0:0] xor_ln786_5_fu_1915_p2;
wire   [0:0] or_ln786_2_fu_1927_p2;
wire  signed [18:0] ret_V_14_fu_1939_p2;
wire  signed [19:0] lhs_V_4_fu_1949_p1;
wire   [19:0] ret_V_15_fu_1953_p2;
wire   [17:0] trunc_ln1192_1_fu_1945_p1;
wire   [1:0] p_Result_119_i_i_fu_1979_p4;
wire   [0:0] p_Result_21_fu_1971_p3;
wire   [0:0] icmp_ln785_3_fu_1989_p2;
wire   [0:0] p_Result_20_fu_1958_p3;
wire   [0:0] or_ln785_7_fu_1995_p2;
wire   [0:0] xor_ln785_9_fu_2001_p2;
wire   [0:0] icmp_ln786_1_fu_2019_p2;
wire   [0:0] xor_ln786_6_fu_2013_p2;
wire   [0:0] or_ln786_3_fu_2025_p2;
wire   [0:0] or_ln340_15_fu_2037_p2;
wire   [0:0] xor_ln340_2_fu_2055_p2;
wire   [0:0] or_ln340_13_fu_2051_p2;
wire   [0:0] or_ln340_14_fu_2060_p2;
wire   [17:0] select_ln340_7_fu_2065_p3;
wire   [17:0] select_ln388_5_fu_2072_p3;
wire   [0:0] xor_ln340_3_fu_2086_p2;
wire   [0:0] or_ln340_16_fu_2091_p2;
wire   [17:0] select_ln388_6_fu_2096_p3;
wire  signed [17:0] x_V_fu_2102_p3;
wire  signed [18:0] sext_ln703_11_fu_2145_p1;
wire  signed [18:0] sext_ln703_10_fu_2141_p1;
wire   [0:0] icmp_ln414_5_fu_2171_p2;
wire   [0:0] and_ln700_2_fu_2176_p2;
wire   [17:0] p_Val2_35_fu_2155_p4;
wire   [17:0] zext_ln415_5_fu_2181_p1;
wire   [0:0] tmp_45_fu_2191_p3;
wire   [0:0] p_Result_23_fu_2164_p3;
wire   [0:0] xor_ln416_5_fu_2199_p2;
wire   [0:0] tmp_47_fu_2234_p3;
wire   [0:0] Range2_all_ones_4_fu_2219_p2;
wire   [0:0] xor_ln779_4_fu_2241_p2;
wire   [0:0] and_ln779_4_fu_2247_p2;
wire   [0:0] deleted_ones_5_fu_2253_p3;
wire   [0:0] icmp_ln414_6_fu_2350_p2;
wire   [0:0] and_ln700_3_fu_2355_p2;
wire   [17:0] p_Val2_38_fu_2334_p4;
wire   [17:0] zext_ln415_6_fu_2360_p1;
wire   [0:0] tmp_50_fu_2370_p3;
wire   [0:0] p_Result_26_fu_2343_p3;
wire   [0:0] xor_ln416_6_fu_2378_p2;
wire   [0:0] tmp_52_fu_2413_p3;
wire   [0:0] Range2_all_ones_5_fu_2398_p2;
wire   [0:0] xor_ln779_5_fu_2420_p2;
wire   [0:0] and_ln779_5_fu_2426_p2;
wire   [0:0] deleted_ones_6_fu_2432_p3;
wire   [0:0] icmp_ln414_7_fu_2467_p2;
wire   [0:0] and_ln700_4_fu_2472_p2;
wire   [17:0] p_Val2_43_fu_2451_p4;
wire   [17:0] zext_ln415_7_fu_2477_p1;
wire   [0:0] tmp_55_fu_2487_p3;
wire   [0:0] p_Result_29_fu_2460_p3;
wire   [0:0] xor_ln416_7_fu_2495_p2;
wire   [0:0] tmp_57_fu_2530_p3;
wire   [0:0] Range2_all_ones_6_fu_2515_p2;
wire   [0:0] xor_ln779_6_fu_2537_p2;
wire   [0:0] and_ln779_6_fu_2543_p2;
wire   [0:0] deleted_ones_7_fu_2549_p3;
wire   [0:0] deleted_zeros_4_fu_2563_p3;
wire   [0:0] xor_ln785_10_fu_2572_p2;
wire   [0:0] or_ln785_8_fu_2578_p2;
wire   [0:0] and_ln781_4_fu_2568_p2;
wire   [0:0] or_ln786_8_fu_2588_p2;
wire   [0:0] xor_ln786_7_fu_2593_p2;
wire   [0:0] underflow_7_fu_2599_p2;
wire   [0:0] overflow_7_fu_2583_p2;
wire   [0:0] or_ln340_18_fu_2610_p2;
wire   [0:0] or_ln340_17_fu_2604_p2;
wire   [0:0] or_ln340_19_fu_2614_p2;
wire   [17:0] select_ln340_9_fu_2620_p3;
wire   [17:0] select_ln388_7_fu_2627_p3;
wire   [0:0] deleted_zeros_5_fu_2642_p3;
wire   [0:0] xor_ln785_12_fu_2651_p2;
wire   [0:0] or_ln785_9_fu_2657_p2;
wire   [0:0] and_ln781_5_fu_2647_p2;
wire   [0:0] or_ln786_9_fu_2667_p2;
wire   [0:0] xor_ln786_8_fu_2672_p2;
wire   [0:0] underflow_8_fu_2678_p2;
wire   [0:0] overflow_8_fu_2662_p2;
wire   [0:0] or_ln340_21_fu_2689_p2;
wire   [0:0] or_ln340_20_fu_2683_p2;
wire   [0:0] or_ln340_22_fu_2693_p2;
wire   [17:0] select_ln340_10_fu_2699_p3;
wire   [17:0] select_ln388_8_fu_2706_p3;
wire   [0:0] deleted_zeros_6_fu_2721_p3;
wire   [0:0] xor_ln785_14_fu_2730_p2;
wire   [0:0] or_ln785_10_fu_2736_p2;
wire   [0:0] xor_ln785_15_fu_2741_p2;
wire   [0:0] and_ln781_6_fu_2726_p2;
wire   [0:0] or_ln786_10_fu_2752_p2;
wire   [0:0] xor_ln786_9_fu_2757_p2;
wire   [0:0] underflow_9_fu_2763_p2;
wire   [0:0] overflow_9_fu_2746_p2;
wire   [0:0] or_ln340_24_fu_2774_p2;
wire   [0:0] or_ln340_23_fu_2768_p2;
wire   [0:0] or_ln340_25_fu_2779_p2;
wire   [17:0] select_ln340_11_fu_2785_p3;
wire   [17:0] select_ln388_9_fu_2792_p3;
wire   [16:0] r_V_15_fu_2818_p0;
wire   [6:0] r_V_15_fu_2818_p1;
wire  signed [17:0] r_V_18_fu_2843_p0;
wire  signed [35:0] r_V_fu_2109_p1;
wire  signed [17:0] r_V_18_fu_2843_p1;
wire  signed [17:0] r_V_19_fu_2853_p0;
wire  signed [35:0] r_V_8_fu_2272_p1;
wire  signed [17:0] r_V_19_fu_2853_p1;
wire  signed [18:0] r_V_20_fu_2863_p0;
wire  signed [37:0] r_V_10_fu_2303_p1;
wire  signed [18:0] r_V_20_fu_2863_p1;
reg   [12:0] ap_NS_fsm;
wire   [23:0] r_V_15_fu_2818_p00;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 13'd1;
end

video_mandelbrot_generator_mul_mul_17ns_7ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 24 ))
video_mandelbrot_generator_mul_mul_17ns_7ns_24_1_1_U1(
    .din0(r_V_15_fu_2818_p0),
    .din1(r_V_15_fu_2818_p1),
    .dout(r_V_15_fu_2818_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U2(
    .din0(real_btm_V_reg_3039),
    .din1(real_top_V_reg_3034),
    .dout(r_V_14_fu_2826_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U3(
    .din0(imag_top_V_reg_3064),
    .din1(imag_btm_V_reg_3029),
    .dout(r_V_17_fu_2833_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U4(
    .din0(r_V_18_fu_2843_p0),
    .din1(r_V_18_fu_2843_p1),
    .dout(r_V_18_fu_2843_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U5(
    .din0(r_V_19_fu_2853_p0),
    .din1(r_V_19_fu_2853_p1),
    .dout(r_V_19_fu_2853_p2)
);

video_mandelbrot_generator_mul_mul_19s_19s_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 38 ))
video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U6(
    .din0(r_V_20_fu_2863_p0),
    .din1(r_V_20_fu_2863_p1),
    .dout(r_V_20_fu_2863_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_511_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_22_reg_294 <= 18'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln1497_reg_3200 == 1'd0) & (icmp_ln65_reg_3191 == 1'd0))) begin
        p_Val2_22_reg_294 <= rsquare_V_fu_2634_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_23_reg_305 <= 18'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln1497_reg_3200 == 1'd0) & (icmp_ln65_reg_3191 == 1'd0))) begin
        p_Val2_23_reg_305 <= isquare_V_fu_2713_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_24_reg_316 <= 18'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln1497_reg_3200 == 1'd0) & (icmp_ln65_reg_3191 == 1'd0))) begin
        p_Val2_24_reg_316 <= zsquare_V_fu_2799_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((m_axis_video_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        p_Val2_s_reg_283 <= col_reg_2978;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_reg_283 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        pixel_R_reg_327 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln1497_reg_3200 == 1'd0) & (icmp_ln65_reg_3191 == 1'd0))) begin
        pixel_R_reg_327 <= iter_reg_3195;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Range1_all_ones_1_reg_3092 <= Range1_all_ones_1_fu_1327_p2;
        Range1_all_zeros_1_reg_3098 <= Range1_all_zeros_1_fu_1333_p2;
        and_ln786_2_reg_3103 <= and_ln786_2_fu_1367_p2;
        carry_4_reg_3081 <= carry_4_fu_1287_p2;
        p_Result_110_i_i_reg_3128 <= {{r_V_17_fu_2833_p2[35:34]}};
        p_Result_111_i_i_reg_3133 <= {{r_V_17_fu_2833_p2[35:33]}};
        p_Result_13_reg_3116 <= r_V_17_fu_2833_p2[32'd35];
        p_Result_5_reg_3069 <= ret_V_9_fu_1222_p2[32'd35];
        p_Result_7_reg_3087 <= p_Val2_10_fu_1267_p2[32'd17];
        p_Val2_10_reg_3075 <= p_Val2_10_fu_1267_p2;
        r_V_17_reg_3109 <= r_V_17_fu_2833_p2;
        trunc_ln414_2_reg_3123 <= trunc_ln414_2_fu_1386_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln1497_reg_3200 == 1'd0) & (icmp_ln65_reg_3191 == 1'd0))) begin
        Range1_all_ones_5_reg_3301 <= Range1_all_ones_5_fu_2224_p2;
        Range1_all_zeros_4_reg_3307 <= Range1_all_zeros_4_fu_2229_p2;
        and_ln786_11_reg_3318 <= and_ln786_11_fu_2266_p2;
        carry_11_reg_3290 <= carry_11_fu_2205_p2;
        p_Result_128_i_i_reg_3343 <= {{r_V_19_fu_2853_p2[35:34]}};
        p_Result_129_i_i_reg_3348 <= {{r_V_19_fu_2853_p2[35:33]}};
        p_Result_133_i_i_reg_3373 <= {{r_V_20_fu_2863_p2[37:34]}};
        p_Result_134_i_i_reg_3378 <= {{r_V_20_fu_2863_p2[37:33]}};
        p_Result_24_reg_3296 <= p_Val2_36_fu_2185_p2[32'd17];
        p_Result_25_reg_3331 <= r_V_19_fu_2853_p2[32'd35];
        p_Result_28_reg_3361 <= r_V_20_fu_2863_p2[32'd37];
        p_Val2_36_reg_3284 <= p_Val2_36_fu_2185_p2;
        r_V_19_reg_3324 <= r_V_19_fu_2853_p2;
        r_V_20_reg_3354 <= r_V_20_fu_2863_p2;
        trunc_ln414_4_reg_3338 <= trunc_ln414_4_fu_2282_p1;
        trunc_ln414_5_reg_3368 <= trunc_ln414_5_fu_2313_p1;
        xor_ln785_11_reg_3312 <= xor_ln785_11_fu_2261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1497_reg_3200 == 1'd0) & (icmp_ln65_reg_3191 == 1'd0))) begin
        Range1_all_ones_6_reg_3401 <= Range1_all_ones_6_fu_2403_p2;
        Range1_all_ones_7_reg_3441 <= Range1_all_ones_7_fu_2520_p2;
        Range1_all_zeros_5_reg_3407 <= Range1_all_zeros_5_fu_2408_p2;
        Range1_all_zeros_6_reg_3447 <= Range1_all_zeros_6_fu_2525_p2;
        and_ln786_13_reg_3418 <= and_ln786_13_fu_2445_p2;
        and_ln786_15_reg_3452 <= and_ln786_15_fu_2557_p2;
        carry_13_reg_3390 <= carry_13_fu_2384_p2;
        carry_15_reg_3430 <= carry_15_fu_2501_p2;
        p_Result_27_reg_3396 <= p_Val2_39_fu_2364_p2[32'd17];
        p_Result_30_reg_3436 <= p_Val2_44_fu_2481_p2[32'd17];
        p_Val2_39_reg_3384 <= p_Val2_39_fu_2364_p2;
        p_Val2_44_reg_3424 <= p_Val2_44_fu_2481_p2;
        xor_ln785_13_reg_3412 <= xor_ln785_13_fu_2440_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        and_ln781_3_reg_3151 <= and_ln781_3_fu_1607_p2;
        and_ln786_6_reg_3161 <= and_ln786_6_fu_1636_p2;
        or_ln340_9_reg_3171 <= or_ln340_9_fu_1659_p2;
        p_Val2_18_reg_3145 <= p_Val2_18_fu_1523_p2;
        underflow_3_reg_3166 <= underflow_3_fu_1654_p2;
        x0_V_reg_3139 <= x0_V_fu_1485_p3;
        xor_ln785_7_reg_3156 <= xor_ln785_7_fu_1625_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_511_p2 == 1'd0))) begin
        and_ln781_reg_3004 <= and_ln781_fu_787_p2;
        and_ln786_reg_3009 <= and_ln786_fu_810_p2;
        icmp_ln414_2_reg_2993 <= icmp_ln414_2_fu_674_p2;
        imag_btm_V_reg_3029 <= imag_btm_V_fu_1043_p3;
        or_ln340_reg_3019 <= or_ln340_fu_833_p2;
        p_Val2_6_reg_2998 <= p_Val2_6_fu_698_p2;
        select_ln340_2_reg_3024 <= select_ln340_2_fu_859_p3;
        tmp_s_reg_2988 <= {{r_V_12_fu_638_p2[22:15]}};
        tmp_user_V_reg_2983 <= tmp_user_V_fu_528_p2;
        underflow_reg_3014 <= underflow_fu_828_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        col_reg_2978 <= col_fu_517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln65_fu_1785_p2 == 1'd0))) begin
        icmp_ln1497_reg_3200 <= icmp_ln1497_fu_1821_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        icmp_ln65_reg_3191 <= icmp_ln65_fu_1785_p2;
        iter_reg_3195 <= iter_fu_1791_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        imag_top_V_reg_3064 <= imag_top_V_fu_1214_p3;
        r_V_14_reg_3054 <= r_V_14_fu_2826_p2;
        trunc_ln414_reg_3059 <= trunc_ln414_fu_1161_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln1497_fu_1821_p2 == 1'd0) & (icmp_ln65_fu_1785_p2 == 1'd0))) begin
        overflow_5_reg_3210 <= overflow_5_fu_1909_p2;
        overflow_6_reg_3228 <= overflow_6_fu_2007_p2;
        p_Val2_29_reg_3204 <= p_Val2_29_fu_1868_p2;
        p_Val2_33_reg_3223 <= p_Val2_33_fu_1966_p2;
        select_ln340_8_reg_3239 <= select_ln340_8_fu_2043_p3;
        underflow_5_reg_3216 <= underflow_5_fu_1933_p2;
        underflow_6_reg_3233 <= underflow_6_fu_2031_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_10_reg_2948 <= r_V_16_fu_472_p2[32'd34];
        p_Result_11_reg_2954 <= grp_fu_339_p1[32'd32];
        p_Result_2_reg_2906 <= r_V_13_fu_396_p2[32'd35];
        p_Result_3_reg_2917 <= r_V_13_fu_396_p2[32'd32];
        p_Result_8_reg_2889 <= v_assign[32'd2];
        p_Val2_5_reg_2912 <= {{r_V_13_fu_396_p2[32:15]}};
        r_V_13_reg_2899[35 : 15] <= r_V_13_fu_396_p2[35 : 15];
        r_V_16_reg_2938[34 : 16] <= r_V_16_fu_472_p2[34 : 16];
        sext_ln703_reg_2970 <= sext_ln703_fu_507_p1;
        sext_ln728_reg_2933[35 : 15] <= sext_ln728_fu_456_p1[35 : 15];
        tmp_last_V_reg_2884 <= tmp_last_V_fu_346_p2;
        trunc_ln_reg_2894[16 : 15] <= trunc_ln_fu_364_p3[16 : 15];
        xor_ln779_1_reg_2959 <= xor_ln779_1_fu_495_p2;
        xor_ln779_reg_2922 <= xor_ln779_fu_436_p2;
        xor_ln785_1_reg_2964 <= xor_ln785_1_fu_501_p2;
        xor_ln785_reg_2927 <= xor_ln785_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1497_reg_3200 == 1'd0) & (icmp_ln65_reg_3191 == 1'd0))) begin
        p_Result_123_i_i_reg_3268 <= {{r_V_18_fu_2843_p2[35:34]}};
        p_Result_124_i_i_reg_3273 <= {{r_V_18_fu_2843_p2[35:33]}};
        p_Result_22_reg_3256 <= r_V_18_fu_2843_p2[32'd35];
        r_V_18_reg_3249 <= r_V_18_fu_2843_p2;
        ret_V_8_reg_3279 <= ret_V_8_fu_2149_p2;
        trunc_ln414_3_reg_3263 <= trunc_ln414_3_fu_2120_p1;
        y_V_reg_3244 <= y_V_fu_2078_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        real_btm_V_reg_3039 <= real_btm_V_fu_1132_p3;
        real_top_V_reg_3034 <= real_top_V_fu_1103_p3;
        tmp_2_reg_3044 <= {{r_V_15_fu_2818_p2[23:15]}};
        trunc_ln414_1_reg_3049 <= trunc_ln414_1_fu_1152_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        rhs_V_3_reg_3186 <= rhs_V_3_fu_1782_p1;
        sext_ln703_2_reg_3181 <= sext_ln703_2_fu_1778_p1;
        y0_V_reg_3176 <= y0_V_fu_1770_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_511_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_511_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_339_p1 = r_V_16_reg_2938;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_339_p1 = r_V_16_fu_472_p2;
    end else begin
        grp_fu_339_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        m_axis_video_TDATA_blk_n = m_axis_video_TREADY;
    end else begin
        m_axis_video_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((m_axis_video_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        m_axis_video_TVALID = 1'b1;
    end else begin
        m_axis_video_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_511_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln1497_fu_1821_p2 == 1'd0) & (icmp_ln65_fu_1785_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state13 : begin
            if (((m_axis_video_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_1_fu_1327_p2 = ((tmp_3_fu_1317_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_931_p2 = ((tmp_6_fu_922_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_3_fu_1562_p2 = ((p_Result_111_i_i_reg_3133 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_5_fu_2224_p2 = ((p_Result_124_i_i_reg_3273 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_fu_2403_p2 = ((p_Result_129_i_i_reg_3348 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_7_fu_2520_p2 = ((p_Result_134_i_i_reg_3378 == 5'd31) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_754_p2 = ((p_Result_88_i_i_fu_745_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_1333_p2 = ((tmp_3_fu_1317_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_937_p2 = ((tmp_6_fu_922_p4 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_1567_p2 = ((p_Result_111_i_i_reg_3133 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_4_fu_2229_p2 = ((p_Result_124_i_i_reg_3273 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_5_fu_2408_p2 = ((p_Result_129_i_i_reg_3348 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_fu_2525_p2 = ((p_Result_134_i_i_reg_3378 == 5'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_760_p2 = ((p_Result_88_i_i_fu_745_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_fu_1311_p2 = ((tmp_fu_1301_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_2_fu_915_p3 = r_V_16_reg_2938[32'd34];

assign Range2_all_ones_3_fu_1557_p2 = ((p_Result_110_i_i_reg_3128 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_4_fu_2219_p2 = ((p_Result_123_i_i_reg_3268 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_5_fu_2398_p2 = ((p_Result_128_i_i_reg_3343 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_fu_2515_p2 = ((p_Result_133_i_i_reg_3373 == 4'd15) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_739_p2 = ((p_Result_87_i_i_fu_730_p4 == 2'd3) ? 1'b1 : 1'b0);

assign add_ln1193_fu_628_p2 = (trunc_ln1118_2_fu_596_p3 + trunc_ln1118_3_fu_620_p3);

assign and_ln414_1_fu_875_p2 = (p_Result_10_reg_2948 & icmp_ln414_3_fu_869_p2);

assign and_ln414_fu_689_p2 = (p_Result_2_reg_2906 & icmp_ln414_fu_683_p2);

assign and_ln700_1_fu_1514_p2 = (p_Result_13_reg_3116 & icmp_ln414_4_fu_1509_p2);

assign and_ln700_2_fu_2176_p2 = (p_Result_22_reg_3256 & icmp_ln414_5_fu_2171_p2);

assign and_ln700_3_fu_2355_p2 = (p_Result_25_reg_3331 & icmp_ln414_6_fu_2350_p2);

assign and_ln700_4_fu_2472_p2 = (p_Result_28_reg_3361 & icmp_ln414_7_fu_2467_p2);

assign and_ln700_fu_1257_p2 = (p_Result_5_fu_1226_p3 & icmp_ln414_1_fu_1252_p2);

assign and_ln779_1_fu_1353_p2 = (xor_ln779_2_fu_1347_p2 & Range2_all_ones_1_fu_1311_p2);

assign and_ln779_2_fu_951_p2 = (xor_ln779_1_reg_2959 & Range2_all_ones_2_fu_915_p3);

assign and_ln779_3_fu_1593_p2 = (xor_ln779_3_fu_1587_p2 & Range2_all_ones_3_fu_1557_p2);

assign and_ln779_4_fu_2247_p2 = (xor_ln779_4_fu_2241_p2 & Range2_all_ones_4_fu_2219_p2);

assign and_ln779_5_fu_2426_p2 = (xor_ln779_5_fu_2420_p2 & Range2_all_ones_5_fu_2398_p2);

assign and_ln779_6_fu_2543_p2 = (xor_ln779_6_fu_2537_p2 & Range2_all_ones_6_fu_2515_p2);

assign and_ln779_fu_774_p2 = (xor_ln779_reg_2922 & Range2_all_ones_fu_739_p2);

assign and_ln781_1_fu_1412_p2 = (carry_4_reg_3081 & Range1_all_ones_1_reg_3092);

assign and_ln781_2_fu_964_p2 = (carry_7_fu_910_p2 & Range1_all_ones_2_fu_931_p2);

assign and_ln781_3_fu_1607_p2 = (carry_9_fu_1543_p2 & Range1_all_ones_3_fu_1562_p2);

assign and_ln781_4_fu_2568_p2 = (carry_11_reg_3290 & Range1_all_ones_5_reg_3301);

assign and_ln781_5_fu_2647_p2 = (carry_13_reg_3390 & Range1_all_ones_6_reg_3401);

assign and_ln781_6_fu_2726_p2 = (carry_15_reg_3430 & Range1_all_ones_7_reg_3441);

assign and_ln781_fu_787_p2 = (carry_2_fu_717_p2 & Range1_all_ones_fu_754_p2);

assign and_ln786_11_fu_2266_p2 = (p_Result_24_fu_2211_p3 & deleted_ones_5_fu_2253_p3);

assign and_ln786_13_fu_2445_p2 = (p_Result_27_fu_2390_p3 & deleted_ones_6_fu_2432_p3);

assign and_ln786_15_fu_2557_p2 = (p_Result_30_fu_2507_p3 & deleted_ones_7_fu_2549_p3);

assign and_ln786_2_fu_1367_p2 = (p_Result_7_fu_1293_p3 & deleted_ones_1_fu_1359_p3);

assign and_ln786_4_fu_987_p2 = (grp_fu_339_p3 & deleted_ones_2_fu_956_p3);

assign and_ln786_6_fu_1636_p2 = (p_Result_15_fu_1549_p3 & deleted_ones_3_fu_1599_p3);

assign and_ln786_fu_810_p2 = (p_Result_4_fu_722_p3 & deleted_ones_fu_779_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign carry_11_fu_2205_p2 = (xor_ln416_5_fu_2199_p2 & p_Result_23_fu_2164_p3);

assign carry_13_fu_2384_p2 = (xor_ln416_6_fu_2378_p2 & p_Result_26_fu_2343_p3);

assign carry_15_fu_2501_p2 = (xor_ln416_7_fu_2495_p2 & p_Result_29_fu_2460_p3);

assign carry_2_fu_717_p2 = (xor_ln416_fu_711_p2 & p_Result_3_reg_2917);

assign carry_4_fu_1287_p2 = (xor_ln416_1_fu_1281_p2 & p_Result_6_fu_1244_p3);

assign carry_5_fu_1194_p2 = (tmp_26_fu_1186_p3 ^ 1'd1);

assign carry_7_fu_910_p2 = (xor_ln416_3_fu_904_p2 & p_Result_11_reg_2954);

assign carry_9_fu_1543_p2 = (xor_ln416_4_fu_1537_p2 & p_Result_14_fu_1502_p3);

assign carry_fu_1083_p2 = (tmp_17_fu_1075_p3 ^ 1'd1);

assign col_fu_517_p2 = (p_Val2_s_reg_283 + 10'd1);

assign deleted_ones_1_fu_1359_p3 = ((carry_4_fu_1287_p2[0:0] === 1'b1) ? and_ln779_1_fu_1353_p2 : Range1_all_ones_1_fu_1327_p2);

assign deleted_ones_2_fu_956_p3 = ((carry_7_fu_910_p2[0:0] === 1'b1) ? and_ln779_2_fu_951_p2 : Range1_all_ones_2_fu_931_p2);

assign deleted_ones_3_fu_1599_p3 = ((carry_9_fu_1543_p2[0:0] === 1'b1) ? and_ln779_3_fu_1593_p2 : Range1_all_ones_3_fu_1562_p2);

assign deleted_ones_5_fu_2253_p3 = ((carry_11_fu_2205_p2[0:0] === 1'b1) ? and_ln779_4_fu_2247_p2 : Range1_all_ones_5_fu_2224_p2);

assign deleted_ones_6_fu_2432_p3 = ((carry_13_fu_2384_p2[0:0] === 1'b1) ? and_ln779_5_fu_2426_p2 : Range1_all_ones_6_fu_2403_p2);

assign deleted_ones_7_fu_2549_p3 = ((carry_15_fu_2501_p2[0:0] === 1'b1) ? and_ln779_6_fu_2543_p2 : Range1_all_ones_7_fu_2520_p2);

assign deleted_ones_fu_779_p3 = ((carry_2_fu_717_p2[0:0] === 1'b1) ? and_ln779_fu_774_p2 : Range1_all_ones_fu_754_p2);

assign deleted_zeros_1_fu_1407_p3 = ((carry_4_reg_3081[0:0] === 1'b1) ? Range1_all_ones_1_reg_3092 : Range1_all_zeros_1_reg_3098);

assign deleted_zeros_2_fu_943_p3 = ((carry_7_fu_910_p2[0:0] === 1'b1) ? Range1_all_ones_2_fu_931_p2 : Range1_all_zeros_2_fu_937_p2);

assign deleted_zeros_3_fu_1572_p3 = ((carry_9_fu_1543_p2[0:0] === 1'b1) ? Range1_all_ones_3_fu_1562_p2 : Range1_all_zeros_3_fu_1567_p2);

assign deleted_zeros_4_fu_2563_p3 = ((carry_11_reg_3290[0:0] === 1'b1) ? Range1_all_ones_5_reg_3301 : Range1_all_zeros_4_reg_3307);

assign deleted_zeros_5_fu_2642_p3 = ((carry_13_reg_3390[0:0] === 1'b1) ? Range1_all_ones_6_reg_3401 : Range1_all_zeros_5_reg_3407);

assign deleted_zeros_6_fu_2721_p3 = ((carry_15_reg_3430[0:0] === 1'b1) ? Range1_all_ones_7_reg_3441 : Range1_all_zeros_6_reg_3447);

assign deleted_zeros_fu_766_p3 = ((carry_2_fu_717_p2[0:0] === 1'b1) ? Range1_all_ones_fu_754_p2 : Range1_all_zeros_fu_760_p2);

assign grp_fu_339_p3 = grp_fu_339_p1[32'd32];

assign icmp_ln1497_fu_1821_p2 = ((tmp_38_fu_1811_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_511_p2 = ((p_Val2_s_reg_283 == 10'd800) ? 1'b1 : 1'b0);

assign icmp_ln414_1_fu_1252_p2 = ((trunc_ln414_reg_3059 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_2_fu_674_p2 = ((tmp_3_i_fu_666_p3 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_3_fu_869_p2 = ((trunc_ln718_2_fu_866_p1 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_4_fu_1509_p2 = ((trunc_ln414_2_reg_3123 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_5_fu_2171_p2 = ((trunc_ln414_3_reg_3263 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_6_fu_2350_p2 = ((trunc_ln414_4_reg_3338 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_7_fu_2467_p2 = ((trunc_ln414_5_reg_3368 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_8_fu_1171_p2 = ((trunc_ln414_1_reg_3049 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_683_p2 = ((trunc_ln718_1_fu_680_p1 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_1785_p2 = ((pixel_R_reg_327 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln785_1_fu_848_p2 = ((tmp_4_fu_839_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_2_fu_1891_p2 = ((tmp_7_fu_1881_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_3_fu_1989_p2 = ((p_Result_119_i_i_fu_1979_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_fu_564_p2 = ((tmp_1_fu_554_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln786_1_fu_2019_p2 = ((p_Result_119_i_i_fu_1979_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_fu_1921_p2 = ((tmp_7_fu_1881_p4 != 2'd3) ? 1'b1 : 1'b0);

assign imag_btm_V_fu_1043_p3 = ((or_ln340_7_fu_1021_p2[0:0] === 1'b1) ? select_ln340_4_fu_1027_p3 : select_ln388_2_fu_1035_p3);

assign imag_top_V_fu_1214_p3 = ((or_ln786_5_fu_1208_p2[0:0] === 1'b1) ? p_Val2_13_fu_1180_p2 : 18'd131072);

assign isquare_V_fu_2713_p3 = ((or_ln340_22_fu_2693_p2[0:0] === 1'b1) ? select_ln340_10_fu_2699_p3 : select_ln388_8_fu_2706_p3);

assign iter_fu_1791_p2 = (pixel_R_reg_327 + 8'd1);

assign lhs_V_2_fu_1837_p1 = $signed(ret_V_11_fu_1831_p2);

assign lhs_V_3_fu_1797_p1 = $signed(p_Val2_22_reg_294);

assign lhs_V_4_fu_1949_p1 = ret_V_14_fu_1939_p2;

assign lhs_V_fu_1694_p1 = p_Val2_19_fu_1686_p3;

assign m_axis_video_TDATA = {{{pixel_R_reg_327}, {pixel_R_reg_327}}, {8'd255}};

assign m_axis_video_TDEST = 1'd0;

assign m_axis_video_TID = 1'd0;

assign m_axis_video_TKEEP = 3'd0;

assign m_axis_video_TLAST = tmp_last_V_reg_2884;

assign m_axis_video_TSTRB = 3'd0;

assign m_axis_video_TUSER = tmp_user_V_reg_2983;

assign or_ln33_fu_523_p2 = (v_assign | p_Val2_s_reg_283);

assign or_ln340_10_fu_1669_p2 = (or_ln340_11_fu_1665_p2 | and_ln781_3_reg_3151);

assign or_ln340_11_fu_1665_p2 = (xor_ln785_7_reg_3156 | and_ln786_6_reg_3161);

assign or_ln340_12_fu_1748_p2 = (xor_ln340_1_fu_1742_p2 | p_Result_17_fu_1716_p3);

assign or_ln340_13_fu_2051_p2 = (underflow_5_reg_3216 | overflow_5_reg_3210);

assign or_ln340_14_fu_2060_p2 = (xor_ln340_2_fu_2055_p2 | overflow_5_reg_3210);

assign or_ln340_15_fu_2037_p2 = (underflow_6_fu_2031_p2 | overflow_6_fu_2007_p2);

assign or_ln340_16_fu_2091_p2 = (xor_ln340_3_fu_2086_p2 | overflow_6_reg_3228);

assign or_ln340_17_fu_2604_p2 = (underflow_7_fu_2599_p2 | overflow_7_fu_2583_p2);

assign or_ln340_18_fu_2610_p2 = (xor_ln785_11_reg_3312 | and_ln786_11_reg_3318);

assign or_ln340_19_fu_2614_p2 = (or_ln340_18_fu_2610_p2 | and_ln781_4_fu_2568_p2);

assign or_ln340_1_fu_1115_p2 = (or_ln340_2_fu_1111_p2 | and_ln781_reg_3004);

assign or_ln340_20_fu_2683_p2 = (underflow_8_fu_2678_p2 | overflow_8_fu_2662_p2);

assign or_ln340_21_fu_2689_p2 = (xor_ln785_13_reg_3412 | and_ln786_13_reg_3418);

assign or_ln340_22_fu_2693_p2 = (or_ln340_21_fu_2689_p2 | and_ln781_5_fu_2647_p2);

assign or_ln340_23_fu_2768_p2 = (underflow_9_fu_2763_p2 | overflow_9_fu_2746_p2);

assign or_ln340_24_fu_2774_p2 = (xor_ln785_15_fu_2741_p2 | and_ln786_15_reg_3452);

assign or_ln340_25_fu_2779_p2 = (or_ln340_24_fu_2774_p2 | and_ln781_6_fu_2726_p2);

assign or_ln340_2_fu_1111_p2 = (xor_ln785_reg_2927 | and_ln786_reg_3009);

assign or_ln340_3_fu_1454_p2 = (underflow_1_fu_1449_p2 | overflow_1_fu_1432_p2);

assign or_ln340_4_fu_1465_p2 = (or_ln340_5_fu_1460_p2 | and_ln781_1_fu_1412_p2);

assign or_ln340_5_fu_1460_p2 = (xor_ln785_4_fu_1427_p2 | and_ln786_2_reg_3103);

assign or_ln340_6_fu_1010_p2 = (underflow_2_fu_1005_p2 | overflow_3_fu_982_p2);

assign or_ln340_7_fu_1021_p2 = (or_ln340_8_fu_1016_p2 | and_ln781_2_fu_964_p2);

assign or_ln340_8_fu_1016_p2 = (xor_ln785_1_reg_2964 | and_ln786_4_fu_987_p2);

assign or_ln340_9_fu_1659_p2 = (underflow_3_fu_1654_p2 | overflow_4_fu_1630_p2);

assign or_ln340_fu_833_p2 = (underflow_fu_828_p2 | overflow_fu_805_p2);

assign or_ln785_10_fu_2736_p2 = (xor_ln785_14_fu_2730_p2 | p_Result_30_reg_3436);

assign or_ln785_1_fu_799_p2 = (xor_ln785_2_fu_793_p2 | p_Result_4_fu_722_p3);

assign or_ln785_2_fu_1422_p2 = (xor_ln785_3_fu_1416_p2 | p_Result_7_reg_3087);

assign or_ln785_4_fu_976_p2 = (xor_ln785_5_fu_970_p2 | grp_fu_339_p3);

assign or_ln785_5_fu_1619_p2 = (xor_ln785_6_fu_1613_p2 | p_Result_15_fu_1549_p3);

assign or_ln785_6_fu_1897_p2 = (p_Result_19_fu_1873_p3 | icmp_ln785_2_fu_1891_p2);

assign or_ln785_7_fu_1995_p2 = (p_Result_21_fu_1971_p3 | icmp_ln785_3_fu_1989_p2);

assign or_ln785_8_fu_2578_p2 = (xor_ln785_10_fu_2572_p2 | p_Result_24_reg_3296);

assign or_ln785_9_fu_2657_p2 = (xor_ln785_12_fu_2651_p2 | p_Result_27_reg_3396);

assign or_ln785_fu_570_p2 = (p_Result_s_fu_546_p3 | icmp_ln785_fu_564_p2);

assign or_ln786_10_fu_2752_p2 = (and_ln786_15_reg_3452 | and_ln781_6_fu_2726_p2);

assign or_ln786_1_fu_1097_p2 = (p_Result_1_fu_1089_p3 | carry_fu_1083_p2);

assign or_ln786_2_fu_1927_p2 = (xor_ln786_5_fu_1915_p2 | icmp_ln786_fu_1921_p2);

assign or_ln786_3_fu_2025_p2 = (xor_ln786_6_fu_2013_p2 | icmp_ln786_1_fu_2019_p2);

assign or_ln786_4_fu_1438_p2 = (and_ln786_2_reg_3103 | and_ln781_1_fu_1412_p2);

assign or_ln786_5_fu_1208_p2 = (p_Result_9_fu_1200_p3 | carry_5_fu_1194_p2);

assign or_ln786_6_fu_993_p2 = (and_ln786_4_fu_987_p2 | and_ln781_2_fu_964_p2);

assign or_ln786_7_fu_1642_p2 = (and_ln786_6_fu_1636_p2 | and_ln781_3_fu_1607_p2);

assign or_ln786_8_fu_2588_p2 = (and_ln786_11_reg_3318 | and_ln781_4_fu_2568_p2);

assign or_ln786_9_fu_2667_p2 = (and_ln786_13_reg_3418 | and_ln781_5_fu_2647_p2);

assign or_ln786_fu_816_p2 = (and_ln786_fu_810_p2 | and_ln781_fu_787_p2);

assign overflow_1_fu_1432_p2 = (xor_ln785_4_fu_1427_p2 & or_ln785_2_fu_1422_p2);

assign overflow_2_fu_854_p2 = (p_Result_8_reg_2889 | icmp_ln785_1_fu_848_p2);

assign overflow_3_fu_982_p2 = (xor_ln785_1_reg_2964 & or_ln785_4_fu_976_p2);

assign overflow_4_fu_1630_p2 = (xor_ln785_7_fu_1625_p2 & or_ln785_5_fu_1619_p2);

assign overflow_5_fu_1909_p2 = (xor_ln785_8_fu_1903_p2 & or_ln785_6_fu_1897_p2);

assign overflow_6_fu_2007_p2 = (xor_ln785_9_fu_2001_p2 & or_ln785_7_fu_1995_p2);

assign overflow_7_fu_2583_p2 = (xor_ln785_11_reg_3312 & or_ln785_8_fu_2578_p2);

assign overflow_8_fu_2662_p2 = (xor_ln785_13_reg_3412 & or_ln785_9_fu_2657_p2);

assign overflow_9_fu_2746_p2 = (xor_ln785_15_fu_2741_p2 & or_ln785_10_fu_2736_p2);

assign overflow_fu_805_p2 = (xor_ln785_reg_2927 & or_ln785_1_fu_799_p2);

assign p_Result_10_fu_479_p3 = r_V_16_fu_472_p2[32'd34];

assign p_Result_119_i_i_fu_1979_p4 = {{ret_V_15_fu_1953_p2[19:18]}};

assign p_Result_14_fu_1502_p3 = r_V_17_reg_3109[32'd32];

assign p_Result_15_fu_1549_p3 = p_Val2_18_fu_1523_p2[32'd17];

assign p_Result_16_fu_1703_p3 = ret_V_10_fu_1698_p2[32'd18];

assign p_Result_17_fu_1716_p3 = p_Val2_21_fu_1711_p2[32'd17];

assign p_Result_18_fu_1860_p3 = ret_V_13_fu_1855_p2[32'd19];

assign p_Result_19_fu_1873_p3 = p_Val2_29_fu_1868_p2[32'd17];

assign p_Result_1_fu_1089_p3 = p_Val2_3_fu_1065_p2[32'd15];

assign p_Result_20_fu_1958_p3 = ret_V_15_fu_1953_p2[32'd19];

assign p_Result_21_fu_1971_p3 = p_Val2_33_fu_1966_p2[32'd17];

assign p_Result_23_fu_2164_p3 = r_V_18_reg_3249[32'd32];

assign p_Result_24_fu_2211_p3 = p_Val2_36_fu_2185_p2[32'd17];

assign p_Result_26_fu_2343_p3 = r_V_19_reg_3324[32'd32];

assign p_Result_27_fu_2390_p3 = p_Val2_39_fu_2364_p2[32'd17];

assign p_Result_29_fu_2460_p3 = r_V_20_reg_3354[32'd32];

assign p_Result_2_fu_402_p3 = r_V_13_fu_396_p2[32'd35];

assign p_Result_30_fu_2507_p3 = p_Val2_44_fu_2481_p2[32'd17];

assign p_Result_4_fu_722_p3 = p_Val2_6_fu_698_p2[32'd17];

assign p_Result_5_fu_1226_p3 = ret_V_9_fu_1222_p2[32'd35];

assign p_Result_6_fu_1244_p3 = ret_V_9_fu_1222_p2[32'd32];

assign p_Result_7_fu_1293_p3 = p_Val2_10_fu_1267_p2[32'd17];

assign p_Result_87_i_i_fu_730_p4 = {{r_V_13_reg_2899[35:34]}};

assign p_Result_88_i_i_fu_745_p4 = {{r_V_13_reg_2899[35:33]}};

assign p_Result_9_fu_1200_p3 = p_Val2_13_fu_1180_p2[32'd17];

assign p_Result_s_fu_546_p3 = p_Val2_s_reg_283[32'd2];

assign p_Val2_10_fu_1267_p2 = (p_Val2_9_fu_1234_p4 + zext_ln415_2_fu_1263_p1);

assign p_Val2_12_fu_1164_p3 = {{9'd480}, {tmp_2_reg_3044}};

assign p_Val2_13_fu_1180_p2 = (p_Val2_12_fu_1164_p3 + zext_ln415_3_fu_1176_p1);

assign p_Val2_15_fu_889_p3 = {{tmp_10_i_fu_880_p4}, {and_ln414_1_fu_875_p2}};

assign p_Val2_17_fu_1493_p4 = {{r_V_17_reg_3109[32:15]}};

assign p_Val2_18_fu_1523_p2 = (p_Val2_17_fu_1493_p4 + zext_ln415_4_fu_1519_p1);

assign p_Val2_19_fu_1686_p3 = ((or_ln340_10_fu_1669_p2[0:0] === 1'b1) ? select_ln340_5_fu_1674_p3 : select_ln388_3_fu_1680_p3);

assign p_Val2_1_fu_576_p3 = ((or_ln785_fu_570_p2[0:0] === 1'b1) ? 17'd131071 : trunc_ln746_1_fu_538_p3);

assign p_Val2_21_fu_1711_p1 = im_V;

assign p_Val2_21_fu_1711_p2 = ($signed(p_Val2_19_fu_1686_p3) + $signed(p_Val2_21_fu_1711_p1));

assign p_Val2_29_fu_1868_p2 = ($signed(trunc_ln1192_fu_1851_p1) + $signed(y0_V_reg_3176));

assign p_Val2_33_fu_1966_p2 = ($signed(x0_V_reg_3139) + $signed(trunc_ln1192_1_fu_1945_p1));

assign p_Val2_35_fu_2155_p4 = {{r_V_18_reg_3249[32:15]}};

assign p_Val2_36_fu_2185_p2 = (p_Val2_35_fu_2155_p4 + zext_ln415_5_fu_2181_p1);

assign p_Val2_38_fu_2334_p4 = {{r_V_19_reg_3324[32:15]}};

assign p_Val2_39_fu_2364_p2 = (p_Val2_38_fu_2334_p4 + zext_ln415_6_fu_2360_p1);

assign p_Val2_3_fu_1065_p2 = ($signed(sext_ln718_fu_1058_p1) + $signed(zext_ln415_fu_1062_p1));

assign p_Val2_43_fu_2451_p4 = {{r_V_20_reg_3354[32:15]}};

assign p_Val2_44_fu_2481_p2 = (p_Val2_43_fu_2451_p4 + zext_ln415_7_fu_2477_p1);

assign p_Val2_6_fu_698_p2 = (p_Val2_5_reg_2912 + zext_ln415_1_fu_694_p1);

assign p_Val2_9_fu_1234_p4 = {{ret_V_9_fu_1222_p2[32:15]}};

assign r_V_10_fu_2303_p1 = $signed(ret_V_8_reg_3279);

assign r_V_12_fu_638_p2 = (zext_ln1118_fu_604_p1 + zext_ln1118_1_fu_634_p1);

assign r_V_13_fu_396_p2 = ($signed(sext_ln1118_fu_380_p1) - $signed(sext_ln1118_1_fu_392_p1));

assign r_V_15_fu_2818_p0 = r_V_15_fu_2818_p00;

assign r_V_15_fu_2818_p00 = select_ln340_2_reg_3024;

assign r_V_15_fu_2818_p1 = 24'd54;

assign r_V_16_fu_472_p2 = ($signed(35'd0) - $signed(sext_ln1118_2_fu_468_p1));

assign r_V_18_fu_2843_p0 = r_V_fu_2109_p1;

assign r_V_18_fu_2843_p1 = r_V_fu_2109_p1;

assign r_V_19_fu_2853_p0 = r_V_8_fu_2272_p1;

assign r_V_19_fu_2853_p1 = r_V_8_fu_2272_p1;

assign r_V_20_fu_2863_p0 = r_V_10_fu_2303_p1;

assign r_V_20_fu_2863_p1 = r_V_10_fu_2303_p1;

assign r_V_8_fu_2272_p1 = y_V_reg_3244;

assign r_V_fu_2109_p1 = x_V_fu_2102_p3;

assign real_btm_V_fu_1132_p3 = ((or_ln340_1_fu_1115_p2[0:0] === 1'b1) ? select_ln340_fu_1120_p3 : select_ln388_fu_1126_p3);

assign real_top_V_fu_1103_p3 = ((or_ln786_1_fu_1097_p2[0:0] === 1'b1) ? sext_ln415_fu_1071_p1 : 18'd131072);

assign ret_V_10_fu_1698_p2 = ($signed(sext_ln703_reg_2970) + $signed(lhs_V_fu_1694_p1));

assign ret_V_11_fu_1831_p2 = ($signed(sext_ln703_6_fu_1827_p1) - $signed(lhs_V_3_fu_1797_p1));

assign ret_V_12_fu_1845_p2 = ($signed(lhs_V_2_fu_1837_p1) - $signed(sext_ln703_8_fu_1841_p1));

assign ret_V_13_fu_1855_p2 = ($signed(ret_V_12_fu_1845_p2) + $signed(sext_ln703_2_reg_3181));

assign ret_V_14_fu_1939_p2 = ($signed(lhs_V_3_fu_1797_p1) - $signed(rhs_V_1_fu_1801_p1));

assign ret_V_15_fu_1953_p2 = ($signed(lhs_V_4_fu_1949_p1) + $signed(rhs_V_3_reg_3186));

assign ret_V_8_fu_2149_p2 = ($signed(sext_ln703_11_fu_2145_p1) + $signed(sext_ln703_10_fu_2141_p1));

assign ret_V_9_fu_1222_p2 = ($signed(r_V_14_reg_3054) + $signed(sext_ln728_reg_2933));

assign ret_V_fu_1805_p2 = ($signed(rhs_V_1_fu_1801_p1) + $signed(lhs_V_3_fu_1797_p1));

assign rhs_V_1_fu_1801_p1 = p_Val2_23_reg_305;

assign rhs_V_3_fu_1782_p1 = x0_V_reg_3139;

assign rhs_V_fu_448_p3 = {{re_V}, {15'd0}};

assign rsquare_V_fu_2634_p3 = ((or_ln340_19_fu_2614_p2[0:0] === 1'b1) ? select_ln340_9_fu_2620_p3 : select_ln388_7_fu_2627_p3);

assign select_ln340_10_fu_2699_p3 = ((or_ln340_20_fu_2683_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_39_reg_3384);

assign select_ln340_11_fu_2785_p3 = ((or_ln340_23_fu_2768_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_44_reg_3424);

assign select_ln340_1_fu_1471_p3 = ((or_ln340_3_fu_1454_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_10_reg_3075);

assign select_ln340_2_fu_859_p3 = ((overflow_2_fu_854_p2[0:0] === 1'b1) ? 17'd131071 : trunc_ln_reg_2894);

assign select_ln340_4_fu_1027_p3 = ((or_ln340_6_fu_1010_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_15_fu_889_p3);

assign select_ln340_5_fu_1674_p3 = ((or_ln340_9_reg_3171[0:0] === 1'b1) ? 18'd131071 : p_Val2_18_reg_3145);

assign select_ln340_6_fu_1754_p3 = ((xor_ln340_fu_1736_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_21_fu_1711_p2);

assign select_ln340_7_fu_2065_p3 = ((or_ln340_13_fu_2051_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_29_reg_3204);

assign select_ln340_8_fu_2043_p3 = ((or_ln340_15_fu_2037_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_33_fu_1966_p2);

assign select_ln340_9_fu_2620_p3 = ((or_ln340_17_fu_2604_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_36_reg_3284);

assign select_ln340_fu_1120_p3 = ((or_ln340_reg_3019[0:0] === 1'b1) ? 18'd131071 : p_Val2_6_reg_2998);

assign select_ln388_1_fu_1478_p3 = ((underflow_1_fu_1449_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_10_reg_3075);

assign select_ln388_2_fu_1035_p3 = ((underflow_2_fu_1005_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_15_fu_889_p3);

assign select_ln388_3_fu_1680_p3 = ((underflow_3_reg_3166[0:0] === 1'b1) ? 18'd131072 : p_Val2_18_reg_3145);

assign select_ln388_4_fu_1762_p3 = ((underflow_4_fu_1730_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_21_fu_1711_p2);

assign select_ln388_5_fu_2072_p3 = ((underflow_5_reg_3216[0:0] === 1'b1) ? 18'd131072 : p_Val2_29_reg_3204);

assign select_ln388_6_fu_2096_p3 = ((underflow_6_reg_3233[0:0] === 1'b1) ? 18'd131072 : p_Val2_33_reg_3223);

assign select_ln388_7_fu_2627_p3 = ((underflow_7_fu_2599_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_36_reg_3284);

assign select_ln388_8_fu_2706_p3 = ((underflow_8_fu_2678_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_39_reg_3384);

assign select_ln388_9_fu_2792_p3 = ((underflow_9_fu_2763_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_44_reg_3424);

assign select_ln388_fu_1126_p3 = ((underflow_reg_3014[0:0] === 1'b1) ? 18'd131072 : p_Val2_6_reg_2998);

assign sext_ln1118_1_fu_392_p1 = $signed(shl_ln1118_1_fu_384_p3);

assign sext_ln1118_2_fu_468_p1 = $signed(shl_ln1118_2_fu_460_p3);

assign sext_ln1118_fu_380_p1 = $signed(shl_ln1_fu_372_p3);

assign sext_ln415_fu_1071_p1 = p_Val2_3_fu_1065_p2;

assign sext_ln703_10_fu_2141_p1 = x_V_fu_2102_p3;

assign sext_ln703_11_fu_2145_p1 = y_V_fu_2078_p3;

assign sext_ln703_2_fu_1778_p1 = y0_V_fu_1770_p3;

assign sext_ln703_6_fu_1827_p1 = $signed(p_Val2_24_reg_316);

assign sext_ln703_8_fu_1841_p1 = p_Val2_23_reg_305;

assign sext_ln703_fu_507_p0 = im_V;

assign sext_ln703_fu_507_p1 = sext_ln703_fu_507_p0;

assign sext_ln718_fu_1058_p1 = $signed(trunc_ln708_2_fu_1051_p3);

assign sext_ln728_fu_456_p1 = $signed(rhs_V_fu_448_p3);

assign shl_ln1118_1_fu_384_p3 = {{zoom_factor_V}, {15'd0}};

assign shl_ln1118_2_fu_460_p3 = {{zoom_factor_V}, {16'd0}};

assign shl_ln1118_3_fu_584_p3 = {{p_Val2_1_fu_576_p3}, {5'd0}};

assign shl_ln1118_4_fu_608_p3 = {{p_Val2_1_fu_576_p3}, {3'd0}};

assign shl_ln1_fu_372_p3 = {{zoom_factor_V}, {17'd0}};

assign tmp_10_i_fu_880_p4 = {{r_V_16_reg_2938[32:16]}};

assign tmp_13_fu_487_p3 = r_V_16_fu_472_p2[32'd33];

assign tmp_16_fu_658_p3 = add_ln1193_fu_628_p2[32'd14];

assign tmp_17_fu_1075_p3 = p_Val2_3_fu_1065_p2[32'd15];

assign tmp_19_fu_703_p3 = p_Val2_6_fu_698_p2[32'd17];

assign tmp_1_fu_554_p4 = {{p_Val2_s_reg_283[9:3]}};

assign tmp_23_fu_1273_p3 = p_Val2_10_fu_1267_p2[32'd17];

assign tmp_25_fu_1339_p3 = ret_V_9_fu_1222_p2[32'd33];

assign tmp_26_fu_1186_p3 = p_Val2_13_fu_1180_p2[32'd17];

assign tmp_28_fu_897_p3 = r_V_16_reg_2938[32'd32];

assign tmp_33_fu_1529_p3 = p_Val2_18_fu_1523_p2[32'd17];

assign tmp_35_fu_1580_p3 = r_V_17_reg_3109[32'd33];

assign tmp_38_fu_1811_p4 = {{ret_V_fu_1805_p2[18:17]}};

assign tmp_3_fu_1317_p4 = {{ret_V_9_fu_1222_p2[35:33]}};

assign tmp_3_i_fu_666_p3 = {{tmp_16_fu_658_p3}, {trunc_ln718_fu_654_p1}};

assign tmp_45_fu_2191_p3 = p_Val2_36_fu_2185_p2[32'd17];

assign tmp_47_fu_2234_p3 = r_V_18_reg_3249[32'd33];

assign tmp_4_fu_839_p4 = {{v_assign[9:3]}};

assign tmp_50_fu_2370_p3 = p_Val2_39_fu_2364_p2[32'd17];

assign tmp_52_fu_2413_p3 = r_V_19_reg_3324[32'd33];

assign tmp_55_fu_2487_p3 = p_Val2_44_fu_2481_p2[32'd17];

assign tmp_57_fu_2530_p3 = r_V_20_reg_3354[32'd33];

assign tmp_6_fu_922_p4 = {{r_V_16_reg_2938[34:33]}};

assign tmp_7_fu_1881_p4 = {{ret_V_13_fu_1855_p2[19:18]}};

assign tmp_9_fu_428_p3 = r_V_13_fu_396_p2[32'd33];

assign tmp_fu_1301_p4 = {{ret_V_9_fu_1222_p2[35:34]}};

assign tmp_last_V_fu_346_p2 = ((v_assign == 10'd799) ? 1'b1 : 1'b0);

assign tmp_user_V_fu_528_p2 = ((or_ln33_fu_523_p2 == 10'd0) ? 1'b1 : 1'b0);

assign trunc_ln1118_1_fu_616_p1 = p_Val2_1_fu_576_p3[11:0];

assign trunc_ln1118_2_fu_596_p3 = {{trunc_ln1118_fu_592_p1}, {5'd0}};

assign trunc_ln1118_3_fu_620_p3 = {{trunc_ln1118_1_fu_616_p1}, {3'd0}};

assign trunc_ln1118_fu_592_p1 = p_Val2_1_fu_576_p3[9:0];

assign trunc_ln1192_1_fu_1945_p1 = ret_V_14_fu_1939_p2[17:0];

assign trunc_ln1192_fu_1851_p1 = ret_V_12_fu_1845_p2[17:0];

assign trunc_ln414_1_fu_1152_p1 = r_V_15_fu_2818_p2[14:0];

assign trunc_ln414_2_fu_1386_p1 = r_V_17_fu_2833_p2[14:0];

assign trunc_ln414_3_fu_2120_p1 = r_V_18_fu_2843_p2[14:0];

assign trunc_ln414_4_fu_2282_p1 = r_V_19_fu_2853_p2[14:0];

assign trunc_ln414_5_fu_2313_p1 = r_V_20_fu_2863_p2[14:0];

assign trunc_ln414_fu_1161_p1 = r_V_14_fu_2826_p2[14:0];

assign trunc_ln708_2_fu_1051_p3 = {{7'd64}, {tmp_s_reg_2988}};

assign trunc_ln718_1_fu_680_p1 = r_V_13_reg_2899[13:0];

assign trunc_ln718_2_fu_866_p1 = r_V_16_reg_2938[13:0];

assign trunc_ln718_fu_654_p1 = r_V_12_fu_638_p2[13:0];

assign trunc_ln746_1_fu_538_p3 = {{trunc_ln746_2_fu_534_p1}, {15'd0}};

assign trunc_ln746_2_fu_534_p1 = p_Val2_s_reg_283[1:0];

assign trunc_ln746_fu_360_p1 = v_assign[1:0];

assign trunc_ln_fu_364_p3 = {{trunc_ln746_fu_360_p1}, {15'd0}};

assign underflow_1_fu_1449_p2 = (xor_ln786_1_fu_1443_p2 & p_Result_5_reg_3069);

assign underflow_2_fu_1005_p2 = (xor_ln786_2_fu_999_p2 & p_Result_10_reg_2948);

assign underflow_3_fu_1654_p2 = (xor_ln786_3_fu_1648_p2 & p_Result_13_reg_3116);

assign underflow_4_fu_1730_p2 = (xor_ln786_4_fu_1724_p2 & p_Result_16_fu_1703_p3);

assign underflow_5_fu_1933_p2 = (p_Result_18_fu_1860_p3 & or_ln786_2_fu_1927_p2);

assign underflow_6_fu_2031_p2 = (p_Result_20_fu_1958_p3 & or_ln786_3_fu_2025_p2);

assign underflow_7_fu_2599_p2 = (xor_ln786_7_fu_2593_p2 & p_Result_22_reg_3256);

assign underflow_8_fu_2678_p2 = (xor_ln786_8_fu_2672_p2 & p_Result_25_reg_3331);

assign underflow_9_fu_2763_p2 = (xor_ln786_9_fu_2757_p2 & p_Result_28_reg_3361);

assign underflow_fu_828_p2 = (xor_ln786_fu_822_p2 & p_Result_2_reg_2906);

assign x0_V_fu_1485_p3 = ((or_ln340_4_fu_1465_p2[0:0] === 1'b1) ? select_ln340_1_fu_1471_p3 : select_ln388_1_fu_1478_p3);

assign x_V_fu_2102_p3 = ((or_ln340_16_fu_2091_p2[0:0] === 1'b1) ? select_ln340_8_reg_3239 : select_ln388_6_fu_2096_p3);

assign xor_ln340_1_fu_1742_p2 = (p_Result_16_fu_1703_p3 ^ 1'd1);

assign xor_ln340_2_fu_2055_p2 = (underflow_5_reg_3216 ^ 1'd1);

assign xor_ln340_3_fu_2086_p2 = (underflow_6_reg_3233 ^ 1'd1);

assign xor_ln340_fu_1736_p2 = (p_Result_17_fu_1716_p3 ^ p_Result_16_fu_1703_p3);

assign xor_ln416_1_fu_1281_p2 = (tmp_23_fu_1273_p3 ^ 1'd1);

assign xor_ln416_3_fu_904_p2 = (tmp_28_fu_897_p3 ^ 1'd1);

assign xor_ln416_4_fu_1537_p2 = (tmp_33_fu_1529_p3 ^ 1'd1);

assign xor_ln416_5_fu_2199_p2 = (tmp_45_fu_2191_p3 ^ 1'd1);

assign xor_ln416_6_fu_2378_p2 = (tmp_50_fu_2370_p3 ^ 1'd1);

assign xor_ln416_7_fu_2495_p2 = (tmp_55_fu_2487_p3 ^ 1'd1);

assign xor_ln416_fu_711_p2 = (tmp_19_fu_703_p3 ^ 1'd1);

assign xor_ln779_1_fu_495_p2 = (tmp_13_fu_487_p3 ^ 1'd1);

assign xor_ln779_2_fu_1347_p2 = (tmp_25_fu_1339_p3 ^ 1'd1);

assign xor_ln779_3_fu_1587_p2 = (tmp_35_fu_1580_p3 ^ 1'd1);

assign xor_ln779_4_fu_2241_p2 = (tmp_47_fu_2234_p3 ^ 1'd1);

assign xor_ln779_5_fu_2420_p2 = (tmp_52_fu_2413_p3 ^ 1'd1);

assign xor_ln779_6_fu_2537_p2 = (tmp_57_fu_2530_p3 ^ 1'd1);

assign xor_ln779_fu_436_p2 = (tmp_9_fu_428_p3 ^ 1'd1);

assign xor_ln785_10_fu_2572_p2 = (deleted_zeros_4_fu_2563_p3 ^ 1'd1);

assign xor_ln785_11_fu_2261_p2 = (p_Result_22_reg_3256 ^ 1'd1);

assign xor_ln785_12_fu_2651_p2 = (deleted_zeros_5_fu_2642_p3 ^ 1'd1);

assign xor_ln785_13_fu_2440_p2 = (p_Result_25_reg_3331 ^ 1'd1);

assign xor_ln785_14_fu_2730_p2 = (deleted_zeros_6_fu_2721_p3 ^ 1'd1);

assign xor_ln785_15_fu_2741_p2 = (p_Result_28_reg_3361 ^ 1'd1);

assign xor_ln785_1_fu_501_p2 = (p_Result_10_fu_479_p3 ^ 1'd1);

assign xor_ln785_2_fu_793_p2 = (deleted_zeros_fu_766_p3 ^ 1'd1);

assign xor_ln785_3_fu_1416_p2 = (deleted_zeros_1_fu_1407_p3 ^ 1'd1);

assign xor_ln785_4_fu_1427_p2 = (p_Result_5_reg_3069 ^ 1'd1);

assign xor_ln785_5_fu_970_p2 = (deleted_zeros_2_fu_943_p3 ^ 1'd1);

assign xor_ln785_6_fu_1613_p2 = (deleted_zeros_3_fu_1572_p3 ^ 1'd1);

assign xor_ln785_7_fu_1625_p2 = (p_Result_13_reg_3116 ^ 1'd1);

assign xor_ln785_8_fu_1903_p2 = (p_Result_18_fu_1860_p3 ^ 1'd1);

assign xor_ln785_9_fu_2001_p2 = (p_Result_20_fu_1958_p3 ^ 1'd1);

assign xor_ln785_fu_442_p2 = (p_Result_2_fu_402_p3 ^ 1'd1);

assign xor_ln786_1_fu_1443_p2 = (or_ln786_4_fu_1438_p2 ^ 1'd1);

assign xor_ln786_2_fu_999_p2 = (or_ln786_6_fu_993_p2 ^ 1'd1);

assign xor_ln786_3_fu_1648_p2 = (or_ln786_7_fu_1642_p2 ^ 1'd1);

assign xor_ln786_4_fu_1724_p2 = (p_Result_17_fu_1716_p3 ^ 1'd1);

assign xor_ln786_5_fu_1915_p2 = (p_Result_19_fu_1873_p3 ^ 1'd1);

assign xor_ln786_6_fu_2013_p2 = (p_Result_21_fu_1971_p3 ^ 1'd1);

assign xor_ln786_7_fu_2593_p2 = (or_ln786_8_fu_2588_p2 ^ 1'd1);

assign xor_ln786_8_fu_2672_p2 = (or_ln786_9_fu_2667_p2 ^ 1'd1);

assign xor_ln786_9_fu_2757_p2 = (or_ln786_10_fu_2752_p2 ^ 1'd1);

assign xor_ln786_fu_822_p2 = (or_ln786_fu_816_p2 ^ 1'd1);

assign y0_V_fu_1770_p3 = ((or_ln340_12_fu_1748_p2[0:0] === 1'b1) ? select_ln340_6_fu_1754_p3 : select_ln388_4_fu_1762_p3);

assign y_V_fu_2078_p3 = ((or_ln340_14_fu_2060_p2[0:0] === 1'b1) ? select_ln340_7_fu_2065_p3 : select_ln388_5_fu_2072_p3);

assign zext_ln1118_1_fu_634_p1 = shl_ln1118_4_fu_608_p3;

assign zext_ln1118_fu_604_p1 = shl_ln1118_3_fu_584_p3;

assign zext_ln415_1_fu_694_p1 = and_ln414_fu_689_p2;

assign zext_ln415_2_fu_1263_p1 = and_ln700_fu_1257_p2;

assign zext_ln415_3_fu_1176_p1 = icmp_ln414_8_fu_1171_p2;

assign zext_ln415_4_fu_1519_p1 = and_ln700_1_fu_1514_p2;

assign zext_ln415_5_fu_2181_p1 = and_ln700_2_fu_2176_p2;

assign zext_ln415_6_fu_2360_p1 = and_ln700_3_fu_2355_p2;

assign zext_ln415_7_fu_2477_p1 = and_ln700_4_fu_2472_p2;

assign zext_ln415_fu_1062_p1 = icmp_ln414_2_reg_2993;

assign zsquare_V_fu_2799_p3 = ((or_ln340_25_fu_2779_p2[0:0] === 1'b1) ? select_ln340_11_fu_2785_p3 : select_ln388_9_fu_2792_p3);

always @ (posedge ap_clk) begin
    trunc_ln_reg_2894[14:0] <= 15'b000000000000000;
    r_V_13_reg_2899[14:0] <= 15'b000000000000000;
    sext_ln728_reg_2933[14:0] <= 15'b000000000000000;
    r_V_16_reg_2938[15:0] <= 16'b0000000000000000;
end

endmodule //inner_proc
