INFO: [VRFC 10-163] Analyzing VHDL file "L:/Xilinx_Training/Lab3/processes.srcs/sim_1/new/reset_bridge_tb2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reset_bridge_tb2'
