// Seed: 2529654344
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endprogram
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_2 = 32'd56,
    parameter id_5 = 32'd49
) (
    input  tri  _id_0,
    output wand id_1,
    output wand _id_2
);
  assign id_1 = (1) - 1;
  reg [1 : id_0  >=  1] id_4, _id_5;
  initial id_4 <= -1;
  logic id_6;
  logic id_7 [id_0 : 1  -  id_2];
  assign id_5 = id_0;
  wire [1 : id_5  (  -1  )] id_8, id_9;
  logic id_10;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_10
  );
endmodule
