{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 20:08:56 2024 " "Info: Processing started: Sun Feb 11 20:08:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa2380_maxv.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file aa2380_maxv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AA2380_MAXV " "Info: Found entity 1: AA2380_MAXV" {  } { { "AA2380_MAXV.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/AA2380_MAXV.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f00_testadc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file f00_testadc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F00_TestADC " "Info: Found entity 1: F00_TestADC" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f20_emulateadcii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f20_emulateadcii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F20_EmulateADCII-Behavioral " "Info: Found design unit 1: F20_EmulateADCII-Behavioral" {  } { { "F20_EmulateADCII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F20_EmulateADCII.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F20_EmulateADCII " "Info: Found entity 1: F20_EmulateADCII" {  } { { "F20_EmulateADCII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F20_EmulateADCII.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_f20ii.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_f20ii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test_F20II " "Info: Found entity 1: Test_F20II" {  } { { "Test_F20II.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/Test_F20II.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadc_multimodes.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadc_multimodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADC_multimodes-Behavioral " "Info: Found design unit 1: F1_readADC_multimodes-Behavioral" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 77 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADC_multimodes " "Info: Found entity 1: F1_readADC_multimodes" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadc_multimodestst.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadc_multimodestst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADC_multimodesTST-Behavioral " "Info: Found design unit 1: F1_readADC_multimodesTST-Behavioral" {  } { { "F1_readADC_multimodesTST.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodesTST.vhd" 76 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADC_multimodesTST " "Info: Found entity 1: F1_readADC_multimodesTST" {  } { { "F1_readADC_multimodesTST.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodesTST.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f20_emulateadc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f20_emulateadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F20_EmulateADC-Behavioral " "Info: Found design unit 1: F20_EmulateADC-Behavioral" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F20_EmulateADC " "Info: Found entity 1: F20_EmulateADC" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "F00_TestADC " "Info: Elaborating entity \"F00_TestADC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LT2380_SDOR " "Warning: Pin \"LT2380_SDOR\" is missing source" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 376 592 768 392 "LT2380_SDOR" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DOUTR\[23..0\] " "Warning: Pin \"DOUTR\[23..0\]\" is missing source" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1448 1624 112 "DOUTR\[23..0\]" "" } { 80 1344 1437 96 "DOUTR\[23..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDORin " "Warning: Pin \"SDORin\" not connected" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 448 616 784 464 "SDORin" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F1_readADC_multimodes F1_readADC_multimodes:inst2 " "Info: Elaborating entity \"F1_readADC_multimodes\" for hierarchy \"F1_readADC_multimodes:inst2\"" {  } { { "F00_TestADC.bdf" "inst2" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 24 904 1120 536 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F20_EmulateADC F20_EmulateADC:inst " "Info: Elaborating entity \"F20_EmulateADC\" for hierarchy \"F20_EmulateADC:inst\"" {  } { { "F00_TestADC.bdf" "inst" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 24 256 488 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "54 " "Info: Inferred 54 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F20_EmulateADC:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F20_EmulateADC:inst1\|Add0\"" {  } { { "f20_emulateadc.vhd" "Add0" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 87 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F20_EmulateADC:inst1\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F20_EmulateADC:inst1\|Add1\"" {  } { { "f20_emulateadc.vhd" "Add1" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 139 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F20_EmulateADC:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F20_EmulateADC:inst\|Add0\"" {  } { { "f20_emulateadc.vhd" "Add0" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 87 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F20_EmulateADC:inst\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F20_EmulateADC:inst\|Add1\"" {  } { { "f20_emulateadc.vhd" "Add1" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 139 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F1_readADC_multimodes:inst2\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F1_readADC_multimodes:inst2\|Add0\"" {  } { { "f1_readadc_multimodes.vhd" "Add0" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 157 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux0\"" {  } { { "f1_readadc_multimodes.vhd" "Mux0" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux1\"" {  } { { "f1_readadc_multimodes.vhd" "Mux1" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux2\"" {  } { { "f1_readadc_multimodes.vhd" "Mux2" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux3\"" {  } { { "f1_readadc_multimodes.vhd" "Mux3" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux4\"" {  } { { "f1_readadc_multimodes.vhd" "Mux4" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux5\"" {  } { { "f1_readadc_multimodes.vhd" "Mux5" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F1_readADC_multimodes:inst2\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F1_readADC_multimodes:inst2\|Add1\"" {  } { { "ieee/numeric_std.vhd" "Add1" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux6\"" {  } { { "f1_readadc_multimodes.vhd" "Mux6" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 213 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux7\"" {  } { { "f1_readadc_multimodes.vhd" "Mux7" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 224 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux8\"" {  } { { "f1_readadc_multimodes.vhd" "Mux8" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 224 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux9\"" {  } { { "f1_readadc_multimodes.vhd" "Mux9" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux10\"" {  } { { "f1_readadc_multimodes.vhd" "Mux10" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux11\"" {  } { { "f1_readadc_multimodes.vhd" "Mux11" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux12\"" {  } { { "f1_readadc_multimodes.vhd" "Mux12" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux13\"" {  } { { "f1_readadc_multimodes.vhd" "Mux13" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F1_readADC_multimodes:inst2\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F1_readADC_multimodes:inst2\|Add2\"" {  } { { "f1_readadc_multimodes.vhd" "Add2" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 283 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F1_readADC_multimodes:inst2\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F1_readADC_multimodes:inst2\|Add3\"" {  } { { "f1_readadc_multimodes.vhd" "Add3" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux14\"" {  } { { "f1_readadc_multimodes.vhd" "Mux14" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 292 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux15\"" {  } { { "f1_readadc_multimodes.vhd" "Mux15" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 307 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F1_readADC_multimodes:inst2\|Add4 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F1_readADC_multimodes:inst2\|Add4\"" {  } { { "f1_readadc_multimodes.vhd" "Add4" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 340 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F1_readADC_multimodes:inst2\|Add5 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F1_readADC_multimodes:inst2\|Add5\"" {  } { { "f1_readadc_multimodes.vhd" "Add5" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 378 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F1_readADC_multimodes:inst2\|Add6 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F1_readADC_multimodes:inst2\|Add6\"" {  } { { "f1_readadc_multimodes.vhd" "Add6" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 457 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F1_readADC_multimodes:inst2\|Add7 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F1_readADC_multimodes:inst2\|Add7\"" {  } { { "f1_readadc_multimodes.vhd" "Add7" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 464 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "F1_readADC_multimodes:inst2\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"F1_readADC_multimodes:inst2\|Div0\"" {  } { { "f1_readadc_multimodes.vhd" "Div0" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 478 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F1_readADC_multimodes:inst2\|Add8 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F1_readADC_multimodes:inst2\|Add8\"" {  } { { "f1_readadc_multimodes.vhd" "Add8" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 504 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux16\"" {  } { { "f1_readadc_multimodes.vhd" "Mux16" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux17\"" {  } { { "f1_readadc_multimodes.vhd" "Mux17" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux18\"" {  } { { "f1_readadc_multimodes.vhd" "Mux18" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux19\"" {  } { { "f1_readadc_multimodes.vhd" "Mux19" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux20\"" {  } { { "f1_readadc_multimodes.vhd" "Mux20" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux21\"" {  } { { "f1_readadc_multimodes.vhd" "Mux21" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux22\"" {  } { { "f1_readadc_multimodes.vhd" "Mux22" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux23\"" {  } { { "f1_readadc_multimodes.vhd" "Mux23" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux24\"" {  } { { "f1_readadc_multimodes.vhd" "Mux24" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux25\"" {  } { { "f1_readadc_multimodes.vhd" "Mux25" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux26\"" {  } { { "f1_readadc_multimodes.vhd" "Mux26" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux27\"" {  } { { "f1_readadc_multimodes.vhd" "Mux27" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux28\"" {  } { { "f1_readadc_multimodes.vhd" "Mux28" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux29\"" {  } { { "f1_readadc_multimodes.vhd" "Mux29" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux30\"" {  } { { "f1_readadc_multimodes.vhd" "Mux30" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux31\"" {  } { { "f1_readadc_multimodes.vhd" "Mux31" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux32\"" {  } { { "f1_readadc_multimodes.vhd" "Mux32" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux33\"" {  } { { "f1_readadc_multimodes.vhd" "Mux33" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux34\"" {  } { { "f1_readadc_multimodes.vhd" "Mux34" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux35\"" {  } { { "f1_readadc_multimodes.vhd" "Mux35" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux36\"" {  } { { "f1_readadc_multimodes.vhd" "Mux36" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux37\"" {  } { { "f1_readadc_multimodes.vhd" "Mux37" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux38\"" {  } { { "f1_readadc_multimodes.vhd" "Mux38" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F1_readADC_multimodes:inst2\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F1_readADC_multimodes:inst2\|Mux39\"" {  } { { "f1_readadc_multimodes.vhd" "Mux39" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F20_EmulateADC:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F20_EmulateADC:inst1\|lpm_add_sub:Add0\"" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 87 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F20_EmulateADC:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"F20_EmulateADC:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 87 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F20_EmulateADC:inst1\|lpm_add_sub:Add0\|addcore:adder F20_EmulateADC:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F20_EmulateADC:inst1\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"F20_EmulateADC:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 87 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F20_EmulateADC:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node F20_EmulateADC:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F20_EmulateADC:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"F20_EmulateADC:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 87 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F20_EmulateADC:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node F20_EmulateADC:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F20_EmulateADC:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"F20_EmulateADC:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 87 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F20_EmulateADC:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs F20_EmulateADC:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F20_EmulateADC:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"F20_EmulateADC:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 87 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F20_EmulateADC:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs F20_EmulateADC:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F20_EmulateADC:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"F20_EmulateADC:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 87 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add0\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 157 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 157 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add0\|addcore:adder F1_readADC_multimodes:inst2\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 157 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node F1_readADC_multimodes:inst2\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 157 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node F1_readADC_multimodes:inst2\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 157 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs F1_readADC_multimodes:inst2\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 157 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux0\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_s9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s9c " "Info: Found entity 1: mux_s9c" {  } { { "db/mux_s9c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/mux_s9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux1\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux2\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux3\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux4\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux5\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 163 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add1\"" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Info: Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add1\|addcore:adder F1_readADC_multimodes:inst2\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node F1_readADC_multimodes:inst2\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node F1_readADC_multimodes:inst2\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs F1_readADC_multimodes:inst2\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux6\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 213 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 213 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux8\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 224 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux8 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 224 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux9 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux9\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux9 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_n9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n9c " "Info: Found entity 1: mux_n9c" {  } { { "db/mux_n9c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/mux_n9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux10 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux10\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux10 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux11 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux11\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux11 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux12 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux12\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux12 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux13 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux13\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux13 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 261 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add2\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 283 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add2 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 283 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add2\|addcore:adder F1_readADC_multimodes:inst2\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add2\|addcore:adder\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 283 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node F1_readADC_multimodes:inst2\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 283 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node F1_readADC_multimodes:inst2\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 283 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs F1_readADC_multimodes:inst2\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 283 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux14 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux14\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 292 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux14 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 292 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cbc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_cbc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cbc " "Info: Found entity 1: mux_cbc" {  } { { "db/mux_cbc.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/mux_cbc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add4 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add4\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 340 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add4 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 340 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add4\|addcore:adder F1_readADC_multimodes:inst2\|lpm_add_sub:Add4 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add4\|addcore:adder\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add4\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 340 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:oflow_node F1_readADC_multimodes:inst2\|lpm_add_sub:Add4 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add4\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 340 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node F1_readADC_multimodes:inst2\|lpm_add_sub:Add4 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add4\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 340 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add4\|altshift:result_ext_latency_ffs F1_readADC_multimodes:inst2\|lpm_add_sub:Add4 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add4\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add4\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 340 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add6 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add6\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 457 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add6 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 457 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add6\|addcore:adder F1_readADC_multimodes:inst2\|lpm_add_sub:Add6 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add6\|addcore:adder\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add6\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 457 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:oflow_node F1_readADC_multimodes:inst2\|lpm_add_sub:Add6 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add6\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 457 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node F1_readADC_multimodes:inst2\|lpm_add_sub:Add6 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add6\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 457 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add6\|altshift:result_ext_latency_ffs F1_readADC_multimodes:inst2\|lpm_add_sub:Add6 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add6\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add6\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 457 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add7 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add7\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 464 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add7 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 464 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add7\|addcore:adder F1_readADC_multimodes:inst2\|lpm_add_sub:Add7 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add7\|addcore:adder\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add7\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 464 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:oflow_node F1_readADC_multimodes:inst2\|lpm_add_sub:Add7 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add7\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 464 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node F1_readADC_multimodes:inst2\|lpm_add_sub:Add7 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add7\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 464 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add7\|altshift:result_ext_latency_ffs F1_readADC_multimodes:inst2\|lpm_add_sub:Add7 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add7\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add7\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 464 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_divide:Div0\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 478 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_divide:Div0 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 478 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ovl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ovl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ovl " "Info: Found entity 1: lpm_divide_ovl" {  } { { "db/lpm_divide_ovl.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/lpm_divide_ovl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_die.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_die " "Info: Found entity 1: alt_u_div_die" {  } { { "db/alt_u_div_die.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add8 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add8\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 504 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_add_sub:Add8 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 504 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux16 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux16\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux16 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bbc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_bbc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bbc " "Info: Found entity 1: mux_bbc" {  } { { "db/mux_bbc.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/mux_bbc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_mux:Mux24 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_mux:Mux24\"" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_mux:Mux24 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_mux:Mux24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 516 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 20:08:58 2024 " "Info: Processing ended: Sun Feb 11 20:08:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
