-----------------------------------------------------------------------------
Fuxi abcgen Tool Version fx2023.1 win64 Build 20230827-19:04:31
Copyright (C) 2017-2023 Hercules Microelectronics Co., Ltd. All rights reserved.
-----------------------------------------------------------------------------
Run started on Wednesday, 06 December 23, at 22:54:49
INFO: 00053: Input APA file: outputs/mipi_rx_pinf_tx_pinf_1080.apa.
INFO: 00054: Input ARA file: outputs/mipi_rx_pinf_tx_pinf_1080.ara.
INFO: 00055: Input AOC file: mipi_rx_pinf_tx_pinf_1080.aoc.
INFO: 00056: Load Netlist file: outputs/mipi_rx_pinf_tx_pinf_1080.arv.
INFO: 00059: Load user library: C:/Software/Fuxi/data/catalog/H6/primitive_lib.v.
INFO: 00025: Loading DeviceDB ... 
INFO: 00026: Loading DeviceDB finished. 
INFO: 00039: Processing placed cells ... 
INFO: 00041: Processing placed cells finished. 
INFO: 00045: Processing routed nets ... 
INFO: 00046: Processing routed nets finished. 
INFO: 00047: Processing IO constraintion ... 
INFO: 00090: The parameter 'NDR_0' of signal 'rx_decode_hsync(CVLVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
INFO: 00090: The parameter 'PDR_0' of signal 'rx_decode_hsync(CVLVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
INFO: 00090: The parameter 'NDR_1' of signal 'rx_decode_vsync(CVLVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
INFO: 00090: The parameter 'PDR_1' of signal 'rx_decode_vsync(CVLVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
INFO: 00090: The parameter 'NDR_0' of signal 'swire(CVLVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
INFO: 00090: The parameter 'PDR_0' of signal 'swire(CVLVDS)' is configed to 4'b1000 according IO settings '2.5V|8ma'.
INFO: 00050: Processing IO constraintion finished. 
INFO: 00052: Output ABC file to: outputs/mipi_rx_pinf_tx_pinf_1080.abc.
Fuxi fx2023.1 win64 abcgen was successful!
0 warning(s), 0 error(s).
CPU Time: 1.031 seconds, Peak Memory: 96 MB
