
*** Running vivado
    with args -log nexys_alu.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source nexys_alu.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source nexys_alu.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 354.648 ; gain = 60.297
Command: link_design -top nexys_alu -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 1351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'nexys_alu' is not ideal for floorplanning, since the cellview 'nexys_alu' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/pwnies/Downloads/nexys_a7_100t.xdc]
Finished Parsing XDC File [C:/Users/pwnies/Downloads/nexys_a7_100t.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 779.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 783.105 ; gain = 423.508
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 796.078 ; gain = 12.973

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e3bb2351

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1350.105 ; gain = 554.027

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e3bb2351

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1494.148 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1353c6d37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1494.148 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cfbca76c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1494.148 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cfbca76c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1494.148 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1cfbca76c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1494.148 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cfbca76c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1494.148 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               6  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1494.148 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 157306ea3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1494.148 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 157306ea3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1494.148 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 157306ea3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1494.148 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1494.148 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 157306ea3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1494.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1494.148 ; gain = 711.043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1494.148 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1494.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pwnies/lab2/lab2.runs/impl_1/nexys_alu_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1494.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file nexys_alu_drc_opted.rpt -pb nexys_alu_drc_opted.pb -rpx nexys_alu_drc_opted.rpx
Command: report_drc -file nexys_alu_drc_opted.rpt -pb nexys_alu_drc_opted.pb -rpx nexys_alu_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/pwnies/lab2/lab2.runs/impl_1/nexys_alu_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1494.148 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1494.148 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 67a74299

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1494.148 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1494.148 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10aa773bc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1494.148 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10fe83400

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1495.398 ; gain = 1.250

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10fe83400

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1495.398 ; gain = 1.250
Phase 1 Placer Initialization | Checksum: 10fe83400

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1495.398 ; gain = 1.250

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10f8c5b96

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1495.398 ; gain = 1.250

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1495.398 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1b5f369ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1495.398 ; gain = 1.250
Phase 2.2 Global Placement Core | Checksum: 1a88eed33

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1495.398 ; gain = 1.250
Phase 2 Global Placement | Checksum: 1a88eed33

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1495.398 ; gain = 1.250

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ea822e4c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1495.398 ; gain = 1.250

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19bdc0745

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1495.398 ; gain = 1.250

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16da76818

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1495.398 ; gain = 1.250

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20d924561

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1495.398 ; gain = 1.250

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1621c59d6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1495.398 ; gain = 1.250

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18b1b3bdb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1495.398 ; gain = 1.250

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12b121e54

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1495.398 ; gain = 1.250
Phase 3 Detail Placement | Checksum: 12b121e54

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1495.398 ; gain = 1.250

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 163476507

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 163476507

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1527.145 ; gain = 32.996
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.730. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14f6a3b92

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1527.145 ; gain = 32.996
Phase 4.1 Post Commit Optimization | Checksum: 14f6a3b92

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1527.145 ; gain = 32.996

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14f6a3b92

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1527.145 ; gain = 32.996

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14f6a3b92

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1527.145 ; gain = 32.996

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1527.145 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: d9bacdd7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1527.145 ; gain = 32.996
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d9bacdd7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1527.145 ; gain = 32.996
Ending Placer Task | Checksum: 9025d0bc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1527.145 ; gain = 32.996
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1527.145 ; gain = 32.996
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1527.145 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1527.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pwnies/lab2/lab2.runs/impl_1/nexys_alu_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1527.145 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file nexys_alu_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1527.145 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file nexys_alu_utilization_placed.rpt -pb nexys_alu_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file nexys_alu_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1527.145 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8973f269 ConstDB: 0 ShapeSum: 6b1de53 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 181d0641f

Time (s): cpu = 00:01:58 ; elapsed = 00:01:43 . Memory (MB): peak = 1659.391 ; gain = 122.211
Post Restoration Checksum: NetGraph: 95fa5b6f NumContArr: ebd608b0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 181d0641f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:44 . Memory (MB): peak = 1691.492 ; gain = 154.312

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 181d0641f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:44 . Memory (MB): peak = 1698.414 ; gain = 161.234

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 181d0641f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:44 . Memory (MB): peak = 1698.414 ; gain = 161.234
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 134f113c6

Time (s): cpu = 00:02:04 ; elapsed = 00:01:49 . Memory (MB): peak = 1714.000 ; gain = 176.820
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.693  | TNS=0.000  | WHS=-0.060 | THS=-0.560 |

Phase 2 Router Initialization | Checksum: 133866a49

Time (s): cpu = 00:02:04 ; elapsed = 00:01:50 . Memory (MB): peak = 1722.707 ; gain = 185.527

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7328
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7328
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b66291e5

Time (s): cpu = 00:02:10 ; elapsed = 00:01:53 . Memory (MB): peak = 1725.305 ; gain = 188.125

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1224
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.431  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c5c0d697

Time (s): cpu = 00:02:24 ; elapsed = 00:02:01 . Memory (MB): peak = 1725.305 ; gain = 188.125
Phase 4 Rip-up And Reroute | Checksum: 1c5c0d697

Time (s): cpu = 00:02:24 ; elapsed = 00:02:02 . Memory (MB): peak = 1725.305 ; gain = 188.125

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c5c0d697

Time (s): cpu = 00:02:24 ; elapsed = 00:02:02 . Memory (MB): peak = 1725.305 ; gain = 188.125

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c5c0d697

Time (s): cpu = 00:02:24 ; elapsed = 00:02:02 . Memory (MB): peak = 1725.305 ; gain = 188.125
Phase 5 Delay and Skew Optimization | Checksum: 1c5c0d697

Time (s): cpu = 00:02:24 ; elapsed = 00:02:02 . Memory (MB): peak = 1725.305 ; gain = 188.125

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1059b8190

Time (s): cpu = 00:02:24 ; elapsed = 00:02:02 . Memory (MB): peak = 1725.305 ; gain = 188.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.527  | TNS=0.000  | WHS=0.158  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1059b8190

Time (s): cpu = 00:02:25 ; elapsed = 00:02:02 . Memory (MB): peak = 1725.305 ; gain = 188.125
Phase 6 Post Hold Fix | Checksum: 1059b8190

Time (s): cpu = 00:02:25 ; elapsed = 00:02:02 . Memory (MB): peak = 1725.305 ; gain = 188.125

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.26244 %
  Global Horizontal Routing Utilization  = 1.58618 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12c8c8fb3

Time (s): cpu = 00:02:25 ; elapsed = 00:02:02 . Memory (MB): peak = 1725.305 ; gain = 188.125

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12c8c8fb3

Time (s): cpu = 00:02:25 ; elapsed = 00:02:03 . Memory (MB): peak = 1726.273 ; gain = 189.094

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1460c3c3a

Time (s): cpu = 00:02:29 ; elapsed = 00:02:08 . Memory (MB): peak = 1726.273 ; gain = 189.094

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.527  | TNS=0.000  | WHS=0.158  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1460c3c3a

Time (s): cpu = 00:02:30 ; elapsed = 00:02:08 . Memory (MB): peak = 1726.273 ; gain = 189.094
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:30 ; elapsed = 00:02:08 . Memory (MB): peak = 1726.273 ; gain = 189.094

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:38 ; elapsed = 00:02:12 . Memory (MB): peak = 1726.273 ; gain = 199.129
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1726.273 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1735.359 ; gain = 9.086
INFO: [Common 17-1381] The checkpoint 'C:/Users/pwnies/lab2/lab2.runs/impl_1/nexys_alu_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1735.359 ; gain = 9.086
INFO: [runtcl-4] Executing : report_drc -file nexys_alu_drc_routed.rpt -pb nexys_alu_drc_routed.pb -rpx nexys_alu_drc_routed.rpx
Command: report_drc -file nexys_alu_drc_routed.rpt -pb nexys_alu_drc_routed.pb -rpx nexys_alu_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/pwnies/lab2/lab2.runs/impl_1/nexys_alu_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1747.363 ; gain = 12.004
INFO: [runtcl-4] Executing : report_methodology -file nexys_alu_methodology_drc_routed.rpt -pb nexys_alu_methodology_drc_routed.pb -rpx nexys_alu_methodology_drc_routed.rpx
Command: report_methodology -file nexys_alu_methodology_drc_routed.rpt -pb nexys_alu_methodology_drc_routed.pb -rpx nexys_alu_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/pwnies/lab2/lab2.runs/impl_1/nexys_alu_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1754.324 ; gain = 6.961
INFO: [runtcl-4] Executing : report_power -file nexys_alu_power_routed.rpt -pb nexys_alu_power_summary_routed.pb -rpx nexys_alu_power_routed.rpx
Command: report_power -file nexys_alu_power_routed.rpt -pb nexys_alu_power_summary_routed.pb -rpx nexys_alu_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1762.992 ; gain = 8.668
INFO: [runtcl-4] Executing : report_route_status -file nexys_alu_route_status.rpt -pb nexys_alu_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file nexys_alu_timing_summary_routed.rpt -pb nexys_alu_timing_summary_routed.pb -rpx nexys_alu_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file nexys_alu_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file nexys_alu_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nexys_alu_bus_skew_routed.rpt -pb nexys_alu_bus_skew_routed.pb -rpx nexys_alu_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Sep 18 10:30:50 2023...

*** Running vivado
    with args -log nexys_alu.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source nexys_alu.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source nexys_alu.tcl -notrace
Command: open_checkpoint nexys_alu_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 298.164 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 1351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'nexys_alu' is not ideal for floorplanning, since the cellview 'nexys_alu' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1352.496 ; gain = 7.426
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1352.496 ; gain = 7.426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1352.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1352.496 ; gain = 1054.332
Command: write_bitstream -force nexys_alu.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./nexys_alu.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1869.621 ; gain = 517.125
INFO: [Common 17-206] Exiting Vivado at Mon Sep 18 10:38:53 2023...
