// Seed: 592729681
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri0 id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = 1;
  assign module_1.id_1 = 0;
  wire [-1 : -1  <  -1] id_5;
  assign id_2 = id_1;
  always @(-1'b0 or negedge -1) release id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd25,
    parameter id_1 = 32'd83,
    parameter id_6 = 32'd61
) (
    input wand _id_0,
    input tri1 _id_1,
    input supply0 id_2,
    input wor id_3,
    output wor id_4
);
  wire _id_6, id_7;
  assign id_6 = id_6;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign id_6 = id_2;
  logic [id_0 : id_1  -  id_6] id_8;
  ;
endmodule
