// Seed: 4152408239
module module_0 (
    input tri1 id_0,
    input wand id_1,
    output wor id_2,
    output wand id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    output tri1 module_0,
    output tri1 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    input wand id_12,
    input wire id_13,
    input tri0 id_14,
    input wor id_15,
    output tri1 id_16
);
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    output tri id_2,
    input tri id_3,
    input wand id_4,
    output wand id_5,
    input uwire id_6,
    input tri id_7,
    output supply1 id_8
);
  logic [7:0]
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47;
  wire id_48;
  assign id_31[1] = id_31 - 1;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_5,
      id_2,
      id_1,
      id_1,
      id_6,
      id_8,
      id_8,
      id_1,
      id_8,
      id_4,
      id_1,
      id_7,
      id_0,
      id_3,
      id_5
  );
endmodule
