{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 15:28:00 2022 " "Info: Processing started: Mon Mar 28 15:28:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prob2 -c prob2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off prob2 -c prob2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prob2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file prob2.v" { { "Info" "ISGN_ENTITY_NAME" "1 prob2 " "Info: Found entity 1: prob2" {  } { { "prob2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2/prob2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cash_in prob2.v(37) " "Error (10161): Verilog HDL error at prob2.v(37): object \"cash_in\" is not declared" {  } { { "prob2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2/prob2.v" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cash_in prob2.v(43) " "Error (10161): Verilog HDL error at prob2.v(43): object \"cash_in\" is not declared" {  } { { "prob2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2/prob2.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cash_in prob2.v(50) " "Error (10161): Verilog HDL error at prob2.v(50): object \"cash_in\" is not declared" {  } { { "prob2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2/prob2.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cash_in prob2.v(56) " "Error (10161): Verilog HDL error at prob2.v(56): object \"cash_in\" is not declared" {  } { { "prob2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2/prob2.v" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cash_in prob2.v(62) " "Error (10161): Verilog HDL error at prob2.v(62): object \"cash_in\" is not declared" {  } { { "prob2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2/prob2.v" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Error: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 28 15:28:03 2022 " "Error: Processing ended: Mon Mar 28 15:28:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
