<stg><name>matrixmul</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="6">
<condition id="84">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="88">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="4" to="5">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="5" to="2">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([36 x i16]* %a) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([36 x i16]* %b) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([36 x i32]* %res) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten1 = phi i8 [ 0, %0 ], [ %indvar_flatten_next1, %ifFalse ]

]]></node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %i = phi i3 [ 0, %0 ], [ %i_mid2, %ifFalse ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i6 [ 0, %0 ], [ %indvar_flatten_next, %ifFalse ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:3  %j = phi i3 [ 0, %0 ], [ %j_mid2, %ifFalse ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %t = phi i32 [ 0, %0 ], [ %t_1, %ifFalse ]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:5  %k = phi i3 [ 0, %0 ], [ %k_1, %ifFalse ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %exitcond_flatten1 = icmp eq i8 %indvar_flatten1, -40

]]></node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %indvar_flatten_next1 = add i8 %indvar_flatten1, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond_flatten1, label %2, label %.reset6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset6:2  %exitcond_flatten = icmp eq i6 %indvar_flatten, -28

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset6:3  %j_mid = select i1 %exitcond_flatten, i3 0, i3 %j

]]></node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:4  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset6:5  %exitcond = icmp eq i3 %k, -2

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:6  %exitcond_mid = and i1 %exitcond, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset6:7  %i_s = add i3 %i, 1

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset6:8  %i_mid2 = select i1 %exitcond_flatten, i3 %i_s, i3 %i

]]></node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset6:9  %j_1 = add i3 %j_mid, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:11  %tmp = or i1 %exitcond_mid, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset6:14  %j_mid2 = select i1 %exitcond_mid, i3 %j_1, i3 %j_mid

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ifFalse:0  %indvar_flatten_op = add i6 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ifFalse:1  %indvar_flatten_next = select i1 %exitcond_flatten, i6 1, i6 %indvar_flatten_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset6:13  %k_mid2 = select i1 %tmp, i3 0, i3 %k

]]></node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="3">
<![CDATA[
.reset6:18  %tmp_4_trn_cast = zext i3 %k_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_4_trn_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset6:19  %tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="7" op_0_bw="6">
<![CDATA[
.reset6:20  %p_shl_cast = zext i6 %tmp_2 to i7

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.reset6:21  %tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_mid2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="7" op_0_bw="4">
<![CDATA[
.reset6:22  %p_shl9_cast = zext i4 %tmp_3 to i7

]]></node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset6:23  %p_addr = sub i7 %p_shl_cast, %p_shl9_cast

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="7">
<![CDATA[
.reset6:24  %p_addr_cast = sext i7 %p_addr to i8

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset6:25  %p_addr1 = add i8 %p_addr_cast, %tmp_4_trn_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="8">
<![CDATA[
.reset6:26  %p_addr1_cast = sext i8 %p_addr1 to i32

]]></node>
<StgValue><ssdm name="p_addr1_cast"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="32">
<![CDATA[
.reset6:27  %tmp_4 = zext i32 %p_addr1_cast to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset6:28  %a_addr = getelementptr [36 x i16]* %a, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="16" op_0_bw="6">
<![CDATA[
.reset6:29  %a_load = load i16* %a_addr, align 2

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="3">
<![CDATA[
.reset6:32  %tmp_2_trn_cast = zext i3 %j_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_2_trn_cast"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset6:33  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %k_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="7" op_0_bw="6">
<![CDATA[
.reset6:34  %p_shl1_cast = zext i6 %tmp_s to i7

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.reset6:35  %tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k_mid2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="7" op_0_bw="4">
<![CDATA[
.reset6:36  %p_shl2_cast = zext i4 %tmp_1 to i7

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset6:37  %p_addr3 = sub i7 %p_shl1_cast, %p_shl2_cast

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="7">
<![CDATA[
.reset6:38  %p_addr3_cast = sext i7 %p_addr3 to i8

]]></node>
<StgValue><ssdm name="p_addr3_cast"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset6:39  %p_addr4 = add i8 %p_addr3_cast, %tmp_2_trn_cast

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="8">
<![CDATA[
.reset6:40  %p_addr4_cast = sext i8 %p_addr4 to i32

]]></node>
<StgValue><ssdm name="p_addr4_cast"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="32">
<![CDATA[
.reset6:41  %tmp_10 = zext i32 %p_addr4_cast to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset6:42  %b_addr = getelementptr [36 x i16]* %b, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="16" op_0_bw="6">
<![CDATA[
.reset6:43  %b_load = load i16* %b_addr, align 2

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset6:49  %k_1 = add i3 %k_mid2, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset6:50  %ifzero = icmp eq i3 %k_1, -2

]]></node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset6:51  br i1 %ifzero, label %ifTrue, label %ifFalse

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifTrue:0  %p_addr8 = add i8 %p_addr_cast, %tmp_2_trn_cast

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset6:12  %t_mid2 = select i1 %tmp, i32 0, i32 %t

]]></node>
<StgValue><ssdm name="t_mid2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="16" op_0_bw="6">
<![CDATA[
.reset6:29  %a_load = load i16* %a_addr, align 2

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset6:30  %tmp_5 = icmp eq i16 %a_load, 0

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="16">
<![CDATA[
.reset6:31  %tmp_6 = sext i16 %a_load to i32

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="16" op_0_bw="6">
<![CDATA[
.reset6:43  %b_load = load i16* %b_addr, align 2

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="16">
<![CDATA[
.reset6:44  %tmp_7 = sext i16 %b_load to i32

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset6:45  %tmp_8 = mul nsw i32 %tmp_7, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset6:46  %t_2 = add nsw i32 %tmp_8, %t_mid2

]]></node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset6:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset6:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 216, i64 216, i64 216) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset6:10  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset6:15  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.reset6:16  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
.reset6:17  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset6:47  %t_1 = select i1 %tmp_5, i32 0, i32 %t_2

]]></node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.reset6:48  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str2, i32 %tmp_9) nounwind

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="8">
<![CDATA[
ifTrue:1  %p_addr8_cast = sext i8 %p_addr8 to i32

]]></node>
<StgValue><ssdm name="p_addr8_cast"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="32">
<![CDATA[
ifTrue:2  %tmp_11 = zext i32 %p_addr8_cast to i64

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:3  %res_addr = getelementptr [36 x i32]* %res, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
ifTrue:4  store i32 %t_1, i32* %res_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:5  br label %ifFalse

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:2  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="103" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="res" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="107" from="_ssdm_op_SpecBitsMap" to="stg_7" fromId="106" toId="7">
</dataflow>
<dataflow id="108" from="a" to="stg_7" fromId="103" toId="7">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecBitsMap" to="stg_8" fromId="106" toId="8">
</dataflow>
<dataflow id="110" from="b" to="stg_8" fromId="104" toId="8">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecBitsMap" to="stg_9" fromId="106" toId="9">
</dataflow>
<dataflow id="112" from="res" to="stg_9" fromId="105" toId="9">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecTopModule" to="stg_10" fromId="113" toId="10">
</dataflow>
<dataflow id="116" from="str" to="stg_10" fromId="115" toId="10">
</dataflow>
<dataflow id="118" from="stg_117" to="indvar_flatten1" fromId="117" toId="12">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="119" from="stg_11" to="indvar_flatten1" fromId="11" toId="12">
</dataflow>
<dataflow id="120" from="indvar_flatten_next1" to="indvar_flatten1" fromId="19" toId="12">
<BackEdge/>
<condition id="96">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="stg_83" to="indvar_flatten1" fromId="83" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="123" from="stg_122" to="i" fromId="122" toId="13">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="stg_11" to="i" fromId="11" toId="13">
</dataflow>
<dataflow id="125" from="i_mid2" to="i" fromId="27" toId="13">
<BackEdge/>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="stg_83" to="i" fromId="83" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="128" from="stg_127" to="indvar_flatten" fromId="127" toId="14">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="129" from="stg_11" to="indvar_flatten" fromId="11" toId="14">
</dataflow>
<dataflow id="130" from="indvar_flatten_next" to="indvar_flatten" fromId="32" toId="14">
<BackEdge/>
<condition id="100">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="stg_83" to="indvar_flatten" fromId="83" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="132" from="stg_122" to="j" fromId="122" toId="15">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="stg_11" to="j" fromId="11" toId="15">
</dataflow>
<dataflow id="134" from="j_mid2" to="j" fromId="30" toId="15">
<BackEdge/>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="135" from="stg_83" to="j" fromId="83" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="137" from="stg_136" to="t" fromId="136" toId="16">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="stg_11" to="t" fromId="11" toId="16">
</dataflow>
<dataflow id="139" from="t_1" to="t" fromId="76" toId="16">
<BackEdge/>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="140" from="stg_83" to="t" fromId="83" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="141" from="stg_122" to="k" fromId="122" toId="17">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="stg_11" to="k" fromId="11" toId="17">
</dataflow>
<dataflow id="143" from="k_1" to="k" fromId="58" toId="17">
<BackEdge/>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="stg_83" to="k" fromId="83" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="145" from="indvar_flatten1" to="exitcond_flatten1" fromId="12" toId="18">
</dataflow>
<dataflow id="147" from="stg_146" to="exitcond_flatten1" fromId="146" toId="18">
</dataflow>
<dataflow id="148" from="indvar_flatten1" to="indvar_flatten_next1" fromId="12" toId="19">
</dataflow>
<dataflow id="150" from="stg_149" to="indvar_flatten_next1" fromId="149" toId="19">
</dataflow>
<dataflow id="151" from="exitcond_flatten1" to="stg_20" fromId="18" toId="20">
</dataflow>
<dataflow id="152" from="indvar_flatten" to="exitcond_flatten" fromId="14" toId="21">
</dataflow>
<dataflow id="154" from="stg_153" to="exitcond_flatten" fromId="153" toId="21">
</dataflow>
<dataflow id="155" from="exitcond_flatten" to="j_mid" fromId="21" toId="22">
</dataflow>
<dataflow id="156" from="stg_122" to="j_mid" fromId="122" toId="22">
</dataflow>
<dataflow id="157" from="j" to="j_mid" fromId="15" toId="22">
</dataflow>
<dataflow id="158" from="exitcond_flatten" to="not_exitcond_flatten" fromId="21" toId="23">
</dataflow>
<dataflow id="160" from="stg_159" to="not_exitcond_flatten" fromId="159" toId="23">
</dataflow>
<dataflow id="161" from="k" to="exitcond" fromId="17" toId="24">
</dataflow>
<dataflow id="163" from="stg_162" to="exitcond" fromId="162" toId="24">
</dataflow>
<dataflow id="164" from="exitcond" to="exitcond_mid" fromId="24" toId="25">
</dataflow>
<dataflow id="165" from="not_exitcond_flatten" to="exitcond_mid" fromId="23" toId="25">
</dataflow>
<dataflow id="166" from="i" to="i_s" fromId="13" toId="26">
</dataflow>
<dataflow id="168" from="stg_167" to="i_s" fromId="167" toId="26">
</dataflow>
<dataflow id="169" from="exitcond_flatten" to="i_mid2" fromId="21" toId="27">
</dataflow>
<dataflow id="170" from="i_s" to="i_mid2" fromId="26" toId="27">
</dataflow>
<dataflow id="171" from="i" to="i_mid2" fromId="13" toId="27">
</dataflow>
<dataflow id="172" from="j_mid" to="j_1" fromId="22" toId="28">
</dataflow>
<dataflow id="173" from="stg_167" to="j_1" fromId="167" toId="28">
</dataflow>
<dataflow id="174" from="exitcond_mid" to="tmp" fromId="25" toId="29">
</dataflow>
<dataflow id="175" from="exitcond_flatten" to="tmp" fromId="21" toId="29">
</dataflow>
<dataflow id="176" from="exitcond_mid" to="j_mid2" fromId="25" toId="30">
</dataflow>
<dataflow id="177" from="j_1" to="j_mid2" fromId="28" toId="30">
</dataflow>
<dataflow id="178" from="j_mid" to="j_mid2" fromId="22" toId="30">
</dataflow>
<dataflow id="179" from="indvar_flatten" to="indvar_flatten_op" fromId="14" toId="31">
</dataflow>
<dataflow id="181" from="stg_180" to="indvar_flatten_op" fromId="180" toId="31">
</dataflow>
<dataflow id="182" from="exitcond_flatten" to="indvar_flatten_next" fromId="21" toId="32">
</dataflow>
<dataflow id="183" from="stg_180" to="indvar_flatten_next" fromId="180" toId="32">
</dataflow>
<dataflow id="184" from="indvar_flatten_op" to="indvar_flatten_next" fromId="31" toId="32">
</dataflow>
<dataflow id="185" from="tmp" to="k_mid2" fromId="29" toId="33">
</dataflow>
<dataflow id="186" from="stg_122" to="k_mid2" fromId="122" toId="33">
</dataflow>
<dataflow id="187" from="k" to="k_mid2" fromId="17" toId="33">
</dataflow>
<dataflow id="188" from="k_mid2" to="tmp_4_trn_cast" fromId="33" toId="34">
</dataflow>
<dataflow id="190" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_2" fromId="189" toId="35">
</dataflow>
<dataflow id="191" from="i_mid2" to="tmp_2" fromId="27" toId="35">
</dataflow>
<dataflow id="192" from="stg_122" to="tmp_2" fromId="122" toId="35">
</dataflow>
<dataflow id="193" from="tmp_2" to="p_shl_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="195" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="tmp_3" fromId="194" toId="37">
</dataflow>
<dataflow id="196" from="i_mid2" to="tmp_3" fromId="27" toId="37">
</dataflow>
<dataflow id="198" from="stg_197" to="tmp_3" fromId="197" toId="37">
</dataflow>
<dataflow id="199" from="tmp_3" to="p_shl9_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="200" from="p_shl_cast" to="p_addr" fromId="36" toId="39">
</dataflow>
<dataflow id="201" from="p_shl9_cast" to="p_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="202" from="p_addr" to="p_addr_cast" fromId="39" toId="40">
</dataflow>
<dataflow id="203" from="p_addr_cast" to="p_addr1" fromId="40" toId="41">
</dataflow>
<dataflow id="204" from="tmp_4_trn_cast" to="p_addr1" fromId="34" toId="41">
</dataflow>
<dataflow id="205" from="p_addr1" to="p_addr1_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="206" from="p_addr1_cast" to="tmp_4" fromId="42" toId="43">
</dataflow>
<dataflow id="207" from="a" to="a_addr" fromId="103" toId="44">
</dataflow>
<dataflow id="209" from="stg_208" to="a_addr" fromId="208" toId="44">
</dataflow>
<dataflow id="210" from="tmp_4" to="a_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="211" from="a_addr" to="a_load" fromId="44" toId="45">
</dataflow>
<dataflow id="212" from="j_mid2" to="tmp_2_trn_cast" fromId="30" toId="46">
</dataflow>
<dataflow id="213" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_s" fromId="189" toId="47">
</dataflow>
<dataflow id="214" from="k_mid2" to="tmp_s" fromId="33" toId="47">
</dataflow>
<dataflow id="215" from="stg_122" to="tmp_s" fromId="122" toId="47">
</dataflow>
<dataflow id="216" from="tmp_s" to="p_shl1_cast" fromId="47" toId="48">
</dataflow>
<dataflow id="217" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="tmp_1" fromId="194" toId="49">
</dataflow>
<dataflow id="218" from="k_mid2" to="tmp_1" fromId="33" toId="49">
</dataflow>
<dataflow id="219" from="stg_197" to="tmp_1" fromId="197" toId="49">
</dataflow>
<dataflow id="220" from="tmp_1" to="p_shl2_cast" fromId="49" toId="50">
</dataflow>
<dataflow id="221" from="p_shl1_cast" to="p_addr3" fromId="48" toId="51">
</dataflow>
<dataflow id="222" from="p_shl2_cast" to="p_addr3" fromId="50" toId="51">
</dataflow>
<dataflow id="223" from="p_addr3" to="p_addr3_cast" fromId="51" toId="52">
</dataflow>
<dataflow id="224" from="p_addr3_cast" to="p_addr4" fromId="52" toId="53">
</dataflow>
<dataflow id="225" from="tmp_2_trn_cast" to="p_addr4" fromId="46" toId="53">
</dataflow>
<dataflow id="226" from="p_addr4" to="p_addr4_cast" fromId="53" toId="54">
</dataflow>
<dataflow id="227" from="p_addr4_cast" to="tmp_10" fromId="54" toId="55">
</dataflow>
<dataflow id="228" from="b" to="b_addr" fromId="104" toId="56">
</dataflow>
<dataflow id="229" from="stg_208" to="b_addr" fromId="208" toId="56">
</dataflow>
<dataflow id="230" from="tmp_10" to="b_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="231" from="b_addr" to="b_load" fromId="56" toId="57">
</dataflow>
<dataflow id="232" from="k_mid2" to="k_1" fromId="33" toId="58">
</dataflow>
<dataflow id="233" from="stg_167" to="k_1" fromId="167" toId="58">
</dataflow>
<dataflow id="234" from="k_1" to="ifzero" fromId="58" toId="59">
</dataflow>
<dataflow id="235" from="stg_162" to="ifzero" fromId="162" toId="59">
</dataflow>
<dataflow id="236" from="ifzero" to="stg_60" fromId="59" toId="60">
</dataflow>
<dataflow id="237" from="p_addr_cast" to="p_addr8" fromId="40" toId="61">
</dataflow>
<dataflow id="238" from="tmp_2_trn_cast" to="p_addr8" fromId="46" toId="61">
</dataflow>
<dataflow id="239" from="tmp" to="t_mid2" fromId="29" toId="62">
</dataflow>
<dataflow id="240" from="stg_136" to="t_mid2" fromId="136" toId="62">
</dataflow>
<dataflow id="241" from="t" to="t_mid2" fromId="16" toId="62">
</dataflow>
<dataflow id="242" from="a_addr" to="a_load" fromId="44" toId="63">
</dataflow>
<dataflow id="243" from="a_load" to="tmp_5" fromId="63" toId="64">
</dataflow>
<dataflow id="245" from="stg_244" to="tmp_5" fromId="244" toId="64">
</dataflow>
<dataflow id="246" from="a_load" to="tmp_6" fromId="63" toId="65">
</dataflow>
<dataflow id="247" from="b_addr" to="b_load" fromId="56" toId="66">
</dataflow>
<dataflow id="248" from="b_load" to="tmp_7" fromId="66" toId="67">
</dataflow>
<dataflow id="249" from="tmp_7" to="tmp_8" fromId="67" toId="68">
</dataflow>
<dataflow id="250" from="tmp_6" to="tmp_8" fromId="65" toId="68">
</dataflow>
<dataflow id="251" from="tmp_8" to="t_2" fromId="68" toId="69">
</dataflow>
<dataflow id="252" from="t_mid2" to="t_2" fromId="62" toId="69">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecLoopName" to="stg_70" fromId="253" toId="70">
</dataflow>
<dataflow id="256" from="str2" to="stg_70" fromId="255" toId="70">
</dataflow>
<dataflow id="258" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="257" toId="71">
</dataflow>
<dataflow id="260" from="stg_259" to="empty" fromId="259" toId="71">
</dataflow>
<dataflow id="261" from="stg_259" to="empty" fromId="259" toId="71">
</dataflow>
<dataflow id="262" from="stg_259" to="empty" fromId="259" toId="71">
</dataflow>
<dataflow id="263" from="_ssdm_op_SpecLoopName" to="stg_72" fromId="253" toId="72">
</dataflow>
<dataflow id="265" from="str1" to="stg_72" fromId="264" toId="72">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecLoopName" to="stg_73" fromId="253" toId="73">
</dataflow>
<dataflow id="268" from="p_str2" to="stg_73" fromId="267" toId="73">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecRegionBegin" to="tmp_9" fromId="269" toId="74">
</dataflow>
<dataflow id="271" from="p_str2" to="tmp_9" fromId="267" toId="74">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecPipeline" to="stg_75" fromId="272" toId="75">
</dataflow>
<dataflow id="275" from="stg_274" to="stg_75" fromId="274" toId="75">
</dataflow>
<dataflow id="277" from="stg_276" to="stg_75" fromId="276" toId="75">
</dataflow>
<dataflow id="278" from="stg_276" to="stg_75" fromId="276" toId="75">
</dataflow>
<dataflow id="280" from="p_str3" to="stg_75" fromId="279" toId="75">
</dataflow>
<dataflow id="281" from="tmp_5" to="t_1" fromId="64" toId="76">
</dataflow>
<dataflow id="282" from="stg_136" to="t_1" fromId="136" toId="76">
</dataflow>
<dataflow id="283" from="t_2" to="t_1" fromId="69" toId="76">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecRegionEnd" to="empty_12" fromId="284" toId="77">
</dataflow>
<dataflow id="286" from="p_str2" to="empty_12" fromId="267" toId="77">
</dataflow>
<dataflow id="287" from="tmp_9" to="empty_12" fromId="74" toId="77">
</dataflow>
<dataflow id="288" from="p_addr8" to="p_addr8_cast" fromId="61" toId="78">
</dataflow>
<dataflow id="289" from="p_addr8_cast" to="tmp_11" fromId="78" toId="79">
</dataflow>
<dataflow id="290" from="res" to="res_addr" fromId="105" toId="80">
</dataflow>
<dataflow id="291" from="stg_208" to="res_addr" fromId="208" toId="80">
</dataflow>
<dataflow id="292" from="tmp_11" to="res_addr" fromId="79" toId="80">
</dataflow>
<dataflow id="293" from="t_1" to="stg_81" fromId="76" toId="81">
</dataflow>
<dataflow id="294" from="res_addr" to="stg_81" fromId="80" toId="81">
</dataflow>
<dataflow id="295" from="exitcond_flatten1" to="stg_2" fromId="18" toId="2">
</dataflow>
<dataflow id="296" from="exitcond_flatten1" to="stg_3" fromId="18" toId="3">
</dataflow>
<dataflow id="297" from="ifzero" to="stg_3" fromId="59" toId="3">
</dataflow>
<dataflow id="298" from="exitcond_flatten1" to="stg_4" fromId="18" toId="4">
</dataflow>
<dataflow id="299" from="exitcond_flatten1" to="stg_5" fromId="18" toId="5">
</dataflow>
<dataflow id="300" from="ifzero" to="stg_5" fromId="59" toId="5">
</dataflow>
</dataflows>


</stg>
