{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:46:37 2024 " "Info: Processing started: Mon Nov 11 20:46:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC_reg -c PC_reg --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PC_reg -c PC_reg --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-ARCH " "Info: Found design unit 1: PC_reg-ARCH" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Info: Found entity 1: PC_reg" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC_reg " "Info: Elaborating entity \"PC_reg\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stack_reg PC_reg.vhd(35) " "Warning (10631): VHDL Process Statement warning at PC_reg.vhd(35): inferring latch(es) for signal or variable \"stack_reg\", which holds its previous value in one or more paths through the process" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_reg\[0\]\[0\] PC_reg.vhd(35) " "Info (10041): Inferred latch for \"stack_reg\[0\]\[0\]\" at PC_reg.vhd(35)" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_reg\[0\]\[1\] PC_reg.vhd(35) " "Info (10041): Inferred latch for \"stack_reg\[0\]\[1\]\" at PC_reg.vhd(35)" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_reg\[0\]\[2\] PC_reg.vhd(35) " "Info (10041): Inferred latch for \"stack_reg\[0\]\[2\]\" at PC_reg.vhd(35)" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_reg\[0\]\[3\] PC_reg.vhd(35) " "Info (10041): Inferred latch for \"stack_reg\[0\]\[3\]\" at PC_reg.vhd(35)" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_reg\[0\]\[4\] PC_reg.vhd(35) " "Info (10041): Inferred latch for \"stack_reg\[0\]\[4\]\" at PC_reg.vhd(35)" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_reg\[0\]\[5\] PC_reg.vhd(35) " "Info (10041): Inferred latch for \"stack_reg\[0\]\[5\]\" at PC_reg.vhd(35)" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_reg\[0\]\[6\] PC_reg.vhd(35) " "Info (10041): Inferred latch for \"stack_reg\[0\]\[6\]\" at PC_reg.vhd(35)" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_reg\[0\]\[7\] PC_reg.vhd(35) " "Info (10041): Inferred latch for \"stack_reg\[0\]\[7\]\" at PC_reg.vhd(35)" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_reg\[0\]\[8\] PC_reg.vhd(35) " "Info (10041): Inferred latch for \"stack_reg\[0\]\[8\]\" at PC_reg.vhd(35)" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_reg\[0\]\[9\] PC_reg.vhd(35) " "Info (10041): Inferred latch for \"stack_reg\[0\]\[9\]\" at PC_reg.vhd(35)" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_reg\[0\]\[10\] PC_reg.vhd(35) " "Info (10041): Inferred latch for \"stack_reg\[0\]\[10\]\" at PC_reg.vhd(35)" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_reg\[0\]\[11\] PC_reg.vhd(35) " "Info (10041): Inferred latch for \"stack_reg\[0\]\[11\]\" at PC_reg.vhd(35)" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_reg\[0\]\[12\] PC_reg.vhd(35) " "Info (10041): Inferred latch for \"stack_reg\[0\]\[12\]\" at PC_reg.vhd(35)" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:46:37 2024 " "Info: Processing ended: Mon Nov 11 20:46:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
