

================================================================
== Vivado HLS Report for 'yolo_acc_top'
================================================================
* Date:           Wed Jul 17 14:57:44 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_acc_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.033|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    2|  71570|    2|  71570|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+----------+-----------+-----------+--------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min |  max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+-------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |    0|  71568| 2 ~ 1136 |          -|          -| 0 ~ 63 |    no    |
        | + Loop 1.1      |    0|   1134|        18|          -|          -| 0 ~ 63 |    no    |
        |  ++ Loop 1.1.1  |   16|     16|         2|          -|          -|       8|    no    |
        +-----------------+-----+-------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 3 
5 --> 6 4 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 7 [2/2] (1.00ns)   --->   "%input_w_V_read = call i6 @_ssdm_op_Read.s_axilite.i6(i6 %input_w_V)"   --->   Operation 7 'read' 'input_w_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%input_h_V_read = call i6 @_ssdm_op_Read.s_axilite.i6(i6 %input_h_V)"   --->   Operation 8 'read' 'input_h_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 2.82>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %outStream_V_data), !map !78"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %inStream_b_V_data), !map !93"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %inStream_a_V_data), !map !106"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (1.00ns)   --->   "%input_w_V_read = call i6 @_ssdm_op_Read.s_axilite.i6(i6 %input_w_V)"   --->   Operation 12 'read' 'input_w_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_a_V_keep_V), !map !119"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_a_V_strb_V), !map !123"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_a_V_user_V), !map !127"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_a_V_last_V), !map !131"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_a_V_id_V), !map !135"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_a_V_dest_V), !map !139"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_b_V_keep_V), !map !143"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_b_V_strb_V), !map !147"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_b_V_user_V), !map !151"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_b_V_last_V), !map !155"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_b_V_id_V), !map !159"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_b_V_dest_V), !map !163"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_keep_V), !map !167"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_strb_V), !map !171"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !175"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !179"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !183"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !187"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6 %input_h_V), !map !191"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6 %input_w_V), !map !197"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @yolo_acc_top_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6 %input_w_V, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:7]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6 %input_h_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:8]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:9]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:10]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inStream_a_V_data, i8* %inStream_a_V_keep_V, i8* %inStream_a_V_strb_V, i2* %inStream_a_V_user_V, i1* %inStream_a_V_last_V, i5* %inStream_a_V_id_V, i6* %inStream_a_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:11]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inStream_b_V_data, i8* %inStream_b_V_keep_V, i8* %inStream_b_V_strb_V, i2* %inStream_b_V_user_V, i1* %inStream_b_V_last_V, i5* %inStream_b_V_id_V, i6* %inStream_b_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:12]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1354 = zext i6 %input_w_V_read to i7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:36]   --->   Operation 40 'zext' 'zext_ln1354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%add_ln1354 = add i7 %zext_ln1354, -1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:36]   --->   Operation 41 'add' 'add_ln1354' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1354_1 = zext i6 %input_h_V_read to i7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:37]   --->   Operation 42 'zext' 'zext_ln1354_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln1354_1 = add i7 %zext_ln1354_1, -1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:37]   --->   Operation 43 'add' 'add_ln1354_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.76ns)   --->   "br label %.loopexit" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:14]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i_op_assign = phi i6 [ 0, %0 ], [ %row_idx, %.loopexit.loopexit ]"   --->   Operation 45 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %i_op_assign, %input_h_V_read" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:14]   --->   Operation 46 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 63, i64 0)"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.82ns)   --->   "%row_idx = add i6 %i_op_assign, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:14]   --->   Operation 48 'add' 'row_idx' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %1, label %.preheader654.preheader" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:14]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1598 = zext i6 %i_op_assign to i7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:16]   --->   Operation 50 'zext' 'zext_ln1598' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.48ns)   --->   "%icmp_ln35_2 = icmp ne i7 %zext_ln1598, %add_ln1354_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:35]   --->   Operation 51 'icmp' 'icmp_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader654" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:16]   --->   Operation 52 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:51]   --->   Operation 53 'ret' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.46>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i6 [ 0, %.preheader654.preheader ], [ %col_idx, %.preheader654.loopexit ]"   --->   Operation 54 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.42ns)   --->   "%icmp_ln16 = icmp eq i6 %i_op_assign_1, %input_w_V_read" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:16]   --->   Operation 55 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 63, i64 0)"   --->   Operation 56 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.82ns)   --->   "%col_idx = add i6 %i_op_assign_1, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:16]   --->   Operation 57 'add' 'col_idx' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.loopexit.loopexit, label %.preheader.preheader" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:16]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %i_op_assign_1 to i7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:18]   --->   Operation 59 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.48ns)   --->   "%icmp_ln35_1 = icmp ne i7 %zext_ln18, %add_ln1354" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:35]   --->   Operation 60 'icmp' 'icmp_ln35_1' <Predicate = (!icmp_ln16)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.97ns)   --->   "%or_ln35 = or i1 %icmp_ln35_1, %icmp_ln35_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:35]   --->   Operation 61 'or' 'or_ln35' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:18]   --->   Operation 62 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 63 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.03>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%input_ch_idx_0 = phi i4 [ %input_ch_idx, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i148_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 64 'phi' 'input_ch_idx_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.30ns)   --->   "%icmp_ln18 = icmp eq i4 %input_ch_idx_0, -8" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:18]   --->   Operation 65 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 66 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.73ns)   --->   "%input_ch_idx = add i4 %input_ch_idx_0, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:18]   --->   Operation 67 'add' 'input_ch_idx' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader654.loopexit, label %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i148_ifconv" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:18]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_6 = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_a_V_data, i8* %inStream_a_V_keep_V, i8* %inStream_a_V_strb_V, i2* %inStream_a_V_user_V, i1* %inStream_a_V_last_V, i5* %inStream_a_V_id_V, i6* %inStream_a_V_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 69 'read' 'empty_6' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_6, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 70 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_6, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 71 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_6, 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 72 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_6, 3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 73 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_6, 5" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 74 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_6, 6" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 75 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i64 %tmp_data to i16" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 76 'trunc' 'p_Val2_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 16, i32 31)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 77 'partselect' 'p_Val2_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 32, i32 47)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 78 'partselect' 'p_Val2_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 48, i32 63)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 79 'partselect' 'p_Val2_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty_7 = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_b_V_data, i8* %inStream_b_V_keep_V, i8* %inStream_b_V_strb_V, i2* %inStream_b_V_user_V, i1* %inStream_b_V_last_V, i5* %inStream_b_V_id_V, i6* %inStream_b_V_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:24]   --->   Operation 80 'read' 'empty_7' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_7, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:24]   --->   Operation 81 'extractvalue' 'tmp_data_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%p_Val2_1 = trunc i64 %tmp_data_1 to i16" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:24]   --->   Operation 82 'trunc' 'p_Val2_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 16, i32 31)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:24]   --->   Operation 83 'partselect' 'p_Val2_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 32, i32 47)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:24]   --->   Operation 84 'partselect' 'p_Val2_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 48, i32 63)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:24]   --->   Operation 85 'partselect' 'p_Val2_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 86 'sext' 'lhs_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_1 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 87 'sext' 'rhs_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.07ns)   --->   "%ret_V = add nsw i17 %lhs_V, %rhs_V" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 88 'add' 'ret_V' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 89 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (2.07ns)   --->   "%p_Val2_6 = add i16 %p_Val2_1, %p_Val2_s" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 90 'add' 'p_Val2_6' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 91 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_1, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 92 'xor' 'xor_ln786' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 93 'and' 'underflow' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_0_s)   --->   "%xor_ln340_4 = xor i1 %p_Result_s, %p_Result_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 94 'xor' 'xor_ln340_4' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_0_s)   --->   "%xor_ln340 = xor i1 %p_Result_s, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 95 'xor' 'xor_ln340' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_0_s)   --->   "%or_ln340 = or i1 %p_Result_1, %xor_ln340" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 96 'or' 'or_ln340' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_0_s)   --->   "%select_ln340 = select i1 %xor_ln340_4, i16 32767, i16 %p_Val2_6" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 97 'select' 'select_ln340' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %p_Val2_6" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 98 'select' 'select_ln388' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_data_sub_data_0_s = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 99 'select' 'tmp_data_sub_data_0_s' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i16 %p_Val2_4 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 100 'sext' 'lhs_V_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i16 %p_Val2_5 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 101 'sext' 'rhs_V_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (2.07ns)   --->   "%ret_V_1 = add nsw i17 %lhs_V_1, %rhs_V_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 102 'add' 'ret_V_1' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_1, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 103 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.07ns)   --->   "%p_Val2_10 = add i16 %p_Val2_5, %p_Val2_4" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 104 'add' 'p_Val2_10' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_10, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 105 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %p_Result_3, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 106 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%underflow_1 = and i1 %p_Result_2, %xor_ln786_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 107 'and' 'underflow_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_1_s)   --->   "%xor_ln340_5 = xor i1 %p_Result_2, %p_Result_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 108 'xor' 'xor_ln340_5' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_1_s)   --->   "%xor_ln340_1 = xor i1 %p_Result_2, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 109 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_1_s)   --->   "%or_ln340_1 = or i1 %p_Result_3, %xor_ln340_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 110 'or' 'or_ln340_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_1_s)   --->   "%select_ln340_1 = select i1 %xor_ln340_5, i16 32767, i16 %p_Val2_10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 111 'select' 'select_ln340_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %underflow_1, i16 -32768, i16 %p_Val2_10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 112 'select' 'select_ln388_1' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_data_sub_data_1_s = select i1 %or_ln340_1, i16 %select_ln340_1, i16 %select_ln388_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 113 'select' 'tmp_data_sub_data_1_s' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %p_Val2_8 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 114 'sext' 'lhs_V_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i16 %p_Val2_9 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 115 'sext' 'rhs_V_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (2.07ns)   --->   "%ret_V_2 = add nsw i17 %lhs_V_2, %rhs_V_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 116 'add' 'ret_V_2' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_2, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 117 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (2.07ns)   --->   "%p_Val2_12 = add i16 %p_Val2_9, %p_Val2_8" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 118 'add' 'p_Val2_12' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_12, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 119 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %p_Result_5, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 120 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%underflow_2 = and i1 %p_Result_4, %xor_ln786_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 121 'and' 'underflow_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_2_s)   --->   "%xor_ln340_6 = xor i1 %p_Result_4, %p_Result_5" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 122 'xor' 'xor_ln340_6' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_2_s)   --->   "%xor_ln340_2 = xor i1 %p_Result_4, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 123 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_2_s)   --->   "%or_ln340_2 = or i1 %p_Result_5, %xor_ln340_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 124 'or' 'or_ln340_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_2_s)   --->   "%select_ln340_2 = select i1 %xor_ln340_6, i16 32767, i16 %p_Val2_12" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 125 'select' 'select_ln340_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %underflow_2, i16 -32768, i16 %p_Val2_12" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 126 'select' 'select_ln388_2' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_data_sub_data_2_s = select i1 %or_ln340_2, i16 %select_ln340_2, i16 %select_ln388_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 127 'select' 'tmp_data_sub_data_2_s' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i16 %p_Val2_13 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 128 'sext' 'lhs_V_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %p_Val2_2 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 129 'sext' 'rhs_V_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (2.07ns)   --->   "%ret_V_3 = add nsw i17 %lhs_V_3, %rhs_V_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 130 'add' 'ret_V_3' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_3, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 131 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (2.07ns)   --->   "%p_Val2_15 = add i16 %p_Val2_2, %p_Val2_13" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 132 'add' 'p_Val2_15' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 133 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %p_Result_7, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 134 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%underflow_3 = and i1 %p_Result_6, %xor_ln786_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 135 'and' 'underflow_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_3_s)   --->   "%xor_ln340_7 = xor i1 %p_Result_6, %p_Result_7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 136 'xor' 'xor_ln340_7' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_3_s)   --->   "%xor_ln340_3 = xor i1 %p_Result_6, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 137 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_3_s)   --->   "%or_ln340_3 = or i1 %p_Result_7, %xor_ln340_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 138 'or' 'or_ln340_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_3_s)   --->   "%select_ln340_3 = select i1 %xor_ln340_7, i16 32767, i16 %p_Val2_15" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 139 'select' 'select_ln340_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %underflow_3, i16 -32768, i16 %p_Val2_15" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 140 'select' 'select_ln388_3' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_data_sub_data_3_s = select i1 %or_ln340_3, i16 %select_ln340_3, i16 %select_ln388_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 141 'select' 'tmp_data_sub_data_3_s' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.30ns)   --->   "%icmp_ln35 = icmp ne i4 %input_ch_idx_0, 7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:35]   --->   Operation 142 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln18)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_last_V)   --->   "%or_ln35_1 = or i1 %or_ln35, %icmp_ln35" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:35]   --->   Operation 143 'or' 'or_ln35_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_last_V = xor i1 %or_ln35_1, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:35]   --->   Operation 144 'xor' 'tmp_last_V' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_data_2 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16(i16 %tmp_data_sub_data_3_s, i16 %tmp_data_sub_data_2_s, i16 %tmp_data_sub_data_1_s, i16 %tmp_data_sub_data_0_s)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:45]   --->   Operation 145 'bitconcatenate' 'tmp_data_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 146 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i64 %tmp_data_2, i8 %tmp_keep_V, i8 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:45]   --->   Operation 146 'write' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "br label %.preheader654"   --->   Operation 147 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 148 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i64 %tmp_data_2, i8 %tmp_keep_V, i8 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:45]   --->   Operation 148 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:18]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_a_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_h_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_w_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_h_V_read        (read             ) [ 0011111]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
input_w_V_read        (read             ) [ 0001111]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
spectopmodule_ln0     (spectopmodule    ) [ 0000000]
specinterface_ln7     (specinterface    ) [ 0000000]
specinterface_ln8     (specinterface    ) [ 0000000]
specinterface_ln9     (specinterface    ) [ 0000000]
specinterface_ln10    (specinterface    ) [ 0000000]
specinterface_ln11    (specinterface    ) [ 0000000]
specinterface_ln12    (specinterface    ) [ 0000000]
zext_ln1354           (zext             ) [ 0000000]
add_ln1354            (add              ) [ 0001111]
zext_ln1354_1         (zext             ) [ 0000000]
add_ln1354_1          (add              ) [ 0001111]
br_ln14               (br               ) [ 0011111]
i_op_assign           (phi              ) [ 0001000]
icmp_ln14             (icmp             ) [ 0001111]
empty                 (speclooptripcount) [ 0000000]
row_idx               (add              ) [ 0011111]
br_ln14               (br               ) [ 0000000]
zext_ln1598           (zext             ) [ 0000000]
icmp_ln35_2           (icmp             ) [ 0000111]
br_ln16               (br               ) [ 0001111]
ret_ln51              (ret              ) [ 0000000]
i_op_assign_1         (phi              ) [ 0000100]
icmp_ln16             (icmp             ) [ 0001111]
empty_4               (speclooptripcount) [ 0000000]
col_idx               (add              ) [ 0001111]
br_ln16               (br               ) [ 0000000]
zext_ln18             (zext             ) [ 0000000]
icmp_ln35_1           (icmp             ) [ 0000000]
or_ln35               (or               ) [ 0000011]
br_ln18               (br               ) [ 0001111]
br_ln0                (br               ) [ 0011111]
input_ch_idx_0        (phi              ) [ 0000010]
icmp_ln18             (icmp             ) [ 0001111]
empty_5               (speclooptripcount) [ 0000000]
input_ch_idx          (add              ) [ 0001111]
br_ln18               (br               ) [ 0000000]
empty_6               (read             ) [ 0000000]
tmp_data              (extractvalue     ) [ 0000000]
tmp_keep_V            (extractvalue     ) [ 0000001]
tmp_strb_V            (extractvalue     ) [ 0000001]
tmp_user_V            (extractvalue     ) [ 0000001]
tmp_id_V              (extractvalue     ) [ 0000001]
tmp_dest_V            (extractvalue     ) [ 0000001]
p_Val2_s              (trunc            ) [ 0000000]
p_Val2_4              (partselect       ) [ 0000000]
p_Val2_8              (partselect       ) [ 0000000]
p_Val2_13             (partselect       ) [ 0000000]
empty_7               (read             ) [ 0000000]
tmp_data_1            (extractvalue     ) [ 0000000]
p_Val2_1              (trunc            ) [ 0000000]
p_Val2_5              (partselect       ) [ 0000000]
p_Val2_9              (partselect       ) [ 0000000]
p_Val2_2              (partselect       ) [ 0000000]
lhs_V                 (sext             ) [ 0000000]
rhs_V                 (sext             ) [ 0000000]
ret_V                 (add              ) [ 0000000]
p_Result_s            (bitselect        ) [ 0000000]
p_Val2_6              (add              ) [ 0000000]
p_Result_1            (bitselect        ) [ 0000000]
xor_ln786             (xor              ) [ 0000000]
underflow             (and              ) [ 0000000]
xor_ln340_4           (xor              ) [ 0000000]
xor_ln340             (xor              ) [ 0000000]
or_ln340              (or               ) [ 0000000]
select_ln340          (select           ) [ 0000000]
select_ln388          (select           ) [ 0000000]
tmp_data_sub_data_0_s (select           ) [ 0000000]
lhs_V_1               (sext             ) [ 0000000]
rhs_V_1               (sext             ) [ 0000000]
ret_V_1               (add              ) [ 0000000]
p_Result_2            (bitselect        ) [ 0000000]
p_Val2_10             (add              ) [ 0000000]
p_Result_3            (bitselect        ) [ 0000000]
xor_ln786_1           (xor              ) [ 0000000]
underflow_1           (and              ) [ 0000000]
xor_ln340_5           (xor              ) [ 0000000]
xor_ln340_1           (xor              ) [ 0000000]
or_ln340_1            (or               ) [ 0000000]
select_ln340_1        (select           ) [ 0000000]
select_ln388_1        (select           ) [ 0000000]
tmp_data_sub_data_1_s (select           ) [ 0000000]
lhs_V_2               (sext             ) [ 0000000]
rhs_V_2               (sext             ) [ 0000000]
ret_V_2               (add              ) [ 0000000]
p_Result_4            (bitselect        ) [ 0000000]
p_Val2_12             (add              ) [ 0000000]
p_Result_5            (bitselect        ) [ 0000000]
xor_ln786_2           (xor              ) [ 0000000]
underflow_2           (and              ) [ 0000000]
xor_ln340_6           (xor              ) [ 0000000]
xor_ln340_2           (xor              ) [ 0000000]
or_ln340_2            (or               ) [ 0000000]
select_ln340_2        (select           ) [ 0000000]
select_ln388_2        (select           ) [ 0000000]
tmp_data_sub_data_2_s (select           ) [ 0000000]
lhs_V_3               (sext             ) [ 0000000]
rhs_V_3               (sext             ) [ 0000000]
ret_V_3               (add              ) [ 0000000]
p_Result_6            (bitselect        ) [ 0000000]
p_Val2_15             (add              ) [ 0000000]
p_Result_7            (bitselect        ) [ 0000000]
xor_ln786_3           (xor              ) [ 0000000]
underflow_3           (and              ) [ 0000000]
xor_ln340_7           (xor              ) [ 0000000]
xor_ln340_3           (xor              ) [ 0000000]
or_ln340_3            (or               ) [ 0000000]
select_ln340_3        (select           ) [ 0000000]
select_ln388_3        (select           ) [ 0000000]
tmp_data_sub_data_3_s (select           ) [ 0000000]
icmp_ln35             (icmp             ) [ 0000000]
or_ln35_1             (or               ) [ 0000000]
tmp_last_V            (xor              ) [ 0000001]
tmp_data_2            (bitconcatenate   ) [ 0000001]
br_ln0                (br               ) [ 0001111]
write_ln45            (write            ) [ 0000000]
br_ln18               (br               ) [ 0001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_a_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_a_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_a_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_a_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_a_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_a_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_a_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inStream_b_V_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_data"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inStream_b_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inStream_b_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="inStream_b_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="inStream_b_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="inStream_b_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="inStream_b_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="outStream_V_data">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="input_h_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_h_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="input_w_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_w_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="yolo_acc_top_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="grp_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_w_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="input_h_V_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_h_V_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="empty_6_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="94" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="0" index="3" bw="8" slack="0"/>
<pin id="141" dir="0" index="4" bw="2" slack="0"/>
<pin id="142" dir="0" index="5" bw="1" slack="0"/>
<pin id="143" dir="0" index="6" bw="5" slack="0"/>
<pin id="144" dir="0" index="7" bw="6" slack="0"/>
<pin id="145" dir="1" index="8" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_6/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_7_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="94" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="0" index="3" bw="8" slack="0"/>
<pin id="159" dir="0" index="4" bw="2" slack="0"/>
<pin id="160" dir="0" index="5" bw="1" slack="0"/>
<pin id="161" dir="0" index="6" bw="5" slack="0"/>
<pin id="162" dir="0" index="7" bw="6" slack="0"/>
<pin id="163" dir="1" index="8" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_7/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="0" index="3" bw="8" slack="0"/>
<pin id="177" dir="0" index="4" bw="2" slack="0"/>
<pin id="178" dir="0" index="5" bw="1" slack="0"/>
<pin id="179" dir="0" index="6" bw="5" slack="0"/>
<pin id="180" dir="0" index="7" bw="6" slack="0"/>
<pin id="181" dir="0" index="8" bw="64" slack="0"/>
<pin id="182" dir="0" index="9" bw="8" slack="0"/>
<pin id="183" dir="0" index="10" bw="8" slack="0"/>
<pin id="184" dir="0" index="11" bw="2" slack="0"/>
<pin id="185" dir="0" index="12" bw="1" slack="0"/>
<pin id="186" dir="0" index="13" bw="5" slack="0"/>
<pin id="187" dir="0" index="14" bw="6" slack="0"/>
<pin id="188" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/5 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_op_assign_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="1"/>
<pin id="199" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_op_assign_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_op_assign_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="1"/>
<pin id="210" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_op_assign_1_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/4 "/>
</bind>
</comp>

<comp id="219" class="1005" name="input_ch_idx_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="1"/>
<pin id="221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_ch_idx_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="input_ch_idx_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_ch_idx_0/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln1354_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1354/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln1354_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1354/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln1354_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="1"/>
<pin id="242" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1354_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln1354_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1354_1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln14_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="6" slack="2"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="row_idx_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_idx/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln1598_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1598/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln35_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="7" slack="1"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_2/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln16_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="2"/>
<pin id="272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="col_idx_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_idx/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln18_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln35_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="7" slack="2"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="or_ln35_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="1"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln18_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="input_ch_idx_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_ch_idx/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_data_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="94" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_keep_V_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="94" slack="0"/>
<pin id="312" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_strb_V_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="94" slack="0"/>
<pin id="317" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_user_V_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="94" slack="0"/>
<pin id="322" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_id_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="94" slack="0"/>
<pin id="327" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_dest_V_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="94" slack="0"/>
<pin id="332" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_Val2_s_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_Val2_4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="0"/>
<pin id="342" dir="0" index="2" bw="6" slack="0"/>
<pin id="343" dir="0" index="3" bw="6" slack="0"/>
<pin id="344" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_Val2_8_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="0" index="2" bw="7" slack="0"/>
<pin id="353" dir="0" index="3" bw="7" slack="0"/>
<pin id="354" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Val2_13_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="64" slack="0"/>
<pin id="362" dir="0" index="2" bw="7" slack="0"/>
<pin id="363" dir="0" index="3" bw="7" slack="0"/>
<pin id="364" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_13/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_data_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="94" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Val2_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_Val2_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="0" index="3" bw="6" slack="0"/>
<pin id="382" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_Val2_9_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="0"/>
<pin id="390" dir="0" index="2" bw="7" slack="0"/>
<pin id="391" dir="0" index="3" bw="7" slack="0"/>
<pin id="392" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_Val2_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="0"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="0" index="3" bw="7" slack="0"/>
<pin id="402" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="lhs_V_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="rhs_V_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="ret_V_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_Result_s_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="17" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Val2_6_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="0" index="1" bw="16" slack="0"/>
<pin id="432" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_Result_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="16" slack="0"/>
<pin id="438" dir="0" index="2" bw="5" slack="0"/>
<pin id="439" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="xor_ln786_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="underflow_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="xor_ln340_4_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="xor_ln340_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="or_ln340_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln340_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="16" slack="0"/>
<pin id="476" dir="0" index="2" bw="16" slack="0"/>
<pin id="477" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln388_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="16" slack="0"/>
<pin id="484" dir="0" index="2" bw="16" slack="0"/>
<pin id="485" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_data_sub_data_0_s_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="16" slack="0"/>
<pin id="492" dir="0" index="2" bw="16" slack="0"/>
<pin id="493" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_sub_data_0_s/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="lhs_V_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="rhs_V_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="ret_V_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_Result_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="17" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_Val2_10_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="0"/>
<pin id="521" dir="0" index="1" bw="16" slack="0"/>
<pin id="522" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_Result_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="16" slack="0"/>
<pin id="528" dir="0" index="2" bw="5" slack="0"/>
<pin id="529" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="xor_ln786_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="underflow_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_ln340_5_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="xor_ln340_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="or_ln340_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln340_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="16" slack="0"/>
<pin id="566" dir="0" index="2" bw="16" slack="0"/>
<pin id="567" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln388_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="16" slack="0"/>
<pin id="574" dir="0" index="2" bw="16" slack="0"/>
<pin id="575" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_data_sub_data_1_s_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="16" slack="0"/>
<pin id="582" dir="0" index="2" bw="16" slack="0"/>
<pin id="583" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_sub_data_1_s/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="lhs_V_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="rhs_V_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="ret_V_2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="0" index="1" bw="16" slack="0"/>
<pin id="598" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_Result_4_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="17" slack="0"/>
<pin id="604" dir="0" index="2" bw="6" slack="0"/>
<pin id="605" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="p_Val2_12_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="0"/>
<pin id="611" dir="0" index="1" bw="16" slack="0"/>
<pin id="612" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_12/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_Result_5_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="16" slack="0"/>
<pin id="618" dir="0" index="2" bw="5" slack="0"/>
<pin id="619" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="xor_ln786_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="underflow_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="xor_ln340_6_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_6/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="xor_ln340_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="or_ln340_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="select_ln340_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="16" slack="0"/>
<pin id="656" dir="0" index="2" bw="16" slack="0"/>
<pin id="657" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="select_ln388_2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="16" slack="0"/>
<pin id="664" dir="0" index="2" bw="16" slack="0"/>
<pin id="665" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_data_sub_data_2_s_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="16" slack="0"/>
<pin id="672" dir="0" index="2" bw="16" slack="0"/>
<pin id="673" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_sub_data_2_s/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="lhs_V_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="0"/>
<pin id="679" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="rhs_V_3_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="0"/>
<pin id="683" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="ret_V_3_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="0"/>
<pin id="688" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/5 "/>
</bind>
</comp>

<comp id="691" class="1004" name="p_Result_6_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="17" slack="0"/>
<pin id="694" dir="0" index="2" bw="6" slack="0"/>
<pin id="695" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_Val2_15_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="0" index="1" bw="16" slack="0"/>
<pin id="702" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_Result_7_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="16" slack="0"/>
<pin id="708" dir="0" index="2" bw="5" slack="0"/>
<pin id="709" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="xor_ln786_3_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="underflow_3_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="xor_ln340_7_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_7/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="xor_ln340_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="or_ln340_3_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="select_ln340_3_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="16" slack="0"/>
<pin id="746" dir="0" index="2" bw="16" slack="0"/>
<pin id="747" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="select_ln388_3_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="16" slack="0"/>
<pin id="754" dir="0" index="2" bw="16" slack="0"/>
<pin id="755" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_data_sub_data_3_s_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="16" slack="0"/>
<pin id="762" dir="0" index="2" bw="16" slack="0"/>
<pin id="763" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_sub_data_3_s/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="icmp_ln35_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="4" slack="0"/>
<pin id="769" dir="0" index="1" bw="4" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="or_ln35_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="1"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_1/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_last_V_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_last_V/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_data_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="64" slack="0"/>
<pin id="787" dir="0" index="1" bw="16" slack="0"/>
<pin id="788" dir="0" index="2" bw="16" slack="0"/>
<pin id="789" dir="0" index="3" bw="16" slack="0"/>
<pin id="790" dir="0" index="4" bw="16" slack="0"/>
<pin id="791" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_2/5 "/>
</bind>
</comp>

<comp id="798" class="1005" name="input_h_V_read_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="6" slack="1"/>
<pin id="800" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_h_V_read "/>
</bind>
</comp>

<comp id="804" class="1005" name="input_w_V_read_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="6" slack="2"/>
<pin id="806" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="input_w_V_read "/>
</bind>
</comp>

<comp id="809" class="1005" name="add_ln1354_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="7" slack="2"/>
<pin id="811" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1354 "/>
</bind>
</comp>

<comp id="814" class="1005" name="add_ln1354_1_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="7" slack="1"/>
<pin id="816" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1354_1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="row_idx_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="6" slack="0"/>
<pin id="824" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="row_idx "/>
</bind>
</comp>

<comp id="827" class="1005" name="icmp_ln35_2_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln35_2 "/>
</bind>
</comp>

<comp id="835" class="1005" name="col_idx_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="6" slack="0"/>
<pin id="837" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="col_idx "/>
</bind>
</comp>

<comp id="840" class="1005" name="or_ln35_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln35 "/>
</bind>
</comp>

<comp id="848" class="1005" name="input_ch_idx_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="4" slack="0"/>
<pin id="850" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="input_ch_idx "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_keep_V_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="1"/>
<pin id="855" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_strb_V_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="1"/>
<pin id="860" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="863" class="1005" name="tmp_user_V_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="2" slack="1"/>
<pin id="865" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="868" class="1005" name="tmp_id_V_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="5" slack="1"/>
<pin id="870" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="873" class="1005" name="tmp_dest_V_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="6" slack="1"/>
<pin id="875" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="878" class="1005" name="tmp_last_V_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="1"/>
<pin id="880" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_data_2_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="64" slack="1"/>
<pin id="885" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="90" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="164"><net_src comp="90" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="154" pin=7"/></net>

<net id="189"><net_src comp="122" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="172" pin=5"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="172" pin=6"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="172" pin=7"/></net>

<net id="200"><net_src comp="72" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="72" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="82" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="124" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="70" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="70" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="201" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="201" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="80" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="201" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="212" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="212" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="80" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="212" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="223" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="84" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="223" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="88" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="136" pin="8"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="136" pin="8"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="172" pin=9"/></net>

<net id="318"><net_src comp="136" pin="8"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="172" pin=10"/></net>

<net id="323"><net_src comp="136" pin="8"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="172" pin=11"/></net>

<net id="328"><net_src comp="136" pin="8"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="172" pin=13"/></net>

<net id="333"><net_src comp="136" pin="8"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="172" pin=14"/></net>

<net id="338"><net_src comp="306" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="92" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="306" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="94" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="96" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="355"><net_src comp="92" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="306" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="98" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="100" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="365"><net_src comp="92" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="306" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="102" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="104" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="372"><net_src comp="154" pin="8"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="92" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="369" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="94" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="96" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="393"><net_src comp="92" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="369" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="98" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="100" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="403"><net_src comp="92" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="369" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="102" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="104" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="410"><net_src comp="335" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="373" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="407" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="106" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="94" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="373" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="335" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="108" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="110" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="112" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="421" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="421" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="435" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="421" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="112" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="435" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="461" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="455" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="114" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="429" pin="2"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="449" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="116" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="429" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="494"><net_src comp="467" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="473" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="481" pin="3"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="339" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="377" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="497" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="106" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="505" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="94" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="377" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="339" pin="4"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="108" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="519" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="110" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="525" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="112" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="511" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="511" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="525" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="511" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="112" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="525" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="551" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="545" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="114" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="519" pin="2"/><net_sink comp="563" pin=2"/></net>

<net id="576"><net_src comp="539" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="116" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="519" pin="2"/><net_sink comp="571" pin=2"/></net>

<net id="584"><net_src comp="557" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="563" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="571" pin="3"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="349" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="387" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="587" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="106" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="595" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="94" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="387" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="349" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="108" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="609" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="110" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="112" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="601" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="623" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="601" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="615" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="601" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="112" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="615" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="658"><net_src comp="635" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="114" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="609" pin="2"/><net_sink comp="653" pin=2"/></net>

<net id="666"><net_src comp="629" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="116" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="609" pin="2"/><net_sink comp="661" pin=2"/></net>

<net id="674"><net_src comp="647" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="653" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="661" pin="3"/><net_sink comp="669" pin=2"/></net>

<net id="680"><net_src comp="359" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="397" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="677" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="106" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="685" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="94" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="703"><net_src comp="397" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="359" pin="4"/><net_sink comp="699" pin=1"/></net>

<net id="710"><net_src comp="108" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="110" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="717"><net_src comp="705" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="112" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="691" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="713" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="691" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="705" pin="3"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="691" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="112" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="705" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="731" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="748"><net_src comp="725" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="114" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="699" pin="2"/><net_sink comp="743" pin=2"/></net>

<net id="756"><net_src comp="719" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="116" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="699" pin="2"/><net_sink comp="751" pin=2"/></net>

<net id="764"><net_src comp="737" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="743" pin="3"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="751" pin="3"/><net_sink comp="759" pin=2"/></net>

<net id="771"><net_src comp="223" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="118" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="767" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="773" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="112" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="784"><net_src comp="778" pin="2"/><net_sink comp="172" pin=12"/></net>

<net id="792"><net_src comp="120" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="759" pin="3"/><net_sink comp="785" pin=1"/></net>

<net id="794"><net_src comp="669" pin="3"/><net_sink comp="785" pin=2"/></net>

<net id="795"><net_src comp="579" pin="3"/><net_sink comp="785" pin=3"/></net>

<net id="796"><net_src comp="489" pin="3"/><net_sink comp="785" pin=4"/></net>

<net id="797"><net_src comp="785" pin="5"/><net_sink comp="172" pin=8"/></net>

<net id="801"><net_src comp="130" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="807"><net_src comp="124" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="812"><net_src comp="234" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="817"><net_src comp="243" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="825"><net_src comp="254" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="830"><net_src comp="264" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="838"><net_src comp="274" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="843"><net_src comp="289" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="851"><net_src comp="300" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="856"><net_src comp="310" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="172" pin=9"/></net>

<net id="861"><net_src comp="315" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="172" pin=10"/></net>

<net id="866"><net_src comp="320" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="172" pin=11"/></net>

<net id="871"><net_src comp="325" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="172" pin=13"/></net>

<net id="876"><net_src comp="330" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="172" pin=14"/></net>

<net id="881"><net_src comp="778" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="172" pin=12"/></net>

<net id="886"><net_src comp="785" pin="5"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="172" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data | {6 }
	Port: outStream_V_keep_V | {6 }
	Port: outStream_V_strb_V | {6 }
	Port: outStream_V_user_V | {6 }
	Port: outStream_V_last_V | {6 }
	Port: outStream_V_id_V | {6 }
	Port: outStream_V_dest_V | {6 }
 - Input state : 
	Port: yolo_acc_top : inStream_a_V_data | {5 }
	Port: yolo_acc_top : inStream_a_V_keep_V | {5 }
	Port: yolo_acc_top : inStream_a_V_strb_V | {5 }
	Port: yolo_acc_top : inStream_a_V_user_V | {5 }
	Port: yolo_acc_top : inStream_a_V_last_V | {5 }
	Port: yolo_acc_top : inStream_a_V_id_V | {5 }
	Port: yolo_acc_top : inStream_a_V_dest_V | {5 }
	Port: yolo_acc_top : inStream_b_V_data | {5 }
	Port: yolo_acc_top : inStream_b_V_keep_V | {5 }
	Port: yolo_acc_top : inStream_b_V_strb_V | {5 }
	Port: yolo_acc_top : inStream_b_V_user_V | {5 }
	Port: yolo_acc_top : inStream_b_V_last_V | {5 }
	Port: yolo_acc_top : inStream_b_V_id_V | {5 }
	Port: yolo_acc_top : inStream_b_V_dest_V | {5 }
	Port: yolo_acc_top : input_h_V | {1 }
	Port: yolo_acc_top : input_w_V | {1 }
  - Chain level:
	State 1
	State 2
		add_ln1354 : 1
		add_ln1354_1 : 1
	State 3
		icmp_ln14 : 1
		row_idx : 1
		br_ln14 : 2
		zext_ln1598 : 1
		icmp_ln35_2 : 2
	State 4
		icmp_ln16 : 1
		col_idx : 1
		br_ln16 : 2
		zext_ln18 : 1
		icmp_ln35_1 : 2
		or_ln35 : 3
	State 5
		icmp_ln18 : 1
		input_ch_idx : 1
		br_ln18 : 2
		p_Val2_s : 1
		p_Val2_4 : 1
		p_Val2_8 : 1
		p_Val2_13 : 1
		p_Val2_1 : 1
		p_Val2_5 : 1
		p_Val2_9 : 1
		p_Val2_2 : 1
		lhs_V : 2
		rhs_V : 2
		ret_V : 3
		p_Result_s : 4
		p_Val2_6 : 2
		p_Result_1 : 3
		xor_ln786 : 4
		underflow : 4
		xor_ln340_4 : 5
		xor_ln340 : 5
		or_ln340 : 5
		select_ln340 : 5
		select_ln388 : 4
		tmp_data_sub_data_0_s : 5
		lhs_V_1 : 2
		rhs_V_1 : 2
		ret_V_1 : 3
		p_Result_2 : 4
		p_Val2_10 : 2
		p_Result_3 : 3
		xor_ln786_1 : 4
		underflow_1 : 4
		xor_ln340_5 : 5
		xor_ln340_1 : 5
		or_ln340_1 : 5
		select_ln340_1 : 5
		select_ln388_1 : 4
		tmp_data_sub_data_1_s : 5
		lhs_V_2 : 2
		rhs_V_2 : 2
		ret_V_2 : 3
		p_Result_4 : 4
		p_Val2_12 : 2
		p_Result_5 : 3
		xor_ln786_2 : 4
		underflow_2 : 4
		xor_ln340_6 : 5
		xor_ln340_2 : 5
		or_ln340_2 : 5
		select_ln340_2 : 5
		select_ln388_2 : 4
		tmp_data_sub_data_2_s : 5
		lhs_V_3 : 2
		rhs_V_3 : 2
		ret_V_3 : 3
		p_Result_6 : 4
		p_Val2_15 : 2
		p_Result_7 : 3
		xor_ln786_3 : 4
		underflow_3 : 4
		xor_ln340_7 : 5
		xor_ln340_3 : 5
		or_ln340_3 : 5
		select_ln340_3 : 5
		select_ln388_3 : 4
		tmp_data_sub_data_3_s : 5
		icmp_ln35 : 1
		or_ln35_1 : 2
		tmp_last_V : 2
		tmp_data_2 : 6
		write_ln45 : 7
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln1354_fu_234      |    0    |    15   |
|          |      add_ln1354_1_fu_243     |    0    |    15   |
|          |        row_idx_fu_254        |    0    |    15   |
|          |        col_idx_fu_274        |    0    |    15   |
|          |      input_ch_idx_fu_300     |    0    |    13   |
|          |         ret_V_fu_415         |    0    |    23   |
|    add   |        p_Val2_6_fu_429       |    0    |    23   |
|          |        ret_V_1_fu_505        |    0    |    23   |
|          |       p_Val2_10_fu_519       |    0    |    23   |
|          |        ret_V_2_fu_595        |    0    |    23   |
|          |       p_Val2_12_fu_609       |    0    |    23   |
|          |        ret_V_3_fu_685        |    0    |    23   |
|          |       p_Val2_15_fu_699       |    0    |    23   |
|----------|------------------------------|---------|---------|
|          |      select_ln340_fu_473     |    0    |    16   |
|          |      select_ln388_fu_481     |    0    |    16   |
|          | tmp_data_sub_data_0_s_fu_489 |    0    |    16   |
|          |     select_ln340_1_fu_563    |    0    |    16   |
|          |     select_ln388_1_fu_571    |    0    |    16   |
|  select  | tmp_data_sub_data_1_s_fu_579 |    0    |    16   |
|          |     select_ln340_2_fu_653    |    0    |    16   |
|          |     select_ln388_2_fu_661    |    0    |    16   |
|          | tmp_data_sub_data_2_s_fu_669 |    0    |    16   |
|          |     select_ln340_3_fu_743    |    0    |    16   |
|          |     select_ln388_3_fu_751    |    0    |    16   |
|          | tmp_data_sub_data_3_s_fu_759 |    0    |    16   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln14_fu_249       |    0    |    11   |
|          |      icmp_ln35_2_fu_264      |    0    |    11   |
|   icmp   |       icmp_ln16_fu_269       |    0    |    11   |
|          |      icmp_ln35_1_fu_284      |    0    |    11   |
|          |       icmp_ln18_fu_294       |    0    |    9    |
|          |       icmp_ln35_fu_767       |    0    |    9    |
|----------|------------------------------|---------|---------|
|          |       xor_ln786_fu_443       |    0    |    2    |
|          |      xor_ln340_4_fu_455      |    0    |    2    |
|          |       xor_ln340_fu_461       |    0    |    2    |
|          |      xor_ln786_1_fu_533      |    0    |    2    |
|          |      xor_ln340_5_fu_545      |    0    |    2    |
|          |      xor_ln340_1_fu_551      |    0    |    2    |
|    xor   |      xor_ln786_2_fu_623      |    0    |    2    |
|          |      xor_ln340_6_fu_635      |    0    |    2    |
|          |      xor_ln340_2_fu_641      |    0    |    2    |
|          |      xor_ln786_3_fu_713      |    0    |    2    |
|          |      xor_ln340_7_fu_725      |    0    |    2    |
|          |      xor_ln340_3_fu_731      |    0    |    2    |
|          |       tmp_last_V_fu_778      |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |        or_ln35_fu_289        |    0    |    2    |
|          |        or_ln340_fu_467       |    0    |    2    |
|    or    |       or_ln340_1_fu_557      |    0    |    2    |
|          |       or_ln340_2_fu_647      |    0    |    2    |
|          |       or_ln340_3_fu_737      |    0    |    2    |
|          |       or_ln35_1_fu_773       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |       underflow_fu_449       |    0    |    2    |
|    and   |      underflow_1_fu_539      |    0    |    2    |
|          |      underflow_2_fu_629      |    0    |    2    |
|          |      underflow_3_fu_719      |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |        grp_read_fu_124       |    0    |    0    |
|   read   |  input_h_V_read_read_fu_130  |    0    |    0    |
|          |      empty_6_read_fu_136     |    0    |    0    |
|          |      empty_7_read_fu_154     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_172       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      zext_ln1354_fu_230      |    0    |    0    |
|   zext   |     zext_ln1354_1_fu_240     |    0    |    0    |
|          |      zext_ln1598_fu_260      |    0    |    0    |
|          |       zext_ln18_fu_280       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        tmp_data_fu_306       |    0    |    0    |
|          |       tmp_keep_V_fu_310      |    0    |    0    |
|          |       tmp_strb_V_fu_315      |    0    |    0    |
|extractvalue|       tmp_user_V_fu_320      |    0    |    0    |
|          |        tmp_id_V_fu_325       |    0    |    0    |
|          |       tmp_dest_V_fu_330      |    0    |    0    |
|          |       tmp_data_1_fu_369      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |        p_Val2_s_fu_335       |    0    |    0    |
|          |        p_Val2_1_fu_373       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        p_Val2_4_fu_339       |    0    |    0    |
|          |        p_Val2_8_fu_349       |    0    |    0    |
|partselect|       p_Val2_13_fu_359       |    0    |    0    |
|          |        p_Val2_5_fu_377       |    0    |    0    |
|          |        p_Val2_9_fu_387       |    0    |    0    |
|          |        p_Val2_2_fu_397       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         lhs_V_fu_407         |    0    |    0    |
|          |         rhs_V_fu_411         |    0    |    0    |
|          |        lhs_V_1_fu_497        |    0    |    0    |
|   sext   |        rhs_V_1_fu_501        |    0    |    0    |
|          |        lhs_V_2_fu_587        |    0    |    0    |
|          |        rhs_V_2_fu_591        |    0    |    0    |
|          |        lhs_V_3_fu_677        |    0    |    0    |
|          |        rhs_V_3_fu_681        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       p_Result_s_fu_421      |    0    |    0    |
|          |       p_Result_1_fu_435      |    0    |    0    |
|          |       p_Result_2_fu_511      |    0    |    0    |
| bitselect|       p_Result_3_fu_525      |    0    |    0    |
|          |       p_Result_4_fu_601      |    0    |    0    |
|          |       p_Result_5_fu_615      |    0    |    0    |
|          |       p_Result_6_fu_691      |    0    |    0    |
|          |       p_Result_7_fu_705      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|       tmp_data_2_fu_785      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   557   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| add_ln1354_1_reg_814 |    7   |
|  add_ln1354_reg_809  |    7   |
|    col_idx_reg_835   |    6   |
| i_op_assign_1_reg_208|    6   |
|  i_op_assign_reg_197 |    6   |
|  icmp_ln35_2_reg_827 |    1   |
|input_ch_idx_0_reg_219|    4   |
| input_ch_idx_reg_848 |    4   |
|input_h_V_read_reg_798|    6   |
|input_w_V_read_reg_804|    6   |
|    or_ln35_reg_840   |    1   |
|    row_idx_reg_822   |    6   |
|  tmp_data_2_reg_883  |   64   |
|  tmp_dest_V_reg_873  |    6   |
|   tmp_id_V_reg_868   |    5   |
|  tmp_keep_V_reg_853  |    8   |
|  tmp_last_V_reg_878  |    1   |
|  tmp_strb_V_reg_858  |    8   |
|  tmp_user_V_reg_863  |    2   |
+----------------------+--------+
|         Total        |   154  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_172 |  p8  |   2  |  64  |   128  ||    9    |
| grp_write_fu_172 |  p9  |   2  |   8  |   16   ||    9    |
| grp_write_fu_172 |  p10 |   2  |   8  |   16   ||    9    |
| grp_write_fu_172 |  p11 |   2  |   2  |    4   ||    9    |
| grp_write_fu_172 |  p12 |   2  |   1  |    2   ||    9    |
| grp_write_fu_172 |  p13 |   2  |   5  |   10   ||    9    |
| grp_write_fu_172 |  p14 |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   188  ||  12.383 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   557  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   63   |
|  Register |    -   |   154  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   154  |   620  |
+-----------+--------+--------+--------+
