# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RP-Production.srcs/sources_1/new/AXI4_Stream_Reader.vhd" \
"../../../../../VHDL_Modules/CIC32.vhd" \
"../../../../../VHDL_Modules/CIC_Basic_128.vhd" \
"../../../../../VHDL_Modules/Controllers.vhd" \
"../../../../../VHDL_Modules/Logic.vhd" \
"../../../../../VHDL_Modules/NCO.vhd" \
"../../../../../VHDL_Modules/Main.vhd" \
"../../../../RP-Production.ip_user_files/bd/system/ip/system_proc_sys_reset_0_0/sim/system_proc_sys_reset_0_0.vhd" \
"../../../../RP-Production.ip_user_files/bd/system/ip/system_util_ds_buf_0_0/util_ds_buf.vhd" \
"../../../../RP-Production.ip_user_files/bd/system/ip/system_util_ds_buf_0_0/sim/system_util_ds_buf_0_0.vhd" \
"../../../../RP-Production.ip_user_files/bd/system/ip/system_util_ds_buf_1_0/sim/system_util_ds_buf_1_0.vhd" \
"../../../../RP-Production.ip_user_files/bd/system/ip/system_GPIO_Kp_0/sim/system_GPIO_Kp_0.vhd" \
"../../../../RP-Production.ip_user_files/bd/system/ip/system_axi_gpio_0_6/sim/system_axi_gpio_0_6.vhd" \
"../../../../RP-Production.ip_user_files/bd/system/ip/system_axi_gpio_2_0/sim/system_axi_gpio_2_0.vhd" \
"../../../../RP-Production.ip_user_files/bd/system/ip/system_axi_gpio_3_1/sim/system_axi_gpio_3_1.vhd" \
"../../../../RP-Production.ip_user_files/bd/system/ip/system_GPIO_Kp_1/sim/system_GPIO_Kp_1.vhd" \
"../../../../RP-Production.ip_user_files/bd/system/ip/system_axi_gpio_1_0/sim/system_axi_gpio_1_0.vhd" \
"../../../../RP-Production.ip_user_files/bd/system/ip/system_axi_gpio_0_5/sim/system_axi_gpio_0_5.vhd" \

# Do not sort compile order
nosort
