Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Tue Sep 10 12:09:11 2019
| Host             : DESKTOP-5OITMAE running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xcvu9p-flga2104-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.807        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.332        |
| Device Static (W)        | 2.474        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 98.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |        3 |       --- |             --- |
| CLB Logic                |     0.114 |    21835 |       --- |             --- |
|   LUT as Logic           |     0.105 |    14828 |   1182240 |            1.25 |
|   LUT as Distributed RAM |     0.006 |      296 |    591840 |            0.05 |
|   CARRY8                 |     0.002 |      354 |    147780 |            0.24 |
|   Register               |     0.002 |     5303 |   2364480 |            0.22 |
|   BUFG                   |    <0.001 |        1 |       240 |            0.42 |
|   Others                 |     0.000 |       32 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       64 |   1182240 |           <0.01 |
| Signals                  |     0.185 |    18620 |       --- |             --- |
| Block RAM                |     0.020 |      7.5 |      2160 |            0.35 |
| I/O                      |     0.001 |        6 |       832 |            0.72 |
| Static Power             |     2.474 |          |           |                 |
| Total                    |     2.807 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |     1.201 |       0.387 |      0.813 |
| Vccint_io  |       0.850 |     0.263 |       0.000 |      0.262 |
| Vccbram    |       0.850 |     0.018 |       0.002 |      0.015 |
| Vccaux     |       1.800 |     0.650 |       0.000 |      0.650 |
| Vccaux_io  |       1.800 |     0.185 |       0.000 |      0.185 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            16.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| TOP                         |     0.332 |
|   encrypt_inst              |     0.324 |
|     blake512_inst           |     0.222 |
|       controller            |     0.077 |
|       g00_function          |     0.016 |
|       g01_function          |     0.018 |
|       g02_function          |     0.009 |
|       g03_function          |     0.014 |
|       g04_function          |     0.011 |
|       g05_function          |     0.012 |
|       g06_function          |     0.013 |
|       g07_function          |     0.012 |
|       register_64_v04       |     0.005 |
|       register_64_v05       |     0.005 |
|       register_64_v06       |     0.004 |
|       register_64_v07       |     0.004 |
|       register_64_v08       |     0.001 |
|       register_64_v09       |     0.003 |
|       register_64_v10       |     0.003 |
|       register_64_v11       |     0.002 |
|       register_64_v12       |     0.002 |
|       register_64_v13       |     0.002 |
|       register_64_v14       |     0.002 |
|       register_64_v15       |     0.002 |
|     mux_msg_blake           |     0.006 |
|     mux_wr_data_ram_delta   |     0.003 |
|     omd_controller_inst     |     0.048 |
|     ram_L                   |     0.009 |
|     ram_delta               |     0.021 |
|     register_ctxt           |     0.002 |
|     register_delta_NONCE    |     0.002 |
|     register_delta_NONCE_00 |     0.003 |
|     register_msg            |     0.003 |
|     register_tage           |     0.006 |
+-----------------------------+-----------+


