{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651461978525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651461978526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 21:26:18 2022 " "Processing started: Sun May 01 21:26:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651461978526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461978526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4Taller -c Lab4Taller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4Taller -c Lab4Taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461978526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651461978877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651461978877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincronizador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sincronizador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizador " "Found entity 1: sincronizador" {  } { { "sincronizador.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/sincronizador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generadormatriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file generadormatriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generadorMatriz " "Found entity 1: generadorMatriz" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_movimiento.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_movimiento.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_movimiento " "Found entity 1: control_movimiento" {  } { { "control_movimiento.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/control_movimiento.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlador_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "controlador_vga.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/controlador_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_vertical.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_vertical.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_vertical " "Found entity 1: contador_vertical" {  } { { "contador_vertical.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/contador_vertical.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_parametrizable.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_parametrizable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_parametrizable " "Found entity 1: contador_parametrizable" {  } { { "contador_parametrizable.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/contador_parametrizable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_horizontal.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_horizontal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_horizontal " "Found entity 1: contador_horizontal" {  } { { "contador_horizontal.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/contador_horizontal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_mayor.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador_mayor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_mayor " "Found entity 1: comparador_mayor" {  } { { "comparador_mayor.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/comparador_mayor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_igual.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador_igual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_igual " "Found entity 1: comparador_igual" {  } { { "comparador_igual.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/comparador_igual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock25mh.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock25mh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock25mh " "Found entity 1: clock25mh" {  } { { "clock25mh.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/clock25mh.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomcard.sv 1 1 " "Found 1 design units, including 1 entities, in source file randomcard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomCard " "Found entity 1: randomCard" {  } { { "randomCard.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/randomCard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorj1.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorj1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorJ1 " "Found entity 1: ContadorJ1" {  } { { "ContadorJ1.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/ContadorJ1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebacontador.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebacontador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pruebaContador " "Found entity 1: pruebaContador" {  } { { "pruebaContador.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/pruebaContador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juego.sv 1 1 " "Found 1 design units, including 1 entities, in source file juego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 juego " "Found entity 1: juego" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985926 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "win.sv(8) " "Verilog HDL information at win.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "win.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/win.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651461985927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.sv 1 1 " "Found 1 design units, including 1 entities, in source file win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/win.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorj2.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorj2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorJ2 " "Found entity 1: ContadorJ2" {  } { { "ContadorJ2.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/ContadorJ2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrizdejuego.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrizdejuego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MatrizDeJuego " "Found entity 1: MatrizDeJuego" {  } { { "MatrizDeJuego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/MatrizDeJuego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encontrarpareja.sv 1 1 " "Found 1 design units, including 1 entities, in source file encontrarpareja.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encontrarPareja " "Found entity 1: encontrarPareja" {  } { { "encontrarPareja.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/encontrarPareja.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorparejas.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorparejas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorParejas " "Found entity 1: ContadorParejas" {  } { { "ContadorParejas.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/ContadorParejas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebamatriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebamatriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pruebaMatriz " "Found entity 1: pruebaMatriz" {  } { { "pruebaMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/pruebaMatriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebarandom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebarandom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pruebaRandom " "Found entity 1: pruebaRandom" {  } { { "pruebaRandom.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/pruebaRandom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_juego.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_juego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_juego " "Found entity 1: test_juego" {  } { { "test_juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/test_juego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrizestadocartas.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrizestadocartas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MatrizEstadoCartas " "Found entity 1: MatrizEstadoCartas" {  } { { "MatrizEstadoCartas.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/MatrizEstadoCartas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461985936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985936 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651461985966 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MatrizJuego main.sv(16) " "Verilog HDL or VHDL warning at main.sv(16): object \"MatrizJuego\" assigned a value but never read" {  } { { "main.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/main.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651461985967 "|main"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651461985967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock25mh clock25mh:clock " "Elaborating entity \"clock25mh\" for hierarchy \"clock25mh:clock\"" {  } { { "main.sv" "clock" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/main.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461985968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_parametrizable clock25mh:clock\|contador_parametrizable:divisor_clock " "Elaborating entity \"contador_parametrizable\" for hierarchy \"clock25mh:clock\|contador_parametrizable:divisor_clock\"" {  } { { "clock25mh.sv" "divisor_clock" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/clock25mh.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461985968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_parametrizable.sv(11) " "Verilog HDL assignment warning at contador_parametrizable.sv(11): truncated value with size 32 to match size of target (2)" {  } { { "contador_parametrizable.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/contador_parametrizable.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985969 "|main|clock25mh:clock|contador_parametrizable:divisor_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "juego juego:game " "Elaborating entity \"juego\" for hierarchy \"juego:game\"" {  } { { "main.sv" "game" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/main.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461985969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(97) " "Verilog HDL assignment warning at juego.sv(97): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(98) " "Verilog HDL assignment warning at juego.sv(98): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(99) " "Verilog HDL assignment warning at juego.sv(99): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(100) " "Verilog HDL assignment warning at juego.sv(100): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(102) " "Verilog HDL assignment warning at juego.sv(102): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(103) " "Verilog HDL assignment warning at juego.sv(103): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(104) " "Verilog HDL assignment warning at juego.sv(104): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(105) " "Verilog HDL assignment warning at juego.sv(105): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(107) " "Verilog HDL assignment warning at juego.sv(107): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(108) " "Verilog HDL assignment warning at juego.sv(108): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(109) " "Verilog HDL assignment warning at juego.sv(109): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(110) " "Verilog HDL assignment warning at juego.sv(110): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(112) " "Verilog HDL assignment warning at juego.sv(112): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(113) " "Verilog HDL assignment warning at juego.sv(113): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(114) " "Verilog HDL assignment warning at juego.sv(114): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(115) " "Verilog HDL assignment warning at juego.sv(115): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(144) " "Verilog HDL Always Construct warning at juego.sv(144): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(144) " "Verilog HDL Always Construct warning at juego.sv(144): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(145) " "Verilog HDL Always Construct warning at juego.sv(145): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(146) " "Verilog HDL Always Construct warning at juego.sv(146): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(156) " "Verilog HDL Always Construct warning at juego.sv(156): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985972 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(156) " "Verilog HDL Always Construct warning at juego.sv(156): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(157) " "Verilog HDL Always Construct warning at juego.sv(157): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(158) " "Verilog HDL Always Construct warning at juego.sv(158): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(160) " "Verilog HDL Always Construct warning at juego.sv(160): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(160) " "Verilog HDL Always Construct warning at juego.sv(160): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "J1Counter juego.sv(162) " "Verilog HDL Always Construct warning at juego.sv(162): variable \"J1Counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PairsCounter juego.sv(163) " "Verilog HDL Always Construct warning at juego.sv(163): variable \"PairsCounter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(182) " "Verilog HDL Always Construct warning at juego.sv(182): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(182) " "Verilog HDL Always Construct warning at juego.sv(182): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "J1Counter juego.sv(184) " "Verilog HDL Always Construct warning at juego.sv(184): variable \"J1Counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PairsCounter juego.sv(185) " "Verilog HDL Always Construct warning at juego.sv(185): variable \"PairsCounter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(197) " "Verilog HDL Always Construct warning at juego.sv(197): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(197) " "Verilog HDL Always Construct warning at juego.sv(197): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(202) " "Verilog HDL Always Construct warning at juego.sv(202): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(202) " "Verilog HDL Always Construct warning at juego.sv(202): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(203) " "Verilog HDL Always Construct warning at juego.sv(203): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(204) " "Verilog HDL Always Construct warning at juego.sv(204): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(214) " "Verilog HDL Always Construct warning at juego.sv(214): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(214) " "Verilog HDL Always Construct warning at juego.sv(214): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(215) " "Verilog HDL Always Construct warning at juego.sv(215): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(216) " "Verilog HDL Always Construct warning at juego.sv(216): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(218) " "Verilog HDL Always Construct warning at juego.sv(218): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(218) " "Verilog HDL Always Construct warning at juego.sv(218): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "J2Counter juego.sv(220) " "Verilog HDL Always Construct warning at juego.sv(220): variable \"J2Counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PairsCounter juego.sv(221) " "Verilog HDL Always Construct warning at juego.sv(221): variable \"PairsCounter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(235) " "Verilog HDL Always Construct warning at juego.sv(235): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(235) " "Verilog HDL Always Construct warning at juego.sv(235): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "J2Counter juego.sv(237) " "Verilog HDL Always Construct warning at juego.sv(237): variable \"J2Counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PairsCounter juego.sv(238) " "Verilog HDL Always Construct warning at juego.sv(238): variable \"PairsCounter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(248) " "Verilog HDL Always Construct warning at juego.sv(248): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(248) " "Verilog HDL Always Construct warning at juego.sv(248): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastselect1 juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"lastselect1\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastselect2 juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"lastselect2\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select1 juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"select1\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651461985973 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select2 juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"select2\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "J1Counter juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"J1Counter\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PairsCounter juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"PairsCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "J2Counter juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"J2Counter\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 juego.sv(316) " "Verilog HDL assignment warning at juego.sv(316): truncated value with size 3 to match size of target (2)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 juego.sv(317) " "Verilog HDL assignment warning at juego.sv(317): truncated value with size 3 to match size of target (2)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J2Counter\[0\] juego.sv(140) " "Inferred latch for \"J2Counter\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J2Counter\[1\] juego.sv(140) " "Inferred latch for \"J2Counter\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J2Counter\[2\] juego.sv(140) " "Inferred latch for \"J2Counter\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J2Counter\[3\] juego.sv(140) " "Inferred latch for \"J2Counter\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[3\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[3\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[3\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[3\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[3\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[3\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[3\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[3\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[2\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[2\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[2\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[2\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[2\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[2\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[2\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[2\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[1\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[1\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[1\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[1\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[1\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[1\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[1\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[1\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[0\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[0\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[0\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[0\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[0\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[0\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[0\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[0\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PairsCounter\[0\] juego.sv(140) " "Inferred latch for \"PairsCounter\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PairsCounter\[1\] juego.sv(140) " "Inferred latch for \"PairsCounter\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PairsCounter\[2\] juego.sv(140) " "Inferred latch for \"PairsCounter\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PairsCounter\[3\] juego.sv(140) " "Inferred latch for \"PairsCounter\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J1Counter\[0\] juego.sv(140) " "Inferred latch for \"J1Counter\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J1Counter\[1\] juego.sv(140) " "Inferred latch for \"J1Counter\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J1Counter\[2\] juego.sv(140) " "Inferred latch for \"J1Counter\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J1Counter\[3\] juego.sv(140) " "Inferred latch for \"J1Counter\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect2\[0\] juego.sv(140) " "Inferred latch for \"lastselect2\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect2\[1\] juego.sv(140) " "Inferred latch for \"lastselect2\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect2\[2\] juego.sv(140) " "Inferred latch for \"lastselect2\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect2\[3\] juego.sv(140) " "Inferred latch for \"lastselect2\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect1\[0\] juego.sv(140) " "Inferred latch for \"lastselect1\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect1\[1\] juego.sv(140) " "Inferred latch for \"lastselect1\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect1\[2\] juego.sv(140) " "Inferred latch for \"lastselect1\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985974 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect1\[3\] juego.sv(140) " "Inferred latch for \"lastselect1\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[3\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[3\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[3\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[3\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[3\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[3\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[3\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[3\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[2\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[2\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[2\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[2\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[2\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[2\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[2\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[2\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[1\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[1\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[1\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[1\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[1\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[1\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[1\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[1\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[0\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[0\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[0\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[0\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[0\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[0\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[0\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[0\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 "|main|juego:game"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651461985975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrizDeJuego juego:game\|MatrizDeJuego:MatJuego " "Elaborating entity \"MatrizDeJuego\" for hierarchy \"juego:game\|MatrizDeJuego:MatJuego\"" {  } { { "juego.sv" "MatJuego" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461985976 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651461985977 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651461985977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win juego:game\|win:CheckWin " "Elaborating entity \"win\" for hierarchy \"juego:game\|win:CheckWin\"" {  } { { "juego.sv" "CheckWin" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461985977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomCard juego:game\|randomCard:RandCard1 " "Elaborating entity \"randomCard\" for hierarchy \"juego:game\|randomCard:RandCard1\"" {  } { { "juego.sv" "RandCard1" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461985978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 randomCard.sv(26) " "Verilog HDL assignment warning at randomCard.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "randomCard.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/randomCard.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985979 "|randomCard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 randomCard.sv(30) " "Verilog HDL assignment warning at randomCard.sv(30): truncated value with size 32 to match size of target (4)" {  } { { "randomCard.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/randomCard.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985979 "|randomCard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 randomCard.sv(39) " "Verilog HDL assignment warning at randomCard.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "randomCard.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/randomCard.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985980 "|randomCard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 randomCard.sv(41) " "Verilog HDL assignment warning at randomCard.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "randomCard.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/randomCard.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985980 "|randomCard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_vga controlador_vga:controlador " "Elaborating entity \"controlador_vga\" for hierarchy \"controlador_vga:controlador\"" {  } { { "main.sv" "controlador" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/main.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461985980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_horizontal controlador_vga:controlador\|contador_horizontal:contador_horizontal " "Elaborating entity \"contador_horizontal\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\"" {  } { { "controlador_vga.sv" "contador_horizontal" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/controlador_vga.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461985981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_parametrizable controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador " "Elaborating entity \"contador_parametrizable\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\"" {  } { { "contador_horizontal.sv" "contador" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/contador_horizontal.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461985982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 contador_parametrizable.sv(11) " "Verilog HDL assignment warning at contador_parametrizable.sv(11): truncated value with size 32 to match size of target (10)" {  } { { "contador_parametrizable.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/contador_parametrizable.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985983 "|main|controlador_vga:controlador|contador_horizontal:contador_horizontal|contador_parametrizable:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_igual controlador_vga:controlador\|contador_horizontal:contador_horizontal\|comparador_igual:comparador_igual " "Elaborating entity \"comparador_igual\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\|comparador_igual:comparador_igual\"" {  } { { "contador_horizontal.sv" "comparador_igual" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/contador_horizontal.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461985983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_vertical controlador_vga:controlador\|contador_vertical:contador_vertical " "Elaborating entity \"contador_vertical\" for hierarchy \"controlador_vga:controlador\|contador_vertical:contador_vertical\"" {  } { { "controlador_vga.sv" "contador_vertical" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/controlador_vga.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461985984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizador controlador_vga:controlador\|sincronizador:sincronizador " "Elaborating entity \"sincronizador\" for hierarchy \"controlador_vga:controlador\|sincronizador:sincronizador\"" {  } { { "controlador_vga.sv" "sincronizador" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/controlador_vga.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461985986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_mayor controlador_vga:controlador\|sincronizador:sincronizador\|comparador_mayor:comparador_hfront_porch " "Elaborating entity \"comparador_mayor\" for hierarchy \"controlador_vga:controlador\|sincronizador:sincronizador\|comparador_mayor:comparador_hfront_porch\"" {  } { { "sincronizador.sv" "comparador_hfront_porch" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/sincronizador.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461985987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generadorMatriz controlador_vga:controlador\|generadorMatriz:generadorCuadricula " "Elaborating entity \"generadorMatriz\" for hierarchy \"controlador_vga:controlador\|generadorMatriz:generadorCuadricula\"" {  } { { "controlador_vga.sv" "generadorCuadricula" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/controlador_vga.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461985989 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "radio generadorMatriz.sv(25) " "Verilog HDL or VHDL warning at generadorMatriz.sv(25): object \"radio\" assigned a value but never read" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651461985990 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(56) " "Verilog HDL assignment warning at generadorMatriz.sv(56): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985991 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(57) " "Verilog HDL assignment warning at generadorMatriz.sv(57): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985991 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(58) " "Verilog HDL assignment warning at generadorMatriz.sv(58): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985991 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(59) " "Verilog HDL assignment warning at generadorMatriz.sv(59): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985991 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(60) " "Verilog HDL assignment warning at generadorMatriz.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985991 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(65) " "Verilog HDL assignment warning at generadorMatriz.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461985991 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651461986909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[2\]\[0\] " "Latch juego:game\|OpenCardsTurn\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986919 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[2\]\[0\] " "Latch juego:game\|OpenCards_next\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986919 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|PairsCounter\[3\] " "Latch juego:game\|PairsCounter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|PairsCounter\[3\] " "Ports D and ENA on the latch are fed by the same signal juego:game\|PairsCounter\[3\]" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986919 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[1\]\[1\] " "Latch juego:game\|OpenCardsTurn\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986919 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[1\]\[1\] " "Latch juego:game\|OpenCards_next\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986919 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[1\]\[0\] " "Latch juego:game\|OpenCardsTurn\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986919 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[1\]\[0\] " "Latch juego:game\|OpenCards_next\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986920 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[0\]\[1\] " "Latch juego:game\|OpenCardsTurn\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986920 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[0\]\[1\] " "Latch juego:game\|OpenCards_next\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986920 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[0\]\[0\] " "Latch juego:game\|OpenCardsTurn\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986920 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[0\]\[0\] " "Latch juego:game\|OpenCards_next\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986920 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[3\]\[0\] " "Latch juego:game\|OpenCardsTurn\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986920 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[3\]\[0\] " "Latch juego:game\|OpenCards_next\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986920 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[3\]\[1\] " "Latch juego:game\|OpenCardsTurn\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986920 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[3\]\[1\] " "Latch juego:game\|OpenCards_next\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986920 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[3\]\[3\] " "Latch juego:game\|OpenCardsTurn\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986920 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[3\]\[3\] " "Latch juego:game\|OpenCards_next\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986920 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[2\]\[3\] " "Latch juego:game\|OpenCardsTurn\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986920 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[2\]\[3\] " "Latch juego:game\|OpenCards_next\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986921 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[3\]\[2\] " "Latch juego:game\|OpenCardsTurn\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986921 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[3\]\[2\] " "Latch juego:game\|OpenCards_next\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986921 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[2\]\[2\] " "Latch juego:game\|OpenCardsTurn\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986921 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[2\]\[2\] " "Latch juego:game\|OpenCards_next\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986921 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[2\]\[1\] " "Latch juego:game\|OpenCardsTurn\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986921 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[2\]\[1\] " "Latch juego:game\|OpenCards_next\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986921 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[0\]\[3\] " "Latch juego:game\|OpenCardsTurn\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986921 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[0\]\[3\] " "Latch juego:game\|OpenCards_next\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986921 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[0\]\[2\] " "Latch juego:game\|OpenCardsTurn\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986921 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[0\]\[2\] " "Latch juego:game\|OpenCards_next\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986921 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[1\]\[3\] " "Latch juego:game\|OpenCardsTurn\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986921 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[1\]\[3\] " "Latch juego:game\|OpenCards_next\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986921 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[1\]\[2\] " "Latch juego:game\|OpenCardsTurn\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986921 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[1\]\[2\] " "Latch juego:game\|OpenCards_next\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986922 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect1\[3\] " "Latch juego:game\|lastselect1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986922 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect1\[2\] " "Latch juego:game\|lastselect1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986922 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect2\[3\] " "Latch juego:game\|lastselect2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986922 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect2\[2\] " "Latch juego:game\|lastselect2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986922 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect1\[0\] " "Latch juego:game\|lastselect1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986922 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect1\[1\] " "Latch juego:game\|lastselect1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986922 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect2\[0\] " "Latch juego:game\|lastselect2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986922 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect2\[1\] " "Latch juego:game\|lastselect2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461986922 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461986922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651461987491 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651461988568 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/output_files/Lab4Taller.map.smsg " "Generated suppressed messages file C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/output_files/Lab4Taller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461988613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651461988709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461988709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "808 " "Implemented 808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651461988767 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651461988767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "773 " "Implemented 773 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651461988767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651461988767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651461988787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 21:26:28 2022 " "Processing ended: Sun May 01 21:26:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651461988787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651461988787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651461988787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461988787 ""}
