--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6035 paths analyzed, 820 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.755ns.
--------------------------------------------------------------------------------
Slack:                  13.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.651ns (Levels of Logic = 4)
  Clock Path Skew:      -0.069ns (0.684 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_8 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.AQ       Tcko                  0.476   btn_cond_1/M_ctr_q[11]
                                                       btn_cond_1/M_ctr_q_8
    SLICE_X7Y45.A1       net (fanout=2)        0.748   btn_cond_1/M_ctr_q[8]
    SLICE_X7Y45.A        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out3
    SLICE_X7Y43.D3       net (fanout=3)        0.618   out2_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.C1      net (fanout=8)        2.328   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.CLK     Tas                   0.373   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.651ns (1.602ns logic, 5.049ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  13.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd3 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.619ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.678 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd3 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.CQ       Tcko                  0.525   game_FSM/M_state_q_FSM_FFd4
                                                       game_FSM/M_state_q_FSM_FFd3
    SLICE_X14Y27.A2      net (fanout=5)        1.855   game_FSM/M_state_q_FSM_FFd3
    SLICE_X14Y27.A       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18-In
                                                       game_FSM/M_state_q__n0908<10>11_1
    SLICE_X12Y28.CX      net (fanout=5)        0.887   game_FSM/M_state_q__n0908<10>11
    SLICE_X12Y28.CMUX    Tcxc                  0.182   game_FSM/M_state_q__n0779<10>2
                                                       game_FSM/M_state_q__n0779<10>12_SW6
    SLICE_X12Y28.A2      net (fanout=1)        1.223   game_FSM/N66
    SLICE_X12Y28.A       Tilo                  0.254   game_FSM/M_state_q__n0779<10>2
                                                       game_FSM/M_state_q__n0779<2>1
    SLICE_X15Y38.C6      net (fanout=1)        1.085   game_FSM/_n0779[2]
    SLICE_X15Y38.CLK     Tas                   0.373   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_user_input_q_2_dpot
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.619ns (1.569ns logic, 5.050ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  13.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.560ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.684 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_19 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_19
    SLICE_X7Y45.D2       net (fanout=2)        0.905   btn_cond_1/M_ctr_q[19]
    SLICE_X7Y45.D        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X7Y43.D6       net (fanout=3)        0.370   out1_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.C1      net (fanout=8)        2.328   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.CLK     Tas                   0.373   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.560ns (1.602ns logic, 4.958ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  13.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd16 (FF)
  Destination:          game_FSM/M_user_input_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.592ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.678 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd16 to game_FSM/M_user_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.BQ      Tcko                  0.525   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd16
    SLICE_X12Y19.A1      net (fanout=3)        1.346   game_FSM/M_state_q_FSM_FFd16
    SLICE_X12Y19.A       Tilo                  0.254   game_FSM/M_state_q__n0779<11>21
                                                       game_FSM/M_state_q__n0779<11>211
    SLICE_X13Y28.C5      net (fanout=6)        1.693   game_FSM/M_state_q__n0779<11>21
    SLICE_X13Y28.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd22_1
                                                       game_FSM/M_state_q__n0779<11>22_1
    SLICE_X13Y28.D3      net (fanout=8)        0.626   game_FSM/M_state_q__n0779<11>22
    SLICE_X13Y28.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd22_1
                                                       game_FSM/M_state_q__n0779<0>
    SLICE_X14Y38.A3      net (fanout=1)        1.281   game_FSM/_n0779[0]
    SLICE_X14Y38.CLK     Tas                   0.349   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_user_input_q_0_dpot
                                                       game_FSM/M_user_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.592ns (1.646ns logic, 4.946ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  13.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 4)
  Clock Path Skew:      -0.072ns (0.681 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_8 to game_FSM/M_user_input_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.AQ       Tcko                  0.476   btn_cond_1/M_ctr_q[11]
                                                       btn_cond_1/M_ctr_q_8
    SLICE_X7Y45.A1       net (fanout=2)        0.748   btn_cond_1/M_ctr_q[8]
    SLICE_X7Y45.A        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out3
    SLICE_X7Y43.D3       net (fanout=3)        0.618   out2_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.A4      net (fanout=8)        2.181   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.CLK     Tas                   0.339   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_user_input_q_7_dpot
                                                       game_FSM/M_user_input_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (1.568ns logic, 4.902ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  13.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 4)
  Clock Path Skew:      -0.072ns (0.681 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_8 to game_FSM/M_user_input_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.AQ       Tcko                  0.476   btn_cond_1/M_ctr_q[11]
                                                       btn_cond_1/M_ctr_q_8
    SLICE_X7Y45.A1       net (fanout=2)        0.748   btn_cond_1/M_ctr_q[8]
    SLICE_X7Y45.A        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out3
    SLICE_X7Y43.D3       net (fanout=3)        0.618   out2_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.B4      net (fanout=8)        2.181   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.CLK     Tas                   0.339   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_user_input_q_8_dpot
                                                       game_FSM/M_user_input_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (1.568ns logic, 4.902ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  13.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_10 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 4)
  Clock Path Skew:      -0.069ns (0.684 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_10 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.CQ       Tcko                  0.476   btn_cond_1/M_ctr_q[11]
                                                       btn_cond_1/M_ctr_q_10
    SLICE_X7Y45.A2       net (fanout=2)        0.553   btn_cond_1/M_ctr_q[10]
    SLICE_X7Y45.A        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out3
    SLICE_X7Y43.D3       net (fanout=3)        0.618   out2_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.C1      net (fanout=8)        2.328   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.CLK     Tas                   0.373   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (1.602ns logic, 4.854ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  13.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd10 (FF)
  Destination:          game_FSM/M_user_input_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.430ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd10 to game_FSM/M_user_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.CQ       Tcko                  0.525   game_FSM/M_state_q_FSM_FFd10
                                                       game_FSM/M_state_q_FSM_FFd10
    SLICE_X12Y19.A2      net (fanout=3)        1.184   game_FSM/M_state_q_FSM_FFd10
    SLICE_X12Y19.A       Tilo                  0.254   game_FSM/M_state_q__n0779<11>21
                                                       game_FSM/M_state_q__n0779<11>211
    SLICE_X13Y28.C5      net (fanout=6)        1.693   game_FSM/M_state_q__n0779<11>21
    SLICE_X13Y28.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd22_1
                                                       game_FSM/M_state_q__n0779<11>22_1
    SLICE_X13Y28.D3      net (fanout=8)        0.626   game_FSM/M_state_q__n0779<11>22
    SLICE_X13Y28.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd22_1
                                                       game_FSM/M_state_q__n0779<0>
    SLICE_X14Y38.A3      net (fanout=1)        1.281   game_FSM/_n0779[0]
    SLICE_X14Y38.CLK     Tas                   0.349   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_user_input_q_0_dpot
                                                       game_FSM/M_user_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.430ns (1.646ns logic, 4.784ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  13.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_13 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.423ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.684 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_13 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.BQ       Tcko                  0.476   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_13
    SLICE_X7Y45.A6       net (fanout=2)        0.520   btn_cond_1/M_ctr_q[13]
    SLICE_X7Y45.A        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out3
    SLICE_X7Y43.D3       net (fanout=3)        0.618   out2_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.C1      net (fanout=8)        2.328   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.CLK     Tas                   0.373   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.423ns (1.602ns logic, 4.821ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  13.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.411ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.684 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_18 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.CQ       Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_18
    SLICE_X7Y45.D1       net (fanout=2)        0.756   btn_cond_1/M_ctr_q[18]
    SLICE_X7Y45.D        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X7Y43.D6       net (fanout=3)        0.370   out1_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.C1      net (fanout=8)        2.328   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.CLK     Tas                   0.373   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.411ns (1.602ns logic, 4.809ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  13.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_12 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.684 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_12 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.476   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_12
    SLICE_X7Y45.A4       net (fanout=2)        0.492   btn_cond_1/M_ctr_q[12]
    SLICE_X7Y45.A        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out3
    SLICE_X7Y43.D3       net (fanout=3)        0.618   out2_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.C1      net (fanout=8)        2.328   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.CLK     Tas                   0.373   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.395ns (1.602ns logic, 4.793ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  13.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.379ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.681 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_19 to game_FSM/M_user_input_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_19
    SLICE_X7Y45.D2       net (fanout=2)        0.905   btn_cond_1/M_ctr_q[19]
    SLICE_X7Y45.D        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X7Y43.D6       net (fanout=3)        0.370   out1_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.B4      net (fanout=8)        2.181   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.CLK     Tas                   0.339   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_user_input_q_8_dpot
                                                       game_FSM/M_user_input_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.379ns (1.568ns logic, 4.811ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  13.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.379ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.681 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_19 to game_FSM/M_user_input_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_19
    SLICE_X7Y45.D2       net (fanout=2)        0.905   btn_cond_1/M_ctr_q[19]
    SLICE_X7Y45.D        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X7Y43.D6       net (fanout=3)        0.370   out1_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.A4      net (fanout=8)        2.181   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.CLK     Tas                   0.339   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_user_input_q_7_dpot
                                                       game_FSM/M_user_input_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.379ns (1.568ns logic, 4.811ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  13.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd11 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.360ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.678 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd11 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.DMUX    Tshcko                0.518   game_FSM/M_state_q_FSM_FFd2
                                                       game_FSM/M_state_q_FSM_FFd11
    SLICE_X14Y27.A5      net (fanout=5)        1.603   game_FSM/M_state_q_FSM_FFd11
    SLICE_X14Y27.A       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18-In
                                                       game_FSM/M_state_q__n0908<10>11_1
    SLICE_X12Y28.CX      net (fanout=5)        0.887   game_FSM/M_state_q__n0908<10>11
    SLICE_X12Y28.CMUX    Tcxc                  0.182   game_FSM/M_state_q__n0779<10>2
                                                       game_FSM/M_state_q__n0779<10>12_SW6
    SLICE_X12Y28.A2      net (fanout=1)        1.223   game_FSM/N66
    SLICE_X12Y28.A       Tilo                  0.254   game_FSM/M_state_q__n0779<10>2
                                                       game_FSM/M_state_q__n0779<2>1
    SLICE_X15Y38.C6      net (fanout=1)        1.085   game_FSM/_n0779[2]
    SLICE_X15Y38.CLK     Tas                   0.373   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_user_input_q_2_dpot
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.360ns (1.562ns logic, 4.798ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  13.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.288ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.684 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.DQ       Tcko                  0.476   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X7Y45.D5       net (fanout=2)        0.633   btn_cond_1/M_ctr_q[15]
    SLICE_X7Y45.D        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X7Y43.D6       net (fanout=3)        0.370   out1_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.C1      net (fanout=8)        2.328   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.CLK     Tas                   0.373   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.288ns (1.602ns logic, 4.686ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  13.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_10 (FF)
  Destination:          game_FSM/M_user_input_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.275ns (Levels of Logic = 4)
  Clock Path Skew:      -0.072ns (0.681 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_10 to game_FSM/M_user_input_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.CQ       Tcko                  0.476   btn_cond_1/M_ctr_q[11]
                                                       btn_cond_1/M_ctr_q_10
    SLICE_X7Y45.A2       net (fanout=2)        0.553   btn_cond_1/M_ctr_q[10]
    SLICE_X7Y45.A        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out3
    SLICE_X7Y43.D3       net (fanout=3)        0.618   out2_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.B4      net (fanout=8)        2.181   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.CLK     Tas                   0.339   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_user_input_q_8_dpot
                                                       game_FSM/M_user_input_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.275ns (1.568ns logic, 4.707ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  13.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_10 (FF)
  Destination:          game_FSM/M_user_input_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.275ns (Levels of Logic = 4)
  Clock Path Skew:      -0.072ns (0.681 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_10 to game_FSM/M_user_input_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.CQ       Tcko                  0.476   btn_cond_1/M_ctr_q[11]
                                                       btn_cond_1/M_ctr_q_10
    SLICE_X7Y45.A2       net (fanout=2)        0.553   btn_cond_1/M_ctr_q[10]
    SLICE_X7Y45.A        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out3
    SLICE_X7Y43.D3       net (fanout=3)        0.618   out2_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.A4      net (fanout=8)        2.181   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.CLK     Tas                   0.339   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_user_input_q_7_dpot
                                                       game_FSM/M_user_input_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.275ns (1.568ns logic, 4.707ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  13.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_16 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.271ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.684 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_16 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.AQ       Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_16
    SLICE_X7Y45.D3       net (fanout=2)        0.616   btn_cond_1/M_ctr_q[16]
    SLICE_X7Y45.D        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X7Y43.D6       net (fanout=3)        0.370   out1_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.C1      net (fanout=8)        2.328   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.CLK     Tas                   0.373   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.271ns (1.602ns logic, 4.669ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  13.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_11 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.273ns (Levels of Logic = 4)
  Clock Path Skew:      -0.069ns (0.684 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_11 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.476   btn_cond_1/M_ctr_q[11]
                                                       btn_cond_1/M_ctr_q_11
    SLICE_X7Y45.A3       net (fanout=2)        0.370   btn_cond_1/M_ctr_q[11]
    SLICE_X7Y45.A        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out3
    SLICE_X7Y43.D3       net (fanout=3)        0.618   out2_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.C1      net (fanout=8)        2.328   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.CLK     Tas                   0.373   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.273ns (1.602ns logic, 4.671ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  13.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd9 (FF)
  Destination:          game_FSM/M_user_input_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.253ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd9 to game_FSM/M_user_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.DQ       Tcko                  0.430   game_FSM/M_state_q_FSM_FFd9
                                                       game_FSM/M_state_q_FSM_FFd9
    SLICE_X12Y19.A3      net (fanout=3)        1.102   game_FSM/M_state_q_FSM_FFd9
    SLICE_X12Y19.A       Tilo                  0.254   game_FSM/M_state_q__n0779<11>21
                                                       game_FSM/M_state_q__n0779<11>211
    SLICE_X13Y28.C5      net (fanout=6)        1.693   game_FSM/M_state_q__n0779<11>21
    SLICE_X13Y28.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd22_1
                                                       game_FSM/M_state_q__n0779<11>22_1
    SLICE_X13Y28.D3      net (fanout=8)        0.626   game_FSM/M_state_q__n0779<11>22
    SLICE_X13Y28.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd22_1
                                                       game_FSM/M_state_q__n0779<0>
    SLICE_X14Y38.A3      net (fanout=1)        1.281   game_FSM/_n0779[0]
    SLICE_X14Y38.CLK     Tas                   0.349   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_user_input_q_0_dpot
                                                       game_FSM/M_user_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.253ns (1.551ns logic, 4.702ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  13.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_7 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.251ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.684 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_7 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DQ       Tcko                  0.476   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_7
    SLICE_X7Y43.C2       net (fanout=2)        0.724   btn_cond_1/M_ctr_q[7]
    SLICE_X7Y43.C        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       btn_cond_1/out1
    SLICE_X7Y43.D5       net (fanout=3)        0.242   out_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.C1      net (fanout=8)        2.328   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.CLK     Tas                   0.373   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.251ns (1.602ns logic, 4.649ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  13.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_13 (FF)
  Destination:          game_FSM/M_user_input_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.242ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.681 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_13 to game_FSM/M_user_input_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.BQ       Tcko                  0.476   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_13
    SLICE_X7Y45.A6       net (fanout=2)        0.520   btn_cond_1/M_ctr_q[13]
    SLICE_X7Y45.A        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out3
    SLICE_X7Y43.D3       net (fanout=3)        0.618   out2_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.B4      net (fanout=8)        2.181   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.CLK     Tas                   0.339   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_user_input_q_8_dpot
                                                       game_FSM/M_user_input_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.242ns (1.568ns logic, 4.674ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  13.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_13 (FF)
  Destination:          game_FSM/M_user_input_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.242ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.681 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_13 to game_FSM/M_user_input_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.BQ       Tcko                  0.476   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_13
    SLICE_X7Y45.A6       net (fanout=2)        0.520   btn_cond_1/M_ctr_q[13]
    SLICE_X7Y45.A        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out3
    SLICE_X7Y43.D3       net (fanout=3)        0.618   out2_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.A4      net (fanout=8)        2.181   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.CLK     Tas                   0.339   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_user_input_q_7_dpot
                                                       game_FSM/M_user_input_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.242ns (1.568ns logic, 4.674ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  13.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_6 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.241ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.684 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_6 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.476   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_6
    SLICE_X7Y43.C1       net (fanout=2)        0.714   btn_cond_1/M_ctr_q[6]
    SLICE_X7Y43.C        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       btn_cond_1/out1
    SLICE_X7Y43.D5       net (fanout=3)        0.242   out_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.C1      net (fanout=8)        2.328   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.CLK     Tas                   0.373   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.241ns (1.602ns logic, 4.639ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  13.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.230ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.681 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_18 to game_FSM/M_user_input_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.CQ       Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_18
    SLICE_X7Y45.D1       net (fanout=2)        0.756   btn_cond_1/M_ctr_q[18]
    SLICE_X7Y45.D        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X7Y43.D6       net (fanout=3)        0.370   out1_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.A4      net (fanout=8)        2.181   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.CLK     Tas                   0.339   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_user_input_q_7_dpot
                                                       game_FSM/M_user_input_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.230ns (1.568ns logic, 4.662ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  13.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.230ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.681 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_18 to game_FSM/M_user_input_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.CQ       Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_18
    SLICE_X7Y45.D1       net (fanout=2)        0.756   btn_cond_1/M_ctr_q[18]
    SLICE_X7Y45.D        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X7Y43.D6       net (fanout=3)        0.370   out1_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.B4      net (fanout=8)        2.181   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.CLK     Tas                   0.339   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_user_input_q_8_dpot
                                                       game_FSM/M_user_input_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.230ns (1.568ns logic, 4.662ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  13.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_12 (FF)
  Destination:          game_FSM/M_user_input_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.214ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.681 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_12 to game_FSM/M_user_input_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.476   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_12
    SLICE_X7Y45.A4       net (fanout=2)        0.492   btn_cond_1/M_ctr_q[12]
    SLICE_X7Y45.A        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out3
    SLICE_X7Y43.D3       net (fanout=3)        0.618   out2_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.A4      net (fanout=8)        2.181   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.CLK     Tas                   0.339   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_user_input_q_7_dpot
                                                       game_FSM/M_user_input_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.214ns (1.568ns logic, 4.646ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  13.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_12 (FF)
  Destination:          game_FSM/M_user_input_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.214ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.681 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_12 to game_FSM/M_user_input_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.476   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_12
    SLICE_X7Y45.A4       net (fanout=2)        0.492   btn_cond_1/M_ctr_q[12]
    SLICE_X7Y45.A        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out3
    SLICE_X7Y43.D3       net (fanout=3)        0.618   out2_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.B4      net (fanout=8)        2.181   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y26.CLK     Tas                   0.339   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_user_input_q_8_dpot
                                                       game_FSM/M_user_input_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.214ns (1.568ns logic, 4.646ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  13.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_17 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.170ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.684 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_17 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.BQ       Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_17
    SLICE_X7Y45.D4       net (fanout=2)        0.515   btn_cond_1/M_ctr_q[17]
    SLICE_X7Y45.D        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X7Y43.D6       net (fanout=3)        0.370   out1_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.C1      net (fanout=8)        2.328   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X13Y27.CLK     Tas                   0.373   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.170ns (1.602ns logic, 4.568ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  13.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.689 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_8 to game_FSM/M_user_input_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.AQ       Tcko                  0.476   btn_cond_1/M_ctr_q[11]
                                                       btn_cond_1/M_ctr_q_8
    SLICE_X7Y45.A1       net (fanout=2)        0.748   btn_cond_1/M_ctr_q[8]
    SLICE_X7Y45.A        Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out3
    SLICE_X7Y43.D3       net (fanout=3)        0.618   out2_1
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_check_state_q[0]
                                                       edge_dt_btn_1/out1
    SLICE_X14Y38.B3      net (fanout=7)        1.355   M_edge_dt_btn_1_out
    SLICE_X14Y38.B       Tilo                  0.235   game_FSM/M_user_input_q[0]
                                                       game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y30.A2      net (fanout=8)        1.888   game_FSM/M_state_q__n0831_inv1_rstpot1
    SLICE_X12Y30.CLK     Tas                   0.339   game_FSM/M_user_input_q[12]
                                                       game_FSM/M_user_input_q_11_dpot
                                                       game_FSM/M_user_input_q_11
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (1.568ns logic, 4.609ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_0/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_1/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_2/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_3/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_4/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_5/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_6/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_7/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_8/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_9/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_10/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_11/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_12/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_13/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_14/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_15/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_16/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_17/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_18/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_19/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_3/sync/M_pipe_q_1/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_1/sync/M_pipe_q_1/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_2/sync/M_pipe_q_1/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.755|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6035 paths, 0 nets, and 1160 connections

Design statistics:
   Minimum period:   6.755ns{1}   (Maximum frequency: 148.038MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 27 11:22:39 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4552 MB



