<html>
<!-- Generated automatically by findex.pl -->
<head><title>CS:APP Original Line Drawings</title></head>
<body bgcolor=white>
<img src="mountain-thumb.gif" align=left>

<h2><br>
Original Line Drawings for<br>
Computer Systems: A Programmer's Perspective (CS:APP)<br>
</h2>
<i>
<a href="http://www.cs.cmu.edu/~bryant">Randal E. Bryant</a> and <a
href="http://www.cs.cmu.edu/~droh">David R. O'Hallaron</a>
</i>
<br clear=all>

<a href="http://csapp.cs.cmu.edu/public/instructors.html">Instructor Site</a>
<br>
<img src="line_marble1.gif">
<p>
<h3>Chapter 1: A Tour of Computer Systems</h3>
<ul><li>Figure 1.3: The compilation system.<ul>
<li>
[<a href="ics/intro/compilation.eps">compilation.eps</a>, <a href="ics/intro/compilation.ppt">compilation.ppt</a>] 
</ul>
<li>Figure 1.4: Hardware organization of a typical system.<ul>
<li>
[<a href="ics/intro/hardware.eps">hardware.eps</a>, <a href="ics/intro/hardware.ppt">hardware.ppt</a>] 
</ul>
<li>Figure 1.5: Reading the hello command from the keyboard.<ul>
<li>
[<a href="ics/intro/keyboardread.eps">keyboardread.eps</a>, <a href="ics/intro/keyboardread.ppt">keyboardread.ppt</a>] 
</ul>
<li>Figure 1.6: Loading the executable from disk into main memory.<ul>
<li>
[<a href="ics/intro/helloload.eps">helloload.eps</a>, <a href="ics/intro/helloload.ppt">helloload.ppt</a>] 
</ul>
<li>Figure 1.7: Writing the output string from memory to the display.<ul>
<li>
[<a href="ics/intro/displaywrite.eps">displaywrite.eps</a>, <a href="ics/intro/displaywrite.ppt">displaywrite.ppt</a>] 
</ul>
<li>Figure 1.8: Cache memories.<ul>
<li>
[<a href="ics/intro/cachebus.eps">cachebus.eps</a>, <a href="ics/intro/cachebus.ppt">cachebus.ppt</a>] 
</ul>
<li>Figure 1.9: An example of a memory hierarchy.<ul>
<li>
[<a href="ics/intro/memhier.eps">memhier.eps</a>, <a href="ics/intro/memhier.ppt">memhier.ppt</a>] 
</ul>
<li>Figure 1.10: Layered view of a computer system.<ul>
<li>
[<a href="ics/intro/layers.eps">layers.eps</a>, <a href="ics/intro/layers.ppt">layers.ppt</a>] 
</ul>
<li>Figure 1.11: Abstractions provided by an operating system.<ul>
<li>
[<a href="ics/intro/abstractions.eps">abstractions.eps</a>, <a href="ics/intro/abstractions.ppt">abstractions.ppt</a>] 
</ul>
<li>Figure 1.12: Process context switching.<ul>
<li>
[<a href="ics/intro/switch.eps">switch.eps</a>, <a href="ics/intro/switch.ppt">switch.ppt</a>] 
</ul>
<li>Figure 1.13: Process virtual address space.<ul>
<li>
[<a href="ics/intro/rtimage.eps">rtimage.eps</a>, <a href="ics/intro/rtimage.ppt">rtimage.ppt</a>] 
</ul>
<li>Figure 1.14: A network is another I/O device.<ul>
<li>
[<a href="ics/intro/nethost.eps">nethost.eps</a>, <a href="ics/intro/nethost.ppt">nethost.ppt</a>] 
</ul>
<li>Figure 1.15: Using telnet to run hello remotely over a network.<ul>
<li>
[<a href="ics/intro/telnet.eps">telnet.eps</a>, <a href="ics/intro/telnet.ppt">telnet.ppt</a>] 
</ul>
</ul>
<h3>Chapter 2: Representing and Manipulating Information</h3>
<ul><li>Figure 2.11: Conversion from two's complement to unsigned.<ul>
<li>
[<a href="ics/data/t2u.eps">t2u.eps</a>, <a href="ics/data/t2u.ppt">t2u.ppt</a>] 
</ul>
<li>Figure 2.12: Conversion from unsigned to two's complement.<ul>
<li>
[<a href="ics/data/u2t.eps">u2t.eps</a>, <a href="ics/data/u2t.ppt">u2t.ppt</a>] 
</ul>
<li>Figure 2.14: Integer addition.<ul>
<li>
[<a href="ics/data/add4.eps">add4.eps</a>, <a href="ics/data/AdditionPlot.xls">AdditionPlot.xls</a>] 
</ul>
<li>Figure 2.15: Relation between integer addition and unsigned addition.<ul>
<li>
[<a href="ics/data/uadd-ovf.eps">uadd-ovf.eps</a>, <a href="ics/data/uadd-ovf.ppt">uadd-ovf.ppt</a>] 
</ul>
<li>Figure 2.16: Unsigned addition.<ul>
<li>
[<a href="ics/data/uadd4.eps">uadd4.eps</a>, <a href="ics/data/AdditionPlot.xls">AdditionPlot.xls</a>] 
</ul>
<li>Figure 2.17: Relation between integer and two's-complement addition.<ul>
<li>
[<a href="ics/data/tadd-ovf.eps">tadd-ovf.eps</a>, <a href="ics/data/tadd-ovf.ppt">tadd-ovf.ppt</a>] 
</ul>
<li>Figure 2.19: two's-complement addition.<ul>
<li>
[<a href="ics/data/tadd4.eps">tadd4.eps</a>, <a href="ics/data/AdditionPlot.xls">AdditionPlot.xls</a>] 
</ul>
<li>Figure 2.22: Representable values for six-bit floating-point format.<ul>
<li>
[<a href="ics/data/fp-values.eps">fp-values.eps</a>, <a href="ics/data/fp-values.ppt">fp-values.ppt</a>] 
<li>
[<a href="ics/data/fp-values-small.eps">fp-values-small.eps</a>, <a href="ics/data/fp-values.ppt">fp-values.ppt</a>] 
</ul>
</ul>
<h3>Chapter 3: Machine-Level Representation of Programs</h3>
<ul><li>Figure 3.5: Illustration of stack operation.<ul>
<li>
[<a href="ics/asm/stack.eps">stack.eps</a>, <a href="ics/asm/stack.ppt">stack.ppt</a>] 
</ul>
<li>Figure 3.17: Stack frame structure.<ul>
<li>
[<a href="ics/asm/frame.eps">frame.eps</a>, <a href="ics/asm/frame.ppt">frame.ppt</a>] 
</ul>
<li>Figure 3.19: Stack frames for caller and swap_add.<ul>
<li>
[<a href="ics/asm/swap.eps">swap.eps</a>, <a href="ics/asm/swap.ppt">swap.ppt</a>] 
</ul>
<li>Figure 3.22: Stack frame for recursive Fibonacci function.<ul>
<li>
[<a href="ics/asm/fib-frame.eps">fib-frame.eps</a>, <a href="ics/asm/fib-frame.ppt">fib-frame.ppt</a>] 
</ul>
<li>Figure 3.28: Stack organization for echo function.<ul>
<li>
[<a href="ics/asm/buf-frame.eps">buf-frame.eps</a>, <a href="ics/asm/buf-frame.ppt">buf-frame.ppt</a>] 
</ul>
</ul>
<h3>Chapter 4: Processor Architecture</h3>
<ul><li>Figure 4.1: Y86 programmer-visible state.<ul>
<li>
[<a href="ics/arch/state.eps">state.eps</a>, <a href="ics/arch/state.ppt">state.ppt</a>] 
</ul>
<li>Figure 4.2: Y86 instruction set.<ul>
<li>
[<a href="ics/arch/isa.eps">isa.eps</a>, <a href="ics/arch/isa.ppt">isa.ppt</a>] 
</ul>
<li>Figure 4.3: Function codes for Y86 instruction set.<ul>
<li>
[<a href="ics/arch/icodes.eps">icodes.eps</a>, <a href="ics/arch/icodes.ppt">icodes.ppt</a>] 
</ul>
<li>Figure 4.8: Logic gate types.<ul>
<li>
[<a href="ics/arch/logic-gates.eps">logic-gates.eps</a>, <a href="ics/arch/logic-gates.ppt">logic-gates.ppt</a>] 
</ul>
<li>Figure 4.9: Combinational circuit to test for bit equality.<ul>
<li>
[<a href="ics/arch/logic-bit-equal.eps">logic-bit-equal.eps</a>, <a href="ics/arch/logic-bit-equal.ppt">logic-bit-equal.ppt</a>] 
</ul>
<li>Figure 4.10: Single-bit multiplexor circuit.<ul>
<li>
[<a href="ics/arch/logic-bit-mux.eps">logic-bit-mux.eps</a>, <a href="ics/arch/logic-bit-mux.ppt">logic-bit-mux.ppt</a>] 
</ul>
<li>Figure 4.11: Word-level equality test circuit.<ul>
<li>
[<a href="ics/arch/logic-word-equal.eps">logic-word-equal.eps</a>, <a href="ics/arch/logic-word-equal.ppt">logic-word-equal.ppt</a>] 
</ul>
<li>Figure 4.12: Word-level  multiplexor circuit.<ul>
<li>
[<a href="ics/arch/logic-word-mux.eps">logic-word-mux.eps</a>, <a href="ics/arch/logic-word-mux.ppt">logic-word-mux.ppt</a>] 
</ul>
<li>Figure 4.13: Arithmetic/logic unit (ALU).<ul>
<li>
[<a href="ics/arch/logic-alu.eps">logic-alu.eps</a>, <a href="ics/arch/logic-alu.ppt">logic-alu.ppt</a>] 
</ul>
<li>Figure 4.14: Register operation.<ul>
<li>
[<a href="ics/arch/eg-pipe-reg.eps">eg-pipe-reg.eps</a>, <a href="ics/arch/eg-pipe-reg.ppt">eg-pipe-reg.ppt</a>] 
</ul>
<li>Figure 4.20: Abstract view of SEQ, a sequential implementation.<ul>
<li>
[<a href="ics/arch/seq-abs.eps">seq-abs.eps</a>, <a href="ics/arch/seq-abs.ppt">seq-abs.ppt</a>] 
</ul>
<li>Figure 4.21: Hardware structure of SEQ, a sequential implementation.<ul>
<li>
[<a href="ics/arch/seq-full.eps">seq-full.eps</a>, <a href="ics/arch/seq-full.ppt">seq-full.ppt</a>] 
</ul>
<li>Figure 4.23: Tracing two cycles of execution by SEQ.<ul>
<li>
[<a href="ics/arch/seq-flow.eps">seq-flow.eps</a>, <a href="ics/arch/seq-flow.ppt">seq-flow.ppt</a>] 
</ul>
<li>Figure 4.25: SEQ fetch stage.<ul>
<li>
[<a href="ics/arch/seq-fetch.eps">seq-fetch.eps</a>, <a href="ics/arch/seq-fetch.ppt">seq-fetch.ppt</a>] 
</ul>
<li>Figure 4.26: SEQ decode and write-back stage.<ul>
<li>
[<a href="ics/arch/seq-decode.eps">seq-decode.eps</a>, <a href="ics/arch/seq-decode.ppt">seq-decode.ppt</a>] 
</ul>
<li>Figure 4.27: SEQ execute stage.<ul>
<li>
[<a href="ics/arch/seq-execute.eps">seq-execute.eps</a>, <a href="ics/arch/seq-execute.ppt">seq-execute.ppt</a>] 
</ul>
<li>Figure 4.28: SEQ memory stage.<ul>
<li>
[<a href="ics/arch/seq-memory.eps">seq-memory.eps</a>, <a href="ics/arch/seq-memory.ppt">seq-memory.ppt</a>] 
</ul>
<li>Figure 4.29: SEQ PC update stage.<ul>
<li>
[<a href="ics/arch/seq-pc.eps">seq-pc.eps</a>, <a href="ics/arch/seq-pc.ppt">seq-pc.ppt</a>] 
</ul>
<li>Figure 4.30: SEQ+ abstract view.<ul>
<li>
[<a href="ics/arch/seq+-abs.eps">seq+-abs.eps</a>, <a href="ics/arch/seq+-abs.ppt">seq+-abs.ppt</a>] 
</ul>
<li>Figure 4.31: SEQ+ hardware structure.<ul>
<li>
[<a href="ics/arch/seq+-full.eps">seq+-full.eps</a>, <a href="ics/arch/seq+-full.ppt">seq+-full.ppt</a>] 
</ul>
<li>Figure 4.32: Unpipelined computation hardware.<ul>
<li>
[<a href="ics/arch/eg-pipe0.eps">eg-pipe0.eps</a>, <a href="ics/arch/eg-pipe0.ppt">eg-pipe0.ppt</a>] 
</ul>
<li>Figure 4.33: Three-stage pipelined computation hardware.<ul>
<li>
[<a href="ics/arch/eg-pipe3.eps">eg-pipe3.eps</a>, <a href="ics/arch/eg-pipe3.ppt">eg-pipe3.ppt</a>] 
</ul>
<li>Figure 4.34: Three-stage pipeline timing.<ul>
<li>
[<a href="ics/arch/eg-pipe3-key.eps">eg-pipe3-key.eps</a>, <a href="ics/arch/eg-pipe3-key.ppt">eg-pipe3-key.ppt</a>] 
</ul>
<li>Figure 4.35: One clock cycle of pipeline operation.<ul>
<li>
[<a href="ics/arch/eg-pipe3-cyc.eps">eg-pipe3-cyc.eps</a>, <a href="ics/arch/eg-pipe3-cyc.ppt">eg-pipe3-cyc.ppt</a>] 
</ul>
<li>Figure 4.36: Limitations of pipelining due to nonuniform stage delays.<ul>
<li>
[<a href="ics/arch/eg-pipe3nu.eps">eg-pipe3nu.eps</a>, <a href="ics/arch/eg-pipe3nu.ppt">eg-pipe3nu.ppt</a>] 
</ul>
<li>Figure 4.37: Limitations of pipelining due to overhead.<ul>
<li>
[<a href="ics/arch/eg-pipe6.eps">eg-pipe6.eps</a>, <a href="ics/arch/eg-pipe6.ppt">eg-pipe6.ppt</a>] 
</ul>
<li>Figure 4.38: Limitations of pipelining due to logical dependencies.<ul>
<li>
[<a href="ics/arch/eg-pipefb.eps">eg-pipefb.eps</a>, <a href="ics/arch/eg-pipefb.ppt">eg-pipefb.ppt</a>] 
</ul>
<li>Figure 4.39: Abstract view of PIPE-, an initial pipelined implementation.<ul>
<li>
[<a href="ics/arch/pipe--abs.eps">pipe--abs.eps</a>, <a href="ics/arch/pipe--abs.ppt">pipe--abs.ppt</a>] 
</ul>
<li>Figure 4.40: Example of instruction flow through pipeline.<ul>
<li>
[<a href="ics/arch/basic.eps">basic.eps</a>, <a href="ics/arch/basic.ppt">basic.ppt</a>] 
</ul>
<li>Figure 4.41: Hardware structure of PIPE-, an initial pipelined implementation.<ul>
<li>
[<a href="ics/arch/pipe--full.eps">pipe--full.eps</a>, <a href="ics/arch/pipe--full.ppt">pipe--full.ppt</a>] 
</ul>
<li>Figure 4.42: Pipelined execution of prog1 without special pipeline control.<ul>
<li>
[<a href="ics/arch/prog1-uncontrol.eps">prog1-uncontrol.eps</a>, <a href="ics/arch/prog1-uncontrol.ppt">prog1-uncontrol.ppt</a>] 
</ul>
<li>Figure 4.43: Pipelined execution of prog2 without special pipeline control.<ul>
<li>
[<a href="ics/arch/prog2-uncontrol.eps">prog2-uncontrol.eps</a>, <a href="ics/arch/prog2-uncontrol.ppt">prog2-uncontrol.ppt</a>] 
</ul>
<li>Figure 4.44: Pipelined execution of prog3 without special pipeline control.<ul>
<li>
[<a href="ics/arch/prog3-uncontrol.eps">prog3-uncontrol.eps</a>, <a href="ics/arch/prog3-uncontrol.ppt">prog3-uncontrol.ppt</a>] 
</ul>
<li>Figure 4.45: Pipelined execution of prog4 without special pipeline control.<ul>
<li>
[<a href="ics/arch/prog4-uncontrol.eps">prog4-uncontrol.eps</a>, <a href="ics/arch/prog4-uncontrol.ppt">prog4-uncontrol.ppt</a>] 
</ul>
<li>Figure 4.46: Pipelined execution of prog2 using stalls.<ul>
<li>
[<a href="ics/arch/prog2-stall.eps">prog2-stall.eps</a>, <a href="ics/arch/prog2-stall.ppt">prog2-stall.ppt</a>] 
</ul>
<li>Figure 4.47: Pipelined execution of prog3 using stalls.<ul>
<li>
[<a href="ics/arch/prog3-stall.eps">prog3-stall.eps</a>, <a href="ics/arch/prog3-stall.ppt">prog3-stall.ppt</a>] 
</ul>
<li>Figure 4.48: Pipelined execution of prog4 using stalls.<ul>
<li>
[<a href="ics/arch/prog4-stall.eps">prog4-stall.eps</a>, <a href="ics/arch/prog4-stall.ppt">prog4-stall.ppt</a>] 
</ul>
<li>Figure 4.49: Pipelined execution of prog2 using forwarding.<ul>
<li>
[<a href="ics/arch/prog2-forward.eps">prog2-forward.eps</a>, <a href="ics/arch/prog2-forward.ppt">prog2-forward.ppt</a>] 
</ul>
<li>Figure 4.50: Pipelined execution of prog3 using forwarding.<ul>
<li>
[<a href="ics/arch/prog3-forward.eps">prog3-forward.eps</a>, <a href="ics/arch/prog3-forward.ppt">prog3-forward.ppt</a>] 
</ul>
<li>Figure 4.51: Pipelined execution of prog4 using forwarding.<ul>
<li>
[<a href="ics/arch/prog4-forward.eps">prog4-forward.eps</a>, <a href="ics/arch/prog4-forward.ppt">prog4-forward.ppt</a>] 
</ul>
<li>Figure 4.52: Abstract view of PIPE, our final pipelined implementation.<ul>
<li>
[<a href="ics/arch/pipe-abs.eps">pipe-abs.eps</a>, <a href="ics/arch/pipe-abs.ppt">pipe-abs.ppt</a>] 
</ul>
<li>Figure 4.53: Hardware structure of PIPE, our final pipelined implementation.<ul>
<li>
[<a href="ics/arch/pipe-full.eps">pipe-full.eps</a>, <a href="ics/arch/pipe-full.ppt">pipe-full.ppt</a>] 
</ul>
<li>Figure 4.54: Example of load/use data hazard.<ul>
<li>
[<a href="ics/arch/prog5-hazard.eps">prog5-hazard.eps</a>, <a href="ics/arch/prog5-hazard.ppt">prog5-hazard.ppt</a>] 
</ul>
<li>Figure 4.55: Handling a load/use hazard by stalling.<ul>
<li>
[<a href="ics/arch/prog5-stall.eps">prog5-stall.eps</a>, <a href="ics/arch/prog5-stall.ppt">prog5-stall.ppt</a>] 
</ul>
<li>Figure 4.56: PIPE PC selection and fetch logic.<ul>
<li>
[<a href="ics/arch/pipe-fetch.eps">pipe-fetch.eps</a>, <a href="ics/arch/pipe-fetch.ppt">pipe-fetch.ppt</a>] 
</ul>
<li>Figure 4.57: PIPE decode and write-back stage logic.<ul>
<li>
[<a href="ics/arch/pipe-decode.eps">pipe-decode.eps</a>, <a href="ics/arch/pipe-decode.ppt">pipe-decode.ppt</a>] 
</ul>
<li>Figure 4.58: Demonstration of forwarding priority.<ul>
<li>
[<a href="ics/arch/prog6-forward.eps">prog6-forward.eps</a>, <a href="ics/arch/prog6-forward.ppt">prog6-forward.ppt</a>] 
</ul>
<li>Figure 4.59: PIPE execute stage logic.<ul>
<li>
[<a href="ics/arch/pipe-execute.eps">pipe-execute.eps</a>, <a href="ics/arch/pipe-execute.ppt">pipe-execute.ppt</a>] 
</ul>
<li>Figure 4.60: PIPE memory stage logic.<ul>
<li>
[<a href="ics/arch/pipe-memory.eps">pipe-memory.eps</a>, <a href="ics/arch/pipe-memory.ppt">pipe-memory.ppt</a>] 
</ul>
<li>Figure 4.61: Simplified view of ret instruction processing.<ul>
<li>
[<a href="ics/arch/prog7-simple.eps">prog7-simple.eps</a>, <a href="ics/arch/prog7-simple.ppt">prog7-simple.ppt</a>] 
</ul>
<li>Figure 4.62: Actual processing of  the ret instruction.<ul>
<li>
[<a href="ics/arch/prog7.eps">prog7.eps</a>, <a href="ics/arch/prog7.ppt">prog7.ppt</a>] 
</ul>
<li>Figure 4.63: Processing mispredicted branch instructions.<ul>
<li>
[<a href="ics/arch/prog8.eps">prog8.eps</a>, <a href="ics/arch/prog8.ppt">prog8.ppt</a>] 
</ul>
<li>Figure 4.65: Additional pipeline register operations.<ul>
<li>
[<a href="ics/arch/eg-pipe-reg-full.eps">eg-pipe-reg-full.eps</a>, <a href="ics/arch/eg-pipe-reg-full.ppt">eg-pipe-reg-full.ppt</a>] 
</ul>
<li>Figure 4.67: Pipeline states for special control conditions.<ul>
<li>
[<a href="ics/arch/control-combination.eps">control-combination.eps</a>, <a href="ics/arch/control-combination.ppt">control-combination.ppt</a>] 
</ul>
<li>Figure 4.68: PIPE pipeline control logic.<ul>
<li>
[<a href="ics/arch/pipe-control.eps">pipe-control.eps</a>, <a href="ics/arch/pipe-control.ppt">pipe-control.ppt</a>] 
</ul>
<li>Figure 4.69:  Execute and memory stages capable of load forwarding.<ul>
<li>
[<a href="ics/arch/pipe-lf.eps">pipe-lf.eps</a>, <a href="ics/arch/pipe-lf.ppt">pipe-lf.ppt</a>] 
</ul>
</ul>
<h3>Chapter 5: Optimizing Program Performance</h3>
<ul><li>Figure 5.2: Performance of vector sum functions.<ul>
<li>
[<a href="ics/opt/cpe-example.eps">cpe-example.eps</a>, <a href="ics/opt/cpe-example.xls">cpe-example.xls</a>] 
</ul>
<li>Figure 5.3: Vector abstract data type.<ul>
<li>
[<a href="ics/opt/vec-adt.eps">vec-adt.eps</a>, <a href="ics/opt/vec-adt.ppt">vec-adt.ppt</a>] 
</ul>
<li>Figure 5.8: Comparative performance of lower-case conversion routines.<ul>
<li>
[<a href="ics/opt/lower-linear.eps">lower-linear.eps</a>, <a href="ics/opt/lower-p3.xls">lower-p3.xls</a>] 
</ul>
<li>Figure 5.11: Block diagram of a modern processor.<ul>
<li>
[<a href="ics/opt/processor.eps">processor.eps</a>, <a href="ics/opt/processor.ppt">processor.ppt</a>] 
</ul>
<li>Figure 5.13: Operations for first iteration of inner loop of combine4 for integer multiplication.<ul>
<li>
[<a href="ics/opt/ipc-stage0.eps">ipc-stage0.eps</a>, <a href="ics/opt/ipc-stage0.ppt">ipc-stage0.ppt</a>] 
</ul>
<li>Figure 5.14: Operations for first iteration of inner loop of combine4 for integer addition.<ul>
<li>
[<a href="ics/opt/isc-stage0.eps">isc-stage0.eps</a>, <a href="ics/opt/isc-stage0.ppt">isc-stage0.ppt</a>] 
</ul>
<li>Figure 5.15: Scheduling of operations for integer multiplication with unlimited number of execution units.<ul>
<li>
[<a href="ics/opt/ipc-i.eps">ipc-i.eps</a>, <a href="ics/opt/ipc-i.ppt">ipc-i.ppt</a>] 
</ul>
<li>Figure 5.16: Scheduling of operations for integer addition with unbounded resource constraints.<ul>
<li>
[<a href="ics/opt/isc-i.eps">isc-i.eps</a>, <a href="ics/opt/isc-i.ppt">isc-i.ppt</a>] 
</ul>
<li>Figure 5.17: Scheduling of operations for integer multiplication with actual resource constraints.<ul>
<li>
[<a href="ics/opt/ipc-r.eps">ipc-r.eps</a>, <a href="ics/opt/ipc-r.ppt">ipc-r.ppt</a>] 
</ul>
<li>Figure 5.18: Scheduling of operations for integer addition with actual resource constraints.<ul>
<li>
[<a href="ics/opt/isc-r.eps">isc-r.eps</a>, <a href="ics/opt/isc-r.ppt">isc-r.ppt</a>] 
</ul>
<li>Figure 5.20: Operations for first iteration of inner loop of three-way unrolled integer addition.<ul>
<li>
[<a href="ics/opt/isc3-stage0.eps">isc3-stage0.eps</a>, <a href="ics/opt/isc3-stage0.ppt">isc3-stage0.ppt</a>] 
</ul>
<li>Figure 5.21: Scheduling of operations for three-way unrolled integer sum with bounded resource constraints.<ul>
<li>
[<a href="ics/opt/isc3-r.eps">isc3-r.eps</a>, <a href="ics/opt/isc3-r.ppt">isc3-r.ppt</a>] 
</ul>
<li>Figure 5.25: Operations for first iteration of inner loop of two-way unrolled, two-way parallel integer multiplication.<ul>
<li>
[<a href="ics/opt/ipc2x2-stage0.eps">ipc2x2-stage0.eps</a>, <a href="ics/opt/ipc2x2-stage0.ppt">ipc2x2-stage0.ppt</a>] 
</ul>
<li>Figure 5.26: Scheduling of operations for two-way unrolled, two-way parallel integer multiplication with unlimited resources.<ul>
<li>
[<a href="ics/opt/ipc2x2-i.eps">ipc2x2-i.eps</a>, <a href="ics/opt/ipc2x2-i.ppt">ipc2x2-i.ppt</a>] 
</ul>
<li>Figure 5.31: Scheduling of operations for list length function.<ul>
<li>
[<a href="ics/opt/ll-i.eps">ll-i.eps</a>, <a href="ics/opt/ll-i.ppt">ll-i.ppt</a>] 
</ul>
<li>Figure 5.33: Code to write and read memory locations, along with  illustrative executions.<ul>
<li>
[<a href="ics/opt/wr-sim.eps">wr-sim.eps</a>, <a href="ics/opt/wr-sim.ppt">wr-sim.ppt</a>] 
</ul>
<li>Figure 5.34: Detail of load and store units.<ul>
<li>
[<a href="ics/opt/load-store.eps">load-store.eps</a>, <a href="ics/opt/load-store.ppt">load-store.ppt</a>] 
</ul>
<li>Figure 5.35: Timing of write_read for example A.<ul>
<li>
[<a href="ics/opt/wr-i.eps">wr-i.eps</a>, <a href="ics/opt/wr-i.ppt">wr-i.ppt</a>] 
</ul>
<li>Figure 5.36: Timing of write_read for example B.<ul>
<li>
[<a href="ics/opt/wrs-i.eps">wrs-i.eps</a>, <a href="ics/opt/wrs-i.ppt">wrs-i.ppt</a>] 
</ul>
<li>Figure 5.37: Profile results for different version of word frequency counting program.<ul>
<li>
[<a href="ics/opt/prof-all.eps">prof-all.eps</a>, <a href="ics/opt/profile.xls">profile.xls</a>] 
<li>
[<a href="ics/opt/prof-fast.eps">prof-fast.eps</a>, <a href="ics/opt/profile.xls">profile.xls</a>] 
</ul>
</ul>
<h3>Chapter 6: The Memory Hierarchy</h3>
<ul><li>Figure 6.1: Inverted pendulum.<ul>
<li>
[<a href="ics/mem/pendulum.eps">pendulum.eps</a>, <a href="ics/mem/pendulum.ppt">pendulum.ppt</a>] 
</ul>
<li>Figure 6.3: High level view of a 128-bit 16 x 8 DRAM chip.<ul>
<li>
[<a href="ics/mem/dramarray.eps">dramarray.eps</a>, <a href="ics/mem/dramarray.ppt">dramarray.ppt</a>] 
</ul>
<li>Figure 6.4: Reading the contents of a DRAM supercell.<ul>
<li>
[<a href="ics/mem/dramras.eps">dramras.eps</a>, <a href="ics/mem/dramras.ppt">dramras.ppt</a>] 
<li>
[<a href="ics/mem/dramcas.eps">dramcas.eps</a>, <a href="ics/mem/dramcas.ppt">dramcas.ppt</a>] 
</ul>
<li>Figure 6.5: Reading the contents of a memory module.<ul>
<li>
[<a href="ics/mem/drammodule.eps">drammodule.eps</a>, <a href="ics/mem/drammodule.ppt">drammodule.ppt</a>] 
</ul>
<li>Figure 6.6: Typical bus structure that connects the CPU and main memory.<ul>
<li>
[<a href="ics/mem/membus.eps">membus.eps</a>, <a href="ics/mem/membus.ppt">membus.ppt</a>] 
</ul>
<li>Figure 6.7: Memory read transaction for a load operation: movl A,%eax.<ul>
<li>
[<a href="ics/mem/memread1.eps">memread1.eps</a>, <a href="ics/mem/memread1.ppt">memread1.ppt</a>] 
<li>
[<a href="ics/mem/memread2.eps">memread2.eps</a>, <a href="ics/mem/memread2.ppt">memread2.ppt</a>] 
<li>
[<a href="ics/mem/memread3.eps">memread3.eps</a>, <a href="ics/mem/memread3.ppt">memread3.ppt</a>] 
</ul>
<li>Figure 6.8: Memory write transaction for a store operation: movl %eax,A.<ul>
<li>
[<a href="ics/mem/memwrite1.eps">memwrite1.eps</a>, <a href="ics/mem/memwrite1.ppt">memwrite1.ppt</a>] 
<li>
[<a href="ics/mem/memwrite2.eps">memwrite2.eps</a>, <a href="ics/mem/memwrite2.ppt">memwrite2.ppt</a>] 
<li>
[<a href="ics/mem/memwrite3.eps">memwrite3.eps</a>, <a href="ics/mem/memwrite3.ppt">memwrite3.ppt</a>] 
</ul>
<li>Figure 6.9: Disk geometry.<ul>
<li>
[<a href="ics/mem/surface.eps">surface.eps</a>, <a href="ics/mem/surface.ppt">surface.ppt</a>] 
<li>
[<a href="ics/mem/cylinder.eps">cylinder.eps</a>, <a href="ics/mem/cylinder.ppt">cylinder.ppt</a>] 
</ul>
<li>Figure 6.10: Disk dynamics.<ul>
<li>
[<a href="ics/mem/arm.eps">arm.eps</a>, <a href="ics/mem/arm.ppt">arm.ppt</a>] 
<li>
[<a href="ics/mem/cylinderarms.eps">cylinderarms.eps</a>, <a href="ics/mem/cylinderarms.ppt">cylinderarms.ppt</a>] 
</ul>
<li>Figure 6.11: Typical bus structure that connects the CPU, main memory, and  I/O devices.<ul>
<li>
[<a href="ics/mem/iobus.eps">iobus.eps</a>, <a href="ics/mem/iobus.ppt">iobus.ppt</a>] 
</ul>
<li>Figure 6.12: Reading a disk sector.<ul>
<li>
[<a href="ics/mem/diskread1.eps">diskread1.eps</a>, <a href="ics/mem/diskread1.ppt">diskread1.ppt</a>] 
<li>
[<a href="ics/mem/diskread2.eps">diskread2.eps</a>, <a href="ics/mem/diskread2.ppt">diskread2.ppt</a>] 
<li>
[<a href="ics/mem/diskread3.eps">diskread3.eps</a>, <a href="ics/mem/diskread3.ppt">diskread3.ppt</a>] 
</ul>
<li>Figure 6.16: The increasing gap between DRAM, disk, and CPU speeds.<ul>
<li>
[<a href="ics/mem/cpumemgap.eps">cpumemgap.eps</a>, <a href="ics/mem/cpumemgap.xls">cpumemgap.xls</a>] 
</ul>
<li>Figure 6.21: The memory hierarchy.<ul>
<li>
[<a href="ics/mem/memhier.eps">memhier.eps</a>, <a href="ics/mem/memhier.ppt">memhier.ppt</a>] 
</ul>
<li>Figure 6.22: The basic principle of caching in a memory hierarchy.<ul>
<li>
[<a href="ics/mem/cacheconcept.eps">cacheconcept.eps</a>, <a href="ics/mem/cacheconcept.ppt">cacheconcept.ppt</a>] 
</ul>
<li>Figure 6.24: Typical bus structure for L1 and L2 caches.<ul>
<li>
[<a href="ics/mem/cachebus.eps">cachebus.eps</a>, <a href="ics/mem/cachebus.ppt">cachebus.ppt</a>] 
</ul>
<li>Figure 6.25: General organization of cache (S, E, B, m).<ul>
<li>
[<a href="ics/mem/cacheorg.eps">cacheorg.eps</a>, <a href="ics/mem/cacheorg.ppt">cacheorg.ppt</a>] 
<li>
[<a href="ics/mem/physaddr.eps">physaddr.eps</a>, <a href="ics/mem/physaddr.ppt">physaddr.ppt</a>] 
</ul>
<li>Figure 6.27: Direct-mapped cache (E = 1).<ul>
<li>
[<a href="ics/mem/dmcacheorg.eps">dmcacheorg.eps</a>, <a href="ics/mem/dmcacheorg.ppt">dmcacheorg.ppt</a>] 
</ul>
<li>Figure 6.28: Set selection in a direct-mapped cache.<ul>
<li>
[<a href="ics/mem/dmcacheindex.eps">dmcacheindex.eps</a>, <a href="ics/mem/dmcacheindex.ppt">dmcacheindex.ppt</a>] 
</ul>
<li>Figure 6.29: Line matching and word selection in a direct-mapped cache.<ul>
<li>
[<a href="ics/mem/dmcachematch.eps">dmcachematch.eps</a>, <a href="ics/mem/dmcachematch.ppt">dmcachematch.ppt</a>] 
</ul>
<li>Figure 6.31: Why caches index with the middle bits.<ul>
<li>
[<a href="ics/mem/middlebits.eps">middlebits.eps</a>, <a href="ics/mem/middlebits.ppt">middlebits.ppt</a>] 
</ul>
<li>Figure 6.32: Set associative cache (1 < E < C/B).<ul>
<li>
[<a href="ics/mem/sacacheorg.eps">sacacheorg.eps</a>, <a href="ics/mem/sacacheorg.ppt">sacacheorg.ppt</a>] 
</ul>
<li>Figure 6.33: Set selection in a set associative cache.<ul>
<li>
[<a href="ics/mem/sacacheindex.eps">sacacheindex.eps</a>, <a href="ics/mem/sacacheindex.ppt">sacacheindex.ppt</a>] 
</ul>
<li>Figure 6.34: Line matching and word selection in a set associative cache.<ul>
<li>
[<a href="ics/mem/sacachematch.eps">sacachematch.eps</a>, <a href="ics/mem/sacachematch.ppt">sacachematch.ppt</a>] 
</ul>
<li>Figure 6.35: Fully set associative cache (E = C/B).<ul>
<li>
[<a href="ics/mem/facacheorg.eps">facacheorg.eps</a>, <a href="ics/mem/facacheorg.ppt">facacheorg.ppt</a>] 
</ul>
<li>Figure 6.36: Set selection in a fully associative cache.<ul>
<li>
[<a href="ics/mem/facacheindex.eps">facacheindex.eps</a>, <a href="ics/mem/facacheindex.ppt">facacheindex.ppt</a>] 
</ul>
<li>Figure 6.37: Line matching and word selection in a fully associative cache.<ul>
<li>
[<a href="ics/mem/facachematch.eps">facachematch.eps</a>, <a href="ics/mem/facachematch.ppt">facachematch.ppt</a>] 
</ul>
<li>Figure 6.38: A typical multi-level cache organization.<ul>
<li>
[<a href="ics/mem/multilevel.eps">multilevel.eps</a>, <a href="ics/mem/multilevel.ppt">multilevel.ppt</a>] 
</ul>
<li>Figure 6.42: The memory mountain.<ul>
<li>
[<a href="ics/mem/xeonmountain.eps">xeonmountain.eps</a>, <a href="ics/mem/xeonmountain.xls">xeonmountain.xls</a>] 
</ul>
<li>Figure 6.43: Ridges of temporal locality in the memory mountain.<ul>
<li>
[<a href="ics/mem/xeoncaches.eps">xeoncaches.eps</a>, <a href="ics/mem/xeonmountain.xls">xeonmountain.xls</a>] 
</ul>
<li>Figure 6.44: A slope of spatial locality.<ul>
<li>
[<a href="ics/mem/xeonlines.eps">xeonlines.eps</a>, <a href="ics/mem/xeonmountain.xls">xeonmountain.xls</a>] 
</ul>
<li>Figure 6.47: Pentium III Xeon matrix multiply performance.<ul>
<li>
[<a href="ics/mem/xeonmm.eps">xeonmm.eps</a>, <a href="ics/mem/xeonmm.xls">xeonmm.xls</a>] 
</ul>
<li>Figure 6.49: Graphical interpretation of blocked matrix multiply<ul>
<li>
[<a href="ics/mem/bmmidea.eps">bmmidea.eps</a>, <a href="ics/mem/bmmidea.ppt">bmmidea.ppt</a>] 
</ul>
<li>Figure 6.50: Pentium III Xeon blocked matrix multiply performance.<ul>
<li>
[<a href="ics/mem/xeonbmm.eps">xeonbmm.eps</a>, <a href="ics/mem/xeonmm.xls">xeonmm.xls</a>] 
</ul>
</ul>
<h3>Chapter 7: Linking</h3>
<ul><li>Figure 7.2: Static linking.<ul>
<li>
[<a href="ics/link/linker.eps">linker.eps</a>, <a href="ics/link/linker.ppt">linker.ppt</a>] 
</ul>
<li>Figure 7.3: Typical ELF relocatable object file.<ul>
<li>
[<a href="ics/link/elfrelo.eps">elfrelo.eps</a>, <a href="ics/link/elfrelo.ppt">elfrelo.ppt</a>] 
</ul>
<li>Figure 7.7: Linking with static libraries.<ul>
<li>
[<a href="ics/link/staticlibs.eps">staticlibs.eps</a>, <a href="ics/link/staticlibs.ppt">staticlibs.ppt</a>] 
</ul>
<li>Figure 7.11: Typical ELF executable object file<ul>
<li>
[<a href="ics/link/elfexec.eps">elfexec.eps</a>, <a href="ics/link/elfexec.ppt">elfexec.ppt</a>] 
</ul>
<li>Figure 7.13: Linux run-time memory image<ul>
<li>
[<a href="ics/link/rtimage.eps">rtimage.eps</a>, <a href="ics/link/rtimage.ppt">rtimage.ppt</a>] 
</ul>
<li>Figure 7.15: Dynamic linking with shared libraries.<ul>
<li>
[<a href="ics/link/sharedlibs.eps">sharedlibs.eps</a>, <a href="ics/link/sharedlibs.ppt">sharedlibs.ppt</a>] 
</ul>
</ul>
<h3>Chapter 8: Exceptional Control Flow</h3>
<ul><li>Figure 8.1: Anatomy of an exception.<ul>
<li>
[<a href="ics/ecf/exception.eps">exception.eps</a>, <a href="ics/ecf/exception.ppt">exception.ppt</a>] 
</ul>
<li>Figure 8.2: Exception table.<ul>
<li>
[<a href="ics/ecf/intvec.eps">intvec.eps</a>, <a href="ics/ecf/intvec.ppt">intvec.ppt</a>] 
</ul>
<li>Figure 8.3: Generating the address of an exception handler.<ul>
<li>
[<a href="ics/ecf/intaddr.eps">intaddr.eps</a>, <a href="ics/ecf/intaddr.ppt">intaddr.ppt</a>] 
</ul>
<li>Figure 8.5: Interrupt handling.<ul>
<li>
[<a href="ics/ecf/interrupt.eps">interrupt.eps</a>, <a href="ics/ecf/interrupt.ppt">interrupt.ppt</a>] 
</ul>
<li>Figure 8.6: Trap handling.<ul>
<li>
[<a href="ics/ecf/trap.eps">trap.eps</a>, <a href="ics/ecf/trap.ppt">trap.ppt</a>] 
</ul>
<li>Figure 8.7: Fault handling.<ul>
<li>
[<a href="ics/ecf/fault.eps">fault.eps</a>, <a href="ics/ecf/fault.ppt">fault.ppt</a>] 
</ul>
<li>Figure 8.8: Abort handling.<ul>
<li>
[<a href="ics/ecf/abort.eps">abort.eps</a>, <a href="ics/ecf/abort.ppt">abort.ppt</a>] 
</ul>
<li>Figure 8.10: Logical control flows.<ul>
<li>
[<a href="ics/ecf/process1.eps">process1.eps</a>, <a href="ics/ecf/process1.ppt">process1.ppt</a>] 
</ul>
<li>Figure 8.11: Process address space.<ul>
<li>
[<a href="ics/ecf/addrspace.eps">addrspace.eps</a>, <a href="ics/ecf/addrspace.ppt">addrspace.ppt</a>] 
</ul>
<li>Figure 8.12: Anatomy of a process context switch.<ul>
<li>
[<a href="ics/ecf/switch.eps">switch.eps</a>, <a href="ics/ecf/switch.ppt">switch.ppt</a>] 
</ul>
<li>Figure 8.14: Examples of fork programs.<ul>
<li>
[<a href="ics/ecf/fork1.eps">fork1.eps</a>, <a href="ics/ecf/fork1.ppt">fork1.ppt</a>] 
<li>
[<a href="ics/ecf/fork2.eps">fork2.eps</a>, <a href="ics/ecf/fork2.ppt">fork2.ppt</a>] 
<li>
[<a href="ics/ecf/fork3.eps">fork3.eps</a>, <a href="ics/ecf/fork3.ppt">fork3.ppt</a>] 
</ul>
<li>Figure 8.17: Organization of an argument list.<ul>
<li>
[<a href="ics/ecf/argv.eps">argv.eps</a>, <a href="ics/ecf/argv.ppt">argv.ppt</a>] 
</ul>
<li>Figure 8.18: Organization of an environment variable list.<ul>
<li>
[<a href="ics/ecf/envp.eps">envp.eps</a>, <a href="ics/ecf/envp.ppt">envp.ppt</a>] 
</ul>
<li>Figure 8.19: Typical organization of the user stack when a new program starts.<ul>
<li>
[<a href="ics/ecf/stackinit.eps">stackinit.eps</a>, <a href="ics/ecf/stackinit.ppt">stackinit.ppt</a>] 
</ul>
<li>Figure 8.24: Foreground and background process groups.<ul>
<li>
[<a href="ics/ecf/procgroups.eps">procgroups.eps</a>, <a href="ics/ecf/procgroups.ppt">procgroups.ppt</a>] 
</ul>
</ul>
<h3>Chapter 9: Measuring Program Execution Time</h3>
<ul><li>Figure 9.1: Time scale of computer system events.<ul>
<li>
[<a href="ics/perf/timescale.eps">timescale.eps</a>, <a href="ics/perf/timescale.ppt">timescale.ppt</a>] 
</ul>
<li>Figure 9.2: System's vs.~applications view of time.<ul>
<li>
[<a href="ics/perf/app-vs-sys.eps">app-vs-sys.eps</a>, <a href="ics/perf/app-vs-sys.ppt">app-vs-sys.ppt</a>] 
</ul>
<li>Figure 9.4: Graphical representation of trace in Figure ....<ul>
<li>
[<a href="ics/perf/events-l1.eps">events-l1.eps</a>, <a href="ics/perf/Events.xls">Events.xls</a>] 
</ul>
<li>Figure 9.6: Graphical representation of activity periods for trace in Figure ....<ul>
<li>
[<a href="ics/perf/events-l2.eps">events-l2.eps</a>, <a href="ics/perf/Events.xls">Events.xls</a>] 
</ul>
<li>Figure 9.7: Process timing by interval counting.<ul>
<li>
[<a href="ics/perf/interval.eps">interval.eps</a>, <a href="ics/perf/interval.ppt">interval.ppt</a>] 
</ul>
<li>Figure 9.8: Measuring interval counting accuracy.<ul>
<li>
[<a href="ics/perf/interval-experiment.eps">interval-experiment.eps</a>, <a href="ics/perf/clocktest.xls">clocktest.xls</a>] 
</ul>
<li>Figure 9.11: Measurements of long duration procedure under different loading conditions.<ul>
<li>
[<a href="ics/perf/process.eps">process.eps</a>, <a href="ics/perf/process.ppt">process.ppt</a>] 
</ul>
<li>Figure 9.12: measurements of short duration procedure under different loading conditions.<ul>
<li>
[<a href="ics/perf/process-small.eps">process-small.eps</a>, <a href="ics/perf/process.xls">process.xls</a>] 
</ul>
<li>Figure 9.14: Experimental validation of K-best measurement scheme on Linux system<ul>
<li>
[<a href="ics/perf/kbest-linux.eps">kbest-linux.eps</a>, <a href="ics/perf/kbest.xls">kbest.xls</a>] 
</ul>
<li>Figure 9.15: Effectiveness of K-best scheme for different values of K.<ul>
<li>
[<a href="ics/perf/kbest-k1.eps">kbest-k1.eps</a>, <a href="ics/perf/kvalues.xls">kvalues.xls</a>] 
<li>
[<a href="ics/perf/kbest-k2.eps">kbest-k2.eps</a>, <a href="ics/perf/kvalues.xls">kvalues.xls</a>] 
<li>
[<a href="ics/perf/kbest-k3.eps">kbest-k3.eps</a>, <a href="ics/perf/kvalues.xls">kvalues.xls</a>] 
<li>
[<a href="ics/perf/kbest-k5.eps">kbest-k5.eps</a>, <a href="ics/perf/kvalues.xls">kvalues.xls</a>] 
</ul>
<li>Figure 9.16: Measurements with compensation for timer interrupt overhead.<ul>
<li>
[<a href="ics/perf/kbest-linux-comp.eps">kbest-linux-comp.eps</a>, <a href="ics/perf/kbest.xls">kbest.xls</a>] 
</ul>
<li>Figure 9.17: Experimental validation of K-best measurement scheme on IA32/Linux system with older version of the kernel.<ul>
<li>
[<a href="ics/perf/kbest-linux-old.eps">kbest-linux-old.eps</a>, <a href="ics/perf/kbest-okernel.xls">kbest-okernel.xls</a>] 
</ul>
<li>Figure 9.18: Experimental validation of K-best measurement scheme on Windows-NT system.<ul>
<li>
[<a href="ics/perf/kbest-nt.eps">kbest-nt.eps</a>, <a href="ics/perf/kbest.xls">kbest.xls</a>] 
</ul>
<li>Figure 9.19: Experimental validation of K-best measurement scheme on  Compaq Alpha system.<ul>
<li>
[<a href="ics/perf/kbest-alpha.eps">kbest-alpha.eps</a>, <a href="ics/perf/kbest.xls">kbest.xls</a>] 
</ul>
<li>Figure 9.22: Experimental validation of K-best measurement scheme  using gettimeofday function.<ul>
<li>
[<a href="ics/perf/kbest-tod.eps">kbest-tod.eps</a>, <a href="ics/perf/kbest.xls">kbest.xls</a>] 
</ul>
</ul>
<h3>Chapter 10: Virtual Memory</h3>
<ul><li>Figure 10.1: A system that uses physical addressing.<ul>
<li>
[<a href="ics/vm/physicaloverview.eps">physicaloverview.eps</a>, <a href="ics/vm/physicaloverview.ppt">physicaloverview.ppt</a>] 
</ul>
<li>Figure 10.2: A system that uses virtual addressing.<ul>
<li>
[<a href="ics/vm/virtualoverview.eps">virtualoverview.eps</a>, <a href="ics/vm/virtualoverview.ppt">virtualoverview.ppt</a>] 
</ul>
<li>Figure 10.3: How a VM system uses main memory as a cache.<ul>
<li>
[<a href="ics/vm/vaddrspace.eps">vaddrspace.eps</a>, <a href="ics/vm/vaddrspace.ppt">vaddrspace.ppt</a>] 
</ul>
<li>Figure 10.4: Page table.<ul>
<li>
[<a href="ics/vm/pt.eps">pt.eps</a>, <a href="ics/vm/pt.ppt">pt.ppt</a>] 
</ul>
<li>Figure 10.5: VM page hit.<ul>
<li>
[<a href="ics/vm/pthit.eps">pthit.eps</a>, <a href="ics/vm/pthit.ppt">pthit.ppt</a>] 
</ul>
<li>Figure 10.6: VM page fault (before).<ul>
<li>
[<a href="ics/vm/ptmissbefore.eps">ptmissbefore.eps</a>, <a href="ics/vm/ptmissbefore.ppt">ptmissbefore.ppt</a>] 
</ul>
<li>Figure 10.7: VM page fault (after).<ul>
<li>
[<a href="ics/vm/ptmissafter.eps">ptmissafter.eps</a>, <a href="ics/vm/ptmissafter.ppt">ptmissafter.ppt</a>] 
</ul>
<li>Figure 10.8: Allocating a new virtual page.<ul>
<li>
[<a href="ics/vm/ptalloc.eps">ptalloc.eps</a>, <a href="ics/vm/ptalloc.ppt">ptalloc.ppt</a>] 
</ul>
<li>Figure 10.9: How VM provides processes with separate address spaces.<ul>
<li>
[<a href="ics/vm/separatespaces.eps">separatespaces.eps</a>, <a href="ics/vm/separatespaces.ppt">separatespaces.ppt</a>] 
</ul>
<li>Figure 10.10: The memory image of a Linux process.<ul>
<li>
[<a href="ics/vm/rtimage.eps">rtimage.eps</a>, <a href="ics/vm/rtimage.ppt">rtimage.ppt</a>] 
</ul>
<li>Figure 10.11: Using VM to provide page-level memory protection.<ul>
<li>
[<a href="ics/vm/vmprotect.eps">vmprotect.eps</a>, <a href="ics/vm/vmprotect.ppt">vmprotect.ppt</a>] 
</ul>
<li>Figure 10.13: Address translation with a page table.<ul>
<li>
[<a href="ics/vm/addrtrans.eps">addrtrans.eps</a>, <a href="ics/vm/addrtrans.ppt">addrtrans.ppt</a>] 
</ul>
<li>Figure 10.14: Operational view of page hits and page faults.<ul>
<li>
[<a href="ics/vm/vmhit.eps">vmhit.eps</a>, <a href="ics/vm/vmhit.ppt">vmhit.ppt</a>] 
<li>
[<a href="ics/vm/vmmiss.eps">vmmiss.eps</a>, <a href="ics/vm/vmmiss.ppt">vmmiss.ppt</a>] 
</ul>
<li>Figure 10.15: Integrating VM with a physically addressed cache.<ul>
<li>
[<a href="ics/vm/vmcache.eps">vmcache.eps</a>, <a href="ics/vm/vmcache.ppt">vmcache.ppt</a>] 
</ul>
<li>Figure 10.16: Components of a virtual address that are used to access the TLB.<ul>
<li>
[<a href="ics/vm/tlbaddr.eps">tlbaddr.eps</a>, <a href="ics/vm/tlbaddr.ppt">tlbaddr.ppt</a>] 
</ul>
<li>Figure 10.17: Operational view of a TLB hit and miss.<ul>
<li>
[<a href="ics/vm/tlbhit.eps">tlbhit.eps</a>, <a href="ics/vm/tlbhit.ppt">tlbhit.ppt</a>] 
<li>
[<a href="ics/vm/tlbmiss.eps">tlbmiss.eps</a>, <a href="ics/vm/tlbmiss.ppt">tlbmiss.ppt</a>] 
</ul>
<li>Figure 10.18: A two-level page table hierarchy.<ul>
<li>
[<a href="ics/vm/multilevel.eps">multilevel.eps</a>, <a href="ics/vm/multilevel.ppt">multilevel.ppt</a>] 
</ul>
<li>Figure 10.19: Address translation with a k-level page table.<ul>
<li>
[<a href="ics/vm/multiaddr.eps">multiaddr.eps</a>, <a href="ics/vm/multiaddr.ppt">multiaddr.ppt</a>] 
</ul>
<li>Figure 10.20: Addressing for small memory system.<ul>
<li>
[<a href="ics/vm/ataddr.eps">ataddr.eps</a>, <a href="ics/vm/ataddr.ppt">ataddr.ppt</a>] 
</ul>
<li>Figure 10.21: TLB, page table, and cache for small memory system.<ul>
<li>
[<a href="ics/vm/attlb.eps">attlb.eps</a>, <a href="ics/vm/attlb.ppt">attlb.ppt</a>] 
<li>
[<a href="ics/vm/atpt.eps">atpt.eps</a>, <a href="ics/vm/atpt.ppt">atpt.ppt</a>] 
<li>
[<a href="ics/vm/atcache.eps">atcache.eps</a>, <a href="ics/vm/atcache.ppt">atcache.ppt</a>] 
</ul>
<li>Figure 10.22: The Pentium memory system.<ul>
<li>
[<a href="ics/vm/p6overview.eps">p6overview.eps</a>, <a href="ics/vm/p6overview.ppt">p6overview.ppt</a>] 
</ul>
<li>Figure 10.23: Summary of Pentium address translation.<ul>
<li>
[<a href="ics/vm/p6addrtrans.eps">p6addrtrans.eps</a>, <a href="ics/vm/p6addrtrans.ppt">p6addrtrans.ppt</a>] 
</ul>
<li>Figure 10.24: Pentium multi level page table.<ul>
<li>
[<a href="ics/vm/p6multilevel.eps">p6multilevel.eps</a>, <a href="ics/vm/p6multilevel.ppt">p6multilevel.ppt</a>] 
</ul>
<li>Figure 10.25: Formats of Pentium page directory entry (PDE) and page table entry (PTE).<ul>
<li>
[<a href="ics/vm/p6pde.eps">p6pde.eps</a>, <a href="ics/vm/p6pde.ppt">p6pde.ppt</a>] 
<li>
[<a href="ics/vm/p6pte.eps">p6pte.eps</a>, <a href="ics/vm/p6pte.ppt">p6pte.ppt</a>] 
</ul>
<li>Figure 10.26: Pentium page table translation.<ul>
<li>
[<a href="ics/vm/p6ptmap.eps">p6ptmap.eps</a>, <a href="ics/vm/p6ptmap.ppt">p6ptmap.ppt</a>] 
</ul>
<li>Figure 10.27: Pentium TLB translation.<ul>
<li>
[<a href="ics/vm/p6tlbtrans.eps">p6tlbtrans.eps</a>, <a href="ics/vm/p6tlbtrans.ppt">p6tlbtrans.ppt</a>] 
</ul>
<li>Figure 10.28: The virtual memory of a Linux process.<ul>
<li>
[<a href="ics/vm/linuxrtimage.eps">linuxrtimage.eps</a>, <a href="ics/vm/linuxrtimage.ppt">linuxrtimage.ppt</a>] 
</ul>
<li>Figure 10.29: How Linux organizes virtual memory.<ul>
<li>
[<a href="ics/vm/linuxvm.eps">linuxvm.eps</a>, <a href="ics/vm/linuxvm.ppt">linuxvm.ppt</a>] 
</ul>
<li>Figure 10.30: Linux page fault handling.<ul>
<li>
[<a href="ics/vm/linuxfault.eps">linuxfault.eps</a>, <a href="ics/vm/linuxfault.ppt">linuxfault.ppt</a>] 
</ul>
<li>Figure 10.31: A shared object.<ul>
<li>
[<a href="ics/vm/sharedobj1.eps">sharedobj1.eps</a>, <a href="ics/vm/sharedobj1.ppt">sharedobj1.ppt</a>] 
<li>
[<a href="ics/vm/sharedobj2.eps">sharedobj2.eps</a>, <a href="ics/vm/sharedobj2.ppt">sharedobj2.ppt</a>] 
</ul>
<li>Figure 10.32: A private copy-on-write object.<ul>
<li>
[<a href="ics/vm/privateobj1.eps">privateobj1.eps</a>, <a href="ics/vm/privateobj1.ppt">privateobj1.ppt</a>] 
<li>
[<a href="ics/vm/privateobj2.eps">privateobj2.eps</a>, <a href="ics/vm/privateobj2.ppt">privateobj2.ppt</a>] 
</ul>
<li>Figure 10.33: How the loader maps the areas of the user address space.<ul>
<li>
[<a href="ics/vm/execmap.eps">execmap.eps</a>, <a href="ics/vm/execmap.ppt">execmap.ppt</a>] 
</ul>
<li>Figure 10.34: Visual interpretation of mmap arguments.<ul>
<li>
[<a href="ics/vm/mmapargs.eps">mmapargs.eps</a>, <a href="ics/vm/mmapargs.ppt">mmapargs.ppt</a>] 
</ul>
<li>Figure 10.35: The heap.<ul>
<li>
[<a href="ics/vm/heapmap.eps">heapmap.eps</a>, <a href="ics/vm/heapmap.ppt">heapmap.ppt</a>] 
</ul>
<li>Figure 10.36: Allocating and freeing blocks with malloc.<ul>
<li>
[<a href="ics/vm/mallocexa.eps">mallocexa.eps</a>, <a href="ics/vm/mallocexa.ppt">mallocexa.ppt</a>] 
<li>
[<a href="ics/vm/mallocexb.eps">mallocexb.eps</a>, <a href="ics/vm/mallocexb.ppt">mallocexb.ppt</a>] 
<li>
[<a href="ics/vm/mallocexc.eps">mallocexc.eps</a>, <a href="ics/vm/mallocexc.ppt">mallocexc.ppt</a>] 
<li>
[<a href="ics/vm/mallocexd.eps">mallocexd.eps</a>, <a href="ics/vm/mallocexd.ppt">mallocexd.ppt</a>] 
<li>
[<a href="ics/vm/mallocexe.eps">mallocexe.eps</a>, <a href="ics/vm/mallocexe.ppt">mallocexe.ppt</a>] 
</ul>
<li>Figure 10.37: Format of a simple heap block.<ul>
<li>
[<a href="ics/vm/implicitblock.eps">implicitblock.eps</a>, <a href="ics/vm/implicitblock.ppt">implicitblock.ppt</a>] 
</ul>
<li>Figure 10.38: Organizing the heap with an implicit free list.<ul>
<li>
[<a href="ics/vm/implicitlist.eps">implicitlist.eps</a>, <a href="ics/vm/implicitlist.ppt">implicitlist.ppt</a>] 
</ul>
<li>Figure 10.39: Splitting a free block to satisfy a three-word allocation request.<ul>
<li>
[<a href="ics/vm/implicitsplit.eps">implicitsplit.eps</a>, <a href="ics/vm/implicitsplit.ppt">implicitsplit.ppt</a>] 
</ul>
<li>Figure 10.40: An example of false fragmentation.<ul>
<li>
[<a href="ics/vm/implicitfrag.eps">implicitfrag.eps</a>, <a href="ics/vm/implicitfrag.ppt">implicitfrag.ppt</a>] 
</ul>
<li>Figure 10.41: Format of heap block that uses a boundary tag.<ul>
<li>
[<a href="ics/vm/boundarytags.eps">boundarytags.eps</a>, <a href="ics/vm/boundarytags.ppt">boundarytags.ppt</a>] 
</ul>
<li>Figure 10.42: Coalescing with boundary tags.<ul>
<li>
[<a href="ics/vm/coalesce1.eps">coalesce1.eps</a>, <a href="ics/vm/coalesce1.ppt">coalesce1.ppt</a>] 
<li>
[<a href="ics/vm/coalesce2.eps">coalesce2.eps</a>, <a href="ics/vm/coalesce2.ppt">coalesce2.ppt</a>] 
<li>
[<a href="ics/vm/coalesce3.eps">coalesce3.eps</a>, <a href="ics/vm/coalesce3.ppt">coalesce3.ppt</a>] 
<li>
[<a href="ics/vm/coalesce4.eps">coalesce4.eps</a>, <a href="ics/vm/coalesce4.ppt">coalesce4.ppt</a>] 
</ul>
<li>Figure 10.44: Invariant form of the implicit free list.<ul>
<li>
[<a href="ics/vm/mmimplicitlist.eps">mmimplicitlist.eps</a>, <a href="ics/vm/mmimplicitlist.ppt">mmimplicitlist.ppt</a>] 
</ul>
<li>Figure 10.50: Format of heap blocks that use doubly-linked free lists.<ul>
<li>
[<a href="ics/vm/linkedblocka.eps">linkedblocka.eps</a>, <a href="ics/vm/linkedblocka.ppt">linkedblocka.ppt</a>] 
<li>
[<a href="ics/vm/linkedblockf.eps">linkedblockf.eps</a>, <a href="ics/vm/linkedblockf.ppt">linkedblockf.ppt</a>] 
</ul>
<li>Figure 10.51: A garbage collector's view of memory as a directed graph.<ul>
<li>
[<a href="ics/vm/gcmem.eps">gcmem.eps</a>, <a href="ics/vm/gcmem.ppt">gcmem.ppt</a>] 
</ul>
<li>Figure 10.52: Integrating a conservative garbage collector and a C malloc package.<ul>
<li>
[<a href="ics/vm/cgc.eps">cgc.eps</a>, <a href="ics/vm/cgc.ppt">cgc.ppt</a>] 
</ul>
<li>Figure 10.54: Mark and sweep example.<ul>
<li>
[<a href="ics/vm/marksweepex.eps">marksweepex.eps</a>, <a href="ics/vm/marksweepex.ppt">marksweepex.ppt</a>] 
</ul>
<li>Figure 10.55: Left and right pointers in a balanced tree of allocated blocks.<ul>
<li>
[<a href="ics/vm/balancedtree.eps">balancedtree.eps</a>, <a href="ics/vm/balancedtree.ppt">balancedtree.ppt</a>] 
</ul>
</ul>
<h3>Chapter 11: System-Level I/O</h3>
<ul><li>Figure 11.11: Typical kernel data structures for open files.<ul>
<li>
[<a href="ics/io/fileorg.eps">fileorg.eps</a>, <a href="ics/io/fileorg.ppt">fileorg.ppt</a>] 
</ul>
<li>Figure 11.12: File sharing.<ul>
<li>
[<a href="ics/io/filesharing.eps">filesharing.eps</a>, <a href="ics/io/filesharing.ppt">filesharing.ppt</a>] 
</ul>
<li>Figure 11.13: How a child process inherits the parent's open files.<ul>
<li>
[<a href="ics/io/afterfork.eps">afterfork.eps</a>, <a href="ics/io/afterfork.ppt">afterfork.ppt</a>] 
</ul>
<li>Figure 11.14: Kernel data structures after redirecting standard output by calling dup2(4,1)<ul>
<li>
[<a href="ics/io/dupafter.eps">dupafter.eps</a>, <a href="ics/io/dupafter.ppt">dupafter.ppt</a>] 
</ul>
<li>Figure 11.15: Relationship between Unix I/O, standard I/O, and RIO.<ul>
<li>
[<a href="ics/io/iofunctions.eps">iofunctions.eps</a>, <a href="ics/io/iofunctions.ppt">iofunctions.ppt</a>] 
</ul>
</ul>
<h3>Chapter 12: Network Programming</h3>
<ul><li>Figure 12.1: A client-server transaction.<ul>
<li>
[<a href="ics/netp/cliservsteps.eps">cliservsteps.eps</a>, <a href="ics/netp/cliservsteps.ppt">cliservsteps.ppt</a>] 
</ul>
<li>Figure 12.2: Hardware organization of a network host.<ul>
<li>
[<a href="ics/netp/nethost.eps">nethost.eps</a>, <a href="ics/netp/nethost.ppt">nethost.ppt</a>] 
</ul>
<li>Figure 12.3: Ethernet segment.<ul>
<li>
[<a href="ics/netp/hub.eps">hub.eps</a>, <a href="ics/netp/hub.ppt">hub.ppt</a>] 
</ul>
<li>Figure 12.4: Bridged Ethernet segments.<ul>
<li>
[<a href="ics/netp/bridge.eps">bridge.eps</a>, <a href="ics/netp/bridge.ppt">bridge.ppt</a>] 
</ul>
<li>Figure 12.5: Conceptual view of a LAN.<ul>
<li>
[<a href="ics/netp/lan.eps">lan.eps</a>, <a href="ics/netp/lan.ppt">lan.ppt</a>] 
</ul>
<li>Figure 12.6: A small internet.<ul>
<li>
[<a href="ics/netp/internet.eps">internet.eps</a>, <a href="ics/netp/internet.ppt">internet.ppt</a>] 
</ul>
<li>Figure 12.7: How data travels from one host to another on an internet.<ul>
<li>
[<a href="ics/netp/intertrans.eps">intertrans.eps</a>, <a href="ics/netp/intertrans.ppt">intertrans.ppt</a>] 
</ul>
<li>Figure 12.8: Hardware and software organization of an Internet application.<ul>
<li>
[<a href="ics/netp/ipinternet.eps">ipinternet.eps</a>, <a href="ics/netp/ipinternet.ppt">ipinternet.ppt</a>] 
</ul>
<li>Figure 12.10: Subset of the Internet domain name hierarchy.<ul>
<li>
[<a href="ics/netp/domainnames.eps">domainnames.eps</a>, <a href="ics/netp/domainnames.ppt">domainnames.ppt</a>] 
</ul>
<li>Figure 12.13: Anatomy of an Internet connection<ul>
<li>
[<a href="ics/netp/connection.eps">connection.eps</a>, <a href="ics/netp/connection.ppt">connection.ppt</a>] 
</ul>
<li>Figure 12.14: Overview of the sockets interface.<ul>
<li>
[<a href="ics/netp/sockoverview.eps">sockoverview.eps</a>, <a href="ics/netp/sockoverview.ppt">sockoverview.ppt</a>] 
</ul>
<li>Figure 12.18: The roles of the listening and connected descriptors.<ul>
<li>
[<a href="ics/netp/accept.eps">accept.eps</a>, <a href="ics/netp/accept.ppt">accept.ppt</a>] 
</ul>
</ul>
<h3>Chapter 13: Concurrent Programming</h3>
<ul><li>Figure 13.1: Step 1: Server accepts connection request from client.<ul>
<li>
[<a href="ics/conc/conc1.eps">conc1.eps</a>, <a href="ics/conc/conc1.ppt">conc1.ppt</a>] 
</ul>
<li>Figure 13.2: Step 2: Server forks a child process to service the client.<ul>
<li>
[<a href="ics/conc/conc2.eps">conc2.eps</a>, <a href="ics/conc/conc2.ppt">conc2.ppt</a>] 
</ul>
<li>Figure 13.3: Step 3: Server accepts another connection request.<ul>
<li>
[<a href="ics/conc/conc3.eps">conc3.eps</a>, <a href="ics/conc/conc3.ppt">conc3.ppt</a>] 
</ul>
<li>Figure 13.4: Step 4: Server forks another child to service the new client.<ul>
<li>
[<a href="ics/conc/conc4.eps">conc4.eps</a>, <a href="ics/conc/conc4.ppt">conc4.ppt</a>] 
</ul>
<li>Figure 13.7: State machine for a logical flow in a concurrent event-driven echo server.<ul>
<li>
[<a href="ics/conc/state.eps">state.eps</a>, <a href="ics/conc/state.ppt">state.ppt</a>] 
</ul>
<li>Figure 13.12: Concurrent thread execution.<ul>
<li>
[<a href="ics/conc/concthreads.eps">concthreads.eps</a>, <a href="ics/conc/concthreads.ppt">concthreads.ppt</a>] 
</ul>
<li>Figure 13.17: IA32 assembly code for the counter loop in badcnt.c.<ul>
<li>
[<a href="ics/conc/badcntasm.eps">badcntasm.eps</a>, <a href="ics/conc/badcntasm.ppt">badcntasm.ppt</a>] 
</ul>
<li>Figure 13.19: Progress graph for the first loop iteration of badcnt.c.<ul>
<li>
[<a href="ics/conc/pg.eps">pg.eps</a>, <a href="ics/conc/pg.ppt">pg.ppt</a>] 
</ul>
<li>Figure 13.20: An example trajectory.<ul>
<li>
[<a href="ics/conc/trajectory.eps">trajectory.eps</a>, <a href="ics/conc/trajectory.ppt">trajectory.ppt</a>] 
</ul>
<li>Figure 13.21: Critical sections and unsafe regions.<ul>
<li>
[<a href="ics/conc/unsaferegion.eps">unsaferegion.eps</a>, <a href="ics/conc/unsaferegion.ppt">unsaferegion.ppt</a>] 
</ul>
<li>Figure 13.22: Safe and unsafe trajectories.<ul>
<li>
[<a href="ics/conc/safetraj.eps">safetraj.eps</a>, <a href="ics/conc/safetraj.ppt">safetraj.ppt</a>] 
</ul>
<li>Figure 13.23: Safe sharing with semaphores.<ul>
<li>
[<a href="ics/conc/pgsem.eps">pgsem.eps</a>, <a href="ics/conc/pgsem.ppt">pgsem.ppt</a>] 
</ul>
<li>Figure 13.24: Producer-consumer model.<ul>
<li>
[<a href="ics/conc/prodconsdef.eps">prodconsdef.eps</a>, <a href="ics/conc/prodconsdef.ppt">prodconsdef.ppt</a>] 
</ul>
<li>Figure 13.29: Organization of a prethreaded concurrent server.<ul>
<li>
[<a href="ics/conc/prethreaded.eps">prethreaded.eps</a>, <a href="ics/conc/prethreaded.ppt">prethreaded.ppt</a>] 
</ul>
<li>Figure 13.34: Relationships between the sets of reentrant, thread-safe, and nonthread-safe functions.<ul>
<li>
[<a href="ics/conc/threadsafe.eps">threadsafe.eps</a>, <a href="ics/conc/threadsafe.ppt">threadsafe.ppt</a>] 
</ul>
<li>Figure 13.39: Progress graph for a program that can deadlock.<ul>
<li>
[<a href="ics/conc/deadlock.eps">deadlock.eps</a>, <a href="ics/conc/deadlock.ppt">deadlock.ppt</a>] 
</ul>
<li>Figure 13.40: Progress graph for a deadlock-free program.<ul>
<li>
[<a href="ics/conc/deadlock2.eps">deadlock2.eps</a>, <a href="ics/conc/deadlock2.ppt">deadlock2.ppt</a>] 
</ul>
</ul>
<h3>Appendix A: HCL</h3>
<ul></ul>
<h3>Appendix B: Error Handling</h3>
<ul></ul>
</body></html>