[2025-09-17 06:01:57] START suite=qualcomm_srv trace=srv62_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv62_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2650110 heartbeat IPC: 3.773 cumulative IPC: 3.773 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5062200 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5062200 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5062201 heartbeat IPC: 4.146 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13439672 heartbeat IPC: 1.194 cumulative IPC: 1.194 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22345755 heartbeat IPC: 1.123 cumulative IPC: 1.157 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 30826500 heartbeat IPC: 1.179 cumulative IPC: 1.164 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 39339935 heartbeat IPC: 1.175 cumulative IPC: 1.167 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 47775437 heartbeat IPC: 1.185 cumulative IPC: 1.171 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 56335584 heartbeat IPC: 1.168 cumulative IPC: 1.17 (Simulation time: 00 hr 07 min 59 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 65021728 heartbeat IPC: 1.151 cumulative IPC: 1.167 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 73632573 heartbeat IPC: 1.161 cumulative IPC: 1.167 (Simulation time: 00 hr 10 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv62_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 82423769 heartbeat IPC: 1.138 cumulative IPC: 1.163 (Simulation time: 00 hr 11 min 09 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 85977472 cumulative IPC: 1.163 (Simulation time: 00 hr 12 min 18 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 85977472 cumulative IPC: 1.163 (Simulation time: 00 hr 12 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv62_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.163 instructions: 100000000 cycles: 85977472
CPU 0 Branch Prediction Accuracy: 91.56% MPKI: 14.89 Average ROB Occupancy at Mispredict: 27.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2785
BRANCH_INDIRECT: 0.4207
BRANCH_CONDITIONAL: 12.51
BRANCH_DIRECT_CALL: 0.7108
BRANCH_INDIRECT_CALL: 0.5133
BRANCH_RETURN: 0.4566


====Backend Stall Breakdown====
ROB_STALL: 177749
LQ_STALL: 0
SQ_STALL: 542750


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 131.87592
REPLAY_LOAD: 73.37423
NON_REPLAY_LOAD: 14.675343

== Total ==
ADDR_TRANS: 18067
REPLAY_LOAD: 11960
NON_REPLAY_LOAD: 147722

== Counts ==
ADDR_TRANS: 137
REPLAY_LOAD: 163
NON_REPLAY_LOAD: 10066

cpu0->cpu0_STLB TOTAL        ACCESS:    1761909 HIT:    1756464 MISS:       5445 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1761909 HIT:    1756464 MISS:       5445 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 192.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7656779 HIT:    6566735 MISS:    1090044 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6202066 HIT:    5294284 MISS:     907782 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     537206 HIT:     378408 MISS:     158798 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     907660 HIT:     892801 MISS:      14859 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9847 HIT:       1242 MISS:       8605 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14431314 HIT:    8095103 MISS:    6336211 MSHR_MERGE:    1521128
cpu0->cpu0_L1I LOAD         ACCESS:   14431314 HIT:    8095103 MISS:    6336211 MSHR_MERGE:    1521128
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.21 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29926256 HIT:   26605824 MISS:    3320432 MSHR_MERGE:    1386300
cpu0->cpu0_L1D LOAD         ACCESS:   16904045 HIT:   15179063 MISS:    1724982 MSHR_MERGE:     337966
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13010981 HIT:   11425390 MISS:    1585591 MSHR_MERGE:    1048322
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11230 HIT:       1371 MISS:       9859 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12074800 HIT:   10357065 MISS:    1717735 MSHR_MERGE:     864200
cpu0->cpu0_ITLB LOAD         ACCESS:   12074800 HIT:   10357065 MISS:    1717735 MSHR_MERGE:     864200
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.13 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28302480 HIT:   27089633 MISS:    1212847 MSHR_MERGE:     304473
cpu0->cpu0_DTLB LOAD         ACCESS:   28302480 HIT:   27089633 MISS:    1212847 MSHR_MERGE:     304473
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.04 cycles
cpu0->LLC TOTAL        ACCESS:    1310958 HIT:    1240609 MISS:      70349 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     907782 HIT:     881018 MISS:      26764 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     158798 HIT:     119741 MISS:      39057 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     235773 HIT:     235504 MISS:        269 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8605 HIT:       4346 MISS:       4259 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4177
  ROW_BUFFER_MISS:      65903
  AVG DBUS CONGESTED CYCLE: 3.624
Channel 0 WQ ROW_BUFFER_HIT:       1655
  ROW_BUFFER_MISS:      33568
  FULL:          0
Channel 0 REFRESHES ISSUED:       7165

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       541826       397162        85516         4943
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          404          356          225
  STLB miss resolved @ L2C                0          392          387          659          194
  STLB miss resolved @ LLC                0          206          482         2119          940
  STLB miss resolved @ MEM                0            6          269         1907         2380

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155990        50598      1110396       143067          610
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          226          129           58
  STLB miss resolved @ L2C                0           42           42           74           14
  STLB miss resolved @ LLC                0          230          370          558           75
  STLB miss resolved @ MEM                0            1           76          307          147
[2025-09-17 06:14:16] END   suite=qualcomm_srv trace=srv62_ap (rc=0)
