
Selected circuits
===================
 - **Circuit**: 8-bit unsigned adders
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8u_206 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog<sub>generic</sub>](add8u_206.v)]  [[C](add8u_206.c)] |
| add8u_1487 | 0.098 | 0.20 | 50.00 | 0.27 | 0.5 |  [[Verilog<sub>generic</sub>](add8u_1487.v)]  [[C](add8u_1487.c)] |
| add8u_03A | 0.21 | 0.59 | 75.00 | 0.61 | 2.0 |  [[Verilog<sub>generic</sub>](add8u_03A.v)]  [[C](add8u_03A.c)] |
| add8u_1733 | 0.45 | 1.37 | 87.50 | 1.23 | 8.0 |   [[Verilog<sub>PDK45</sub>](add8u_1733_pdk45.v)] [[C](add8u_1733.c)] |
| add8u_601 | 0.88 | 2.34 | 93.75 | 2.54 | 30 |   [[Verilog<sub>PDK45</sub>](add8u_601_pdk45.v)] [[C](add8u_601.c)] |
| add8u_C7B | 1.64 | 4.30 | 96.88 | 4.57 | 100 |  [[Verilog<sub>generic</sub>](add8u_C7B.v)]  [[C](add8u_C7B.c)] |
| add8u_13C | 3.38 | 8.98 | 99.22 | 9.06 | 420 |  [[Verilog<sub>generic</sub>](add8u_13C.v)]  [[C](add8u_13C.c)] |
| add8u_196 | 6.45 | 16.60 | 99.22 | 16.82 | 1488 |  [[Verilog<sub>generic</sub>](add8u_196.v)]  [[C](add8u_196.c)] |
| add8u_125 | 9.88 | 30.47 | 99.45 | 24.87 | 3803 |  [[Verilog<sub>generic</sub>](add8u_125.v)]  [[C](add8u_125.c)] |
| add8u_0C9 | 15.29 | 47.66 | 99.61 | 37.63 | 9126 |  [[Verilog<sub>generic</sub>](add8u_0C9.v)]  [[C](add8u_0C9.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, Z. Vasicek and R. Hrbacek, "Role of circuit representation in evolutionary design of energy-efficient approximate circuits" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: [10.1049/iet-cdt.2017.0188](https://dx.doi.org/10.1049/iet-cdt.2017.0188)
   - V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: [10.23919/DATE.2017.7926993](https://dx.doi.org/10.23919/DATE.2017.7926993)

             