INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:17:30 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_1
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 oehb0/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux0/tehb1/data_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.839ns (26.167%)  route 2.367ns (73.833%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 5.154 - 4.000 ) 
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=733, unset)          1.286     1.286    oehb0/clk
    SLICE_X12Y102        FDCE                                         r  oehb0/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDCE (Prop_fdce_C_Q)         0.259     1.545 r  oehb0/data_reg_reg[1]/Q
                         net (fo=5, routed)           0.569     2.114    oehb0/Q[1]
    SLICE_X10Y104        LUT4 (Prop_lut4_I0_O)        0.043     2.157 r  oehb0/dataOutArray[0]0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.157    cmpi1/S[0]
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.403 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.403    cmpi1/dataOutArray[0]0_carry_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.457 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.457    cmpi1/dataOutArray[0]0_carry__0_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.511 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.511    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.565 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=11, routed)          0.530     3.096    oehb4/condition[0][0]
    SLICE_X9Y111         LUT6 (Prop_lut6_I0_O)        0.043     3.139 r  oehb4/reg_value_i_2__6/O
                         net (fo=2, routed)           0.414     3.553    fork2/generateBlocks[0].regblock/reg_value_reg_3
    SLICE_X9Y108         LUT6 (Prop_lut6_I2_O)        0.043     3.596 r  fork2/generateBlocks[0].regblock/full_reg_i_5/O
                         net (fo=16, routed)          0.308     3.904    fork2/generateBlocks[1].regblock/reg_value_reg_2
    SLICE_X11Y110        LUT6 (Prop_lut6_I5_O)        0.043     3.947 r  fork2/generateBlocks[1].regblock/data_reg[31]_i_1__9/O
                         net (fo=32, routed)          0.545     4.492    mux0/tehb1/E[0]
    SLICE_X15Y104        FDCE                                         r  mux0/tehb1/data_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=733, unset)          1.154     5.154    mux0/tehb1/clk
    SLICE_X15Y104        FDCE                                         r  mux0/tehb1/data_reg_reg[10]/C
                         clock pessimism              0.107     5.261    
                         clock uncertainty           -0.035     5.226    
    SLICE_X15Y104        FDCE (Setup_fdce_C_CE)      -0.201     5.025    mux0/tehb1/data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -4.492    
  -------------------------------------------------------------------
                         slack                                  0.532    




