-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_147_W_hc_28_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_147_W_hc_28_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "10111101001010001001111001000011", 
    1 => "10111101000000110110101110010110", 
    2 => "10111101001010001110100110000010", 
    3 => "00111101000010101100111111011100", 
    4 => "10111101000111101110001011000001", 
    5 => "00111110111001101111101100101000", 
    6 => "10111101101100000100000110010110", 
    7 => "10111101001111010111100001010011", 
    8 => "00111101000101110010100010111011", 
    9 => "10111101001001011011001110101011", 
    10 => "10111100110010111000110001101010", 
    11 => "10111101001001111100100100001111", 
    12 => "00111101101001011000000001110110", 
    13 => "00111100101011110111101011001000", 
    14 => "10111110111000011101010011110000", 
    15 => "10111100101111011001100111101100", 
    16 => "00111011010110111100101010101010", 
    17 => "10111100110101100011100010111001", 
    18 => "10111100111101001011110001111010", 
    19 => "10111101000101001001111000011110", 
    20 => "10111100101000100111010110010011", 
    21 => "00111101001000100000100001101001", 
    22 => "00111101010100010101111111001100", 
    23 => "10111101000110000100001001100111", 
    24 => "00111101000100010010101100100111", 
    25 => "00111101001001111110110001001100", 
    26 => "10111101000101000011100100001101", 
    27 => "10111101000010111000011000110000", 
    28 => "00111100111110111100001001111000", 
    29 => "10111110011100110011100010101001", 
    30 => "10111101000111000110011110011000", 
    31 => "00111100110011100111100000111111", 
    32 => "10111101000011101101100110100000", 
    33 => "00111100111000101100110000101010", 
    34 => "10111101001010101000111111000010", 
    35 => "00111100100001100100100000010011", 
    36 => "10111110001011100010001001111100", 
    37 => "10111100110111110110110101110011", 
    38 => "00111101000101011110000011100001", 
    39 => "00111100111011011101100110010010", 
    40 => "10111101001010000011110101011010", 
    41 => "00111101001001101010000101010100", 
    42 => "00111100111011000011000010101110", 
    43 => "00111101001100100110010001101100", 
    44 => "10111101000010010001001000111110", 
    45 => "00111100111000100110011000111111", 
    46 => "10111101000100111001110101110101", 
    47 => "00111101000000111000001110110010", 
    48 => "00111101000001000111010010011101", 
    49 => "10111100101000111010110100000000", 
    50 => "10111110100100100110100000100000", 
    51 => "00111101100100010111010000010001", 
    52 => "00111100111011100111000111010101", 
    53 => "10111101000010000100110000111110", 
    54 => "10111101101001001000010000101011", 
    55 => "10111101001001111101110111011011", 
    56 => "10111100111011111011100111011100", 
    57 => "00111100111010001110001110110101", 
    58 => "10111101000110111110000000110110", 
    59 => "10111100111010101010110111011011", 
    60 => "00111101001101000010001101011100", 
    61 => "10111101000100011001010001011000", 
    62 => "00111101000100011000010000101111", 
    63 => "00111101010001111110010100111101" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_147_W_hc_28 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_147_W_hc_28 is
    component krnl_lstm_readVec2Stream_float_4u_147_W_hc_28_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_147_W_hc_28_rom_U :  component krnl_lstm_readVec2Stream_float_4u_147_W_hc_28_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


