

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Tue Dec  4 09:54:46 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.520|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    3|  10703|    3|  10703|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-------+----------+-----------+-----------+---------+----------+
        |                       |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- loop_wait_for_start  |    0|      0|         1|          1|          1|        0|    yes   |
        |- loop_height          |    0|  10700|  7 ~ 107 |          -|          -| 0 ~ 100 |    no    |
        | + loop_width          |    1|    101|         2|          1|          1| 0 ~ 100 |    yes   |
        | + loop_wait_for_eol   |    1|      1|         2|          1|          1|        0|    yes   |
        +-----------------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     170|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     350|
|Register         |        -|      -|     248|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     248|     520|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_300_p2                             |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_311_p2                             |     +    |      0|  0|  39|          32|           1|
    |AXI_video_strm_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp2_stage0_iter1          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_507                          |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op69_read_state6             |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond5_i_fu_295_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_i_fu_306_p2                      |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1          |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_fu_320_p2                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                             |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 170|         150|          87|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_0_data_out       |   9|          2|    8|         16|
    |AXI_video_strm_V_data_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_dest_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_last_V_0_data_out       |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_user_V_0_data_out       |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_0_state          |  15|          3|    2|          6|
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_axi_last_V_2_i_phi_fu_220_p4  |  15|          3|    1|          3|
    |ap_phi_mux_eol_2_i_phi_fu_244_p4         |   9|          2|    1|          2|
    |ap_phi_mux_eol_i_phi_fu_185_p4           |   9|          2|    1|          2|
    |ap_phi_mux_p_Val2_s_phi_fu_232_p4        |  15|          3|    8|         24|
    |axi_data_V1_i_reg_149                    |   9|          2|    8|         16|
    |axi_data_V_1_i_reg_204                   |   9|          2|    8|         16|
    |axi_data_V_3_i_reg_264                   |   9|          2|    8|         16|
    |axi_last_V1_i_reg_139                    |   9|          2|    1|          2|
    |axi_last_V_3_i_reg_252                   |   9|          2|    1|          2|
    |eol_2_i_reg_241                          |   9|          2|    1|          2|
    |eol_i_reg_181                            |   9|          2|    1|          2|
    |eol_reg_193                              |   9|          2|    1|          2|
    |img_cols_V_blk_n                         |   9|          2|    1|          2|
    |img_cols_V_out_blk_n                     |   9|          2|    1|          2|
    |img_data_stream_V_blk_n                  |   9|          2|    1|          2|
    |img_rows_V_blk_n                         |   9|          2|    1|          2|
    |img_rows_V_out_blk_n                     |   9|          2|    1|          2|
    |src_axis_TDATA_blk_n                     |   9|          2|    1|          2|
    |t_V_1_reg_170                            |   9|          2|   32|         64|
    |t_V_reg_159                              |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 350|         75|  132|        288|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |AXI_video_strm_V_data_V_0_payload_A  |   8|   0|    8|          0|
    |AXI_video_strm_V_data_V_0_payload_B  |   8|   0|    8|          0|
    |AXI_video_strm_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_dest_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                            |   8|   0|    8|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |axi_data_V1_i_reg_149                |   8|   0|    8|          0|
    |axi_data_V_1_i_reg_204               |   8|   0|    8|          0|
    |axi_data_V_3_i_reg_264               |   8|   0|    8|          0|
    |axi_last_V1_i_reg_139                |   1|   0|    1|          0|
    |axi_last_V_3_i_reg_252               |   1|   0|    1|          0|
    |brmerge_i_reg_379                    |   1|   0|    1|          0|
    |cols_V_reg_336                       |  32|   0|   32|          0|
    |eol_2_i_reg_241                      |   1|   0|    1|          0|
    |eol_i_reg_181                        |   1|   0|    1|          0|
    |eol_reg_193                          |   1|   0|    1|          0|
    |exitcond_i_reg_370                   |   1|   0|    1|          0|
    |i_V_reg_365                          |  32|   0|   32|          0|
    |rows_V_reg_331                       |  32|   0|   32|          0|
    |sof_1_i_fu_82                        |   1|   0|    1|          0|
    |t_V_1_reg_170                        |  32|   0|   32|          0|
    |t_V_reg_159                          |  32|   0|   32|          0|
    |tmp_data_V_reg_341                   |   8|   0|    8|          0|
    |tmp_last_V_reg_349                   |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 248|   0|  248|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|src_axis_TDATA            |  in |    8|    axis    | AXI_video_strm_V_data_V |    pointer   |
|src_axis_TVALID           |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|src_axis_TREADY           | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|src_axis_TDEST            |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|src_axis_TKEEP            |  in |    1|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|src_axis_TSTRB            |  in |    1|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|src_axis_TUSER            |  in |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|src_axis_TLAST            |  in |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|src_axis_TID              |  in |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
|img_rows_V_dout           |  in |   32|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_empty_n        |  in |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_read           | out |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_cols_V_dout           |  in |   32|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_empty_n        |  in |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_read           | out |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_data_stream_V_din     | out |    8|   ap_fifo  |    img_data_stream_V    |    pointer   |
|img_data_stream_V_full_n  |  in |    1|   ap_fifo  |    img_data_stream_V    |    pointer   |
|img_data_stream_V_write   | out |    1|   ap_fifo  |    img_data_stream_V    |    pointer   |
|img_rows_V_out_din        | out |   32|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_full_n     |  in |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_write      | out |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_cols_V_out_din        | out |   32|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_full_n     |  in |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_write      | out |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
+--------------------------+-----+-----+------------+-------------------------+--------------+

