{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/system_ila_0/U0/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "E0698DBB7E4F5BCEA82CFC5D3D48BAA4",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/U0/probe0_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/U0/probe0_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/U0/probe1_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/U0/probe2_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/U0/probe2_1[7]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/probe2_1[6]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/probe2_1[5]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/probe2_1[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/probe2_1[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/probe2_1[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/probe2_1[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/probe2_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ],
                        "native_ports": [
                            {
                                "name": "probe0",
                                "port_maps": [
                                    {
                                        "logical_port": "probe0",
                                        "physical_pin": {
                                            "id": 0,
                                            "name": "probe0",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "connectedBus": "rst_0_1",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe1",
                                        "physical_pin": {
                                            "id": 1,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "connectedBus": "UART_Controller_0_rx_data",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe2",
                                        "physical_pin": {
                                            "id": 2,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}