<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Mayo_keygen_MAYO_SHAKE_1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">Mayo_keygen_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>MAYO_SHAKE</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Nov 17 18:22:34 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e0c3df51</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e0c3df51</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Mayo_keygen_MAYO_SHAKE_1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Nov 17 18:22:34 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e0c3df51</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>olen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>write_adr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>read_adr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dyn_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_control</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BRAMA_we</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BRAMA_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_BRAMSIZE&apos;))">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BRAMA_din</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BRAMA_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BRAMA_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_BRAMSIZE</spirit:name>
        <spirit:displayName>C Bramsize</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_BRAMSIZE">31</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_WRITE_DESC_SIZE</spirit:name>
        <spirit:displayName>C Write Desc Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_WRITE_DESC_SIZE">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_READ_DESC_SIZE</spirit:name>
        <spirit:displayName>C Read Desc Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_READ_DESC_SIZE">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../src/hdl/SABER_HW/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_globals.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_round.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_round_constants_gen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../SHAKE_Saber/SHAKE_Saber.srcs/sources_1/new/MAYO_SHAKE.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Mayo_keygen_MAYO_SHAKE_1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>MAYO_SHAKE_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_BRAMSIZE</spirit:name>
      <spirit:displayName>C Bramsize</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_BRAMSIZE">31</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_WRITE_DESC_SIZE</spirit:name>
      <spirit:displayName>C Write Desc Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_WRITE_DESC_SIZE">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_READ_DESC_SIZE</spirit:name>
      <spirit:displayName>C Read Desc Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_READ_DESC_SIZE">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Mayo_keygen_MAYO_SHAKE_1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>MAYO_SHAKE_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afd967d_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6fbe0f_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1c4c51_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f4a94d_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38bdeb84_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e43699_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11cc2602_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383dca3a_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7042b8_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2211acd8_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0f4db2_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f383fec_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ed90f8_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a99b6e_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fde01a4_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e59f78_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79fdff4b_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16850b71_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11708a27_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fd82dc_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160392f8_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac71fc9_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd91ca3_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43966c97_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4785cc10_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18739af9_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13cdd452_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533b183e_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc63031_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@faec7dc_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4600c7_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63fbebef_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b09c2c_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa3042f_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34000da3_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a63a74_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f211d8_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1739ce3_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da0f22c_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1abd4b_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa469f2_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8f9d3d_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7434235d_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab9c7f1_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c01a593_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d375c53_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7141e71e_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e6cf2a_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1b7ad_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b56d50c_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae0cfca_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20340a38_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6a905a_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e59ff4_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b901b59_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27bf4cf4_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f06225_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480435c1_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c745b6c_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709cee1_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1635dcb2_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f627822_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa835bd_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e988970_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f171675_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278e2af6_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e90c2b_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6aa5b8_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@defc5b8_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc8fc69_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4240c317_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b00d8_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51748b9f_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89710_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1893da54_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64433d9f_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74dcd8e8_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531f0819_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8dd6272_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff2c43b_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b425fe_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274aa90b_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1fd5f0_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9c8a6e_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11794585_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a52ad07_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd7750e_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55545b1_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b76ceea_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d09f501_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574901b6_ARCHIVE_LOCATION">/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_shake</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.POLARITY" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_READ_DESC_SIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_WRITE_DESC_SIZE" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="25031715"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="16a90ae5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="5f073ed1"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="c9b36a65"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="3fcaf150"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
