<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Pipeline_mips.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Adder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_mem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Data_mem.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Data_mem.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Data_mem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Hazard_Unit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Hazard_Unit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Hazard_Unit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ins_mem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Ins_mem.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Ins_mem.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Ins_mem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MIPS.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MIPS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MIPS.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIPS.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MIPS.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MIPS.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPS_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPS_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux2to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux2to1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux3to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux3to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux3to1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Program_counter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Program_counter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Program_counter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg_EX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg_EX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg_EX.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg_ID.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg_ID.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg_ID.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Reg_ID_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg_IF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg_IF.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg_IF.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Reg_IF_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg_M.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg_M.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg_M.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Reg_M_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SL2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SL2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SL2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="regfile.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="regfile.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="regfile.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="regfile.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regfile.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="regfile.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="regfile.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="regfile.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="regfile_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="regfile_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="regfile_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_pc_save.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_pc_save.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register_pc_save.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="signextend.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="signextend.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="signextend.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1656328851" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1656328851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1657007906" xil_pn:in_ck="6680952509834567411" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1657007906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_control.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="Data_mem.v"/>
      <outfile xil_pn:name="Hazard_Unit.v"/>
      <outfile xil_pn:name="Ins_mem.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="Mux2to1.v"/>
      <outfile xil_pn:name="Mux3to1.v"/>
      <outfile xil_pn:name="Program_counter.v"/>
      <outfile xil_pn:name="Reg_EX.v"/>
      <outfile xil_pn:name="Reg_ID.v"/>
      <outfile xil_pn:name="Reg_IF.v"/>
      <outfile xil_pn:name="Reg_M.v"/>
      <outfile xil_pn:name="SL2.v"/>
      <outfile xil_pn:name="TB.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="signextend.v"/>
    </transform>
    <transform xil_pn:end_ts="1656831615" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8114481031965298669" xil_pn:start_ts="1656831615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656831615" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8481777695949184597" xil_pn:start_ts="1656831615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656328851" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1899590484790516601" xil_pn:start_ts="1656328851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1657007906" xil_pn:in_ck="6680952509834567411" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1657007906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_control.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="Data_mem.v"/>
      <outfile xil_pn:name="Hazard_Unit.v"/>
      <outfile xil_pn:name="Ins_mem.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="Mux2to1.v"/>
      <outfile xil_pn:name="Mux3to1.v"/>
      <outfile xil_pn:name="Program_counter.v"/>
      <outfile xil_pn:name="Reg_EX.v"/>
      <outfile xil_pn:name="Reg_ID.v"/>
      <outfile xil_pn:name="Reg_IF.v"/>
      <outfile xil_pn:name="Reg_M.v"/>
      <outfile xil_pn:name="SL2.v"/>
      <outfile xil_pn:name="TB.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="signextend.v"/>
    </transform>
    <transform xil_pn:end_ts="1657007909" xil_pn:in_ck="6680952509834567411" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="573815481997892505" xil_pn:start_ts="1657007906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_beh.prj"/>
      <outfile xil_pn:name="TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1657011200" xil_pn:in_ck="8252773187923750264" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4036810941059489820" xil_pn:start_ts="1657011199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1655982943" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1655982943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656346079" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2570497152612828882" xil_pn:start_ts="1656346079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656346079" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1899590484790516601" xil_pn:start_ts="1656346079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655982943" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1655982943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656346079" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5762625869467080144" xil_pn:start_ts="1656346079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655982943" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1655982943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656346079" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2705631387950901827" xil_pn:start_ts="1656346079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656346094" xil_pn:in_ck="3604758360211501753" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7017549819775191272" xil_pn:start_ts="1656346079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
