****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Tue May 23 19:19:08 2023
****************************************


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.9281 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1393 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1393 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2364 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/CLK (SDFFX2_LVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2364 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/Q (SDFFX2_LVT)
                                                     0.0611   1.0000            0.3335     1.5699 f
  I_RISC_CORE/Oprnd_A[0] (net)
                               6   3.6904 
  I_RISC_CORE/ZBUF_532_inst_27139/A (NBUFFX2_HVT)
                                            0.0000   0.0611   1.0000   0.0000   0.0000     1.5699 f
  I_RISC_CORE/ZBUF_532_inst_27139/Y (NBUFFX2_HVT)    0.1860   1.0000            0.2791     1.8490 f
  I_RISC_CORE/ZBUF_532_102 (net)
                               9   3.8234 
  I_RISC_CORE/U300/A2 (OR2X1_HVT)           0.0000   0.1860   1.0000   0.0000   0.0000     1.8490 f
  I_RISC_CORE/U300/Y (OR2X1_HVT)                     0.1520   1.0000            0.4378     2.2868 f
  I_RISC_CORE/n709 (net)       2   1.0322 
  I_RISC_CORE/U301/A2 (NOR2X0_HVT)          0.0000   0.1520   1.0000   0.0000   0.0000     2.2868 f
  I_RISC_CORE/U301/Y (NOR2X0_HVT)                    0.1438   1.0000            0.5347     2.8215 r
  I_RISC_CORE/n695 (net)       3   1.4726 
  I_RISC_CORE/U302/A1 (AND2X1_HVT)          0.0000   0.1438   1.0000   0.0000   0.0000     2.8215 r
  I_RISC_CORE/U302/Y (AND2X1_HVT)                    0.1702   1.0000            0.3935     3.2151 r
  I_RISC_CORE/n354 (net)       3   1.3157 
  I_RISC_CORE/U695/A1 (AND2X1_HVT)          0.0000   0.1702   1.0000   0.0000   0.0000     3.2151 r
  I_RISC_CORE/U695/Y (AND2X1_HVT)                    0.1733   1.0000            0.4112     3.6263 r
  I_RISC_CORE/n871 (net)       3   1.3980 
  I_RISC_CORE/U976/A1 (OA21X1_HVT)          0.0000   0.1733   1.0000   0.0000   0.0000     3.6263 r
  I_RISC_CORE/U976/Y (OA21X1_HVT)                    0.1883   1.0000            0.5440     4.1703 r
  I_RISC_CORE/n999 (net)       2   0.8293 
  I_RISC_CORE/U979/A1 (AND3X1_HVT)          0.0000   0.1883   1.0000   0.0000   0.0000     4.1703 r
  I_RISC_CORE/U979/Y (AND3X1_HVT)                    0.1902   1.0000            0.5349     4.7053 r
  I_RISC_CORE/n591 (net)       1   0.3947 
  I_RISC_CORE/U980/A2 (MUX21X1_HVT)         0.0000   0.1902   1.0000   0.0000   0.0000     4.7053 r
  I_RISC_CORE/U980/Y (MUX21X1_HVT)                   0.2189   1.0000            0.6056     5.3108 r
  I_RISC_CORE/n597 (net)       1   0.3784 
  I_RISC_CORE/U983/A2 (AND4X1_HVT)          0.0000   0.2189   1.0000   0.0000   0.0000     5.3108 r
  I_RISC_CORE/U983/Y (AND4X1_HVT)                    0.2606   1.0000            0.8311     6.1419 r
  I_RISC_CORE/n599 (net)       1   0.3615 
  I_RISC_CORE/U984/A3 (OA21X1_HVT)          0.0000   0.2606   1.0000   0.0000   0.0000     6.1419 r
  I_RISC_CORE/U984/Y (OA21X1_HVT)                    0.1743   1.0000            0.4943     6.6362 r
  I_RISC_CORE/n606 (net)       1   0.4630 
  I_RISC_CORE/U988/A2 (NAND4X0_HVT)         0.0000   0.1743   1.0000   0.0000   0.0000     6.6362 r
  I_RISC_CORE/U988/Y (NAND4X0_HVT)                   0.4429   1.0000            0.5090     7.1452 f
  I_RISC_CORE/n608 (net)       1   0.4403 
  I_RISC_CORE/U989/A3 (AOI21X1_HVT)         0.0000   0.4429   1.0000   0.0000   0.0000     7.1452 f
  I_RISC_CORE/U989/Y (AOI21X1_HVT)                   0.1415   1.0000            0.6943     7.8395 r
  I_RISC_CORE/n1029_CDR1 (net)
                               2   1.1539 
  I_RISC_CORE/U990/A2 (NOR2X1_HVT)          0.0000   0.1415   1.0000   0.0000   0.0000     7.8395 r
  I_RISC_CORE/U990/Y (NOR2X1_HVT)                    0.1123   1.0000            0.4312     8.2707 f
  I_RISC_CORE/I_ALU_Result_7_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/D (SDFFX1_HVT)
                                            0.0000   0.1123   1.0000   0.0000   0.0000     8.2707 f
  data arrival time                                                                        8.2707

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0951     3.6192
  clock uncertainty                                                            -0.1000     3.5192
  library setup time                                          1.0000           -1.2359     2.2834
  data required time                                                                       2.2834
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2834
  data arrival time                                                                       -8.2707
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.9874

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -5.9874 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.9720 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFX1_RVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/Q (SDFFX1_RVT)
                                                     0.1284   1.0000            0.5150     1.7499 r
  I_RISC_CORE/Xecutng_Instrn[28] (net)
                               7   3.1443 
  I_RISC_CORE/U259/A1 (NOR2X1_HVT)          0.0000   0.1284   1.0000   0.0000   0.0000     1.7499 r
  I_RISC_CORE/U259/Y (NOR2X1_HVT)                    0.1319   1.0000            0.4680     2.2179 f
  I_RISC_CORE/n28 (net)        2   1.0302 
  I_RISC_CORE/U263/A (INVX0_LVT)            0.0000   0.1319   1.0000   0.0000   0.0000     2.2179 f
  I_RISC_CORE/U263/Y (INVX0_LVT)                     0.0672   1.0000            0.0902     2.3080 r
  I_RISC_CORE/n30 (net)        1   0.5649 
  I_RISC_CORE/U264/A2 (NOR2X0_HVT)          0.0000   0.0672   1.0000   0.0000   0.0000     2.3080 r
  I_RISC_CORE/U264/Y (NOR2X0_HVT)                    0.1377   1.0000            0.4003     2.7083 f
  I_RISC_CORE/n41 (net)        2   1.2028 
  I_RISC_CORE/U266/A1 (AND2X4_HVT)          0.0000   0.1377   1.0000   0.0000   0.0000     2.7083 f
  I_RISC_CORE/U266/Y (AND2X4_HVT)                    0.3518   1.0000            0.5759     3.2842 f
  I_RISC_CORE/n878 (net)      16   7.2923 
  I_RISC_CORE/U1060/A (INVX2_HVT)           0.0000   0.3518   1.0000   0.0000   0.0000     3.2842 f
  I_RISC_CORE/U1060/Y (INVX2_HVT)                    0.1775   1.0000            0.2920     3.5762 r
  I_RISC_CORE/n1402 (net)      5   2.1972 
  I_RISC_CORE/U902/A2 (NAND2X1_HVT)         0.0000   0.1775   1.0000   0.0000   0.0000     3.5762 r
  I_RISC_CORE/U902/Y (NAND2X1_HVT)                   0.1542   1.0000            0.6183     4.1945 f
  I_RISC_CORE/n880 (net)       4   1.4768 
  I_RISC_CORE/U1072/A3 (OA21X1_HVT)         0.0000   0.1542   1.0000   0.0000   0.0000     4.1945 f
  I_RISC_CORE/U1072/Y (OA21X1_HVT)                   0.1862   1.0000            0.4186     4.6132 f
  I_RISC_CORE/n734 (net)       2   0.8363 
  I_RISC_CORE/U1073/A3 (AO21X1_HVT)         0.0000   0.1862   1.0000   0.0000   0.0000     4.6132 f
  I_RISC_CORE/U1073/Y (AO21X1_HVT)                   0.1676   1.0000            0.3717     4.9849 f
  I_RISC_CORE/n694 (net)       1   0.4010 
  I_RISC_CORE/U1075/A1 (NAND2X0_HVT)        0.0000   0.1676   1.0000   0.0000   0.0000     4.9849 f
  I_RISC_CORE/U1075/Y (NAND2X0_HVT)                  0.1680   1.0000            0.2151     5.1999 r
  I_RISC_CORE/n706 (net)       1   0.4050 
  I_RISC_CORE/U1082/A1 (AND4X1_HVT)         0.0000   0.1680   1.0000   0.0000   0.0000     5.1999 r
  I_RISC_CORE/U1082/Y (AND4X1_HVT)                   0.2613   1.0000            0.7130     5.9129 r
  I_RISC_CORE/n716 (net)       1   0.3784 
  I_RISC_CORE/U1088/A2 (AND4X1_HVT)         0.0000   0.2613   1.0000   0.0000   0.0000     5.9129 r
  I_RISC_CORE/U1088/Y (AND4X1_HVT)                   0.2607   1.0000            0.8566     6.7695 r
  I_RISC_CORE/n718 (net)       1   0.3615 
  I_RISC_CORE/U1089/A3 (OA21X1_HVT)         0.0000   0.2607   1.0000   0.0000   0.0000     6.7695 r
  I_RISC_CORE/U1089/Y (OA21X1_HVT)                   0.2011   1.0000            0.5188     7.2883 r
  I_RISC_CORE/n1028_CDR1 (net)
                               2   1.1623 
  I_RISC_CORE/U1090/A2 (NOR2X0_HVT)         0.0000   0.2011   1.0000   0.0000   0.0000     7.2883 r
  I_RISC_CORE/U1090/Y (NOR2X0_HVT)                   0.1123   1.0000            0.4763     7.7646 f
  I_RISC_CORE/I_ALU_Result_2_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.1123   1.0000   0.0000   0.0000     7.7646 f
  data arrival time                                                                        7.7646

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0868     3.6109
  clock uncertainty                                                            -0.1000     3.5109
  library setup time                                          1.0000           -1.2359     2.2750
  data required time                                                                       2.2750
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2750
  data arrival time                                                                       -7.7646
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.4896

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -5.4896 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.4702 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.2350   1.0000            1.2212     2.4561 r
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   5.4955 
  I_RISC_CORE/U296/A2 (NAND2X0_HVT)         0.0000   0.2350   1.0000   0.0000   0.0000     2.4561 r
  I_RISC_CORE/U296/Y (NAND2X0_HVT)                   0.2660   1.0000            0.3766     2.8327 f
  I_RISC_CORE/n46 (net)        2   1.0152 
  I_RISC_CORE/U298/A1 (OR2X4_HVT)           0.0000   0.2660   1.0000   0.0000   0.0000     2.8327 f
  I_RISC_CORE/U298/Y (OR2X4_HVT)                     0.2928   1.0000            0.8052     3.6379 f
  I_RISC_CORE/n755 (net)      12   5.9734 
  I_RISC_CORE/U1263/A (INVX2_HVT)           0.0000   0.2928   1.0000   0.0000   0.0000     3.6379 f
  I_RISC_CORE/U1263/Y (INVX2_HVT)                    0.1767   1.0000            0.2816     3.9195 r
  I_RISC_CORE/n1408 (net)      9   3.9656 
  I_RISC_CORE/U1218/A2 (NAND2X0_HVT)        0.0000   0.1767   1.0000   0.0000   0.0000     3.9195 r
  I_RISC_CORE/U1218/Y (NAND2X0_HVT)                  0.2331   1.0000            0.3082     4.2277 f
  I_RISC_CORE/n997 (net)       2   0.7771 
  I_RISC_CORE/U1303/A2 (AND2X1_HVT)         0.0000   0.2331   1.0000   0.0000   0.0000     4.2277 f
  I_RISC_CORE/U1303/Y (AND2X1_HVT)                   0.1323   1.0000            0.4087     4.6364 f
  I_RISC_CORE/n1000 (net)      1   0.3809 
  I_RISC_CORE/U1304/A1 (MUX21X1_HVT)        0.0000   0.1323   1.0000   0.0000   0.0000     4.6364 f
  I_RISC_CORE/U1304/Y (MUX21X1_HVT)                  0.3115   1.0000            0.7534     5.3898 f
  I_RISC_CORE/n1011 (net)      1   0.5504 
  I_RISC_CORE/U1309/A1 (NAND4X0_RVT)        0.0000   0.3115   1.0000   0.0000   0.0000     5.3898 f
  I_RISC_CORE/U1309/Y (NAND4X0_RVT)                  0.1739   1.0000            0.2735     5.6633 r
  I_RISC_CORE/n1012 (net)      1   0.4387 
  I_RISC_CORE/U1310/A3 (AOI21X1_HVT)        0.0000   0.1739   1.0000   0.0000   0.0000     5.6633 r
  I_RISC_CORE/U1310/Y (AOI21X1_HVT)                  0.1141   1.0000            0.4537     6.1170 f
  I_RISC_CORE/n1015 (net)      1   0.3302 
  I_RISC_CORE/U1311/A3 (OA21X1_HVT)         0.0000   0.1141   1.0000   0.0000   0.0000     6.1170 f
  I_RISC_CORE/U1311/Y (OA21X1_HVT)                   0.1703   1.0000            0.3647     6.4817 f
  I_RISC_CORE/n1023 (net)      1   0.3558 
  I_RISC_CORE/U1315/A3 (NAND4X1_HVT)        0.0000   0.1703   1.0000   0.0000   0.0000     6.4817 f
  I_RISC_CORE/U1315/Y (NAND4X1_HVT)                  0.1806   1.0000            0.8400     7.3217 r
  I_RISC_CORE/n1092 (net)      2   1.0149 
  I_RISC_CORE/U1345/A1 (AND2X1_HVT)         0.0000   0.1806   1.0000   0.0000   0.0000     7.3217 r
  I_RISC_CORE/U1345/Y (AND2X1_HVT)                   0.1369   1.0000            0.3863     7.7080 r
  I_RISC_CORE/I_ALU_Result_6_ (net)
                               1   0.4027 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/D (SDFFX1_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     7.7080 r
  data arrival time                                                                        7.7080

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0868     3.6109
  clock uncertainty                                                            -0.1000     3.5109
  library setup time                                          1.0000           -1.1565     2.3544
  data required time                                                                       2.3544
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3544
  data arrival time                                                                       -7.7080
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.3536

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -5.3536 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.3342 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.9281 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1393 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1393 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2364 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/CLK (SDFFX2_LVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2364 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/Q (SDFFX2_LVT)
                                                     0.0611   1.0000            0.3335     1.5699 f
  I_RISC_CORE/Oprnd_A[0] (net)
                               6   3.6904 
  I_RISC_CORE/ZBUF_532_inst_27139/A (NBUFFX2_HVT)
                                            0.0000   0.0611   1.0000   0.0000   0.0000     1.5699 f
  I_RISC_CORE/ZBUF_532_inst_27139/Y (NBUFFX2_HVT)    0.1860   1.0000            0.2791     1.8490 f
  I_RISC_CORE/ZBUF_532_102 (net)
                               9   3.8234 
  I_RISC_CORE/U300/A2 (OR2X1_HVT)           0.0000   0.1860   1.0000   0.0000   0.0000     1.8490 f
  I_RISC_CORE/U300/Y (OR2X1_HVT)                     0.1520   1.0000            0.4378     2.2868 f
  I_RISC_CORE/n709 (net)       2   1.0322 
  I_RISC_CORE/U301/A2 (NOR2X0_HVT)          0.0000   0.1520   1.0000   0.0000   0.0000     2.2868 f
  I_RISC_CORE/U301/Y (NOR2X0_HVT)                    0.1438   1.0000            0.5347     2.8215 r
  I_RISC_CORE/n695 (net)       3   1.4726 
  I_RISC_CORE/U302/A1 (AND2X1_HVT)          0.0000   0.1438   1.0000   0.0000   0.0000     2.8215 r
  I_RISC_CORE/U302/Y (AND2X1_HVT)                    0.1702   1.0000            0.3935     3.2151 r
  I_RISC_CORE/n354 (net)       3   1.3157 
  I_RISC_CORE/U695/A1 (AND2X1_HVT)          0.0000   0.1702   1.0000   0.0000   0.0000     3.2151 r
  I_RISC_CORE/U695/Y (AND2X1_HVT)                    0.1733   1.0000            0.4112     3.6263 r
  I_RISC_CORE/n871 (net)       3   1.3980 
  I_RISC_CORE/U697/A1 (AND2X1_HVT)          0.0000   0.1733   1.0000   0.0000   0.0000     3.6263 r
  I_RISC_CORE/U697/Y (AND2X1_HVT)                    0.1774   1.0000            0.4161     4.0424 r
  I_RISC_CORE/n403 (net)       3   1.5106 
  I_RISC_CORE/U701/A2 (OA21X1_HVT)          0.0000   0.1774   1.0000   0.0000   0.0000     4.0424 r
  I_RISC_CORE/U701/Y (OA21X1_HVT)                    0.1940   1.0000            0.5208     4.5632 r
  I_RISC_CORE/n406 (net)       2   0.9824 
  I_RISC_CORE/U761/A1 (AND2X1_HVT)          0.0000   0.1940   1.0000   0.0000   0.0000     4.5632 r
  I_RISC_CORE/U761/Y (AND2X1_HVT)                    0.1366   1.0000            0.3938     4.9570 r
  I_RISC_CORE/n407 (net)       1   0.3947 
  I_RISC_CORE/U762/A2 (MUX21X1_HVT)         0.0000   0.1366   1.0000   0.0000   0.0000     4.9570 r
  I_RISC_CORE/U762/Y (MUX21X1_HVT)                   0.2190   1.0000            0.5753     5.5323 r
  I_RISC_CORE/n409 (net)       1   0.3804 
  I_RISC_CORE/U763/A4 (AND4X1_HVT)          0.0000   0.2190   1.0000   0.0000   0.0000     5.5323 r
  I_RISC_CORE/U763/Y (AND4X1_HVT)                    0.2623   1.0000            0.9193     6.4516 r
  I_RISC_CORE/n418 (net)       1   0.4026 
  I_RISC_CORE/U766/A2 (NAND3X1_HVT)         0.0000   0.2623   1.0000   0.0000   0.0000     6.4516 r
  I_RISC_CORE/U766/Y (NAND3X1_HVT)                   0.1519   1.0000            0.8350     7.2866 f
  I_RISC_CORE/n1030 (net)      2   1.0844 
  I_RISC_CORE/U767/A1 (AND2X1_HVT)          0.0000   0.1519   1.0000   0.0000   0.0000     7.2866 f
  I_RISC_CORE/U767/Y (AND2X1_HVT)                    0.1326   1.0000            0.3296     7.6163 f
  I_RISC_CORE/I_ALU_Result_8_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/D (SDFFX1_HVT)
                                            0.0000   0.1326   1.0000   0.0000   0.0000     7.6163 f
  data arrival time                                                                        7.6163

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0951     3.6192
  clock uncertainty                                                            -0.1000     3.5192
  library setup time                                          1.0000           -1.2475     2.2717
  data required time                                                                       2.2717
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2717
  data arrival time                                                                       -7.6163
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.3446

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -5.3446 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.3293 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U176/A1 (NOR2X1_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U176/Y (NOR2X1_HVT)                    0.1052   1.0000            0.5505     3.1729 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1052   1.0000   0.0000   0.0000     3.1729 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1697   1.0000            1.0273     4.2002 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1697   1.0000   0.0000   0.0000     4.2002 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0753   1.0000            0.1974     4.3976 f
  I_RISC_CORE/n134 (net)       2   0.9357 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.0753   1.0000   0.0000   0.0000     4.3976 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5501     4.9476 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     4.9476 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2041   1.0000            0.2759     5.2236 r
  I_RISC_CORE/n187 (net)      10   4.3942 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2041   1.0000   0.0000   0.0000     5.2236 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4897     5.7133 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U182/A3 (NAND3X1_RVT)         0.0000   0.1865   1.0000   0.0000   0.0000     5.7133 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                   0.0768   1.0000            0.3600     6.0732 f
  I_RISC_CORE/n191 (net)       5   2.0574 
  I_RISC_CORE/U494/A1 (AO21X1_HVT)          0.0000   0.0768   1.0000   0.0000   0.0000     6.0732 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                    0.1688   1.0000            0.4855     6.5587 f
  I_RISC_CORE/n186 (net)       1   0.4125 
  I_RISC_CORE/U496/A3 (AO222X1_HVT)         0.0000   0.1688   1.0000   0.0000   0.0000     6.5587 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                   0.1869   1.0000            0.6913     7.2500 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Next_Stack[0] (net)
                               1   0.4367 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                            0.0000   0.1869   1.0000   0.0000   0.0000     7.2500 f
  data arrival time                                                                        7.2500

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4366 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4366 r
  clock reconvergence pessimism                                                 0.0868     3.5234
  clock uncertainty                                                            -0.1000     3.4234
  library setup time                                          1.0000           -1.4203     2.0031
  data required time                                                                       2.0031
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0031
  data arrival time                                                                       -7.2500
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.2469

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0540 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0540 

  slack (with derating applied) (VIOLATED)                                     -5.2469 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.2322 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.2350   1.0000            1.2212     2.4561 r
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   5.4955 
  I_RISC_CORE/U296/A2 (NAND2X0_HVT)         0.0000   0.2350   1.0000   0.0000   0.0000     2.4561 r
  I_RISC_CORE/U296/Y (NAND2X0_HVT)                   0.2660   1.0000            0.3766     2.8327 f
  I_RISC_CORE/n46 (net)        2   1.0152 
  I_RISC_CORE/U298/A1 (OR2X4_HVT)           0.0000   0.2660   1.0000   0.0000   0.0000     2.8327 f
  I_RISC_CORE/U298/Y (OR2X4_HVT)                     0.2928   1.0000            0.8052     3.6379 f
  I_RISC_CORE/n755 (net)      12   5.9734 
  I_RISC_CORE/U1263/A (INVX2_HVT)           0.0000   0.2928   1.0000   0.0000   0.0000     3.6379 f
  I_RISC_CORE/U1263/Y (INVX2_HVT)                    0.1767   1.0000            0.2816     3.9195 r
  I_RISC_CORE/n1408 (net)      9   3.9656 
  I_RISC_CORE/U303/A1 (NAND2X0_HVT)         0.0000   0.1767   1.0000   0.0000   0.0000     3.9195 r
  I_RISC_CORE/U303/Y (NAND2X0_HVT)                   0.2198   1.0000            0.2574     4.1768 f
  I_RISC_CORE/n87 (net)        2   0.6856 
  I_RISC_CORE/U347/A3 (OA21X1_HVT)          0.0000   0.2198   1.0000   0.0000   0.0000     4.1768 f
  I_RISC_CORE/U347/Y (OA21X1_HVT)                    0.1711   1.0000            0.4507     4.6276 f
  I_RISC_CORE/n89 (net)        1   0.3809 
  I_RISC_CORE/U349/A1 (MUX21X1_HVT)         0.0000   0.1711   1.0000   0.0000   0.0000     4.6276 f
  I_RISC_CORE/U349/Y (MUX21X1_HVT)                   0.2988   1.0000            0.7600     5.3876 f
  I_RISC_CORE/n100 (net)       1   0.3689 
  I_RISC_CORE/U361/A1 (AND4X1_HVT)          0.0000   0.2988   1.0000   0.0000   0.0000     5.3876 f
  I_RISC_CORE/U361/Y (AND4X1_HVT)                    0.2641   1.0000            0.6614     6.0490 f
  I_RISC_CORE/n109 (net)       1   0.3436 
  I_RISC_CORE/U369/A2 (AND4X2_HVT)          0.0000   0.2641   1.0000   0.0000   0.0000     6.0490 f
  I_RISC_CORE/U369/Y (AND4X2_HVT)                    0.1268   1.0000            0.9619     7.0109 f
  I_RISC_CORE/n1027_CDR1 (net)
                               2   1.1216 
  I_RISC_CORE/U370/A1 (NOR2X1_HVT)          0.0000   0.1268   1.0000   0.0000   0.0000     7.0109 f
  I_RISC_CORE/U370/Y (NOR2X1_HVT)                    0.1058   1.0000            0.5410     7.5519 r
  I_RISC_CORE/I_ALU_Result_4_ (net)
                               1   0.4027 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/D (SDFFX2_HVT)
                                            0.0000   0.1058   1.0000   0.0000   0.0000     7.5519 r
  data arrival time                                                                        7.5519

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0868     3.6109
  clock uncertainty                                                            -0.1000     3.5109
  library setup time                                          1.0000           -1.1887     2.3222
  data required time                                                                       2.3222
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3222
  data arrival time                                                                       -7.5519
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.2297

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -5.2297 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.2103 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9185 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2056     1.1241 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1241 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0519   1.0000            0.0976     1.2218 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.4755 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_RVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000     1.2218 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/Q (SDFFX2_RVT)
                                                     0.1019   1.0000            0.5709     1.7927 r
  I_RISC_CORE/n320 (net)       5   2.6726 
  I_RISC_CORE/U1354/A (NBUFFX4_HVT)         0.0000   0.1019   1.0000   0.0000   0.0000     1.7927 r
  I_RISC_CORE/U1354/Y (NBUFFX4_HVT)                  0.1937   1.0000            0.3120     2.1046 r
  I_RISC_CORE/n1492 (net)      8   6.2120 
  I_RISC_CORE/U800/A1 (AND2X1_HVT)          0.0000   0.1937   1.0000   0.0000   0.0000     2.1046 r
  I_RISC_CORE/U800/Y (AND2X1_HVT)                    0.2055   1.0000            0.4476     2.5522 r
  I_RISC_CORE/n444 (net)       3   2.2719 
  I_RISC_CORE/U810/A2 (XOR3X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     2.5522 r
  I_RISC_CORE/U810/Y (XOR3X1_HVT)                    0.2571   1.0000            1.5028     4.0550 f
  I_RISC_CORE/n448 (net)       2   1.7189 
  I_RISC_CORE/U812/A2 (XOR3X1_HVT)          0.0000   0.2571   1.0000   0.0000   0.0000     4.0550 f
  I_RISC_CORE/U812/Y (XOR3X1_HVT)                    0.2610   1.0000            1.5500     5.6050 f
  I_RISC_CORE/n898 (net)       1   1.8584 
  I_RISC_CORE/U1237/A (FADDX1_LVT)          0.0000   0.2610   1.0000   0.0000   0.0000     5.6050 f
  I_RISC_CORE/U1237/S (FADDX1_LVT)                   0.0759   1.0000            0.3231     5.9281 f
  I_RISC_CORE/n899 (net)       1   0.4010 
  I_RISC_CORE/U1238/A1 (NAND2X0_HVT)        0.0000   0.0759   1.0000   0.0000   0.0000     5.9281 f
  I_RISC_CORE/U1238/Y (NAND2X0_HVT)                  0.1800   1.0000            0.1419     6.0700 r
  I_RISC_CORE/n907 (net)       1   0.4050 
  I_RISC_CORE/U1242/A1 (AND4X1_HVT)         0.0000   0.1800   1.0000   0.0000   0.0000     6.0700 r
  I_RISC_CORE/U1242/Y (AND4X1_HVT)                   0.2638   1.0000            0.7213     6.7913 r
  I_RISC_CORE/n917 (net)       1   0.4367 
  I_RISC_CORE/U85/A2 (NAND4X1_RVT)          0.0000   0.2638   1.0000   0.0000   0.0000     6.7913 r
  I_RISC_CORE/U85/Y (NAND4X1_RVT)                    0.0785   1.0000            0.4421     7.2335 f
  I_RISC_CORE/n239 (net)       2   1.0488 
  I_RISC_CORE/ZBUF_5_inst_79694/A (NBUFFX2_LVT)
                                            0.0000   0.0785   1.0000   0.0000   0.0000     7.2335 f
  I_RISC_CORE/ZBUF_5_inst_79694/Y (NBUFFX2_LVT)      0.0307   1.0000            0.0926     7.3261 f
  I_RISC_CORE/ZBUF_5_83 (net)
                               1   0.5605 
  I_RISC_CORE/U1344/A1 (AND2X1_LVT)         0.0000   0.0307   1.0000   0.0000   0.0000     7.3261 f
  I_RISC_CORE/U1344/Y (AND2X1_LVT)                   0.0358   1.0000            0.0695     7.3956 f
  I_RISC_CORE/I_ALU_Result_12_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/D (SDFFX1_HVT)
                                            0.0000   0.0358   1.0000   0.0000   0.0000     7.3956 f
  data arrival time                                                                        7.3956

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0868     3.6109
  clock uncertainty                                                            -0.1000     3.5109
  library setup time                                          1.0000           -1.1940     2.3169
  data required time                                                                       2.3169
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3169
  data arrival time                                                                       -7.3956
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.0787

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -5.0787 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -5.0593 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_34
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9185 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2056     1.1241 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1241 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0519   1.0000            0.0976     1.2218 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.4755 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_RVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000     1.2218 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/Q (SDFFX2_RVT)
                                                     0.1019   1.0000            0.5709     1.7927 r
  I_RISC_CORE/n320 (net)       5   2.6726 
  I_RISC_CORE/U1354/A (NBUFFX4_HVT)         0.0000   0.1019   1.0000   0.0000   0.0000     1.7927 r
  I_RISC_CORE/U1354/Y (NBUFFX4_HVT)                  0.1937   1.0000            0.3120     2.1046 r
  I_RISC_CORE/n1492 (net)      8   6.2120 
  I_RISC_CORE/U800/A1 (AND2X1_HVT)          0.0000   0.1937   1.0000   0.0000   0.0000     2.1046 r
  I_RISC_CORE/U800/Y (AND2X1_HVT)                    0.2055   1.0000            0.4476     2.5522 r
  I_RISC_CORE/n444 (net)       3   2.2719 
  I_RISC_CORE/U810/A2 (XOR3X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     2.5522 r
  I_RISC_CORE/U810/Y (XOR3X1_HVT)                    0.2571   1.0000            1.5028     4.0550 f
  I_RISC_CORE/n448 (net)       2   1.7189 
  I_RISC_CORE/U812/A2 (XOR3X1_HVT)          0.0000   0.2571   1.0000   0.0000   0.0000     4.0550 f
  I_RISC_CORE/U812/Y (XOR3X1_HVT)                    0.2610   1.0000            1.5500     5.6050 f
  I_RISC_CORE/n898 (net)       1   1.8584 
  I_RISC_CORE/U1237/A (FADDX1_LVT)          0.0000   0.2610   1.0000   0.0000   0.0000     5.6050 f
  I_RISC_CORE/U1237/CO (FADDX1_LVT)                  0.0830   1.0000            0.2991     5.9041 f
  I_RISC_CORE/n477 (net)       2   1.6197 
  I_RISC_CORE/U1008/A2 (OR2X1_HVT)          0.0000   0.0830   1.0000   0.0000   0.0000     5.9041 f
  I_RISC_CORE/U1008/Y (OR2X1_HVT)                    0.1483   1.0000            0.3771     6.2813 f
  I_RISC_CORE/n1049 (net)      2   0.9155 
  I_RISC_CORE/U1011/A1 (AO21X1_RVT)         0.0000   0.1483   1.0000   0.0000   0.0000     6.2813 f
  I_RISC_CORE/U1011/Y (AO21X1_RVT)                   0.0894   1.0000            0.3312     6.6125 f
  I_RISC_CORE/n1053 (net)      2   0.8938 
  I_RISC_CORE/U1012/A1 (AND2X1_HVT)         0.0000   0.0894   1.0000   0.0000   0.0000     6.6125 f
  I_RISC_CORE/U1012/Y (AND2X1_HVT)                   0.1526   1.0000            0.3002     6.9127 f
  I_RISC_CORE/n1051 (net)      2   0.9308 
  I_RISC_CORE/U1325/A1 (NAND2X0_HVT)        0.0000   0.1526   1.0000   0.0000   0.0000     6.9127 f
  I_RISC_CORE/U1325/Y (NAND2X0_HVT)                  0.2055   1.0000            0.2089     7.1216 r
  I_RISC_CORE/n1069 (net)      1   0.4954 
  I_RISC_CORE/U1334/A1 (AO21X1_RVT)         0.0000   0.2055   1.0000   0.0000   0.0000     7.1216 r
  I_RISC_CORE/U1334/Y (AO21X1_RVT)                   0.0787   1.0000            0.2549     7.3765 r
  I_RISC_CORE/n1070 (net)      1   0.4504 
  I_RISC_CORE/U1335/A3 (AO21X1_HVT)         0.0000   0.0787   1.0000   0.0000   0.0000     7.3765 r
  I_RISC_CORE/U1335/Y (AO21X1_HVT)                   0.1922   1.0000            0.2388     7.6153 r
  I_RISC_CORE/n1088 (net)      1   0.5872 
  I_RISC_CORE/U1343/A3 (NOR4X1_LVT)         0.0000   0.1922   1.0000   0.0000   0.0000     7.6153 r
  I_RISC_CORE/U1343/Y (NOR4X1_LVT)                   0.0365   1.0000            0.1866     7.8019 f
  I_RISC_CORE/n777 (net)       1   1.4056 
  I_RISC_CORE/ZINV_38_inst_28748/A (INVX2_LVT)
                                            0.0000   0.0365   1.0000   0.0000   0.0000     7.8019 f
  I_RISC_CORE/ZINV_38_inst_28748/Y (INVX2_LVT)       0.0268   1.0000            0.0368     7.8387 r
  I_RISC_CORE/ZINV_38_868 (net)
                               2   1.3054 
  I_RISC_CORE/ZINV_4_inst_28747/A (INVX0_HVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     7.8387 r
  I_RISC_CORE/ZINV_4_inst_28747/Y (INVX0_HVT)        0.0568   1.0000            0.0546     7.8934 f
  I_RISC_CORE/ZINV_4_868 (net)
                               1   0.4278 
  I_RISC_CORE/R_34/D (SDFFX1_RVT)           0.0000   0.0568   1.0000   0.0000   0.0000     7.8934 f
  data arrival time                                                                        7.8934

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/R_34/CLK (SDFFX1_RVT)         0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0868     3.6109
  clock uncertainty                                                            -0.1000     3.5109
  library setup time                                          1.0000           -0.5948     2.9161
  data required time                                                                       2.9161
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.9161
  data arrival time                                                                       -7.8934
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.9773

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -4.9773 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.9579 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9185 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2056     1.1241 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1241 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0519   1.0000            0.0976     1.2218 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.4755 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/CLK (SDFFX2_LVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000     1.2218 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/Q (SDFFX2_LVT)
                                                     0.0748   1.0000            0.3742     1.5959 r
  I_RISC_CORE/Oprnd_B_1 (net)
                               7   3.6316 
  I_RISC_CORE/U516/A (NBUFFX4_HVT)          0.0000   0.0748   1.0000   0.0000   0.0000     1.5959 r
  I_RISC_CORE/U516/Y (NBUFFX4_HVT)                   0.2332   1.0000            0.3176     1.9135 r
  I_RISC_CORE/n1529 (net)     17  10.4876 
  I_RISC_CORE/U682/A3 (AND4X1_HVT)          0.0000   0.2332   1.0000   0.0000   0.0000     1.9135 r
  I_RISC_CORE/U682/Y (AND4X1_HVT)                    0.2644   1.0000            0.9059     2.8194 r
  I_RISC_CORE/n343 (net)       1   0.4504 
  I_RISC_CORE/U683/A3 (AO21X1_HVT)          0.0000   0.2644   1.0000   0.0000   0.0000     2.8194 r
  I_RISC_CORE/U683/Y (AO21X1_HVT)                    0.2303   1.0000            0.4048     3.2242 r
  I_RISC_CORE/n399 (net)       2   1.6026 
  I_RISC_CORE/U685/A3 (AO22X1_HVT)          0.0000   0.2303   1.0000   0.0000   0.0000     3.2242 r
  I_RISC_CORE/U685/Y (AO22X1_HVT)                    0.2627   1.0000            0.5641     3.7883 r
  I_RISC_CORE/n460 (net)       3   2.2696 
  I_RISC_CORE/U691/A2 (XOR3X1_HVT)          0.0000   0.2627   1.0000   0.0000   0.0000     3.7883 r
  I_RISC_CORE/U691/Y (XOR3X1_HVT)                    0.2162   1.0000            1.4874     5.2757 f
  I_RISC_CORE/n352 (net)       1   0.4010 
  I_RISC_CORE/U693/A1 (NAND2X0_HVT)         0.0000   0.2162   1.0000   0.0000   0.0000     5.2757 f
  I_RISC_CORE/U693/Y (NAND2X0_HVT)                   0.1875   1.0000            0.2584     5.5341 r
  I_RISC_CORE/n363 (net)       1   0.4630 
  I_RISC_CORE/U707/A2 (NAND4X0_HVT)         0.0000   0.1875   1.0000   0.0000   0.0000     5.5341 r
  I_RISC_CORE/U707/Y (NAND4X0_HVT)                   0.4508   1.0000            0.5228     6.0569 f
  I_RISC_CORE/n365 (net)       1   0.4720 
  I_RISC_CORE/U708/A3 (AOI21X1_RVT)         0.0000   0.4508   1.0000   0.0000   0.0000     6.0569 f
  I_RISC_CORE/U708/Y (AOI21X1_RVT)                   0.0580   1.0000            0.4678     6.5247 r
  I_RISC_CORE/n388 (net)       1   0.4295 
  I_RISC_CORE/U82/A2 (AND4X1_RVT)           0.0000   0.0580   1.0000   0.0000   0.0000     6.5247 r
  I_RISC_CORE/U82/Y (AND4X1_RVT)                     0.1177   1.0000            0.2747     6.7993 r
  I_RISC_CORE/n240_CDR1 (net)
                               2   1.1451 
  I_RISC_CORE/U745/A2 (NOR2X1_HVT)          0.0000   0.1177   1.0000   0.0000   0.0000     6.7993 r
  I_RISC_CORE/U745/Y (NOR2X1_HVT)                    0.1123   1.0000            0.4133     7.2127 f
  I_RISC_CORE/I_ALU_Result_9_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/D (SDFFX1_HVT)
                                            0.0000   0.1123   1.0000   0.0000   0.0000     7.2127 f
  data arrival time                                                                        7.2127

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0868     3.6109
  clock uncertainty                                                            -0.1000     3.5109
  library setup time                                          1.0000           -1.2359     2.2750
  data required time                                                                       2.2750
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2750
  data arrival time                                                                       -7.2127
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.9376

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -4.9376 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.9183 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9185 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2056     1.1241 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1241 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0519   1.0000            0.0976     1.2218 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.4755 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_RVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000     1.2218 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/Q (SDFFX2_RVT)
                                                     0.1019   1.0000            0.5709     1.7927 r
  I_RISC_CORE/n320 (net)       5   2.6726 
  I_RISC_CORE/U1354/A (NBUFFX4_HVT)         0.0000   0.1019   1.0000   0.0000   0.0000     1.7927 r
  I_RISC_CORE/U1354/Y (NBUFFX4_HVT)                  0.1937   1.0000            0.3120     2.1046 r
  I_RISC_CORE/n1492 (net)      8   6.2120 
  I_RISC_CORE/U800/A1 (AND2X1_HVT)          0.0000   0.1937   1.0000   0.0000   0.0000     2.1046 r
  I_RISC_CORE/U800/Y (AND2X1_HVT)                    0.2055   1.0000            0.4476     2.5522 r
  I_RISC_CORE/n444 (net)       3   2.2719 
  I_RISC_CORE/U810/A2 (XOR3X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     2.5522 r
  I_RISC_CORE/U810/Y (XOR3X1_HVT)                    0.2571   1.0000            1.5028     4.0550 f
  I_RISC_CORE/n448 (net)       2   1.7189 
  I_RISC_CORE/U812/A2 (XOR3X1_HVT)          0.0000   0.2571   1.0000   0.0000   0.0000     4.0550 f
  I_RISC_CORE/U812/Y (XOR3X1_HVT)                    0.2610   1.0000            1.5500     5.6050 f
  I_RISC_CORE/n898 (net)       1   1.8584 
  I_RISC_CORE/U1237/A (FADDX1_LVT)          0.0000   0.2610   1.0000   0.0000   0.0000     5.6050 f
  I_RISC_CORE/U1237/CO (FADDX1_LVT)                  0.0830   1.0000            0.2991     5.9041 f
  I_RISC_CORE/n477 (net)       2   1.6197 
  I_RISC_CORE/U1008/A2 (OR2X1_HVT)          0.0000   0.0830   1.0000   0.0000   0.0000     5.9041 f
  I_RISC_CORE/U1008/Y (OR2X1_HVT)                    0.1483   1.0000            0.3771     6.2813 f
  I_RISC_CORE/n1049 (net)      2   0.9155 
  I_RISC_CORE/U1011/A1 (AO21X1_RVT)         0.0000   0.1483   1.0000   0.0000   0.0000     6.2813 f
  I_RISC_CORE/U1011/Y (AO21X1_RVT)                   0.0894   1.0000            0.3312     6.6125 f
  I_RISC_CORE/n1053 (net)      2   0.8938 
  I_RISC_CORE/U1012/A1 (AND2X1_HVT)         0.0000   0.0894   1.0000   0.0000   0.0000     6.6125 f
  I_RISC_CORE/U1012/Y (AND2X1_HVT)                   0.1526   1.0000            0.3002     6.9127 f
  I_RISC_CORE/n1051 (net)      2   0.9308 
  I_RISC_CORE/U1026/A1 (AOI21X1_LVT)        0.0000   0.1526   1.0000   0.0000   0.0000     6.9127 f
  I_RISC_CORE/U1026/Y (AOI21X1_LVT)                  0.0325   1.0000            0.2310     7.1437 r
  I_RISC_CORE/n671 (net)       1   0.6578 
  I_RISC_CORE/U1050/A1 (NAND4X0_RVT)        0.0000   0.0325   1.0000   0.0000   0.0000     7.1437 r
  I_RISC_CORE/U1050/Y (NAND4X0_RVT)                  0.1506   1.0000            0.1166     7.2603 f
  I_RISC_CORE/n672 (net)       1   0.5109 
  I_RISC_CORE/U1051/A3 (AOI21X2_LVT)        0.0000   0.1506   1.0000   0.0000   0.0000     7.2603 f
  I_RISC_CORE/U1051/Y (AOI21X2_LVT)                  0.0401   1.0000            0.1798     7.4401 r
  I_RISC_CORE/n1041_CDR1 (net)
                               2   1.1876 
  I_RISC_CORE/U1052/A2 (NOR2X1_HVT)         0.0000   0.0401   1.0000   0.0000   0.0000     7.4401 r
  I_RISC_CORE/U1052/Y (NOR2X1_HVT)                   0.1133   1.0000            0.3579     7.7980 f
  I_RISC_CORE/I_ALU_Result_15_ (net)
                               1   0.4278 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/D (SDFFX1_RVT)
                                            0.0000   0.1133   1.0000   0.0000   0.0000     7.7980 f
  data arrival time                                                                        7.7980

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/CLK (SDFFX1_RVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0868     3.6109
  clock uncertainty                                                            -0.1000     3.5109
  library setup time                                          1.0000           -0.6222     2.8887
  data required time                                                                       2.8887
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8887
  data arrival time                                                                       -7.7980
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.9093

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -4.9093 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.8899 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U176/A1 (NOR2X1_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U176/Y (NOR2X1_HVT)                    0.1052   1.0000            0.5505     3.1729 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1052   1.0000   0.0000   0.0000     3.1729 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1697   1.0000            1.0273     4.2002 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1697   1.0000   0.0000   0.0000     4.2002 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0753   1.0000            0.1974     4.3976 f
  I_RISC_CORE/n134 (net)       2   0.9357 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.0753   1.0000   0.0000   0.0000     4.3976 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5501     4.9476 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     4.9476 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2041   1.0000            0.2759     5.2236 r
  I_RISC_CORE/n187 (net)      10   4.3942 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2041   1.0000   0.0000   0.0000     5.2236 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4897     5.7133 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U182/A3 (NAND3X1_RVT)         0.0000   0.1865   1.0000   0.0000   0.0000     5.7133 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                   0.0768   1.0000            0.3600     6.0732 f
  I_RISC_CORE/n191 (net)       5   2.0574 
  I_RISC_CORE/U500/A5 (OA221X1_HVT)         0.0000   0.0768   1.0000   0.0000   0.0000     6.0732 f
  I_RISC_CORE/U500/Y (OA221X1_HVT)                   0.2534   1.0000            0.3862     6.4594 f
  I_RISC_CORE/n194 (net)       1   0.3898 
  I_RISC_CORE/U501/A2 (OA22X1_HVT)          0.0000   0.2534   1.0000   0.0000   0.0000     6.4594 f
  I_RISC_CORE/U501/Y (OA22X1_HVT)                    0.2116   1.0000            0.6700     7.1294 f
  I_RISC_CORE/n196 (net)       1   0.4010 
  I_RISC_CORE/U502/A1 (NAND2X0_HVT)         0.0000   0.2116   1.0000   0.0000   0.0000     7.1294 f
  I_RISC_CORE/U502/Y (NAND2X0_HVT)                   0.1835   1.0000            0.2544     7.3838 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23176 (net)
                               1   0.4592 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/D (SDFFARX1_HVT)
                                            0.0000   0.1835   1.0000   0.0000   0.0000     7.3838 r
  data arrival time                                                                        7.3838

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4366 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4366 r
  clock reconvergence pessimism                                                 0.0868     3.5234
  clock uncertainty                                                            -0.1000     3.4234
  library setup time                                          1.0000           -0.9359     2.4875
  data required time                                                                       2.4875
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4875
  data arrival time                                                                       -7.3838
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.8963

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0540 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0540 

  slack (with derating applied) (VIOLATED)                                     -4.8963 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.8815 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_30
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9185 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2056     1.1241 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1241 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0519   1.0000            0.0976     1.2218 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.4755 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_RVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000     1.2218 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/Q (SDFFX2_RVT)
                                                     0.1019   1.0000            0.5709     1.7927 r
  I_RISC_CORE/n320 (net)       5   2.6726 
  I_RISC_CORE/U1354/A (NBUFFX4_HVT)         0.0000   0.1019   1.0000   0.0000   0.0000     1.7927 r
  I_RISC_CORE/U1354/Y (NBUFFX4_HVT)                  0.1937   1.0000            0.3120     2.1046 r
  I_RISC_CORE/n1492 (net)      8   6.2120 
  I_RISC_CORE/U800/A1 (AND2X1_HVT)          0.0000   0.1937   1.0000   0.0000   0.0000     2.1046 r
  I_RISC_CORE/U800/Y (AND2X1_HVT)                    0.2055   1.0000            0.4476     2.5522 r
  I_RISC_CORE/n444 (net)       3   2.2719 
  I_RISC_CORE/U810/A2 (XOR3X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     2.5522 r
  I_RISC_CORE/U810/Y (XOR3X1_HVT)                    0.2571   1.0000            1.5028     4.0550 f
  I_RISC_CORE/n448 (net)       2   1.7189 
  I_RISC_CORE/U812/A2 (XOR3X1_HVT)          0.0000   0.2571   1.0000   0.0000   0.0000     4.0550 f
  I_RISC_CORE/U812/Y (XOR3X1_HVT)                    0.2610   1.0000            1.5500     5.6050 f
  I_RISC_CORE/n898 (net)       1   1.8584 
  I_RISC_CORE/U1237/A (FADDX1_LVT)          0.0000   0.2610   1.0000   0.0000   0.0000     5.6050 f
  I_RISC_CORE/U1237/CO (FADDX1_LVT)                  0.0830   1.0000            0.2991     5.9041 f
  I_RISC_CORE/n477 (net)       2   1.6197 
  I_RISC_CORE/U1008/A2 (OR2X1_HVT)          0.0000   0.0830   1.0000   0.0000   0.0000     5.9041 f
  I_RISC_CORE/U1008/Y (OR2X1_HVT)                    0.1483   1.0000            0.3771     6.2813 f
  I_RISC_CORE/n1049 (net)      2   0.9155 
  I_RISC_CORE/U1011/A1 (AO21X1_RVT)         0.0000   0.1483   1.0000   0.0000   0.0000     6.2813 f
  I_RISC_CORE/U1011/Y (AO21X1_RVT)                   0.0894   1.0000            0.3312     6.6125 f
  I_RISC_CORE/n1053 (net)      2   0.8938 
  I_RISC_CORE/U1326/A2 (OA21X1_HVT)         0.0000   0.0894   1.0000   0.0000   0.0000     6.6125 f
  I_RISC_CORE/U1326/Y (OA21X1_HVT)                   0.1725   1.0000            0.4798     7.0924 f
  I_RISC_CORE/n1068 (net)      1   0.4239 
  I_RISC_CORE/U1334/A2 (AO21X1_RVT)         0.0000   0.1725   1.0000   0.0000   0.0000     7.0924 f
  I_RISC_CORE/U1334/Y (AO21X1_RVT)                   0.0828   1.0000            0.3565     7.4489 f
  I_RISC_CORE/n1070 (net)      1   0.4344 
  I_RISC_CORE/U1335/A3 (AO21X1_HVT)         0.0000   0.0828   1.0000   0.0000   0.0000     7.4489 f
  I_RISC_CORE/U1335/Y (AO21X1_HVT)                   0.1728   1.0000            0.3122     7.7611 f
  I_RISC_CORE/n1088 (net)      1   0.5526 
  I_RISC_CORE/U1343/A3 (NOR4X1_LVT)         0.0000   0.1728   1.0000   0.0000   0.0000     7.7611 f
  I_RISC_CORE/U1343/Y (NOR4X1_LVT)                   0.0448   1.0000            0.2807     8.0418 r
  I_RISC_CORE/n777 (net)       1   1.4360 
  I_RISC_CORE/ZINV_38_inst_28748/A (INVX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     8.0418 r
  I_RISC_CORE/ZINV_38_inst_28748/Y (INVX2_LVT)       0.0255   1.0000            0.0228     8.0645 f
  I_RISC_CORE/ZINV_38_868 (net)
                               2   1.2410 
  I_RISC_CORE/ZINV_11_inst_28746/A (INVX1_LVT)
                                            0.0000   0.0255   1.0000   0.0000   0.0000     8.0645 f
  I_RISC_CORE/ZINV_11_inst_28746/Y (INVX1_LVT)       0.0227   1.0000            0.0300     8.0945 r
  I_RISC_CORE/ZINV_11_868 (net)
                               1   0.5058 
  I_RISC_CORE/R_30/D (SDFFASX1_LVT)         0.0000   0.0227   1.0000   0.0000   0.0000     8.0945 r
  data arrival time                                                                        8.0945

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0603   0.9500            0.2007     3.4338 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   1.9051 
  I_RISC_CORE/R_30/CLK (SDFFASX1_LVT)       0.0000   0.0603   0.9500   0.0000   0.0000     3.4338 r
  clock reconvergence pessimism                                                 0.0868     3.5206
  clock uncertainty                                                            -0.1000     3.4206
  library setup time                                          1.0000           -0.2085     3.2120
  data required time                                                                       3.2120
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2120
  data arrival time                                                                       -8.0945
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.8825

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0539 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0539 

  slack (with derating applied) (VIOLATED)                                     -4.8825 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.8679 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFX1_RVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/Q (SDFFX1_RVT)
                                                     0.0913   1.0000            0.4681     1.7030 f
  I_RISC_CORE/Xecutng_Instrn[28] (net)
                               7   2.9761 
  I_RISC_CORE/U259/A1 (NOR2X1_HVT)          0.0000   0.0913   1.0000   0.0000   0.0000     1.7030 f
  I_RISC_CORE/U259/Y (NOR2X1_HVT)                    0.1299   1.0000            0.5291     2.2321 r
  I_RISC_CORE/n28 (net)        2   1.0828 
  I_RISC_CORE/U263/A (INVX0_LVT)            0.0000   0.1299   1.0000   0.0000   0.0000     2.2321 r
  I_RISC_CORE/U263/Y (INVX0_LVT)                     0.0569   1.0000            0.0335     2.2656 f
  I_RISC_CORE/n30 (net)        1   0.5496 
  I_RISC_CORE/U264/A2 (NOR2X0_HVT)          0.0000   0.0569   1.0000   0.0000   0.0000     2.2656 f
  I_RISC_CORE/U264/Y (NOR2X0_HVT)                    0.1359   1.0000            0.4787     2.7443 r
  I_RISC_CORE/n41 (net)        2   1.2508 
  I_RISC_CORE/U297/A (INVX1_LVT)            0.0000   0.1359   1.0000   0.0000   0.0000     2.7443 r
  I_RISC_CORE/U297/Y (INVX1_LVT)                     0.0629   1.0000            0.0373     2.7816 f
  I_RISC_CORE/n52 (net)        2   1.0413 
  I_RISC_CORE/U321/A2 (OR2X1_HVT)           0.0000   0.0629   1.0000   0.0000   0.0000     2.7816 f
  I_RISC_CORE/U321/Y (OR2X1_HVT)                     0.1504   1.0000            0.3687     3.1503 f
  I_RISC_CORE/n69 (net)        2   0.9793 
  I_RISC_CORE/U323/A1 (AND2X1_RVT)          0.0000   0.1504   1.0000   0.0000   0.0000     3.1503 f
  I_RISC_CORE/U323/Y (AND2X1_RVT)                    0.0626   1.0000            0.2173     3.3676 f
  I_RISC_CORE/n56 (net)        1   0.4535 
  I_RISC_CORE/U324/A4 (OA22X1_RVT)          0.0000   0.0626   1.0000   0.0000   0.0000     3.3676 f
  I_RISC_CORE/U324/Y (OA22X1_RVT)                    0.1108   1.0000            0.2510     3.6186 f
  I_RISC_CORE/n757 (net)       2   0.7844 
  I_RISC_CORE/U1387/A (NBUFFX2_HVT)         0.0000   0.1108   1.0000   0.0000   0.0000     3.6186 f
  I_RISC_CORE/U1387/Y (NBUFFX2_HVT)                  0.1894   1.0000            0.3202     3.9388 f
  I_RISC_CORE/n1522 (net)     10   4.0239 
  I_RISC_CORE/U1351/A (INVX0_HVT)           0.0000   0.1894   1.0000   0.0000   0.0000     3.9388 f
  I_RISC_CORE/U1351/Y (INVX0_HVT)                    0.1105   1.0000            0.1869     4.1257 r
  I_RISC_CORE/n1414 (net)      1   0.5559 
  I_RISC_CORE/U911/A2 (OR2X1_HVT)           0.0000   0.1105   1.0000   0.0000   0.0000     4.1257 r
  I_RISC_CORE/U911/Y (OR2X1_HVT)                     0.1609   1.0000            0.2951     4.4208 r
  I_RISC_CORE/n712 (net)       3   1.3448 
  I_RISC_CORE/U912/A (INVX0_HVT)            0.0000   0.1609   1.0000   0.0000   0.0000     4.4208 r
  I_RISC_CORE/U912/Y (INVX0_HVT)                     0.0874   1.0000            0.1484     4.5692 f
  I_RISC_CORE/n532 (net)       1   0.4344 
  I_RISC_CORE/U913/A3 (AO21X1_HVT)          0.0000   0.0874   1.0000   0.0000   0.0000     4.5692 f
  I_RISC_CORE/U913/Y (AO21X1_HVT)                    0.1784   1.0000            0.3207     4.8899 f
  I_RISC_CORE/n954 (net)       2   0.7168 
  I_RISC_CORE/U1274/A2 (AND3X1_HVT)         0.0000   0.1784   1.0000   0.0000   0.0000     4.8899 f
  I_RISC_CORE/U1274/Y (AND3X1_HVT)                   0.1828   1.0000            0.4559     5.3458 f
  I_RISC_CORE/n955 (net)       1   0.3794 
  I_RISC_CORE/U1275/A2 (MUX21X1_HVT)        0.0000   0.1828   1.0000   0.0000   0.0000     5.3458 f
  I_RISC_CORE/U1275/Y (MUX21X1_HVT)                  0.2986   1.0000            0.7271     6.0728 f
  I_RISC_CORE/n970 (net)       1   0.3689 
  I_RISC_CORE/U1282/A1 (AND4X1_HVT)         0.0000   0.2986   1.0000   0.0000   0.0000     6.0728 f
  I_RISC_CORE/U1282/Y (AND4X1_HVT)                   0.2682   1.0000            0.6659     6.7388 f
  I_RISC_CORE/n983 (net)       1   0.4125 
  I_RISC_CORE/U1289/A2 (AND4X1_LVT)         0.0000   0.2682   1.0000   0.0000   0.0000     6.7388 f
  I_RISC_CORE/U1289/Y (AND4X1_LVT)                   0.0818   1.0000            0.2973     7.0360 f
  I_RISC_CORE/n1042_CDR1 (net)
                               2   1.2340 
  I_RISC_CORE/U1321/A2 (NOR2X0_RVT)         0.0000   0.0818   1.0000   0.0000   0.0000     7.0360 f
  I_RISC_CORE/U1321/Y (NOR2X0_RVT)                   0.0518   1.0000            0.2461     7.2822 r
  I_RISC_CORE/I_ALU_Result_10_ (net)
                               1   0.4027 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/D (SDFFX1_HVT)
                                            0.0000   0.0518   1.0000   0.0000   0.0000     7.2822 r
  data arrival time                                                                        7.2822

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0868     3.6109
  clock uncertainty                                                            -0.1000     3.5109
  library setup time                                          1.0000           -1.1087     2.4022
  data required time                                                                       2.4022
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4022
  data arrival time                                                                       -7.2822
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.8799

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -4.8799 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.8606 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_31
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.9281 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1393 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1393 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2364 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/CLK (SDFFX2_LVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2364 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/Q (SDFFX2_LVT)
                                                     0.0611   1.0000            0.3335     1.5699 f
  I_RISC_CORE/Oprnd_A[0] (net)
                               6   3.6904 
  I_RISC_CORE/ZBUF_532_inst_27139/A (NBUFFX2_HVT)
                                            0.0000   0.0611   1.0000   0.0000   0.0000     1.5699 f
  I_RISC_CORE/ZBUF_532_inst_27139/Y (NBUFFX2_HVT)    0.1860   1.0000            0.2791     1.8490 f
  I_RISC_CORE/ZBUF_532_102 (net)
                               9   3.8234 
  I_RISC_CORE/U300/A2 (OR2X1_HVT)           0.0000   0.1860   1.0000   0.0000   0.0000     1.8490 f
  I_RISC_CORE/U300/Y (OR2X1_HVT)                     0.1520   1.0000            0.4378     2.2868 f
  I_RISC_CORE/n709 (net)       2   1.0322 
  I_RISC_CORE/U301/A2 (NOR2X0_HVT)          0.0000   0.1520   1.0000   0.0000   0.0000     2.2868 f
  I_RISC_CORE/U301/Y (NOR2X0_HVT)                    0.1438   1.0000            0.5347     2.8215 r
  I_RISC_CORE/n695 (net)       3   1.4726 
  I_RISC_CORE/U302/A1 (AND2X1_HVT)          0.0000   0.1438   1.0000   0.0000   0.0000     2.8215 r
  I_RISC_CORE/U302/Y (AND2X1_HVT)                    0.1702   1.0000            0.3935     3.2151 r
  I_RISC_CORE/n354 (net)       3   1.3157 
  I_RISC_CORE/U695/A1 (AND2X1_HVT)          0.0000   0.1702   1.0000   0.0000   0.0000     3.2151 r
  I_RISC_CORE/U695/Y (AND2X1_HVT)                    0.1733   1.0000            0.4112     3.6263 r
  I_RISC_CORE/n871 (net)       3   1.3980 
  I_RISC_CORE/U976/A1 (OA21X1_HVT)          0.0000   0.1733   1.0000   0.0000   0.0000     3.6263 r
  I_RISC_CORE/U976/Y (OA21X1_HVT)                    0.1883   1.0000            0.5440     4.1703 r
  I_RISC_CORE/n999 (net)       2   0.8293 
  I_RISC_CORE/U979/A1 (AND3X1_HVT)          0.0000   0.1883   1.0000   0.0000   0.0000     4.1703 r
  I_RISC_CORE/U979/Y (AND3X1_HVT)                    0.1902   1.0000            0.5349     4.7053 r
  I_RISC_CORE/n591 (net)       1   0.3947 
  I_RISC_CORE/U980/A2 (MUX21X1_HVT)         0.0000   0.1902   1.0000   0.0000   0.0000     4.7053 r
  I_RISC_CORE/U980/Y (MUX21X1_HVT)                   0.2189   1.0000            0.6056     5.3108 r
  I_RISC_CORE/n597 (net)       1   0.3784 
  I_RISC_CORE/U983/A2 (AND4X1_HVT)          0.0000   0.2189   1.0000   0.0000   0.0000     5.3108 r
  I_RISC_CORE/U983/Y (AND4X1_HVT)                    0.2606   1.0000            0.8311     6.1419 r
  I_RISC_CORE/n599 (net)       1   0.3615 
  I_RISC_CORE/U984/A3 (OA21X1_HVT)          0.0000   0.2606   1.0000   0.0000   0.0000     6.1419 r
  I_RISC_CORE/U984/Y (OA21X1_HVT)                    0.1743   1.0000            0.4943     6.6362 r
  I_RISC_CORE/n606 (net)       1   0.4630 
  I_RISC_CORE/U988/A2 (NAND4X0_HVT)         0.0000   0.1743   1.0000   0.0000   0.0000     6.6362 r
  I_RISC_CORE/U988/Y (NAND4X0_HVT)                   0.4429   1.0000            0.5090     7.1452 f
  I_RISC_CORE/n608 (net)       1   0.4403 
  I_RISC_CORE/U989/A3 (AOI21X1_HVT)         0.0000   0.4429   1.0000   0.0000   0.0000     7.1452 f
  I_RISC_CORE/U989/Y (AOI21X1_HVT)                   0.1415   1.0000            0.6943     7.8395 r
  I_RISC_CORE/n1029_CDR1 (net)
                               2   1.1539 
  I_RISC_CORE/U1318/A2 (NAND4X0_LVT)        0.0000   0.1415   1.0000   0.0000   0.0000     7.8395 r
  I_RISC_CORE/U1318/Y (NAND4X0_LVT)                  0.0978   1.0000            0.0949     7.9345 f
  I_RISC_CORE/n1036_CDR1 (net)
                               1   0.6849 
  I_RISC_CORE/U71/A2 (NOR2X0_LVT)           0.0000   0.0978   1.0000   0.0000   0.0000     7.9345 f
  I_RISC_CORE/U71/Y (NOR2X0_LVT)                     0.0286   1.0000            0.1402     8.0747 r
  I_RISC_CORE/n393 (net)       1   0.5059 
  I_RISC_CORE/R_31/D (SDFFARX1_LVT)         0.0000   0.0286   1.0000   0.0000   0.0000     8.0747 r
  data arrival time                                                                        8.0747

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0603   0.9500            0.2007     3.4338 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   1.9051 
  I_RISC_CORE/R_31/CLK (SDFFARX1_LVT)       0.0000   0.0603   0.9500   0.0000   0.0000     3.4338 r
  clock reconvergence pessimism                                                 0.0951     3.5289
  clock uncertainty                                                            -0.1000     3.4289
  library setup time                                          1.0000           -0.2124     3.2165
  data required time                                                                       3.2165
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2165
  data arrival time                                                                       -8.0747
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.8582

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0539 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0539 

  slack (with derating applied) (VIOLATED)                                     -4.8582 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.8476 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.9281 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1393 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1393 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2364 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/CLK (SDFFX2_RVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2364 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/Q (SDFFX2_RVT)
                                                     0.1042   1.0000            0.5730     1.8094 r
  I_RISC_CORE/Oprnd_A[4] (net)
                               6   2.9391 
  I_RISC_CORE/U1385/A (NBUFFX4_HVT)         0.0000   0.1042   1.0000   0.0000   0.0000     1.8094 r
  I_RISC_CORE/U1385/Y (NBUFFX4_HVT)                  0.1968   1.0000            0.3159     2.1253 r
  I_RISC_CORE/n1520 (net)     13   6.5476 
  I_RISC_CORE/U805/A1 (AND4X4_HVT)          0.0000   0.1968   1.0000   0.0000   0.0000     2.1253 r
  I_RISC_CORE/U805/Y (AND4X4_HVT)                    0.1599   1.0000            1.1729     3.2981 r
  I_RISC_CORE/n465 (net)       2   2.1855 
  I_RISC_CORE/U821/A (FADDX1_HVT)           0.0000   0.1599   1.0000   0.0000   0.0000     3.2981 r
  I_RISC_CORE/U821/S (FADDX1_HVT)                    0.3035   1.0000            1.1974     4.4955 f
  I_RISC_CORE/n455 (net)       2   2.3639 
  I_RISC_CORE/U823/A3 (XOR3X1_HVT)          0.0000   0.3035   1.0000   0.0000   0.0000     4.4955 f
  I_RISC_CORE/U823/Y (XOR3X1_HVT)                    0.3182   1.0000            0.7122     5.2077 r
  I_RISC_CORE/n515 (net)       1   1.8376 
  I_RISC_CORE/U896/A (FADDX1_RVT)           0.0000   0.3182   1.0000   0.0000   0.0000     5.2077 r
  I_RISC_CORE/U896/S (FADDX1_RVT)                    0.1241   1.0000            0.6100     5.8177 f
  I_RISC_CORE/n517 (net)       1   0.4010 
  I_RISC_CORE/U897/A1 (NAND2X0_HVT)         0.0000   0.1241   1.0000   0.0000   0.0000     5.8177 f
  I_RISC_CORE/U897/Y (NAND2X0_HVT)                   0.1938   1.0000            0.1869     6.0047 r
  I_RISC_CORE/n522 (net)       1   0.5119 
  I_RISC_CORE/U901/A1 (AND4X1_RVT)          0.0000   0.1938   1.0000   0.0000   0.0000     6.0047 r
  I_RISC_CORE/U901/Y (AND4X1_RVT)                    0.1058   1.0000            0.2871     6.2918 r
  I_RISC_CORE/n559 (net)       1   0.6795 
  I_RISC_CORE/U945/A1 (NAND4X0_LVT)         0.0000   0.1058   1.0000   0.0000   0.0000     6.2918 r
  I_RISC_CORE/U945/Y (NAND4X0_LVT)                   0.0991   1.0000            0.0641     6.3559 f
  I_RISC_CORE/n572 (net)       1   0.4940 
  I_RISC_CORE/U955/A2 (NOR3X2_RVT)          0.0000   0.0991   1.0000   0.0000   0.0000     6.3559 f
  I_RISC_CORE/U955/Y (NOR3X2_RVT)                    0.0691   1.0000            0.4070     6.7629 r
  I_RISC_CORE/n1035_CDR1 (net)
                               2   1.1623 
  I_RISC_CORE/U956/A2 (NOR2X0_HVT)          0.0000   0.0691   1.0000   0.0000   0.0000     6.7629 r
  I_RISC_CORE/U956/Y (NOR2X0_HVT)                    0.1123   1.0000            0.3777     7.1406 f
  I_RISC_CORE/I_ALU_Result_11_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/D (SDFFX1_HVT)
                                            0.0000   0.1123   1.0000   0.0000   0.0000     7.1406 f
  data arrival time                                                                        7.1406

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0951     3.6192
  clock uncertainty                                                            -0.1000     3.5192
  library setup time                                          1.0000           -1.2359     2.2834
  data required time                                                                       2.2834
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2834
  data arrival time                                                                       -7.1406
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.8573

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -4.8573 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.8419 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.2384   1.0000            1.2933     2.5282 f
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   4.9047 
  I_RISC_CORE/U296/A2 (NAND2X0_HVT)         0.0000   0.2384   1.0000   0.0000   0.0000     2.5282 f
  I_RISC_CORE/U296/Y (NAND2X0_HVT)                   0.2661   1.0000            0.3212     2.8494 r
  I_RISC_CORE/n46 (net)        2   1.0525 
  I_RISC_CORE/U298/A1 (OR2X4_HVT)           0.0000   0.2661   1.0000   0.0000   0.0000     2.8494 r
  I_RISC_CORE/U298/Y (OR2X4_HVT)                     0.2601   1.0000            0.5701     3.4195 r
  I_RISC_CORE/n755 (net)      12   6.1849 
  I_RISC_CORE/U326/A4 (OA22X1_HVT)          0.0000   0.2601   1.0000   0.0000   0.0000     3.4195 r
  I_RISC_CORE/U326/Y (OA22X1_HVT)                    0.1903   1.0000            0.5241     3.9435 r
  I_RISC_CORE/n60 (net)        1   0.4354 
  I_RISC_CORE/U327/A2 (AND2X1_HVT)          0.0000   0.1903   1.0000   0.0000   0.0000     3.9435 r
  I_RISC_CORE/U327/Y (AND2X1_HVT)                    0.1366   1.0000            0.4383     4.3818 r
  I_RISC_CORE/n61 (net)        1   0.3947 
  I_RISC_CORE/U328/A2 (MUX21X1_HVT)         0.0000   0.1366   1.0000   0.0000   0.0000     4.3818 r
  I_RISC_CORE/U328/Y (MUX21X1_HVT)                   0.2225   1.0000            0.5799     4.9618 r
  I_RISC_CORE/n73 (net)        1   0.4657 
  I_RISC_CORE/U338/A3 (NAND4X0_HVT)         0.0000   0.2225   1.0000   0.0000   0.0000     4.9618 r
  I_RISC_CORE/U338/Y (NAND4X0_HVT)                   0.4411   1.0000            0.5995     5.5612 f
  I_RISC_CORE/n77 (net)        1   0.4344 
  I_RISC_CORE/U339/A3 (AO21X1_HVT)          0.0000   0.4411   1.0000   0.0000   0.0000     5.5612 f
  I_RISC_CORE/U339/Y (AO21X1_HVT)                    0.1691   1.0000            0.5520     6.1132 f
  I_RISC_CORE/n78 (net)        1   0.4276 
  I_RISC_CORE/U340/A3 (AOI21X2_HVT)         0.0000   0.1691   1.0000   0.0000   0.0000     6.1132 f
  I_RISC_CORE/U340/Y (AOI21X2_HVT)                   0.1648   1.0000            0.5434     6.6565 r
  I_RISC_CORE/n1026_CDR1 (net)
                               2   1.0813 
  I_RISC_CORE/U341/A1 (NOR2X1_HVT)          0.0000   0.1648   1.0000   0.0000   0.0000     6.6565 r
  I_RISC_CORE/U341/Y (NOR2X1_HVT)                    0.1123   1.0000            0.4748     7.1314 f
  I_RISC_CORE/I_ALU_Result_3_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/D (SDFFX1_HVT)
                                            0.0000   0.1123   1.0000   0.0000   0.0000     7.1314 f
  data arrival time                                                                        7.1314

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0868     3.6109
  clock uncertainty                                                            -0.1000     3.5109
  library setup time                                          1.0000           -1.2358     2.2751
  data required time                                                                       2.2751
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2751
  data arrival time                                                                       -7.1314
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.8563

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -4.8563 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.8370 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.9281 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1393 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1393 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2364 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/CLK (SDFFX2_HVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2364 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/Q (SDFFX2_HVT)
                                                     0.2516   1.0000            1.3046     2.5410 f
  I_RISC_CORE/Oprnd_A[7] (net)
                              10   5.8008 
  I_RISC_CORE/U963/A1 (OA21X1_HVT)          0.0000   0.2516   1.0000   0.0000   0.0000     2.5410 f
  I_RISC_CORE/U963/Y (OA21X1_HVT)                    0.1908   1.0000            0.6849     3.2259 f
  I_RISC_CORE/n813 (net)       2   0.9743 
  I_RISC_CORE/U967/A1 (OA21X1_LVT)          0.0000   0.1908   1.0000   0.0000   0.0000     3.2259 f
  I_RISC_CORE/U967/Y (OA21X1_LVT)                    0.0640   1.0000            0.2346     3.4605 f
  I_RISC_CORE/n584 (net)       2   1.0180 
  I_RISC_CORE/U972/A3 (AO22X1_RVT)          0.0000   0.0640   1.0000   0.0000   0.0000     3.4605 f
  I_RISC_CORE/U972/Y (AO22X1_RVT)                    0.0792   1.0000            0.1761     3.6366 f
  I_RISC_CORE/n587 (net)       1   0.4419 
  I_RISC_CORE/U973/A2 (NAND2X0_LVT)         0.0000   0.0792   1.0000   0.0000   0.0000     3.6366 f
  I_RISC_CORE/U973/Y (NAND2X0_LVT)                   0.0944   1.0000            0.1102     3.7468 r
  I_RISC_CORE/n812 (net)       2   1.2215 
  I_RISC_CORE/U1167/A (INVX1_LVT)           0.0000   0.0944   1.0000   0.0000   0.0000     3.7468 r
  I_RISC_CORE/U1167/Y (INVX1_LVT)                    0.0484   1.0000            0.0353     3.7821 f
  I_RISC_CORE/n819 (net)       2   1.1063 
  I_RISC_CORE/U1173/A1 (NAND2X0_LVT)        0.0000   0.0484   1.0000   0.0000   0.0000     3.7821 f
  I_RISC_CORE/U1173/Y (NAND2X0_LVT)                  0.1146   1.0000            0.0788     3.8608 r
  I_RISC_CORE/n820 (net)       1   0.9783 
  I_RISC_CORE/U1174/A1 (XOR2X1_LVT)         0.0000   0.1146   1.0000   0.0000   0.0000     3.8608 r
  I_RISC_CORE/U1174/Y (XOR2X1_LVT)                   0.0701   1.0000            0.2009     4.0617 f
  I_RISC_CORE/n840 (net)       2   0.9820 
  I_RISC_CORE/U1177/A1 (AO21X1_LVT)         0.0000   0.0701   1.0000   0.0000   0.0000     4.0617 f
  I_RISC_CORE/U1177/Y (AO21X1_LVT)                   0.0522   1.0000            0.1446     4.2063 f
  I_RISC_CORE/n847 (net)       2   1.1560 
  I_RISC_CORE/U1201/A (INVX1_HVT)           0.0000   0.0522   1.0000   0.0000   0.0000     4.2063 f
  I_RISC_CORE/U1201/Y (INVX1_HVT)                    0.0763   1.0000            0.0780     4.2843 r
  I_RISC_CORE/n848 (net)       1   0.8195 
  I_RISC_CORE/U1202/A1 (XOR2X1_HVT)         0.0000   0.0763   1.0000   0.0000   0.0000     4.2843 r
  I_RISC_CORE/U1202/Y (XOR2X1_HVT)                   0.2545   1.0000            0.8442     5.1285 f
  I_RISC_CORE/n849 (net)       1   0.4419 
  I_RISC_CORE/U1203/A2 (NAND2X0_LVT)        0.0000   0.2545   1.0000   0.0000   0.0000     5.1285 f
  I_RISC_CORE/U1203/Y (NAND2X0_LVT)                  0.1332   1.0000            0.2073     5.3357 r
  I_RISC_CORE/n851 (net)       1   0.8195 
  I_RISC_CORE/U1204/A1 (XOR2X1_HVT)         0.0000   0.1332   1.0000   0.0000   0.0000     5.3357 r
  I_RISC_CORE/U1204/Y (XOR2X1_HVT)                   0.2550   1.0000            0.8906     6.2263 f
  I_RISC_CORE/n852 (net)       1   0.4849 
  I_RISC_CORE/U1205/A4 (AOI22X1_RVT)        0.0000   0.2550   1.0000   0.0000   0.0000     6.2263 f
  I_RISC_CORE/U1205/Y (AOI22X1_RVT)                  0.0729   1.0000            0.3825     6.6088 r
  I_RISC_CORE/n857 (net)       2   1.2213 
  I_RISC_CORE/U1207/A (INVX1_HVT)           0.0000   0.0729   1.0000   0.0000   0.0000     6.6088 r
  I_RISC_CORE/U1207/Y (INVX1_HVT)                    0.0596   1.0000            0.0854     6.6942 f
  I_RISC_CORE/n858 (net)       1   0.5173 
  I_RISC_CORE/U1208/A1 (NAND2X0_LVT)        0.0000   0.0596   1.0000   0.0000   0.0000     6.6942 f
  I_RISC_CORE/U1208/Y (NAND2X0_LVT)                  0.1217   1.0000            0.0746     6.7688 r
  I_RISC_CORE/n859 (net)       1   0.5257 
  I_RISC_CORE/U1209/A3 (NAND3X0_LVT)        0.0000   0.1217   1.0000   0.0000   0.0000     6.7688 r
  I_RISC_CORE/U1209/Y (NAND3X0_LVT)                  0.0845   1.0000            0.0783     6.8471 f
  I_RISC_CORE/n887 (net)       1   0.4646 
  I_RISC_CORE/U1227/A1 (NAND4X1_LVT)        0.0000   0.0845   1.0000   0.0000   0.0000     6.8471 f
  I_RISC_CORE/U1227/Y (NAND4X1_LVT)                  0.0487   1.0000            0.1972     7.0443 r
  I_RISC_CORE/n1038 (net)      2   1.1704 
  I_RISC_CORE/U1228/A1 (AND2X1_RVT)         0.0000   0.0487   1.0000   0.0000   0.0000     7.0443 r
  I_RISC_CORE/U1228/Y (AND2X1_RVT)                   0.0576   1.0000            0.1281     7.1723 r
  I_RISC_CORE/I_ALU_Result_5_ (net)
                               1   0.4027 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/D (SDFFX1_HVT)
                                            0.0000   0.0576   1.0000   0.0000   0.0000     7.1723 r
  data arrival time                                                                        7.1723

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0951     3.6192
  clock uncertainty                                                            -0.1000     3.5192
  library setup time                                          1.0000           -1.1115     2.4077
  data required time                                                                       2.4077
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4077
  data arrival time                                                                       -7.1723
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.7646

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -4.7646 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.7493 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.9281 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1393 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1393 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2364 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/CLK (SDFFX2_RVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2364 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/Q (SDFFX2_RVT)
                                                     0.1042   1.0000            0.5730     1.8094 r
  I_RISC_CORE/Oprnd_A[4] (net)
                               6   2.9391 
  I_RISC_CORE/U1385/A (NBUFFX4_HVT)         0.0000   0.1042   1.0000   0.0000   0.0000     1.8094 r
  I_RISC_CORE/U1385/Y (NBUFFX4_HVT)                  0.1968   1.0000            0.3159     2.1253 r
  I_RISC_CORE/n1520 (net)     13   6.5476 
  I_RISC_CORE/U805/A1 (AND4X4_HVT)          0.0000   0.1968   1.0000   0.0000   0.0000     2.1253 r
  I_RISC_CORE/U805/Y (AND4X4_HVT)                    0.1599   1.0000            1.1729     3.2981 r
  I_RISC_CORE/n465 (net)       2   2.1855 
  I_RISC_CORE/U821/A (FADDX1_HVT)           0.0000   0.1599   1.0000   0.0000   0.0000     3.2981 r
  I_RISC_CORE/U821/CO (FADDX1_HVT)                   0.3571   1.0000            0.7912     4.0893 r
  I_RISC_CORE/n447 (net)       3   2.1138 
  I_RISC_CORE/U809/A2 (OR2X1_HVT)           0.0000   0.3571   1.0000   0.0000   0.0000     4.0893 r
  I_RISC_CORE/U809/Y (OR2X1_HVT)                     0.1258   1.0000            0.4577     4.5471 r
  I_RISC_CORE/n446 (net)       1   0.4503 
  I_RISC_CORE/U811/A3 (AO22X1_HVT)          0.0000   0.1258   1.0000   0.0000   0.0000     4.5471 r
  I_RISC_CORE/U811/Y (AO22X1_HVT)                    0.2455   1.0000            0.4906     5.0376 r
  I_RISC_CORE/n627 (net)       2   1.8066 
  I_RISC_CORE/U838/A2 (XOR3X1_HVT)          0.0000   0.2455   1.0000   0.0000   0.0000     5.0376 r
  I_RISC_CORE/U838/Y (XOR3X1_HVT)                    0.2168   1.0000            1.4735     6.5112 f
  I_RISC_CORE/n478 (net)       1   0.4010 
  I_RISC_CORE/U839/A1 (NAND2X0_HVT)         0.0000   0.2168   1.0000   0.0000   0.0000     6.5112 f
  I_RISC_CORE/U839/Y (NAND2X0_HVT)                   0.1938   1.0000            0.2620     6.7732 r
  I_RISC_CORE/n493 (net)       1   0.5119 
  I_RISC_CORE/U867/A1 (AND4X1_RVT)          0.0000   0.1938   1.0000   0.0000   0.0000     6.7732 r
  I_RISC_CORE/U867/Y (AND4X1_RVT)                    0.0992   1.0000            0.2799     7.0531 r
  I_RISC_CORE/n510 (net)       1   0.4131 
  I_RISC_CORE/U893/A2 (AND4X2_RVT)          0.0000   0.0992   1.0000   0.0000   0.0000     7.0531 r
  I_RISC_CORE/U893/Y (AND4X2_RVT)                    0.0598   1.0000            0.4381     7.4912 r
  I_RISC_CORE/n1040_CDR1 (net)
                               2   1.2500 
  I_RISC_CORE/U894/A2 (NOR2X0_RVT)          0.0000   0.0598   1.0000   0.0000   0.0000     7.4912 r
  I_RISC_CORE/U894/Y (NOR2X0_RVT)                    0.0503   1.0000            0.1805     7.6718 f
  I_RISC_CORE/I_ALU_Result_13_ (net)
                               1   0.4278 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/D (SDFFX1_RVT)
                                            0.0000   0.0503   1.0000   0.0000   0.0000     7.6718 f
  data arrival time                                                                        7.6718

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/CLK (SDFFX1_RVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0951     3.6192
  clock uncertainty                                                            -0.1000     3.5192
  library setup time                                          1.0000           -0.5910     2.9282
  data required time                                                                       2.9282
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.9282
  data arrival time                                                                       -7.6718
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.7436

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -4.7436 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.7282 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFX1_RVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/Q (SDFFX1_RVT)
                                                     0.1284   1.0000            0.5150     1.7499 r
  I_RISC_CORE/Xecutng_Instrn[28] (net)
                               7   3.1443 
  I_RISC_CORE/U259/A1 (NOR2X1_HVT)          0.0000   0.1284   1.0000   0.0000   0.0000     1.7499 r
  I_RISC_CORE/U259/Y (NOR2X1_HVT)                    0.1319   1.0000            0.4680     2.2179 f
  I_RISC_CORE/n28 (net)        2   1.0302 
  I_RISC_CORE/U263/A (INVX0_LVT)            0.0000   0.1319   1.0000   0.0000   0.0000     2.2179 f
  I_RISC_CORE/U263/Y (INVX0_LVT)                     0.0672   1.0000            0.0902     2.3080 r
  I_RISC_CORE/n30 (net)        1   0.5649 
  I_RISC_CORE/U264/A2 (NOR2X0_HVT)          0.0000   0.0672   1.0000   0.0000   0.0000     2.3080 r
  I_RISC_CORE/U264/Y (NOR2X0_HVT)                    0.1377   1.0000            0.4003     2.7083 f
  I_RISC_CORE/n41 (net)        2   1.2028 
  I_RISC_CORE/U266/A1 (AND2X4_HVT)          0.0000   0.1377   1.0000   0.0000   0.0000     2.7083 f
  I_RISC_CORE/U266/Y (AND2X4_HVT)                    0.3518   1.0000            0.5759     3.2842 f
  I_RISC_CORE/n878 (net)      16   7.2923 
  I_RISC_CORE/U1060/A (INVX2_HVT)           0.0000   0.3518   1.0000   0.0000   0.0000     3.2842 f
  I_RISC_CORE/U1060/Y (INVX2_HVT)                    0.1775   1.0000            0.2920     3.5762 r
  I_RISC_CORE/n1402 (net)      5   2.1972 
  I_RISC_CORE/U902/A2 (NAND2X1_HVT)         0.0000   0.1775   1.0000   0.0000   0.0000     3.5762 r
  I_RISC_CORE/U902/Y (NAND2X1_HVT)                   0.1542   1.0000            0.6183     4.1945 f
  I_RISC_CORE/n880 (net)       4   1.4768 
  I_RISC_CORE/U1072/A3 (OA21X1_HVT)         0.0000   0.1542   1.0000   0.0000   0.0000     4.1945 f
  I_RISC_CORE/U1072/Y (OA21X1_HVT)                   0.1862   1.0000            0.4186     4.6132 f
  I_RISC_CORE/n734 (net)       2   0.8363 
  I_RISC_CORE/U1109/A1 (NAND2X0_HVT)        0.0000   0.1862   1.0000   0.0000   0.0000     4.6132 f
  I_RISC_CORE/U1109/Y (NAND2X0_HVT)                  0.1863   1.0000            0.2302     4.8434 r
  I_RISC_CORE/n744 (net)       1   0.4050 
  I_RISC_CORE/U1119/A1 (AND4X1_HVT)         0.0000   0.1863   1.0000   0.0000   0.0000     4.8434 r
  I_RISC_CORE/U1119/Y (AND4X1_HVT)                   0.2614   1.0000            0.7203     5.5637 r
  I_RISC_CORE/n751 (net)       1   0.3794 
  I_RISC_CORE/U1128/A2 (NAND4X1_HVT)        0.0000   0.2614   1.0000   0.0000   0.0000     5.5637 r
  I_RISC_CORE/U1128/Y (NAND4X1_HVT)                  0.1870   1.0000            1.0700     6.6337 f
  I_RISC_CORE/n1031 (net)      2   1.0066 
  I_RISC_CORE/U1129/A1 (AND2X1_HVT)         0.0000   0.1870   1.0000   0.0000   0.0000     6.6337 f
  I_RISC_CORE/U1129/Y (AND2X1_HVT)                   0.1326   1.0000            0.3578     6.9915 f
  I_RISC_CORE/I_ALU_Result_1_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/D (SDFFX1_HVT)
                                            0.0000   0.1326   1.0000   0.0000   0.0000     6.9915 f
  data arrival time                                                                        6.9915

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0868     3.6109
  clock uncertainty                                                            -0.1000     3.5109
  library setup time                                          1.0000           -1.2475     2.2634
  data required time                                                                       2.2634
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2634
  data arrival time                                                                       -6.9915
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.7281

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -4.7281 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.7087 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U176/A1 (NOR2X1_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U176/Y (NOR2X1_HVT)                    0.1052   1.0000            0.5505     3.1729 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1052   1.0000   0.0000   0.0000     3.1729 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1697   1.0000            1.0273     4.2002 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1697   1.0000   0.0000   0.0000     4.2002 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0753   1.0000            0.1974     4.3976 f
  I_RISC_CORE/n134 (net)       2   0.9357 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.0753   1.0000   0.0000   0.0000     4.3976 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5501     4.9476 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     4.9476 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2041   1.0000            0.2759     5.2236 r
  I_RISC_CORE/n187 (net)      10   4.3942 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2041   1.0000   0.0000   0.0000     5.2236 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4897     5.7133 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U182/A3 (NAND3X1_RVT)         0.0000   0.1865   1.0000   0.0000   0.0000     5.7133 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                   0.0768   1.0000            0.3600     6.0732 f
  I_RISC_CORE/n191 (net)       5   2.0574 
  I_RISC_CORE/U490/A1 (NAND2X0_HVT)         0.0000   0.0768   1.0000   0.0000   0.0000     6.0732 f
  I_RISC_CORE/U490/Y (NAND2X0_HVT)                   0.1821   1.0000            0.1419     6.2151 r
  I_RISC_CORE/n177 (net)       1   0.3944 
  I_RISC_CORE/U491/A3 (NAND3X1_HVT)         0.0000   0.1821   1.0000   0.0000   0.0000     6.2151 r
  I_RISC_CORE/U491/Y (NAND3X1_HVT)                   0.1313   1.0000            0.7803     6.9955 f
  I_RISC_CORE/n180 (net)       1   0.4182 
  I_RISC_CORE/U492/A3 (NAND3X0_HVT)         0.0000   0.1313   1.0000   0.0000   0.0000     6.9955 f
  I_RISC_CORE/U492/Y (NAND3X0_HVT)                   0.1524   1.0000            0.1757     7.1711 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23165 (net)
                               1   0.4592 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/D (SDFFARX1_HVT)
                                            0.0000   0.1524   1.0000   0.0000   0.0000     7.1711 r
  data arrival time                                                                        7.1711

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4366 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4366 r
  clock reconvergence pessimism                                                 0.0868     3.5234
  clock uncertainty                                                            -0.1000     3.4234
  library setup time                                          1.0000           -0.9185     2.5049
  data required time                                                                       2.5049
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.5049
  data arrival time                                                                       -7.1711
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.6662

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0540 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0540 

  slack (with derating applied) (VIOLATED)                                     -4.6662 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.6515 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2858   1.0000            1.6086     2.7683 r
  I_RISC_CORE/aps_rename_53_ (net)
                              12   5.2485 
  I_RISC_CORE/U449/A2 (AND4X1_HVT)          0.0000   0.2858   1.0000   0.0000   0.0000     2.7683 r
  I_RISC_CORE/U449/Y (AND4X1_HVT)                    0.3065   1.0000            0.9282     3.6965 r
  I_RISC_CORE/n147 (net)       3   1.5440 
  I_RISC_CORE/U450/A1 (NAND2X0_HVT)         0.0000   0.3065   1.0000   0.0000   0.0000     3.6965 r
  I_RISC_CORE/U450/Y (NAND2X0_HVT)                   0.2758   1.0000            0.3562     4.0527 f
  I_RISC_CORE/n142 (net)       2   0.9356 
  I_RISC_CORE/U451/A (INVX0_HVT)            0.0000   0.2758   1.0000   0.0000   0.0000     4.0527 f
  I_RISC_CORE/U451/Y (INVX0_HVT)                     0.1810   1.0000            0.2835     4.3362 r
  I_RISC_CORE/n168 (net)       3   1.3735 
  I_RISC_CORE/U452/A2 (NAND3X0_HVT)         0.0000   0.1810   1.0000   0.0000   0.0000     4.3362 r
  I_RISC_CORE/U452/Y (NAND3X0_HVT)                   0.5015   1.0000            0.5314     4.8676 f
  I_RISC_CORE/n161 (net)       2   1.2567 
  I_RISC_CORE/U453/A0 (HADDX1_HVT)          0.0000   0.5015   1.0000   0.0000   0.0000     4.8676 f
  I_RISC_CORE/U453/SO (HADDX1_HVT)                   0.2267   1.0000            0.9992     5.8668 f
  I_RISC_CORE/n141 (net)       1   0.4208 
  I_RISC_CORE/U455/A1 (AO21X1_HVT)          0.0000   0.2267   1.0000   0.0000   0.0000     5.8668 f
  I_RISC_CORE/U455/Y (AO21X1_HVT)                    0.1696   1.0000            0.6112     6.4780 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N32 (net)
                               1   0.4367 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/D (SDFFARX1_HVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     6.4780 f
  data arrival time                                                                        6.4780

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4460 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4460 r
  clock reconvergence pessimism                                                 0.1138     3.5598
  clock uncertainty                                                            -0.1000     3.4598
  library setup time                                          1.0000           -1.4029     2.0569
  data required time                                                                       2.0569
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0569
  data arrival time                                                                       -6.4780
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.4211

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0545 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0545 

  slack (with derating applied) (VIOLATED)                                     -4.4211 
  clock reconvergence pessimism (due to derating)                              -0.0545 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.4211 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U176/A1 (NOR2X1_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U176/Y (NOR2X1_HVT)                    0.1052   1.0000            0.5505     3.1729 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1052   1.0000   0.0000   0.0000     3.1729 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1697   1.0000            1.0273     4.2002 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1697   1.0000   0.0000   0.0000     4.2002 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0753   1.0000            0.1974     4.3976 f
  I_RISC_CORE/n134 (net)       2   0.9357 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.0753   1.0000   0.0000   0.0000     4.3976 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5501     4.9476 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     4.9476 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2041   1.0000            0.2759     5.2236 r
  I_RISC_CORE/n187 (net)      10   4.3942 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2041   1.0000   0.0000   0.0000     5.2236 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4897     5.7133 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U182/A3 (NAND3X1_RVT)         0.0000   0.1865   1.0000   0.0000   0.0000     5.7133 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                   0.0768   1.0000            0.3600     6.0732 f
  I_RISC_CORE/n191 (net)       5   2.0574 
  I_RISC_CORE/U497/A2 (NAND2X0_HVT)         0.0000   0.0768   1.0000   0.0000   0.0000     6.0732 f
  I_RISC_CORE/U497/Y (NAND2X0_HVT)                   0.1908   1.0000            0.1493     6.2225 r
  I_RISC_CORE/n190 (net)       1   0.4089 
  I_RISC_CORE/U499/A2 (AO22X1_HVT)          0.0000   0.1908   1.0000   0.0000   0.0000     6.2225 r
  I_RISC_CORE/U499/Y (AO22X1_HVT)                    0.1938   1.0000            0.6084     6.8309 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Next_Stack[1] (net)
                               1   0.4592 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/D (SDFFARX1_HVT)
                                            0.0000   0.1938   1.0000   0.0000   0.0000     6.8309 r
  data arrival time                                                                        6.8309

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4366 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4366 r
  clock reconvergence pessimism                                                 0.0868     3.5234
  clock uncertainty                                                            -0.1000     3.4234
  library setup time                                          1.0000           -0.9416     2.4818
  data required time                                                                       2.4818
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4818
  data arrival time                                                                       -6.8309
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.3491

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0540 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0540 

  slack (with derating applied) (VIOLATED)                                     -4.3491 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.3343 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9185 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2056     1.1241 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1241 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0519   1.0000            0.0976     1.2218 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.4755 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_RVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000     1.2218 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/Q (SDFFX2_RVT)
                                                     0.0849   1.0000            0.4996     1.7213 f
  I_RISC_CORE/n320 (net)       5   2.5211 
  I_RISC_CORE/U304/A1 (NOR2X0_HVT)          0.0000   0.0849   1.0000   0.0000   0.0000     1.7213 f
  I_RISC_CORE/U304/Y (NOR2X0_HVT)                    0.1424   1.0000            0.5318     2.2531 r
  I_RISC_CORE/n775 (net)       3   1.4309 
  I_RISC_CORE/U305/A1 (AND3X1_HVT)          0.0000   0.1424   1.0000   0.0000   0.0000     2.2531 r
  I_RISC_CORE/U305/Y (AND3X1_HVT)                    0.1954   1.0000            0.5200     2.7731 r
  I_RISC_CORE/n43 (net)        1   0.5294 
  I_RISC_CORE/U310/A1 (OA21X1_LVT)          0.0000   0.1954   1.0000   0.0000   0.0000     2.7731 r
  I_RISC_CORE/U310/Y (OA21X1_LVT)                    0.0622   1.0000            0.1411     2.9142 r
  I_RISC_CORE/n674 (net)       2   1.2407 
  I_RISC_CORE/U1053/A (INVX1_LVT)           0.0000   0.0622   1.0000   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U1053/Y (INVX1_LVT)                    0.0320   1.0000            0.0256     2.9399 f
  I_RISC_CORE/n675 (net)       1   0.5412 
  I_RISC_CORE/U1054/A2 (OA21X1_LVT)         0.0000   0.0320   1.0000   0.0000   0.0000     2.9399 f
  I_RISC_CORE/U1054/Y (OA21X1_LVT)                   0.0533   1.0000            0.1223     3.0622 f
  I_RISC_CORE/n725 (net)       3   2.0522 
  I_RISC_CORE/U1055/A2 (OR2X1_LVT)          0.0000   0.0533   1.0000   0.0000   0.0000     3.0622 f
  I_RISC_CORE/U1055/Y (OR2X1_LVT)                    0.0313   1.0000            0.0870     3.1492 f
  I_RISC_CORE/n676 (net)       1   0.5292 
  I_RISC_CORE/U1057/A3 (AO22X1_LVT)         0.0000   0.0313   1.0000   0.0000   0.0000     3.1492 f
  I_RISC_CORE/U1057/Y (AO22X1_LVT)                   0.0515   1.0000            0.0880     3.2373 f
  I_RISC_CORE/n678 (net)       3   1.6491 
  I_RISC_CORE/U1353/A (INVX0_LVT)           0.0000   0.0515   1.0000   0.0000   0.0000     3.2373 f
  I_RISC_CORE/U1353/Y (INVX0_LVT)                    0.0348   1.0000            0.0497     3.2870 r
  I_RISC_CORE/n1416 (net)      1   0.5547 
  I_RISC_CORE/U1061/A1 (NAND2X0_LVT)        0.0000   0.0348   1.0000   0.0000   0.0000     3.2870 r
  I_RISC_CORE/U1061/Y (NAND2X0_LVT)                  0.0814   1.0000            0.0333     3.3203 f
  I_RISC_CORE/n682 (net)       1   0.4224 
  I_RISC_CORE/U1062/A3 (NAND3X2_LVT)        0.0000   0.0814   1.0000   0.0000   0.0000     3.3203 f
  I_RISC_CORE/U1062/Y (NAND3X2_LVT)                  0.0397   1.0000            0.1972     3.5175 r
  I_RISC_CORE/n723 (net)       3   1.6769 
  I_RISC_CORE/U1091/A2 (OR2X1_LVT)          0.0000   0.0397   1.0000   0.0000   0.0000     3.5175 r
  I_RISC_CORE/U1091/Y (OR2X1_LVT)                    0.0408   1.0000            0.0694     3.5869 r
  I_RISC_CORE/n719 (net)       1   0.9783 
  I_RISC_CORE/U1092/A1 (XOR2X1_LVT)         0.0000   0.0408   1.0000   0.0000   0.0000     3.5869 r
  I_RISC_CORE/U1092/Y (XOR2X1_LVT)                   0.0779   1.0000            0.1964     3.7832 f
  I_RISC_CORE/n793 (net)       3   2.0908 
  I_RISC_CORE/U1094/A1 (NAND2X0_LVT)        0.0000   0.0779   1.0000   0.0000   0.0000     3.7832 f
  I_RISC_CORE/U1094/Y (NAND2X0_LVT)                  0.1121   1.0000            0.0873     3.8705 r
  I_RISC_CORE/n720 (net)       1   0.5542 
  I_RISC_CORE/U1096/A3 (AO22X1_LVT)         0.0000   0.1121   1.0000   0.0000   0.0000     3.8705 r
  I_RISC_CORE/U1096/Y (AO22X1_LVT)                   0.0740   1.0000            0.1218     3.9924 r
  I_RISC_CORE/n780 (net)       3   2.1458 
  I_RISC_CORE/U1145/A1 (XOR2X1_HVT)         0.0000   0.0740   1.0000   0.0000   0.0000     3.9924 r
  I_RISC_CORE/U1145/Y (XOR2X1_HVT)                   0.2513   1.0000            0.8364     4.8288 f
  I_RISC_CORE/n781 (net)       1   0.3634 
  I_RISC_CORE/U1146/A2 (NAND2X0_HVT)        0.0000   0.2513   1.0000   0.0000   0.0000     4.8288 f
  I_RISC_CORE/U1146/Y (NAND2X0_HVT)                  0.2541   1.0000            0.3251     5.1539 r
  I_RISC_CORE/n783 (net)       1   0.9572 
  I_RISC_CORE/U1147/A1 (XOR2X1_RVT)         0.0000   0.2541   1.0000   0.0000   0.0000     5.1539 r
  I_RISC_CORE/U1147/Y (XOR2X1_RVT)                   0.1398   1.0000            0.5171     5.6710 f
  I_RISC_CORE/n802 (net)       2   0.9564 
  I_RISC_CORE/U1159/A1 (AO22X1_LVT)         0.0000   0.1398   1.0000   0.0000   0.0000     5.6710 f
  I_RISC_CORE/U1159/Y (AO22X1_LVT)                   0.0375   1.0000            0.1894     5.8604 f
  I_RISC_CORE/n801 (net)       1   0.4160 
  I_RISC_CORE/U1160/A3 (OA21X1_LVT)         0.0000   0.0375   1.0000   0.0000   0.0000     5.8604 f
  I_RISC_CORE/U1160/Y (OA21X1_LVT)                   0.0497   1.0000            0.0985     5.9589 f
  I_RISC_CORE/n803 (net)       1   1.3984 
  I_RISC_CORE/U1161/CI (FADDX1_LVT)         0.0000   0.0497   1.0000   0.0000   0.0000     5.9589 f
  I_RISC_CORE/U1161/CO (FADDX1_LVT)                  0.0617   1.0000            0.1274     6.0863 f
  I_RISC_CORE/n805 (net)       1   0.4968 
  I_RISC_CORE/U1162/A1 (AND2X1_RVT)         0.0000   0.0617   1.0000   0.0000   0.0000     6.0863 f
  I_RISC_CORE/U1162/Y (AND2X1_RVT)                   0.0635   1.0000            0.1516     6.2379 f
  I_RISC_CORE/n807 (net)       1   0.4932 
  I_RISC_CORE/U1163/A3 (OR3X1_HVT)          0.0000   0.0635   1.0000   0.0000   0.0000     6.2379 f
  I_RISC_CORE/U1163/Y (OR3X1_HVT)                    0.2054   1.0000            0.5502     6.7882 f
  I_RISC_CORE/n1037 (net)      2   1.1017 
  I_RISC_CORE/U1164/A1 (AND2X1_HVT)         0.0000   0.2054   1.0000   0.0000   0.0000     6.7882 f
  I_RISC_CORE/U1164/Y (AND2X1_HVT)                   0.1338   1.0000            0.3737     7.1619 f
  I_RISC_CORE/I_ALU_Result_0_ (net)
                               1   0.4278 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/D (SDFFX1_RVT)
                                            0.0000   0.1338   1.0000   0.0000   0.0000     7.1619 f
  data arrival time                                                                        7.1619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5241 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/CLK (SDFFX1_RVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5241 r
  clock reconvergence pessimism                                                 0.0868     3.6109
  clock uncertainty                                                            -0.1000     3.5109
  library setup time                                          1.0000           -0.6323     2.8786
  data required time                                                                       2.8786
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8786
  data arrival time                                                                       -7.1619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.2832

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0586 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0586 

  slack (with derating applied) (VIOLATED)                                     -4.2832 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.2639 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U176/A1 (NOR2X1_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U176/Y (NOR2X1_HVT)                    0.1052   1.0000            0.5505     3.1729 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1052   1.0000   0.0000   0.0000     3.1729 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1697   1.0000            1.0273     4.2002 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1697   1.0000   0.0000   0.0000     4.2002 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0753   1.0000            0.1974     4.3976 f
  I_RISC_CORE/n134 (net)       2   0.9357 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.0753   1.0000   0.0000   0.0000     4.3976 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5501     4.9476 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     4.9476 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2041   1.0000            0.2759     5.2236 r
  I_RISC_CORE/n187 (net)      10   4.3942 
  I_RISC_CORE/U1356/A (INVX1_HVT)           0.0000   0.2041   1.0000   0.0000   0.0000     5.2236 r
  I_RISC_CORE/U1356/Y (INVX1_HVT)                    0.1524   1.0000            0.2158     5.4393 f
  I_RISC_CORE/n1419 (net)      5   2.1690 
  I_RISC_CORE/U432/A2 (NAND3X0_LVT)         0.0000   0.1524   1.0000   0.0000   0.0000     5.4393 f
  I_RISC_CORE/U432/Y (NAND3X0_LVT)                   0.1465   1.0000            0.1551     5.5944 r
  I_RISC_CORE/n193 (net)       4   1.9447 
  I_RISC_CORE/U433/A5 (AO221X1_RVT)         0.0000   0.1465   1.0000   0.0000   0.0000     5.5944 r
  I_RISC_CORE/U433/Y (AO221X1_RVT)                   0.1008   1.0000            0.2319     5.8263 r
  I_RISC_CORE/n130 (net)       1   0.4371 
  I_RISC_CORE/U439/A2 (NAND3X0_HVT)         0.0000   0.1008   1.0000   0.0000   0.0000     5.8263 r
  I_RISC_CORE/U439/Y (NAND3X0_HVT)                   0.3160   1.0000            0.3489     6.1752 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23160 (net)
                               1   0.4371 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/D (SDFFARX2_HVT)
                                            0.0000   0.3160   1.0000   0.0000   0.0000     6.1752 f
  data arrival time                                                                        6.1752

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4366 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4366 r
  clock reconvergence pessimism                                                 0.0868     3.5234
  clock uncertainty                                                            -0.1000     3.4234
  library setup time                                          1.0000           -1.5077     1.9157
  data required time                                                                       1.9157
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9157
  data arrival time                                                                       -6.1752
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.2595

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0540 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0540 

  slack (with derating applied) (VIOLATED)                                     -4.2595 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.2448 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1707   1.0000            1.1664     2.3146 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8440 
  I_RISC_CORE/U46/A (NBUFFX2_HVT)           0.0000   0.1707   1.0000   0.0000   0.0000     2.3146 f
  I_RISC_CORE/U46/Y (NBUFFX2_HVT)                    0.1892   1.0000            0.3678     2.6824 f
  I_RISC_CORE/n305 (net)      10   4.0061 
  I_RISC_CORE/U509/A1 (OA221X1_HVT)         0.0000   0.1892   1.0000   0.0000   0.0000     2.6824 f
  I_RISC_CORE/U509/Y (OA221X1_HVT)                   0.2732   1.0000            0.9071     3.5895 f
  I_RISC_CORE/n201 (net)       2   0.8848 
  I_RISC_CORE/U514/A1 (AND2X1_HVT)          0.0000   0.2732   1.0000   0.0000   0.0000     3.5895 f
  I_RISC_CORE/U514/Y (AND2X1_HVT)                    0.1632   1.0000            0.4569     4.0464 f
  I_RISC_CORE/n293 (net)       3   1.2386 
  I_RISC_CORE/ZBUF_262_inst_79768/A (NBUFFX2_HVT)
                                            0.0000   0.1632   1.0000   0.0000   0.0000     4.0464 f
  I_RISC_CORE/ZBUF_262_inst_79768/Y (NBUFFX2_HVT)    0.1679   1.0000            0.3451     4.3915 f
  I_RISC_CORE/ZBUF_262_93 (net)
                               7   2.7610 
  I_RISC_CORE/U526/A1 (AOI22X2_HVT)         0.0000   0.1679   1.0000   0.0000   0.0000     4.3915 f
  I_RISC_CORE/U526/Y (AOI22X2_HVT)                   0.1509   1.0000            0.7847     5.1762 r
  I_RISC_CORE/n1429 (net)      1   0.4034 
  I_RISC_CORE/U557/A2 (AND3X1_HVT)          0.0000   0.1509   1.0000   0.0000   0.0000     5.1762 r
  I_RISC_CORE/U557/Y (AND3X1_HVT)                    0.1921   1.0000            0.5858     5.7620 r
  I_RISC_CORE/n1448 (net)      1   0.4415 
  I_RISC_CORE/U595/A1 (NAND3X1_HVT)         0.0000   0.1921   1.0000   0.0000   0.0000     5.7620 r
  I_RISC_CORE/U595/Y (NAND3X1_HVT)                   0.1305   1.0000            0.6897     6.4517 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N36 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/D (SDFFX1_HVT)
                                            0.0000   0.1305   1.0000   0.0000   0.0000     6.4517 f
  data arrival time                                                                        6.4517

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2588     2.2495
  data required time                                                                       2.2495
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2495
  data arrival time                                                                       -6.4517
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.2021

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -4.2021 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.1874 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1707   1.0000            1.1664     2.3146 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8440 
  I_RISC_CORE/U46/A (NBUFFX2_HVT)           0.0000   0.1707   1.0000   0.0000   0.0000     2.3146 f
  I_RISC_CORE/U46/Y (NBUFFX2_HVT)                    0.1892   1.0000            0.3678     2.6824 f
  I_RISC_CORE/n305 (net)      10   4.0061 
  I_RISC_CORE/U509/A1 (OA221X1_HVT)         0.0000   0.1892   1.0000   0.0000   0.0000     2.6824 f
  I_RISC_CORE/U509/Y (OA221X1_HVT)                   0.2732   1.0000            0.9071     3.5895 f
  I_RISC_CORE/n201 (net)       2   0.8848 
  I_RISC_CORE/U514/A1 (AND2X1_HVT)          0.0000   0.2732   1.0000   0.0000   0.0000     3.5895 f
  I_RISC_CORE/U514/Y (AND2X1_HVT)                    0.1632   1.0000            0.4569     4.0464 f
  I_RISC_CORE/n293 (net)       3   1.2386 
  I_RISC_CORE/ZBUF_262_inst_79768/A (NBUFFX2_HVT)
                                            0.0000   0.1632   1.0000   0.0000   0.0000     4.0464 f
  I_RISC_CORE/ZBUF_262_inst_79768/Y (NBUFFX2_HVT)    0.1679   1.0000            0.3451     4.3915 f
  I_RISC_CORE/ZBUF_262_93 (net)
                               7   2.7610 
  I_RISC_CORE/U549/A1 (AOI22X2_HVT)         0.0000   0.1679   1.0000   0.0000   0.0000     4.3915 f
  I_RISC_CORE/U549/Y (AOI22X2_HVT)                   0.1509   1.0000            0.7847     5.1762 r
  I_RISC_CORE/n1443 (net)      1   0.4034 
  I_RISC_CORE/U563/A2 (AND3X1_HVT)          0.0000   0.1509   1.0000   0.0000   0.0000     5.1762 r
  I_RISC_CORE/U563/Y (AND3X1_HVT)                    0.1921   1.0000            0.5858     5.7620 r
  I_RISC_CORE/n1452 (net)      1   0.4415 
  I_RISC_CORE/U573/A1 (NAND3X1_HVT)         0.0000   0.1921   1.0000   0.0000   0.0000     5.7620 r
  I_RISC_CORE/U573/Y (NAND3X1_HVT)                   0.1305   1.0000            0.6897     6.4517 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N39 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/D (SDFFX1_HVT)
                                            0.0000   0.1305   1.0000   0.0000   0.0000     6.4517 f
  data arrival time                                                                        6.4517

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2588     2.2495
  data required time                                                                       2.2495
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2495
  data arrival time                                                                       -6.4517
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.2021

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -4.2021 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -4.1874 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U602/A (NBUFFX4_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U602/Y (NBUFFX4_HVT)                   0.1393   1.0000            0.3003     2.9227 f
  I_RISC_CORE/Xecutng_Instrn[22] (net)
                               7   1.5072 
  I_RISC_CORE/U173/A1 (OR3X1_HVT)           0.0000   0.1393   1.0000   0.0000   0.0000     2.9227 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.6903     3.6130 f
  I_RISC_CORE/n132 (net)       1   0.4847 
  I_RISC_CORE/U440/A2 (OR3X2_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     3.6130 f
  I_RISC_CORE/U440/Y (OR3X2_HVT)                     0.2411   1.0000            0.7733     4.3863 f
  I_RISC_CORE/n133 (net)       1   0.4800 
  I_RISC_CORE/U441/A2 (AOI22X1_LVT)         0.0000   0.2411   1.0000   0.0000   0.0000     4.3863 f
  I_RISC_CORE/U441/Y (AOI22X1_LVT)                   0.0311   1.0000            0.2968     4.6831 r
  I_RISC_CORE/n136 (net)       1   0.5599 
  I_RISC_CORE/U442/A4 (AO221X1_LVT)         0.0000   0.0311   1.0000   0.0000   0.0000     4.6831 r
  I_RISC_CORE/U442/Y (AO221X1_LVT)                   0.0675   1.0000            0.1194     4.8024 r
  I_RISC_CORE/n1526 (net)      2   1.8758 
  I_RISC_CORE/U446/A1 (AND2X2_RVT)          0.0000   0.0675   1.0000   0.0000   0.0000     4.8024 r
  I_RISC_CORE/U446/Y (AND2X2_RVT)                    0.1168   1.0000            0.2007     5.0031 r
  I_RISC_CORE/n167 (net)       8   3.6355 
  I_RISC_CORE/U469/A3 (AO22X1_HVT)          0.0000   0.1168   1.0000   0.0000   0.0000     5.0031 r
  I_RISC_CORE/U469/Y (AO22X1_HVT)                    0.2248   1.0000            0.4685     5.4716 r
  I_RISC_CORE/n158 (net)       3   1.2551 
  I_RISC_CORE/U473/A1 (OA222X1_HVT)         0.0000   0.2248   1.0000   0.0000   0.0000     5.4716 r
  I_RISC_CORE/U473/Y (OA222X1_HVT)                   0.2464   1.0000            0.9258     6.3974 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N27 (net)
                               1   0.4592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/D (SDFFARX2_HVT)
                                            0.0000   0.2464   1.0000   0.0000   0.0000     6.3974 r
  data arrival time                                                                        6.3974

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4460 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4460 r
  clock reconvergence pessimism                                                 0.0868     3.5328
  clock uncertainty                                                            -0.1000     3.4328
  library setup time                                          1.0000           -1.0080     2.4248
  data required time                                                                       2.4248
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4248
  data arrival time                                                                       -6.3974
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9725

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0545 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0545 

  slack (with derating applied) (VIOLATED)                                     -3.9725 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.9573 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1906   1.0000            1.3058     2.4540 r
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8750 
  I_RISC_CORE/U46/A (NBUFFX2_HVT)           0.0000   0.1906   1.0000   0.0000   0.0000     2.4540 r
  I_RISC_CORE/U46/Y (NBUFFX2_HVT)                    0.2038   1.0000            0.3694     2.8234 r
  I_RISC_CORE/n305 (net)      10   4.3771 
  I_RISC_CORE/U236/A1 (NAND2X0_HVT)         0.0000   0.2038   1.0000   0.0000   0.0000     2.8234 r
  I_RISC_CORE/U236/Y (NAND2X0_HVT)                   0.3117   1.0000            0.3329     3.1562 f
  I_RISC_CORE/n173 (net)       3   1.2859 
  I_RISC_CORE/U237/A (INVX0_HVT)            0.0000   0.3117   1.0000   0.0000   0.0000     3.1562 f
  I_RISC_CORE/U237/Y (INVX0_HVT)                     0.2097   1.0000            0.3206     3.4768 r
  I_RISC_CORE/n212 (net)       4   1.6702 
  I_RISC_CORE/U506/A5 (OA222X2_HVT)         0.0000   0.2097   1.0000   0.0000   0.0000     3.4768 r
  I_RISC_CORE/U506/Y (OA222X2_HVT)                   0.4110   1.0000            0.9331     4.4099 r
  I_RISC_CORE/n289 (net)       9   3.7811 
  I_RISC_CORE/U546/A4 (AOI22X1_HVT)         0.0000   0.4110   1.0000   0.0000   0.0000     4.4099 r
  I_RISC_CORE/U546/Y (AOI22X1_HVT)                   0.1250   1.0000            0.8571     5.2670 f
  I_RISC_CORE/n1440 (net)      1   0.3958 
  I_RISC_CORE/U569/A1 (AND3X1_HVT)          0.0000   0.1250   1.0000   0.0000   0.0000     5.2670 f
  I_RISC_CORE/U569/Y (AND3X1_HVT)                    0.1840   1.0000            0.3896     5.6567 f
  I_RISC_CORE/n1456 (net)      1   0.3960 
  I_RISC_CORE/U540/A1 (NAND3X2_HVT)         0.0000   0.1840   1.0000   0.0000   0.0000     5.6567 f
  I_RISC_CORE/U540/Y (NAND3X2_HVT)                   0.1436   1.0000            0.6235     6.2802 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N37 (net)
                               1   0.4027 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.1436   1.0000   0.0000   0.0000     6.2802 r
  data arrival time                                                                        6.2802

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.1749     2.3334
  data required time                                                                       2.3334
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3334
  data arrival time                                                                       -6.2802
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9468

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -3.9468 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.9321 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1707   1.0000            1.1664     2.3146 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8440 
  I_RISC_CORE/U46/A (NBUFFX2_HVT)           0.0000   0.1707   1.0000   0.0000   0.0000     2.3146 f
  I_RISC_CORE/U46/Y (NBUFFX2_HVT)                    0.1892   1.0000            0.3678     2.6824 f
  I_RISC_CORE/n305 (net)      10   4.0061 
  I_RISC_CORE/U509/A1 (OA221X1_HVT)         0.0000   0.1892   1.0000   0.0000   0.0000     2.6824 f
  I_RISC_CORE/U509/Y (OA221X1_HVT)                   0.2732   1.0000            0.9071     3.5895 f
  I_RISC_CORE/n201 (net)       2   0.8848 
  I_RISC_CORE/U514/A1 (AND2X1_HVT)          0.0000   0.2732   1.0000   0.0000   0.0000     3.5895 f
  I_RISC_CORE/U514/Y (AND2X1_HVT)                    0.1632   1.0000            0.4569     4.0464 f
  I_RISC_CORE/n293 (net)       3   1.2386 
  I_RISC_CORE/ZBUF_262_inst_79768/A (NBUFFX2_HVT)
                                            0.0000   0.1632   1.0000   0.0000   0.0000     4.0464 f
  I_RISC_CORE/ZBUF_262_inst_79768/Y (NBUFFX2_HVT)    0.1679   1.0000            0.3451     4.3915 f
  I_RISC_CORE/ZBUF_262_93 (net)
                               7   2.7610 
  I_RISC_CORE/U520/A1 (AOI22X2_HVT)         0.0000   0.1679   1.0000   0.0000   0.0000     4.3915 f
  I_RISC_CORE/U520/Y (AOI22X2_HVT)                   0.1509   1.0000            0.7847     5.1762 r
  I_RISC_CORE/n1426 (net)      1   0.4034 
  I_RISC_CORE/U552/A2 (AND3X1_HVT)          0.0000   0.1509   1.0000   0.0000   0.0000     5.1762 r
  I_RISC_CORE/U552/Y (AND3X1_HVT)                    0.1938   1.0000            0.5880     5.7642 r
  I_RISC_CORE/n1444 (net)      1   0.4874 
  I_RISC_CORE/U617/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7642 r
  I_RISC_CORE/U617/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.0973 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N38 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.0973 f
  data arrival time                                                                        6.0973

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.3536     2.1547
  data required time                                                                       2.1547
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1547
  data arrival time                                                                       -6.0973
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9426

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -3.9426 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.9279 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1707   1.0000            1.1664     2.3146 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8440 
  I_RISC_CORE/U46/A (NBUFFX2_HVT)           0.0000   0.1707   1.0000   0.0000   0.0000     2.3146 f
  I_RISC_CORE/U46/Y (NBUFFX2_HVT)                    0.1892   1.0000            0.3678     2.6824 f
  I_RISC_CORE/n305 (net)      10   4.0061 
  I_RISC_CORE/U509/A1 (OA221X1_HVT)         0.0000   0.1892   1.0000   0.0000   0.0000     2.6824 f
  I_RISC_CORE/U509/Y (OA221X1_HVT)                   0.2732   1.0000            0.9071     3.5895 f
  I_RISC_CORE/n201 (net)       2   0.8848 
  I_RISC_CORE/U514/A1 (AND2X1_HVT)          0.0000   0.2732   1.0000   0.0000   0.0000     3.5895 f
  I_RISC_CORE/U514/Y (AND2X1_HVT)                    0.1632   1.0000            0.4569     4.0464 f
  I_RISC_CORE/n293 (net)       3   1.2386 
  I_RISC_CORE/ZBUF_262_inst_79768/A (NBUFFX2_HVT)
                                            0.0000   0.1632   1.0000   0.0000   0.0000     4.0464 f
  I_RISC_CORE/ZBUF_262_inst_79768/Y (NBUFFX2_HVT)    0.1679   1.0000            0.3451     4.3915 f
  I_RISC_CORE/ZBUF_262_93 (net)
                               7   2.7610 
  I_RISC_CORE/U537/A1 (AOI22X2_HVT)         0.0000   0.1679   1.0000   0.0000   0.0000     4.3915 f
  I_RISC_CORE/U537/Y (AOI22X2_HVT)                   0.1509   1.0000            0.7847     5.1762 r
  I_RISC_CORE/n1435 (net)      1   0.4034 
  I_RISC_CORE/U565/A2 (AND3X1_HVT)          0.0000   0.1509   1.0000   0.0000   0.0000     5.1762 r
  I_RISC_CORE/U565/Y (AND3X1_HVT)                    0.1938   1.0000            0.5880     5.7642 r
  I_RISC_CORE/n1454 (net)      1   0.4874 
  I_RISC_CORE/U562/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7642 r
  I_RISC_CORE/U562/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.0973 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N39 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.0973 f
  data arrival time                                                                        6.0973

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.3536     2.1547
  data required time                                                                       2.1547
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1547
  data arrival time                                                                       -6.0973
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9426

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -3.9426 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.9279 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1707   1.0000            1.1664     2.3146 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8440 
  I_RISC_CORE/U46/A (NBUFFX2_HVT)           0.0000   0.1707   1.0000   0.0000   0.0000     2.3146 f
  I_RISC_CORE/U46/Y (NBUFFX2_HVT)                    0.1892   1.0000            0.3678     2.6824 f
  I_RISC_CORE/n305 (net)      10   4.0061 
  I_RISC_CORE/U509/A1 (OA221X1_HVT)         0.0000   0.1892   1.0000   0.0000   0.0000     2.6824 f
  I_RISC_CORE/U509/Y (OA221X1_HVT)                   0.2732   1.0000            0.9071     3.5895 f
  I_RISC_CORE/n201 (net)       2   0.8848 
  I_RISC_CORE/U514/A1 (AND2X1_HVT)          0.0000   0.2732   1.0000   0.0000   0.0000     3.5895 f
  I_RISC_CORE/U514/Y (AND2X1_HVT)                    0.1632   1.0000            0.4569     4.0464 f
  I_RISC_CORE/n293 (net)       3   1.2386 
  I_RISC_CORE/ZBUF_262_inst_79768/A (NBUFFX2_HVT)
                                            0.0000   0.1632   1.0000   0.0000   0.0000     4.0464 f
  I_RISC_CORE/ZBUF_262_inst_79768/Y (NBUFFX2_HVT)    0.1679   1.0000            0.3451     4.3915 f
  I_RISC_CORE/ZBUF_262_93 (net)
                               7   2.7610 
  I_RISC_CORE/U521/A1 (AOI22X2_HVT)         0.0000   0.1679   1.0000   0.0000   0.0000     4.3915 f
  I_RISC_CORE/U521/Y (AOI22X2_HVT)                   0.1509   1.0000            0.7847     5.1762 r
  I_RISC_CORE/n1427 (net)      1   0.4034 
  I_RISC_CORE/U554/A2 (AND3X1_HVT)          0.0000   0.1509   1.0000   0.0000   0.0000     5.1762 r
  I_RISC_CORE/U554/Y (AND3X1_HVT)                    0.1938   1.0000            0.5880     5.7642 r
  I_RISC_CORE/n1446 (net)      1   0.4874 
  I_RISC_CORE/U606/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7642 r
  I_RISC_CORE/U606/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.0973 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N37 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.0973 f
  data arrival time                                                                        6.0973

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.3536     2.1547
  data required time                                                                       2.1547
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1547
  data arrival time                                                                       -6.0973
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9426

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -3.9426 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.9279 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1707   1.0000            1.1664     2.3146 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8440 
  I_RISC_CORE/U46/A (NBUFFX2_HVT)           0.0000   0.1707   1.0000   0.0000   0.0000     2.3146 f
  I_RISC_CORE/U46/Y (NBUFFX2_HVT)                    0.1892   1.0000            0.3678     2.6824 f
  I_RISC_CORE/n305 (net)      10   4.0061 
  I_RISC_CORE/U509/A1 (OA221X1_HVT)         0.0000   0.1892   1.0000   0.0000   0.0000     2.6824 f
  I_RISC_CORE/U509/Y (OA221X1_HVT)                   0.2732   1.0000            0.9071     3.5895 f
  I_RISC_CORE/n201 (net)       2   0.8848 
  I_RISC_CORE/U514/A1 (AND2X1_HVT)          0.0000   0.2732   1.0000   0.0000   0.0000     3.5895 f
  I_RISC_CORE/U514/Y (AND2X1_HVT)                    0.1632   1.0000            0.4569     4.0464 f
  I_RISC_CORE/n293 (net)       3   1.2386 
  I_RISC_CORE/ZBUF_262_inst_79768/A (NBUFFX2_HVT)
                                            0.0000   0.1632   1.0000   0.0000   0.0000     4.0464 f
  I_RISC_CORE/ZBUF_262_inst_79768/Y (NBUFFX2_HVT)    0.1679   1.0000            0.3451     4.3915 f
  I_RISC_CORE/ZBUF_262_93 (net)
                               7   2.7610 
  I_RISC_CORE/U531/A1 (AOI22X2_HVT)         0.0000   0.1679   1.0000   0.0000   0.0000     4.3915 f
  I_RISC_CORE/U531/Y (AOI22X2_HVT)                   0.1509   1.0000            0.7847     5.1762 r
  I_RISC_CORE/n1431 (net)      1   0.4034 
  I_RISC_CORE/U559/A2 (AND3X1_HVT)          0.0000   0.1509   1.0000   0.0000   0.0000     5.1762 r
  I_RISC_CORE/U559/Y (AND3X1_HVT)                    0.1938   1.0000            0.5880     5.7642 r
  I_RISC_CORE/n1450 (net)      1   0.4874 
  I_RISC_CORE/U584/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7642 r
  I_RISC_CORE/U584/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.0973 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N36 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.0973 f
  data arrival time                                                                        6.0973

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.3536     2.1547
  data required time                                                                       2.1547
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1547
  data arrival time                                                                       -6.0973
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9426

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -3.9426 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.9279 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1707   1.0000            1.1664     2.3146 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8440 
  I_RISC_CORE/U46/A (NBUFFX2_HVT)           0.0000   0.1707   1.0000   0.0000   0.0000     2.3146 f
  I_RISC_CORE/U46/Y (NBUFFX2_HVT)                    0.1892   1.0000            0.3678     2.6824 f
  I_RISC_CORE/n305 (net)      10   4.0061 
  I_RISC_CORE/U509/A1 (OA221X1_HVT)         0.0000   0.1892   1.0000   0.0000   0.0000     2.6824 f
  I_RISC_CORE/U509/Y (OA221X1_HVT)                   0.2732   1.0000            0.9071     3.5895 f
  I_RISC_CORE/n201 (net)       2   0.8848 
  I_RISC_CORE/U514/A1 (AND2X1_HVT)          0.0000   0.2732   1.0000   0.0000   0.0000     3.5895 f
  I_RISC_CORE/U514/Y (AND2X1_HVT)                    0.1632   1.0000            0.4569     4.0464 f
  I_RISC_CORE/n293 (net)       3   1.2386 
  I_RISC_CORE/ZBUF_262_inst_79768/A (NBUFFX2_HVT)
                                            0.0000   0.1632   1.0000   0.0000   0.0000     4.0464 f
  I_RISC_CORE/ZBUF_262_inst_79768/Y (NBUFFX2_HVT)    0.1679   1.0000            0.3451     4.3915 f
  I_RISC_CORE/ZBUF_262_93 (net)
                               7   2.7610 
  I_RISC_CORE/U544/A1 (AOI22X2_HVT)         0.0000   0.1679   1.0000   0.0000   0.0000     4.3915 f
  I_RISC_CORE/U544/Y (AOI22X2_HVT)                   0.1509   1.0000            0.7847     5.1762 r
  I_RISC_CORE/n1439 (net)      1   0.4034 
  I_RISC_CORE/U574/A2 (AND3X1_HVT)          0.0000   0.1509   1.0000   0.0000   0.0000     5.1762 r
  I_RISC_CORE/U574/Y (AND3X1_HVT)                    0.1938   1.0000            0.5880     5.7642 r
  I_RISC_CORE/n1458 (net)      1   0.4874 
  I_RISC_CORE/U529/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7642 r
  I_RISC_CORE/U529/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.0973 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N38 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.0973 f
  data arrival time                                                                        6.0973

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.3536     2.1547
  data required time                                                                       2.1547
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1547
  data arrival time                                                                       -6.0973
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9426

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -3.9426 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.9279 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2415   1.0000            1.3611     2.5162 f
  I_RISC_CORE/Current_State[1] (net)
                               9   3.8863 
  I_RISC_CORE/U92/A1 (OR3X1_HVT)            0.0000   0.2415   1.0000   0.0000   0.0000     2.5162 f
  I_RISC_CORE/U92/Y (OR3X1_HVT)                      0.2195   1.0000            0.8224     3.3387 f
  I_RISC_CORE/n263 (net)       2   1.5761 
  I_RISC_CORE/U249/A (INVX2_HVT)            0.0000   0.2195   1.0000   0.0000   0.0000     3.3387 f
  I_RISC_CORE/U249/Y (INVX2_HVT)                     0.1199   1.0000            0.2003     3.5389 r
  I_RISC_CORE/n1368 (net)      4   1.7823 
  I_RISC_CORE/U445/A2 (NAND3X1_HVT)         0.0000   0.1199   1.0000   0.0000   0.0000     3.5389 r
  I_RISC_CORE/U445/Y (NAND3X1_HVT)                   0.1696   1.0000            0.7558     4.2947 f
  I_RISC_CORE/n1501 (net)      2   1.6640 
  I_RISC_CORE/U446/A2 (AND2X2_RVT)          0.0000   0.1696   1.0000   0.0000   0.0000     4.2947 f
  I_RISC_CORE/U446/Y (AND2X2_RVT)                    0.1159   1.0000            0.3096     4.6043 f
  I_RISC_CORE/n167 (net)       8   3.5507 
  I_RISC_CORE/U474/A3 (AO22X1_HVT)          0.0000   0.1159   1.0000   0.0000   0.0000     4.6043 f
  I_RISC_CORE/U474/Y (AO22X1_HVT)                    0.1842   1.0000            0.3946     4.9989 f
  I_RISC_CORE/n162 (net)       3   1.2314 
  I_RISC_CORE/U478/A1 (OA222X1_HVT)         0.0000   0.1842   1.0000   0.0000   0.0000     4.9989 f
  I_RISC_CORE/U478/Y (OA222X1_HVT)                   0.2693   1.0000            0.9282     5.9271 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N31 (net)
                               1   0.4367 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/D (SDFFARX1_HVT)
                                            0.0000   0.2693   1.0000   0.0000   0.0000     5.9271 f
  data arrival time                                                                        5.9271

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4460 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4460 r
  clock reconvergence pessimism                                                 0.0951     3.5411
  clock uncertainty                                                            -0.1000     3.4411
  library setup time                                          1.0000           -1.4559     1.9852
  data required time                                                                       1.9852
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9852
  data arrival time                                                                       -5.9271
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9419

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0545 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0545 

  slack (with derating applied) (VIOLATED)                                     -3.9419 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.9307 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2415   1.0000            1.3611     2.5162 f
  I_RISC_CORE/Current_State[1] (net)
                               9   3.8863 
  I_RISC_CORE/U92/A1 (OR3X1_HVT)            0.0000   0.2415   1.0000   0.0000   0.0000     2.5162 f
  I_RISC_CORE/U92/Y (OR3X1_HVT)                      0.2195   1.0000            0.8224     3.3387 f
  I_RISC_CORE/n263 (net)       2   1.5761 
  I_RISC_CORE/U249/A (INVX2_HVT)            0.0000   0.2195   1.0000   0.0000   0.0000     3.3387 f
  I_RISC_CORE/U249/Y (INVX2_HVT)                     0.1199   1.0000            0.2003     3.5389 r
  I_RISC_CORE/n1368 (net)      4   1.7823 
  I_RISC_CORE/U445/A2 (NAND3X1_HVT)         0.0000   0.1199   1.0000   0.0000   0.0000     3.5389 r
  I_RISC_CORE/U445/Y (NAND3X1_HVT)                   0.1696   1.0000            0.7558     4.2947 f
  I_RISC_CORE/n1501 (net)      2   1.6640 
  I_RISC_CORE/U446/A2 (AND2X2_RVT)          0.0000   0.1696   1.0000   0.0000   0.0000     4.2947 f
  I_RISC_CORE/U446/Y (AND2X2_RVT)                    0.1159   1.0000            0.3096     4.6043 f
  I_RISC_CORE/n167 (net)       8   3.5507 
  I_RISC_CORE/U479/A3 (AO22X1_HVT)          0.0000   0.1159   1.0000   0.0000   0.0000     4.6043 f
  I_RISC_CORE/U479/Y (AO22X1_HVT)                    0.1842   1.0000            0.3946     4.9989 f
  I_RISC_CORE/n165 (net)       3   1.2314 
  I_RISC_CORE/U481/A1 (OA222X1_HVT)         0.0000   0.1842   1.0000   0.0000   0.0000     4.9989 f
  I_RISC_CORE/U481/Y (OA222X1_HVT)                   0.2693   1.0000            0.9282     5.9271 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N26 (net)
                               1   0.4367 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/D (SDFFARX1_HVT)
                                            0.0000   0.2693   1.0000   0.0000   0.0000     5.9271 f
  data arrival time                                                                        5.9271

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4460 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4460 r
  clock reconvergence pessimism                                                 0.0951     3.5411
  clock uncertainty                                                            -0.1000     3.4411
  library setup time                                          1.0000           -1.4559     1.9852
  data required time                                                                       1.9852
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9852
  data arrival time                                                                       -5.9271
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9419

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0545 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0545 

  slack (with derating applied) (VIOLATED)                                     -3.9419 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.9307 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U602/A (NBUFFX4_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U602/Y (NBUFFX4_HVT)                   0.1393   1.0000            0.3003     2.9227 f
  I_RISC_CORE/Xecutng_Instrn[22] (net)
                               7   1.5072 
  I_RISC_CORE/U173/A1 (OR3X1_HVT)           0.0000   0.1393   1.0000   0.0000   0.0000     2.9227 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.6903     3.6130 f
  I_RISC_CORE/n132 (net)       1   0.4847 
  I_RISC_CORE/U440/A2 (OR3X2_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     3.6130 f
  I_RISC_CORE/U440/Y (OR3X2_HVT)                     0.2411   1.0000            0.7733     4.3863 f
  I_RISC_CORE/n133 (net)       1   0.4800 
  I_RISC_CORE/U441/A2 (AOI22X1_LVT)         0.0000   0.2411   1.0000   0.0000   0.0000     4.3863 f
  I_RISC_CORE/U441/Y (AOI22X1_LVT)                   0.0311   1.0000            0.2968     4.6831 r
  I_RISC_CORE/n136 (net)       1   0.5599 
  I_RISC_CORE/U442/A4 (AO221X1_LVT)         0.0000   0.0311   1.0000   0.0000   0.0000     4.6831 r
  I_RISC_CORE/U442/Y (AO221X1_LVT)                   0.0675   1.0000            0.1194     4.8024 r
  I_RISC_CORE/n1526 (net)      2   1.8758 
  I_RISC_CORE/U1358/A (INVX2_HVT)           0.0000   0.0675   1.0000   0.0000   0.0000     4.8024 r
  I_RISC_CORE/U1358/Y (INVX2_HVT)                    0.0996   1.0000            0.1033     4.9057 f
  I_RISC_CORE/n1421 (net)      8   3.2741 
  I_RISC_CORE/U456/A2 (AND2X1_HVT)          0.0000   0.0996   1.0000   0.0000   0.0000     4.9057 f
  I_RISC_CORE/U456/Y (AND2X1_HVT)                    0.1349   1.0000            0.3064     5.2120 f
  I_RISC_CORE/n144 (net)       1   0.4531 
  I_RISC_CORE/U458/A1 (AND2X1_HVT)          0.0000   0.1349   1.0000   0.0000   0.0000     5.2120 f
  I_RISC_CORE/U458/Y (AND2X1_HVT)                    0.1365   1.0000            0.3202     5.5322 f
  I_RISC_CORE/n146 (net)       1   0.4968 
  I_RISC_CORE/U460/A1 (OR2X1_HVT)           0.0000   0.1365   1.0000   0.0000   0.0000     5.5322 f
  I_RISC_CORE/U460/Y (OR2X1_HVT)                     0.1334   1.0000            0.4394     5.9717 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N29 (net)
                               1   0.4371 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/D (SDFFARX2_HVT)
                                            0.0000   0.1334   1.0000   0.0000   0.0000     5.9717 f
  data arrival time                                                                        5.9717

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4460 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4460 r
  clock reconvergence pessimism                                                 0.0868     3.5328
  clock uncertainty                                                            -0.1000     3.4328
  library setup time                                          1.0000           -1.3994     2.0334
  data required time                                                                       2.0334
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0334
  data arrival time                                                                       -5.9717
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9383

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0545 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0545 

  slack (with derating applied) (VIOLATED)                                     -3.9383 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.9231 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U602/A (NBUFFX4_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U602/Y (NBUFFX4_HVT)                   0.1393   1.0000            0.3003     2.9227 f
  I_RISC_CORE/Xecutng_Instrn[22] (net)
                               7   1.5072 
  I_RISC_CORE/U173/A1 (OR3X1_HVT)           0.0000   0.1393   1.0000   0.0000   0.0000     2.9227 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.6903     3.6130 f
  I_RISC_CORE/n132 (net)       1   0.4847 
  I_RISC_CORE/U440/A2 (OR3X2_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     3.6130 f
  I_RISC_CORE/U440/Y (OR3X2_HVT)                     0.2411   1.0000            0.7733     4.3863 f
  I_RISC_CORE/n133 (net)       1   0.4800 
  I_RISC_CORE/U441/A2 (AOI22X1_LVT)         0.0000   0.2411   1.0000   0.0000   0.0000     4.3863 f
  I_RISC_CORE/U441/Y (AOI22X1_LVT)                   0.0311   1.0000            0.2968     4.6831 r
  I_RISC_CORE/n136 (net)       1   0.5599 
  I_RISC_CORE/U442/A4 (AO221X1_LVT)         0.0000   0.0311   1.0000   0.0000   0.0000     4.6831 r
  I_RISC_CORE/U442/Y (AO221X1_LVT)                   0.0675   1.0000            0.1194     4.8024 r
  I_RISC_CORE/n1526 (net)      2   1.8758 
  I_RISC_CORE/U1358/A (INVX2_HVT)           0.0000   0.0675   1.0000   0.0000   0.0000     4.8024 r
  I_RISC_CORE/U1358/Y (INVX2_HVT)                    0.0996   1.0000            0.1033     4.9057 f
  I_RISC_CORE/n1421 (net)      8   3.2741 
  I_RISC_CORE/U484/A2 (OA222X1_HVT)         0.0000   0.0996   1.0000   0.0000   0.0000     4.9057 f
  I_RISC_CORE/U484/Y (OA222X1_HVT)                   0.2693   1.0000            0.8076     5.7133 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N30 (net)
                               1   0.4371 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/D (SDFFARX2_HVT)
                                            0.0000   0.2693   1.0000   0.0000   0.0000     5.7133 f
  data arrival time                                                                        5.7133

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4460 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4460 r
  clock reconvergence pessimism                                                 0.0868     3.5328
  clock uncertainty                                                            -0.1000     3.4328
  library setup time                                          1.0000           -1.4719     1.9609
  data required time                                                                       1.9609
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9609
  data arrival time                                                                       -5.7133
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.7524

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0545 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0545 

  slack (with derating applied) (VIOLATED)                                     -3.7524 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.7371 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U602/A (NBUFFX4_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U602/Y (NBUFFX4_HVT)                   0.1393   1.0000            0.3003     2.9227 f
  I_RISC_CORE/Xecutng_Instrn[22] (net)
                               7   1.5072 
  I_RISC_CORE/U173/A1 (OR3X1_HVT)           0.0000   0.1393   1.0000   0.0000   0.0000     2.9227 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.6903     3.6130 f
  I_RISC_CORE/n132 (net)       1   0.4847 
  I_RISC_CORE/U440/A2 (OR3X2_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     3.6130 f
  I_RISC_CORE/U440/Y (OR3X2_HVT)                     0.2411   1.0000            0.7733     4.3863 f
  I_RISC_CORE/n133 (net)       1   0.4800 
  I_RISC_CORE/U441/A2 (AOI22X1_LVT)         0.0000   0.2411   1.0000   0.0000   0.0000     4.3863 f
  I_RISC_CORE/U441/Y (AOI22X1_LVT)                   0.0311   1.0000            0.2968     4.6831 r
  I_RISC_CORE/n136 (net)       1   0.5599 
  I_RISC_CORE/U442/A4 (AO221X1_LVT)         0.0000   0.0311   1.0000   0.0000   0.0000     4.6831 r
  I_RISC_CORE/U442/Y (AO221X1_LVT)                   0.0675   1.0000            0.1194     4.8024 r
  I_RISC_CORE/n1526 (net)      2   1.8758 
  I_RISC_CORE/U1358/A (INVX2_HVT)           0.0000   0.0675   1.0000   0.0000   0.0000     4.8024 r
  I_RISC_CORE/U1358/Y (INVX2_HVT)                    0.0996   1.0000            0.1033     4.9057 f
  I_RISC_CORE/n1421 (net)      8   3.2741 
  I_RISC_CORE/U448/A1 (AO222X1_HVT)         0.0000   0.0996   1.0000   0.0000   0.0000     4.9057 f
  I_RISC_CORE/U448/Y (AO222X1_HVT)                   0.1866   1.0000            0.8156     5.7213 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N25 (net)
                               1   0.4371 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/D (SDFFARX2_HVT)
                                            0.0000   0.1866   1.0000   0.0000   0.0000     5.7213 f
  data arrival time                                                                        5.7213

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4460 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4460 r
  clock reconvergence pessimism                                                 0.0868     3.5328
  clock uncertainty                                                            -0.1000     3.4328
  library setup time                                          1.0000           -1.4275     2.0053
  data required time                                                                       2.0053
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0053
  data arrival time                                                                       -5.7213
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.7161

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0545 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0545 

  slack (with derating applied) (VIOLATED)                                     -3.7161 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.7008 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2138   1.0000            0.2697     4.1944 f
  I_RISC_CORE/Rd_Instr (net)   3   2.6504 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2138   1.0000   0.0000   0.0000     4.1944 f
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1389   1.0000            0.6573     4.8517 r
  I_RISC_CORE/n121 (net)       1   1.1433 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     4.8517 r
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1550   1.0000            0.3092     5.1609 r
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.6260 
  I_RISC_CORE/U403/A3 (AO22X1_HVT)          0.0000   0.1550   1.0000   0.0000   0.0000     5.1609 r
  I_RISC_CORE/U403/Y (AO22X1_HVT)                    0.1949   1.0000            0.4625     5.6234 r
  I_RISC_CORE/I_DATA_PATH_N54 (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_30898/A (NBUFFX2_HVT)
                                            0.0000   0.1949   1.0000   0.0000   0.0000     5.6234 r
  I_RISC_CORE/ZBUF_2_inst_30898/Y (NBUFFX2_HVT)      0.1259   1.0000            0.3204     5.9438 r
  I_RISC_CORE/ZBUF_2_1674 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/D (SDFFX2_HVT)
                                            0.0000   0.1259   1.0000   0.0000   0.0000     5.9438 r
  data arrival time                                                                        5.9438

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -1.2136     2.2773
  data required time                                                                       2.2773
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2773
  data arrival time                                                                       -5.9438
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.6665

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -3.6665 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.6482 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1707   1.0000            1.1664     2.3146 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8440 
  I_RISC_CORE/U46/A (NBUFFX2_HVT)           0.0000   0.1707   1.0000   0.0000   0.0000     2.3146 f
  I_RISC_CORE/U46/Y (NBUFFX2_HVT)                    0.1892   1.0000            0.3678     2.6824 f
  I_RISC_CORE/n305 (net)      10   4.0061 
  I_RISC_CORE/U504/A1 (OA221X1_HVT)         0.0000   0.1892   1.0000   0.0000   0.0000     2.6824 f
  I_RISC_CORE/U504/Y (OA221X1_HVT)                   0.2737   1.0000            0.9080     3.5904 f
  I_RISC_CORE/n203 (net)       2   0.8991 
  I_RISC_CORE/U505/A2 (AND2X2_HVT)          0.0000   0.2737   1.0000   0.0000   0.0000     3.5904 f
  I_RISC_CORE/U505/Y (AND2X2_HVT)                    0.2576   1.0000            0.5836     4.1740 f
  I_RISC_CORE/n290 (net)       9   3.5511 
  I_RISC_CORE/U543/A1 (AOI22X1_HVT)         0.0000   0.2576   1.0000   0.0000   0.0000     4.1740 f
  I_RISC_CORE/U543/Y (AOI22X1_HVT)                   0.1140   1.0000            0.7822     4.9562 r
  I_RISC_CORE/n1438 (net)      1   0.4336 
  I_RISC_CORE/U570/A1 (AND3X1_HVT)          0.0000   0.1140   1.0000   0.0000   0.0000     4.9562 r
  I_RISC_CORE/U570/Y (AND3X1_HVT)                    0.1938   1.0000            0.5055     5.4617 r
  I_RISC_CORE/n1457 (net)      1   0.4874 
  I_RISC_CORE/U551/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.4617 r
  I_RISC_CORE/U551/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     5.7948 f
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_N37 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     5.7948 f
  data arrival time                                                                        5.7948

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.3536     2.1547
  data required time                                                                       2.1547
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1547
  data arrival time                                                                       -5.7948
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.6401

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -3.6401 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.6253 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2138   1.0000            0.2697     4.1944 f
  I_RISC_CORE/Rd_Instr (net)   3   2.6504 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2138   1.0000   0.0000   0.0000     4.1944 f
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1389   1.0000            0.6573     4.8517 r
  I_RISC_CORE/n121 (net)       1   1.1433 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     4.8517 r
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1550   1.0000            0.3092     5.1609 r
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.6260 
  I_RISC_CORE/U413/A1 (AND2X2_HVT)          0.0000   0.1550   1.0000   0.0000   0.0000     5.1609 r
  I_RISC_CORE/U413/Y (AND2X2_HVT)                    0.2055   1.0000            0.4746     5.6354 r
  I_RISC_CORE/I_DATA_PATH_N61 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/D (SDFFX2_HVT)
                                            0.0000   0.2055   1.0000   0.0000   0.0000     5.6354 r
  data arrival time                                                                        5.6354

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -1.2601     2.2308
  data required time                                                                       2.2308
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2308
  data arrival time                                                                       -5.6354
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.4046

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -3.4046 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.3863 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2138   1.0000            0.2697     4.1944 f
  I_RISC_CORE/Rd_Instr (net)   3   2.6504 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2138   1.0000   0.0000   0.0000     4.1944 f
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1389   1.0000            0.6573     4.8517 r
  I_RISC_CORE/n121 (net)       1   1.1433 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     4.8517 r
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1550   1.0000            0.3092     5.1609 r
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.6260 
  I_RISC_CORE/U412/A1 (AND2X2_HVT)          0.0000   0.1550   1.0000   0.0000   0.0000     5.1609 r
  I_RISC_CORE/U412/Y (AND2X2_HVT)                    0.2055   1.0000            0.4746     5.6354 r
  I_RISC_CORE/I_DATA_PATH_N58 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/D (SDFFX2_HVT)
                                            0.0000   0.2055   1.0000   0.0000   0.0000     5.6354 r
  data arrival time                                                                        5.6354

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -1.2601     2.2308
  data required time                                                                       2.2308
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2308
  data arrival time                                                                       -5.6354
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.4046

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -3.4046 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.3863 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U602/A (NBUFFX4_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U602/Y (NBUFFX4_HVT)                   0.1393   1.0000            0.3003     2.9227 f
  I_RISC_CORE/Xecutng_Instrn[22] (net)
                               7   1.5072 
  I_RISC_CORE/U173/A1 (OR3X1_HVT)           0.0000   0.1393   1.0000   0.0000   0.0000     2.9227 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.6903     3.6130 f
  I_RISC_CORE/n132 (net)       1   0.4847 
  I_RISC_CORE/U440/A2 (OR3X2_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     3.6130 f
  I_RISC_CORE/U440/Y (OR3X2_HVT)                     0.2411   1.0000            0.7733     4.3863 f
  I_RISC_CORE/n133 (net)       1   0.4800 
  I_RISC_CORE/U441/A2 (AOI22X1_LVT)         0.0000   0.2411   1.0000   0.0000   0.0000     4.3863 f
  I_RISC_CORE/U441/Y (AOI22X1_LVT)                   0.0311   1.0000            0.2968     4.6831 r
  I_RISC_CORE/n136 (net)       1   0.5599 
  I_RISC_CORE/U442/A4 (AO221X1_LVT)         0.0000   0.0311   1.0000   0.0000   0.0000     4.6831 r
  I_RISC_CORE/U442/Y (AO221X1_LVT)                   0.0675   1.0000            0.1194     4.8024 r
  I_RISC_CORE/n1526 (net)      2   1.8758 
  I_RISC_CORE/U446/A1 (AND2X2_RVT)          0.0000   0.0675   1.0000   0.0000   0.0000     4.8024 r
  I_RISC_CORE/U446/Y (AND2X2_RVT)                    0.1168   1.0000            0.2007     5.0031 r
  I_RISC_CORE/n167 (net)       8   3.6355 
  I_RISC_CORE/U461/A3 (AOI22X1_HVT)         0.0000   0.1168   1.0000   0.0000   0.0000     5.0031 r
  I_RISC_CORE/U461/Y (AOI22X1_HVT)                   0.1252   1.0000            0.5955     5.5986 f
  I_RISC_CORE/n154 (net)       1   0.4010 
  I_RISC_CORE/U468/A1 (NAND2X0_HVT)         0.0000   0.1252   1.0000   0.0000   0.0000     5.5986 f
  I_RISC_CORE/U468/Y (NAND2X0_HVT)                   0.2008   1.0000            0.1843     5.7829 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N28 (net)
                               1   0.4592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/D (SDFFARX1_HVT)
                                            0.0000   0.2008   1.0000   0.0000   0.0000     5.7829 r
  data arrival time                                                                        5.7829

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4460 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4460 r
  clock reconvergence pessimism                                                 0.0868     3.5328
  clock uncertainty                                                            -0.1000     3.4328
  library setup time                                          1.0000           -0.9386     2.4941
  data required time                                                                       2.4941
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4941
  data arrival time                                                                       -5.7829
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.2887

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0545 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0545 

  slack (with derating applied) (VIOLATED)                                     -3.2887 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.2735 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U176/A1 (NOR2X1_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U176/Y (NOR2X1_HVT)                    0.1052   1.0000            0.5505     3.1729 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1052   1.0000   0.0000   0.0000     3.1729 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1697   1.0000            1.0273     4.2002 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1697   1.0000   0.0000   0.0000     4.2002 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0753   1.0000            0.1974     4.3976 f
  I_RISC_CORE/n134 (net)       2   0.9357 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.0753   1.0000   0.0000   0.0000     4.3976 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5501     4.9476 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     4.9476 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2041   1.0000            0.2759     5.2236 r
  I_RISC_CORE/n187 (net)      10   4.3942 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2041   1.0000   0.0000   0.0000     5.2236 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4897     5.7133 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U425/A2 (AND3X1_HVT)          0.0000   0.1865   1.0000   0.0000   0.0000     5.7133 r
  I_RISC_CORE/U425/Y (AND3X1_HVT)                    0.1950   1.0000            0.6131     6.3264 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N14 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     6.3264 r
  data arrival time                                                                        6.3264

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  clock reconvergence pessimism                                                 0.0868     3.3198
  clock uncertainty                                                            -0.1000     3.2198
  clock gating setup time                                     1.0000           -0.1545     3.0653
  data required time                                                                       3.0653
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0653
  data arrival time                                                                       -6.3264
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.2611

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0433 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0433 

  slack (with derating applied) (VIOLATED)                                     -3.2611 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.2570 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U176/A1 (NOR2X1_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U176/Y (NOR2X1_HVT)                    0.1052   1.0000            0.5505     3.1729 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1052   1.0000   0.0000   0.0000     3.1729 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1697   1.0000            1.0273     4.2002 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1697   1.0000   0.0000   0.0000     4.2002 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0753   1.0000            0.1974     4.3976 f
  I_RISC_CORE/n134 (net)       2   0.9357 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.0753   1.0000   0.0000   0.0000     4.3976 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5501     4.9476 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     4.9476 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2041   1.0000            0.2759     5.2236 r
  I_RISC_CORE/n187 (net)      10   4.3942 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2041   1.0000   0.0000   0.0000     5.2236 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4897     5.7133 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U424/A2 (AND3X1_HVT)          0.0000   0.1865   1.0000   0.0000   0.0000     5.7133 r
  I_RISC_CORE/U424/Y (AND3X1_HVT)                    0.1950   1.0000            0.6131     6.3264 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N15 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     6.3264 r
  data arrival time                                                                        6.3264

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  clock reconvergence pessimism                                                 0.0868     3.3198
  clock uncertainty                                                            -0.1000     3.2198
  clock gating setup time                                     1.0000           -0.1545     3.0653
  data required time                                                                       3.0653
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0653
  data arrival time                                                                       -6.3264
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.2611

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0433 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0433 

  slack (with derating applied) (VIOLATED)                                     -3.2611 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.2570 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2138   1.0000            0.2697     4.1944 f
  I_RISC_CORE/Rd_Instr (net)   3   2.6504 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2138   1.0000   0.0000   0.0000     4.1944 f
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1389   1.0000            0.6573     4.8517 r
  I_RISC_CORE/n121 (net)       1   1.1433 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     4.8517 r
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1550   1.0000            0.3092     5.1609 r
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.6260 
  I_RISC_CORE/U415/A1 (AND2X1_HVT)          0.0000   0.1550   1.0000   0.0000   0.0000     5.1609 r
  I_RISC_CORE/U415/Y (AND2X1_HVT)                    0.1370   1.0000            0.3712     5.5321 r
  I_RISC_CORE/I_DATA_PATH_N60 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/D (SDFFX2_HVT)
                                            0.0000   0.1370   1.0000   0.0000   0.0000     5.5321 r
  data arrival time                                                                        5.5321

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -1.2199     2.2711
  data required time                                                                       2.2711
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2711
  data arrival time                                                                       -5.5321
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.2610

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -3.2610 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.2427 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2138   1.0000            0.2697     4.1944 f
  I_RISC_CORE/Rd_Instr (net)   3   2.6504 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2138   1.0000   0.0000   0.0000     4.1944 f
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1389   1.0000            0.6573     4.8517 r
  I_RISC_CORE/n121 (net)       1   1.1433 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     4.8517 r
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1550   1.0000            0.3092     5.1609 r
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.6260 
  I_RISC_CORE/U414/A1 (AND2X1_HVT)          0.0000   0.1550   1.0000   0.0000   0.0000     5.1609 r
  I_RISC_CORE/U414/Y (AND2X1_HVT)                    0.1370   1.0000            0.3712     5.5321 r
  I_RISC_CORE/I_DATA_PATH_N63 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/D (SDFFX2_HVT)
                                            0.0000   0.1370   1.0000   0.0000   0.0000     5.5321 r
  data arrival time                                                                        5.5321

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -1.2199     2.2711
  data required time                                                                       2.2711
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2711
  data arrival time                                                                       -5.5321
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.2610

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -3.2610 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.2427 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2138   1.0000            0.2697     4.1944 f
  I_RISC_CORE/Rd_Instr (net)   3   2.6504 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2138   1.0000   0.0000   0.0000     4.1944 f
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1389   1.0000            0.6573     4.8517 r
  I_RISC_CORE/n121 (net)       1   1.1433 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     4.8517 r
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1550   1.0000            0.3092     5.1609 r
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.6260 
  I_RISC_CORE/U416/A1 (AND2X1_HVT)          0.0000   0.1550   1.0000   0.0000   0.0000     5.1609 r
  I_RISC_CORE/U416/Y (AND2X1_HVT)                    0.1370   1.0000            0.3712     5.5321 r
  I_RISC_CORE/I_DATA_PATH_N64 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/D (SDFFX2_HVT)
                                            0.0000   0.1370   1.0000   0.0000   0.0000     5.5321 r
  data arrival time                                                                        5.5321

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -1.2199     2.2711
  data required time                                                                       2.2711
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2711
  data arrival time                                                                       -5.5321
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.2610

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -3.2610 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.2427 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U176/A1 (NOR2X1_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U176/Y (NOR2X1_HVT)                    0.1052   1.0000            0.5505     3.1729 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1052   1.0000   0.0000   0.0000     3.1729 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1697   1.0000            1.0273     4.2002 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1697   1.0000   0.0000   0.0000     4.2002 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0753   1.0000            0.1974     4.3976 f
  I_RISC_CORE/n134 (net)       2   0.9357 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.0753   1.0000   0.0000   0.0000     4.3976 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5501     4.9476 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     4.9476 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2041   1.0000            0.2759     5.2236 r
  I_RISC_CORE/n187 (net)      10   4.3942 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2041   1.0000   0.0000   0.0000     5.2236 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4897     5.7133 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U182/A3 (NAND3X1_RVT)         0.0000   0.1865   1.0000   0.0000   0.0000     5.7133 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                   0.0768   1.0000            0.3600     6.0732 f
  I_RISC_CORE/n191 (net)       5   2.0574 
  I_RISC_CORE/U183/A (INVX0_HVT)            0.0000   0.0768   1.0000   0.0000   0.0000     6.0732 f
  I_RISC_CORE/U183/Y (INVX0_HVT)                     0.0793   1.0000            0.0989     6.1722 r
  I_RISC_CORE/n411 (net)       1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.0793   1.0000   0.0000   0.0000     6.1722 r
  data arrival time                                                                        6.1722

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  clock reconvergence pessimism                                                 0.0868     3.3198
  clock uncertainty                                                            -0.1000     3.2198
  clock gating setup time                                     1.0000           -0.1061     3.1138
  data required time                                                                       3.1138
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1138
  data arrival time                                                                       -6.1722
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0584

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0433 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0433 

  slack (with derating applied) (VIOLATED)                                     -3.0584 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.0544 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U176/A1 (NOR2X1_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U176/Y (NOR2X1_HVT)                    0.1052   1.0000            0.5505     3.1729 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1052   1.0000   0.0000   0.0000     3.1729 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1697   1.0000            1.0273     4.2002 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1697   1.0000   0.0000   0.0000     4.2002 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0753   1.0000            0.1974     4.3976 f
  I_RISC_CORE/n134 (net)       2   0.9357 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.0753   1.0000   0.0000   0.0000     4.3976 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5501     4.9476 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     4.9476 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2041   1.0000            0.2759     5.2236 r
  I_RISC_CORE/n187 (net)      10   4.3942 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2041   1.0000   0.0000   0.0000     5.2236 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4897     5.7133 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U423/A1 (AND2X1_HVT)          0.0000   0.1865   1.0000   0.0000   0.0000     5.7133 r
  I_RISC_CORE/U423/Y (AND2X1_HVT)                    0.1409   1.0000            0.3938     6.1070 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N16 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1409   1.0000   0.0000   0.0000     6.1070 r
  data arrival time                                                                        6.1070

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  clock reconvergence pessimism                                                 0.0868     3.3198
  clock uncertainty                                                            -0.1000     3.2198
  clock gating setup time                                     1.0000           -0.1338     3.0861
  data required time                                                                       3.0861
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0861
  data arrival time                                                                       -6.1070
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0210

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0433 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0433 

  slack (with derating applied) (VIOLATED)                                     -3.0210 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.0169 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U176/A1 (NOR2X1_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U176/Y (NOR2X1_HVT)                    0.1052   1.0000            0.5505     3.1729 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1052   1.0000   0.0000   0.0000     3.1729 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1697   1.0000            1.0273     4.2002 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1697   1.0000   0.0000   0.0000     4.2002 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0753   1.0000            0.1974     4.3976 f
  I_RISC_CORE/n134 (net)       2   0.9357 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.0753   1.0000   0.0000   0.0000     4.3976 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5501     4.9476 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     4.9476 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2041   1.0000            0.2759     5.2236 r
  I_RISC_CORE/n187 (net)      10   4.3942 
  I_RISC_CORE/U422/A2 (AND4X1_HVT)          0.0000   0.2041   1.0000   0.0000   0.0000     5.2236 r
  I_RISC_CORE/U422/Y (AND4X1_HVT)                    0.2668   1.0000            0.8312     6.0547 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N19 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.2668   1.0000   0.0000   0.0000     6.0547 r
  data arrival time                                                                        6.0547

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  clock reconvergence pessimism                                                 0.0868     3.3198
  clock uncertainty                                                            -0.1000     3.2198
  clock gating setup time                                     1.0000           -0.1807     3.0391
  data required time                                                                       3.0391
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0391
  data arrival time                                                                       -6.0547
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0156

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0433 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0433 

  slack (with derating applied) (VIOLATED)                                     -3.0156 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.0116 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U176/A1 (NOR2X1_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U176/Y (NOR2X1_HVT)                    0.1052   1.0000            0.5505     3.1729 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1052   1.0000   0.0000   0.0000     3.1729 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1697   1.0000            1.0273     4.2002 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1697   1.0000   0.0000   0.0000     4.2002 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0753   1.0000            0.1974     4.3976 f
  I_RISC_CORE/n134 (net)       2   0.9357 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.0753   1.0000   0.0000   0.0000     4.3976 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5501     4.9476 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     4.9476 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2041   1.0000            0.2759     5.2236 r
  I_RISC_CORE/n187 (net)      10   4.3942 
  I_RISC_CORE/U421/A2 (AND4X1_HVT)          0.0000   0.2041   1.0000   0.0000   0.0000     5.2236 r
  I_RISC_CORE/U421/Y (AND4X1_HVT)                    0.2668   1.0000            0.8312     6.0547 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N18 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.2668   1.0000   0.0000   0.0000     6.0547 r
  data arrival time                                                                        6.0547

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  clock reconvergence pessimism                                                 0.0868     3.3198
  clock uncertainty                                                            -0.1000     3.2198
  clock gating setup time                                     1.0000           -0.1807     3.0391
  data required time                                                                       3.0391
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0391
  data arrival time                                                                       -6.0547
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0156

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0433 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0433 

  slack (with derating applied) (VIOLATED)                                     -3.0156 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -3.0116 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2403   1.0000            1.3286     2.4837 r
  I_RISC_CORE/Current_State[0] (net)
                               5   2.3981 
  I_RISC_CORE/ZBUF_66_inst_79757/A (NBUFFX2_HVT)
                                            0.0000   0.2403   1.0000   0.0000   0.0000     2.4837 r
  I_RISC_CORE/ZBUF_66_inst_79757/Y (NBUFFX2_HVT)     0.1433   1.0000            0.3680     2.8517 r
  I_RISC_CORE/ZBUF_66_93 (net)
                               3   1.2575 
  I_RISC_CORE/U201/A1 (NAND3X1_HVT)         0.0000   0.1433   1.0000   0.0000   0.0000     2.8517 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1364   1.0000            0.6737     3.5254 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1364   1.0000   0.0000   0.0000     3.5254 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2065   1.0000            0.3552     3.8806 f
  I_RISC_CORE/n1375 (net)     20   8.9186 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2065   1.0000   0.0000   0.0000     3.8806 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2867   1.0000            0.2907     4.1712 r
  I_RISC_CORE/Rd_Instr (net)   3   3.1777 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2867   1.0000   0.0000   0.0000     4.1712 r
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1453   1.0000            0.6177     4.7890 f
  I_RISC_CORE/n121 (net)       1   1.0981 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1453   1.0000   0.0000   0.0000     4.7890 f
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1459   1.0000            0.3092     5.0982 f
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.2780 
  I_RISC_CORE/U409/A1 (AND2X4_HVT)          0.0000   0.1459   1.0000   0.0000   0.0000     5.0982 f
  I_RISC_CORE/U409/Y (AND2X4_HVT)                    0.2653   1.0000            0.4887     5.5869 f
  I_RISC_CORE/I_DATA_PATH_N57 (net)
                               1   0.4278 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/D (SDFFX1_RVT)
                                            0.0000   0.2653   1.0000   0.0000   0.0000     5.5869 f
  data arrival time                                                                        5.5869

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/CLK (SDFFX1_RVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -0.7161     2.7748
  data required time                                                                       2.7748
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7748
  data arrival time                                                                       -5.5869
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8121

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -2.8121 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.7938 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2403   1.0000            1.3286     2.4837 r
  I_RISC_CORE/Current_State[0] (net)
                               5   2.3981 
  I_RISC_CORE/ZBUF_66_inst_79757/A (NBUFFX2_HVT)
                                            0.0000   0.2403   1.0000   0.0000   0.0000     2.4837 r
  I_RISC_CORE/ZBUF_66_inst_79757/Y (NBUFFX2_HVT)     0.1433   1.0000            0.3680     2.8517 r
  I_RISC_CORE/ZBUF_66_93 (net)
                               3   1.2575 
  I_RISC_CORE/U201/A1 (NAND3X1_HVT)         0.0000   0.1433   1.0000   0.0000   0.0000     2.8517 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1364   1.0000            0.6737     3.5254 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1364   1.0000   0.0000   0.0000     3.5254 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2065   1.0000            0.3552     3.8806 f
  I_RISC_CORE/n1375 (net)     20   8.9186 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2065   1.0000   0.0000   0.0000     3.8806 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2867   1.0000            0.2907     4.1712 r
  I_RISC_CORE/Rd_Instr (net)   3   3.1777 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2867   1.0000   0.0000   0.0000     4.1712 r
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1453   1.0000            0.6177     4.7890 f
  I_RISC_CORE/n121 (net)       1   1.0981 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1453   1.0000   0.0000   0.0000     4.7890 f
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1459   1.0000            0.3092     5.0982 f
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.2780 
  I_RISC_CORE/U408/A3 (AO22X2_HVT)          0.0000   0.1459   1.0000   0.0000   0.0000     5.0982 f
  I_RISC_CORE/U408/Y (AO22X2_HVT)                    0.2346   1.0000            0.4650     5.5632 f
  I_RISC_CORE/I_DATA_PATH_N53 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/D (SDFFX2_RVT)
                                            0.0000   0.2346   1.0000   0.0000   0.0000     5.5632 f
  data arrival time                                                                        5.5632

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_RVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -0.7135     2.7775
  data required time                                                                       2.7775
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7775
  data arrival time                                                                       -5.5632
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7857

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -2.7857 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.7674 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U176/A1 (NOR2X1_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U176/Y (NOR2X1_HVT)                    0.1052   1.0000            0.5505     3.1729 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1052   1.0000   0.0000   0.0000     3.1729 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1697   1.0000            1.0273     4.2002 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1697   1.0000   0.0000   0.0000     4.2002 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0753   1.0000            0.1974     4.3976 f
  I_RISC_CORE/n134 (net)       2   0.9357 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.0753   1.0000   0.0000   0.0000     4.3976 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5501     4.9476 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     4.9476 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2041   1.0000            0.2759     5.2236 r
  I_RISC_CORE/n187 (net)      10   4.3942 
  I_RISC_CORE/U420/A2 (AND3X1_HVT)          0.0000   0.2041   1.0000   0.0000   0.0000     5.2236 r
  I_RISC_CORE/U420/Y (AND3X1_HVT)                    0.1951   1.0000            0.6250     5.8485 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N17 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     5.8485 r
  data arrival time                                                                        5.8485

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  clock reconvergence pessimism                                                 0.0868     3.3198
  clock uncertainty                                                            -0.1000     3.2198
  clock gating setup time                                     1.0000           -0.1546     3.0653
  data required time                                                                       3.0653
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0653
  data arrival time                                                                       -5.8485
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7833

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0433 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0433 

  slack (with derating applied) (VIOLATED)                                     -2.7833 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.7792 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2138   1.0000            0.2697     4.1944 f
  I_RISC_CORE/Rd_Instr (net)   3   2.6504 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2138   1.0000   0.0000   0.0000     4.1944 f
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1389   1.0000            0.6573     4.8517 r
  I_RISC_CORE/n121 (net)       1   1.1433 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     4.8517 r
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1550   1.0000            0.3092     5.1609 r
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.6260 
  I_RISC_CORE/U401/A3 (AO22X1_HVT)          0.0000   0.1550   1.0000   0.0000   0.0000     5.1609 r
  I_RISC_CORE/U401/Y (AO22X1_HVT)                    0.1949   1.0000            0.4625     5.6234 r
  I_RISC_CORE/I_DATA_PATH_N55 (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_63_inst_31711/A (NBUFFX2_HVT)
                                            0.0000   0.1949   1.0000   0.0000   0.0000     5.6234 r
  I_RISC_CORE/ZBUF_63_inst_31711/Y (NBUFFX2_HVT)     0.1279   1.0000            0.3222     5.9456 r
  I_RISC_CORE/ZBUF_63_2039 (net)
                               1   0.5058 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/D (SDFFX2_LVT)
                                            0.0000   0.1279   1.0000   0.0000   0.0000     5.9456 r
  data arrival time                                                                        5.9456

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/CLK (SDFFX2_LVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -0.2549     3.2361
  data required time                                                                       3.2361
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2361
  data arrival time                                                                       -5.9456
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7095

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -2.7095 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.6912 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.3095 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.3095 f
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1389   1.0000            0.3129     2.6224 f
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0650 
  I_RISC_CORE/U176/A1 (NOR2X1_HVT)          0.0000   0.1389   1.0000   0.0000   0.0000     2.6224 f
  I_RISC_CORE/U176/Y (NOR2X1_HVT)                    0.1052   1.0000            0.5505     3.1729 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1052   1.0000   0.0000   0.0000     3.1729 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1697   1.0000            1.0273     4.2002 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1697   1.0000   0.0000   0.0000     4.2002 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0753   1.0000            0.1974     4.3976 f
  I_RISC_CORE/n134 (net)       2   0.9357 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.0753   1.0000   0.0000   0.0000     4.3976 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5501     4.9476 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     4.9476 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2041   1.0000            0.2759     5.2236 r
  I_RISC_CORE/n187 (net)      10   4.3942 
  I_RISC_CORE/U419/A1 (AND3X1_HVT)          0.0000   0.2041   1.0000   0.0000   0.0000     5.2236 r
  I_RISC_CORE/U419/Y (AND3X1_HVT)                    0.1951   1.0000            0.5479     5.7714 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N20 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     5.7714 r
  data arrival time                                                                        5.7714

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  clock reconvergence pessimism                                                 0.0868     3.3198
  clock uncertainty                                                            -0.1000     3.2198
  clock gating setup time                                     1.0000           -0.1546     3.0653
  data required time                                                                       3.0653
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0653
  data arrival time                                                                       -5.7714
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7062

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0433 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0433 

  slack (with derating applied) (VIOLATED)                                     -2.7062 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.7021 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2403   1.0000            1.3286     2.4837 r
  I_RISC_CORE/Current_State[0] (net)
                               5   2.3981 
  I_RISC_CORE/ZBUF_66_inst_79757/A (NBUFFX2_HVT)
                                            0.0000   0.2403   1.0000   0.0000   0.0000     2.4837 r
  I_RISC_CORE/ZBUF_66_inst_79757/Y (NBUFFX2_HVT)     0.1433   1.0000            0.3680     2.8517 r
  I_RISC_CORE/ZBUF_66_93 (net)
                               3   1.2575 
  I_RISC_CORE/U201/A1 (NAND3X1_HVT)         0.0000   0.1433   1.0000   0.0000   0.0000     2.8517 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1364   1.0000            0.6737     3.5254 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1364   1.0000   0.0000   0.0000     3.5254 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2065   1.0000            0.3552     3.8806 f
  I_RISC_CORE/n1375 (net)     20   8.9186 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2065   1.0000   0.0000   0.0000     3.8806 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2867   1.0000            0.2907     4.1712 r
  I_RISC_CORE/Rd_Instr (net)   3   3.1777 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2867   1.0000   0.0000   0.0000     4.1712 r
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1453   1.0000            0.6177     4.7890 f
  I_RISC_CORE/n121 (net)       1   1.0981 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1453   1.0000   0.0000   0.0000     4.7890 f
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1459   1.0000            0.3092     5.0982 f
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.2780 
  I_RISC_CORE/U410/A1 (AND2X2_HVT)          0.0000   0.1459   1.0000   0.0000   0.0000     5.0982 f
  I_RISC_CORE/U410/Y (AND2X2_HVT)                    0.1927   1.0000            0.3980     5.4962 f
  I_RISC_CORE/I_DATA_PATH_N62 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/D (SDFFX2_RVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000     5.4962 f
  data arrival time                                                                        5.4962

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK (SDFFX2_RVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -0.6914     2.7996
  data required time                                                                       2.7996
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7996
  data arrival time                                                                       -5.4962
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6967

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -2.6967 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.6783 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1506   1.0000            0.9910     2.2259 r
  I_RISC_CORE/n1530 (net)      2   0.8710 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1506   1.0000   0.0000   0.0000     2.2259 r
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1397   1.0000            0.2976     2.5234 r
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0950 
  I_RISC_CORE/U176/A1 (NOR2X1_HVT)          0.0000   0.1397   1.0000   0.0000   0.0000     2.5234 r
  I_RISC_CORE/U176/Y (NOR2X1_HVT)                    0.1106   1.0000            0.4544     2.9778 f
  I_RISC_CORE/n10 (net)        1   0.3509 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1106   1.0000   0.0000   0.0000     2.9778 f
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1651   1.0000            0.8273     3.8051 r
  I_RISC_CORE/n11 (net)        1   0.5124 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1651   1.0000   0.0000   0.0000     3.8051 r
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0555   1.0000            0.1401     3.9452 r
  I_RISC_CORE/n134 (net)       2   0.9759 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.0555   1.0000   0.0000   0.0000     3.9452 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0587   1.0000            0.2582     4.2035 f
  I_RISC_CORE/n232 (net)       1   0.4533 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0587   1.0000   0.0000   0.0000     4.2035 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.1920   1.0000            0.2816     4.4851 f
  I_RISC_CORE/n187 (net)      10   4.1825 
  I_RISC_CORE/U1356/A (INVX1_HVT)           0.0000   0.1920   1.0000   0.0000   0.0000     4.4851 f
  I_RISC_CORE/U1356/Y (INVX1_HVT)                    0.1630   1.0000            0.2169     4.7019 r
  I_RISC_CORE/n1419 (net)      5   2.2382 
  I_RISC_CORE/U427/A3 (NAND4X0_HVT)         0.0000   0.1630   1.0000   0.0000   0.0000     4.7019 r
  I_RISC_CORE/U427/Y (NAND4X0_HVT)                   0.4399   1.0000            0.5536     5.2555 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23130 (net)
                               1   0.4039 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.4399   1.0000   0.0000   0.0000     5.2555 f
  data arrival time                                                                        5.2555

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  clock reconvergence pessimism                                                 0.0868     3.3198
  clock uncertainty                                                            -0.1000     3.2198
  clock gating setup time                                     1.0000           -0.5580     2.6619
  data required time                                                                       2.6619
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6619
  data arrival time                                                                       -5.2555
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5937

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0433 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0433 

  slack (with derating applied) (VIOLATED)                                     -2.5937 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.5896 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2138   1.0000            0.2697     4.1944 f
  I_RISC_CORE/Rd_Instr (net)   3   2.6504 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2138   1.0000   0.0000   0.0000     4.1944 f
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1389   1.0000            0.6573     4.8517 r
  I_RISC_CORE/n121 (net)       1   1.1433 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     4.8517 r
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1550   1.0000            0.3092     5.1609 r
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.6260 
  I_RISC_CORE/U402/A3 (AO22X2_HVT)          0.0000   0.1550   1.0000   0.0000   0.0000     5.1609 r
  I_RISC_CORE/U402/Y (AO22X2_HVT)                    0.2894   1.0000            0.5988     5.7597 r
  I_RISC_CORE/I_DATA_PATH_N49 (net)
                               1   0.5058 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_/D (SDFFX2_LVT)
                                            0.0000   0.2894   1.0000   0.0000   0.0000     5.7597 r
  data arrival time                                                                        5.7597

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_/CLK (SDFFX2_LVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -0.3211     3.1698
  data required time                                                                       3.1698
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1698
  data arrival time                                                                       -5.7597
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5899

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -2.5899 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.5715 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2138   1.0000            0.2697     4.1944 f
  I_RISC_CORE/Rd_Instr (net)   3   2.6504 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2138   1.0000   0.0000   0.0000     4.1944 f
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1389   1.0000            0.6573     4.8517 r
  I_RISC_CORE/n121 (net)       1   1.1433 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     4.8517 r
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1550   1.0000            0.3092     5.1609 r
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.6260 
  I_RISC_CORE/U406/A3 (AO22X2_HVT)          0.0000   0.1550   1.0000   0.0000   0.0000     5.1609 r
  I_RISC_CORE/U406/Y (AO22X2_HVT)                    0.2894   1.0000            0.5988     5.7597 r
  I_RISC_CORE/I_DATA_PATH_N51 (net)
                               1   0.5058 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/D (SDFFX2_LVT)
                                            0.0000   0.2894   1.0000   0.0000   0.0000     5.7597 r
  data arrival time                                                                        5.7597

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_LVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -0.3211     3.1698
  data required time                                                                       3.1698
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1698
  data arrival time                                                                       -5.7597
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5898

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -2.5898 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.5715 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2138   1.0000            0.2697     4.1944 f
  I_RISC_CORE/Rd_Instr (net)   3   2.6504 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2138   1.0000   0.0000   0.0000     4.1944 f
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1389   1.0000            0.6573     4.8517 r
  I_RISC_CORE/n121 (net)       1   1.1433 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     4.8517 r
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1550   1.0000            0.3092     5.1609 r
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.6260 
  I_RISC_CORE/U404/A3 (AO22X2_HVT)          0.0000   0.1550   1.0000   0.0000   0.0000     5.1609 r
  I_RISC_CORE/U404/Y (AO22X2_HVT)                    0.2893   1.0000            0.5988     5.7597 r
  I_RISC_CORE/I_DATA_PATH_N50 (net)
                               1   0.5058 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/D (SDFFX2_LVT)
                                            0.0000   0.2893   1.0000   0.0000   0.0000     5.7597 r
  data arrival time                                                                        5.7597

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/CLK (SDFFX2_LVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -0.3211     3.1698
  data required time                                                                       3.1698
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1698
  data arrival time                                                                       -5.7597
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5898

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -2.5898 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.5715 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2138   1.0000            0.2697     4.1944 f
  I_RISC_CORE/Rd_Instr (net)   3   2.6504 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2138   1.0000   0.0000   0.0000     4.1944 f
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1389   1.0000            0.6573     4.8517 r
  I_RISC_CORE/n121 (net)       1   1.1433 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     4.8517 r
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1550   1.0000            0.3092     5.1609 r
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.6260 
  I_RISC_CORE/U405/A3 (AO22X2_HVT)          0.0000   0.1550   1.0000   0.0000   0.0000     5.1609 r
  I_RISC_CORE/U405/Y (AO22X2_HVT)                    0.2896   1.0000            0.5990     5.7598 r
  I_RISC_CORE/n1490 (net)      1   0.5128 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_/D (SDFFX1_LVT)
                                            0.0000   0.2896   1.0000   0.0000   0.0000     5.7598 r
  data arrival time                                                                        5.7598

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_/CLK (SDFFX1_LVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -0.2752     3.2157
  data required time                                                                       3.2157
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2157
  data arrival time                                                                       -5.7598
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5441

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -2.5441 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.5258 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2138   1.0000            0.2697     4.1944 f
  I_RISC_CORE/Rd_Instr (net)   3   2.6504 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2138   1.0000   0.0000   0.0000     4.1944 f
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1389   1.0000            0.6573     4.8517 r
  I_RISC_CORE/n121 (net)       1   1.1433 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     4.8517 r
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1550   1.0000            0.3092     5.1609 r
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.6260 
  I_RISC_CORE/U407/A3 (AO22X1_HVT)          0.0000   0.1550   1.0000   0.0000   0.0000     5.1609 r
  I_RISC_CORE/U407/Y (AO22X1_HVT)                    0.1962   1.0000            0.4639     5.6247 r
  I_RISC_CORE/n681 (net)       1   0.5128 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (SDFFX1_LVT)
                                            0.0000   0.1962   1.0000   0.0000   0.0000     5.6247 r
  data arrival time                                                                        5.6247

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/CLK (SDFFX1_LVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -0.2412     3.2497
  data required time                                                                       3.2497
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2497
  data arrival time                                                                       -5.6247
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3750

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -2.3750 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.3567 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2403   1.0000            1.3286     2.4837 r
  I_RISC_CORE/Current_State[0] (net)
                               5   2.3981 
  I_RISC_CORE/ZBUF_66_inst_79757/A (NBUFFX2_HVT)
                                            0.0000   0.2403   1.0000   0.0000   0.0000     2.4837 r
  I_RISC_CORE/ZBUF_66_inst_79757/Y (NBUFFX2_HVT)     0.1433   1.0000            0.3680     2.8517 r
  I_RISC_CORE/ZBUF_66_93 (net)
                               3   1.2575 
  I_RISC_CORE/U201/A1 (NAND3X1_HVT)         0.0000   0.1433   1.0000   0.0000   0.0000     2.8517 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1364   1.0000            0.6737     3.5254 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1364   1.0000   0.0000   0.0000     3.5254 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2065   1.0000            0.3552     3.8806 f
  I_RISC_CORE/n1375 (net)     20   8.9186 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2065   1.0000   0.0000   0.0000     3.8806 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2867   1.0000            0.2907     4.1712 r
  I_RISC_CORE/Rd_Instr (net)   3   3.1777 
  I_RISC_CORE/U400/A1 (NOR2X2_HVT)          0.0000   0.2867   1.0000   0.0000   0.0000     4.1712 r
  I_RISC_CORE/U400/Y (NOR2X2_HVT)                    0.1453   1.0000            0.6177     4.7890 f
  I_RISC_CORE/n121 (net)       1   1.0981 
  I_RISC_CORE/ZBUF_332_inst_27775/A (NBUFFX8_HVT)
                                            0.0000   0.1453   1.0000   0.0000   0.0000     4.7890 f
  I_RISC_CORE/ZBUF_332_inst_27775/Y (NBUFFX8_HVT)    0.1459   1.0000            0.3092     5.0982 f
  I_RISC_CORE/ZBUF_332_357 (net)
                              16   7.2780 
  I_RISC_CORE/U411/A1 (AND2X1_HVT)          0.0000   0.1459   1.0000   0.0000   0.0000     5.0982 f
  I_RISC_CORE/U411/Y (AND2X1_HVT)                    0.1348   1.0000            0.3272     5.4254 f
  I_RISC_CORE/I_DATA_PATH_N59 (net)
                               1   0.4551 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/D (SDFFX2_LVT)
                                            0.0000   0.1348   1.0000   0.0000   0.0000     5.4254 f
  data arrival time                                                                        5.4254

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4174 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.5042 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/CLK (SDFFX2_LVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.5042 r
  clock reconvergence pessimism                                                 0.0868     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -0.4049     3.0861
  data required time                                                                       3.0861
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0861
  data arrival time                                                                       -5.4254
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3393

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -2.3393 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.3210 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U394/A2 (AND2X1_HVT)          0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U394/Y (AND2X1_HVT)                    0.1369   1.0000            0.4634     4.3881 r
  I_RISC_CORE/I_DATA_PATH_N26 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     4.3881 r
  data arrival time                                                                        4.3881

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -1.2200     2.2896
  data required time                                                                       2.2896
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2896
  data arrival time                                                                       -4.3881
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0985

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -2.0985 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.0837 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U395/A2 (AND2X1_HVT)          0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U395/Y (AND2X1_HVT)                    0.1369   1.0000            0.4634     4.3881 r
  I_RISC_CORE/I_DATA_PATH_N24 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     4.3881 r
  data arrival time                                                                        4.3881

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -1.2200     2.2896
  data required time                                                                       2.2896
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2896
  data arrival time                                                                       -4.3881
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0985

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -2.0985 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.0837 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U392/A2 (AND2X1_HVT)          0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U392/Y (AND2X1_HVT)                    0.1369   1.0000            0.4634     4.3881 r
  I_RISC_CORE/I_DATA_PATH_N27 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     4.3881 r
  data arrival time                                                                        4.3881

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -1.2200     2.2896
  data required time                                                                       2.2896
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2896
  data arrival time                                                                       -4.3881
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0985

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -2.0985 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.0837 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U386/A2 (AND2X1_HVT)          0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U386/Y (AND2X1_HVT)                    0.1369   1.0000            0.4634     4.3881 r
  I_RISC_CORE/I_DATA_PATH_N20 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     4.3881 r
  data arrival time                                                                        4.3881

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -1.2200     2.2896
  data required time                                                                       2.2896
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2896
  data arrival time                                                                       -4.3881
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0985

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -2.0985 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.0837 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U396/A2 (AND2X1_HVT)          0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U396/Y (AND2X1_HVT)                    0.1369   1.0000            0.4634     4.3881 r
  I_RISC_CORE/I_DATA_PATH_N25 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     4.3881 r
  data arrival time                                                                        4.3881

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -1.2200     2.2896
  data required time                                                                       2.2896
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2896
  data arrival time                                                                       -4.3881
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0985

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -2.0985 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.0837 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U397/A2 (AND2X1_HVT)          0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U397/Y (AND2X1_HVT)                    0.1368   1.0000            0.4634     4.3881 r
  I_RISC_CORE/I_DATA_PATH_N23 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/D (SDFFX2_HVT)
                                            0.0000   0.1368   1.0000   0.0000   0.0000     4.3881 r
  data arrival time                                                                        4.3881

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -1.2199     2.2896
  data required time                                                                       2.2896
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2896
  data arrival time                                                                       -4.3881
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0984

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -2.0984 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.0836 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U390/A2 (AND2X1_HVT)          0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U390/Y (AND2X1_HVT)                    0.1368   1.0000            0.4634     4.3881 r
  I_RISC_CORE/I_DATA_PATH_N19 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/D (SDFFX2_HVT)
                                            0.0000   0.1368   1.0000   0.0000   0.0000     4.3881 r
  data arrival time                                                                        4.3881

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -1.2199     2.2896
  data required time                                                                       2.2896
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2896
  data arrival time                                                                       -4.3881
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0984

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -2.0984 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.0836 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U389/A2 (AND2X1_HVT)          0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U389/Y (AND2X1_HVT)                    0.1368   1.0000            0.4634     4.3881 r
  I_RISC_CORE/I_DATA_PATH_N18 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/D (SDFFX2_HVT)
                                            0.0000   0.1368   1.0000   0.0000   0.0000     4.3881 r
  data arrival time                                                                        4.3881

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -1.2199     2.2896
  data required time                                                                       2.2896
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2896
  data arrival time                                                                       -4.3881
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0984

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -2.0984 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.0836 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U393/A2 (AND2X1_HVT)          0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U393/Y (AND2X1_HVT)                    0.1369   1.0000            0.4634     4.3881 r
  I_RISC_CORE/I_DATA_PATH_N21 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/D (SDFFX1_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     4.3881 r
  data arrival time                                                                        4.3881

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/CLK (SDFFX1_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -1.1766     2.3329
  data required time                                                                       2.3329
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3329
  data arrival time                                                                       -4.3881
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0551

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -2.0551 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.0403 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cto_buf_58692/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U92/A1 (OR3X1_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U92/Y (OR3X1_HVT)                      0.2107   1.0000            0.5308     3.2463 r
  I_RISC_CORE/n263 (net)       2   1.7380 
  I_RISC_CORE/U214/A1 (NAND2X0_HVT)         0.0000   0.2107   1.0000   0.0000   0.0000     3.2463 r
  I_RISC_CORE/U214/Y (NAND2X0_HVT)                   0.2319   1.0000            0.2826     3.5289 f
  I_RISC_CORE/n18 (net)        2   0.7428 
  I_RISC_CORE/U231/A3 (AND3X1_HVT)          0.0000   0.2319   1.0000   0.0000   0.0000     3.5289 f
  I_RISC_CORE/U231/Y (AND3X1_HVT)                    0.1856   1.0000            0.5219     4.0508 f
  I_RISC_CORE/I_CONTROL_Data_Imm_Or_ALU (net)
                               1   0.4367 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/D (SDFFARX1_HVT)
                                            0.0000   0.1856   1.0000   0.0000   0.0000     4.0508 f
  data arrival time                                                                        4.0508

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4426 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4426 r
  clock reconvergence pessimism                                                 0.1125     3.5552
  clock uncertainty                                                            -0.1000     3.4552
  library setup time                                          1.0000           -1.4392     2.0159
  data required time                                                                       2.0159
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0159
  data arrival time                                                                       -4.0508
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0349

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0544 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0544 

  slack (with derating applied) (VIOLATED)                                     -2.0349 
  clock reconvergence pessimism (due to derating)                              -0.0544 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.0349 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cto_buf_58692/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U92/A1 (OR3X1_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U92/Y (OR3X1_HVT)                      0.2107   1.0000            0.5308     3.2463 r
  I_RISC_CORE/n263 (net)       2   1.7380 
  I_RISC_CORE/U214/A1 (NAND2X0_HVT)         0.0000   0.2107   1.0000   0.0000   0.0000     3.2463 r
  I_RISC_CORE/U214/Y (NAND2X0_HVT)                   0.2319   1.0000            0.2826     3.5289 f
  I_RISC_CORE/n18 (net)        2   0.7428 
  I_RISC_CORE/U215/A3 (AND3X1_HVT)          0.0000   0.2319   1.0000   0.0000   0.0000     3.5289 f
  I_RISC_CORE/U215/Y (AND3X1_HVT)                    0.1856   1.0000            0.5219     4.0508 f
  I_RISC_CORE/n233 (net)       1   0.4367 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/D (SDFFARX1_HVT)
                                            0.0000   0.1856   1.0000   0.0000   0.0000     4.0508 f
  data arrival time                                                                        4.0508

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4426 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4426 r
  clock reconvergence pessimism                                                 0.1125     3.5552
  clock uncertainty                                                            -0.1000     3.4552
  library setup time                                          1.0000           -1.4392     2.0159
  data required time                                                                       2.0159
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0159
  data arrival time                                                                       -4.0508
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0349

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0544 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0544 

  slack (with derating applied) (VIOLATED)                                     -2.0349 
  clock reconvergence pessimism (due to derating)                              -0.0544 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -2.0349 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1482 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1707   1.0000            1.1664     2.3146 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8440 
  I_RISC_CORE/U46/A (NBUFFX2_HVT)           0.0000   0.1707   1.0000   0.0000   0.0000     2.3146 f
  I_RISC_CORE/U46/Y (NBUFFX2_HVT)                    0.1892   1.0000            0.3678     2.6824 f
  I_RISC_CORE/n305 (net)      10   4.0061 
  I_RISC_CORE/U236/A1 (NAND2X0_HVT)         0.0000   0.1892   1.0000   0.0000   0.0000     2.6824 f
  I_RISC_CORE/U236/Y (NAND2X0_HVT)                   0.3202   1.0000            0.3022     2.9846 r
  I_RISC_CORE/n173 (net)       3   1.4486 
  I_RISC_CORE/U237/A (INVX0_HVT)            0.0000   0.3202   1.0000   0.0000   0.0000     2.9846 r
  I_RISC_CORE/U237/Y (INVX0_HVT)                     0.1906   1.0000            0.2978     3.2824 f
  I_RISC_CORE/n212 (net)       4   1.5861 
  I_RISC_CORE/U240/A1 (AND4X1_HVT)          0.0000   0.1906   1.0000   0.0000   0.0000     3.2824 f
  I_RISC_CORE/U240/Y (AND4X1_HVT)                    0.2695   1.0000            0.5797     3.8621 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_N68 (net)
                               1   0.4367 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/D (SDFFARX1_HVT)
                                            0.0000   0.2695   1.0000   0.0000   0.0000     3.8621 f
  data arrival time                                                                        3.8621

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4426 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4426 r
  clock reconvergence pessimism                                                 0.0951     3.5378
  clock uncertainty                                                            -0.1000     3.4378
  library setup time                                          1.0000           -1.4839     1.9538
  data required time                                                                       1.9538
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9538
  data arrival time                                                                       -3.8621
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9083

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0544 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0544 

  slack (with derating applied) (VIOLATED)                                     -1.9083 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.8972 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U169/A1 (AND2X1_HVT)          0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U169/Y (AND2X1_HVT)                    0.1972   1.0000            0.4863     3.2018 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   2.0361 
  I_RISC_CORE/U233/A2 (AND3X1_HVT)          0.0000   0.1972   1.0000   0.0000   0.0000     3.2018 r
  I_RISC_CORE/U233/Y (AND3X1_HVT)                    0.2123   1.0000            0.6396     3.8414 r
  I_RISC_CORE/Latch_Result (net)
                               2   0.9834 
  I_RISC_CORE/U235/A1 (AND2X4_HVT)          0.0000   0.2123   1.0000   0.0000   0.0000     3.8414 r
  I_RISC_CORE/U235/Y (AND2X4_HVT)                    0.2859   1.0000            0.6361     4.4775 r
  I_RISC_CORE/Latch_Flags (net)
                               1   0.5119 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.2859   1.0000   0.0000   0.0000     4.4775 r
  data arrival time                                                                        4.4775

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  clock reconvergence pessimism                                                 0.0951     3.3281
  clock uncertainty                                                            -0.1000     3.2281
  clock gating setup time                                     1.0000           -0.1855     3.0427
  data required time                                                                       3.0427
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0427
  data arrival time                                                                       -4.4775
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4349

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0433 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0433 

  slack (with derating applied) (VIOLATED)                                     -1.4349 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4349 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2403   1.0000            1.3286     2.4837 r
  I_RISC_CORE/Current_State[0] (net)
                               5   2.3981 
  I_RISC_CORE/ZBUF_66_inst_79757/A (NBUFFX2_HVT)
                                            0.0000   0.2403   1.0000   0.0000   0.0000     2.4837 r
  I_RISC_CORE/ZBUF_66_inst_79757/Y (NBUFFX2_HVT)     0.1433   1.0000            0.3680     2.8517 r
  I_RISC_CORE/ZBUF_66_93 (net)
                               3   1.2575 
  I_RISC_CORE/U201/A1 (NAND3X1_HVT)         0.0000   0.1433   1.0000   0.0000   0.0000     2.8517 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1364   1.0000            0.6737     3.5254 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1364   1.0000   0.0000   0.0000     3.5254 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2065   1.0000            0.3552     3.8806 f
  I_RISC_CORE/n1375 (net)     20   8.9186 
  I_RISC_CORE/U384/A2 (AND2X1_HVT)          0.0000   0.2065   1.0000   0.0000   0.0000     3.8806 f
  I_RISC_CORE/U384/Y (AND2X1_HVT)                    0.1341   1.0000            0.3896     4.2701 f
  I_RISC_CORE/I_DATA_PATH_N22 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/D (SDFFX2_RVT)
                                            0.0000   0.1341   1.0000   0.0000   0.0000     4.2701 f
  data arrival time                                                                        4.2701

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/CLK (SDFFX2_RVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -0.6606     2.8489
  data required time                                                                       2.8489
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8489
  data arrival time                                                                       -4.2701
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4212

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -1.4212 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4064 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2403   1.0000            1.3286     2.4837 r
  I_RISC_CORE/Current_State[0] (net)
                               5   2.3981 
  I_RISC_CORE/ZBUF_66_inst_79757/A (NBUFFX2_HVT)
                                            0.0000   0.2403   1.0000   0.0000   0.0000     2.4837 r
  I_RISC_CORE/ZBUF_66_inst_79757/Y (NBUFFX2_HVT)     0.1433   1.0000            0.3680     2.8517 r
  I_RISC_CORE/ZBUF_66_93 (net)
                               3   1.2575 
  I_RISC_CORE/U201/A1 (NAND3X1_HVT)         0.0000   0.1433   1.0000   0.0000   0.0000     2.8517 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1364   1.0000            0.6737     3.5254 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1364   1.0000   0.0000   0.0000     3.5254 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2065   1.0000            0.3552     3.8806 f
  I_RISC_CORE/n1375 (net)     20   8.9186 
  I_RISC_CORE/U388/A2 (AND2X1_HVT)          0.0000   0.2065   1.0000   0.0000   0.0000     3.8806 f
  I_RISC_CORE/U388/Y (AND2X1_HVT)                    0.1341   1.0000            0.3896     4.2701 f
  I_RISC_CORE/I_DATA_PATH_N17 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/D (SDFFX2_RVT)
                                            0.0000   0.1341   1.0000   0.0000   0.0000     4.2701 f
  data arrival time                                                                        4.2701

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/CLK (SDFFX2_RVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -0.6606     2.8489
  data required time                                                                       2.8489
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8489
  data arrival time                                                                       -4.2701
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4212

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -1.4212 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4064 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.2138   1.0000            0.2697     4.1944 f
  I_RISC_CORE/Rd_Instr (net)   3   2.6504 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.2138   1.0000   0.0000   0.0000     4.1944 f
  data arrival time                                                                        4.1944

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  clock reconvergence pessimism                                                 0.0868     3.3131
  clock uncertainty                                                            -0.1000     3.2131
  clock gating setup time                                     1.0000           -0.4329     2.7802
  data required time                                                                       2.7802
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7802
  data arrival time                                                                       -4.1944
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4142

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0430 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0430 

  slack (with derating applied) (VIOLATED)                                     -1.4142 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.4105 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2403   1.0000            1.3286     2.4837 r
  I_RISC_CORE/Current_State[0] (net)
                               5   2.3981 
  I_RISC_CORE/ZBUF_66_inst_79757/A (NBUFFX2_HVT)
                                            0.0000   0.2403   1.0000   0.0000   0.0000     2.4837 r
  I_RISC_CORE/ZBUF_66_inst_79757/Y (NBUFFX2_HVT)     0.1433   1.0000            0.3680     2.8517 r
  I_RISC_CORE/ZBUF_66_93 (net)
                               3   1.2575 
  I_RISC_CORE/U201/A1 (NAND3X1_HVT)         0.0000   0.1433   1.0000   0.0000   0.0000     2.8517 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1364   1.0000            0.6737     3.5254 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1364   1.0000   0.0000   0.0000     3.5254 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2065   1.0000            0.3552     3.8806 f
  I_RISC_CORE/n1375 (net)     20   8.9186 
  I_RISC_CORE/U385/A2 (AND2X1_HVT)          0.0000   0.2065   1.0000   0.0000   0.0000     3.8806 f
  I_RISC_CORE/U385/Y (AND2X1_HVT)                    0.1341   1.0000            0.3896     4.2702 f
  I_RISC_CORE/I_DATA_PATH_N16 (net)
                               1   0.4278 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/D (SDFFX1_RVT)
                                            0.0000   0.1341   1.0000   0.0000   0.0000     4.2702 f
  data arrival time                                                                        4.2702

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/CLK (SDFFX1_RVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -0.6451     2.8645
  data required time                                                                       2.8645
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8645
  data arrival time                                                                       -4.2702
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4057

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -1.4057 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.3909 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U382/A1 (NAND2X0_HVT)         0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U382/Y (NAND2X0_HVT)                   0.1859   1.0000            0.2562     4.1808 f
  I_RISC_CORE/I_DATA_PATH_N48 (net)
                               1   0.4039 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1859   1.0000   0.0000   0.0000     4.1808 f
  data arrival time                                                                        4.1808

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  clock reconvergence pessimism                                                 0.0868     3.3131
  clock uncertainty                                                            -0.1000     3.2131
  clock gating setup time                                     1.0000           -0.4182     2.7949
  data required time                                                                       2.7949
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7949
  data arrival time                                                                       -4.1808
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.3859

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0430 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0430 

  slack (with derating applied) (VIOLATED)                                     -1.3859 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.3822 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U380/A1 (NAND2X0_HVT)         0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U380/Y (NAND2X0_HVT)                   0.1859   1.0000            0.2562     4.1808 f
  I_RISC_CORE/I_DATA_PATH_N12 (net)
                               1   0.4039 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1859   1.0000   0.0000   0.0000     4.1808 f
  data arrival time                                                                        4.1808

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  clock reconvergence pessimism                                                 0.0951     3.3281
  clock uncertainty                                                            -0.1000     3.2281
  clock gating setup time                                     1.0000           -0.4157     2.8124
  data required time                                                                       2.8124
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8124
  data arrival time                                                                       -4.1808
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.3684

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0433 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0433 

  slack (with derating applied) (VIOLATED)                                     -1.3684 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.3684 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cto_buf_58692/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U212/A3 (AO22X1_HVT)          0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U212/Y (AO22X1_HVT)                    0.1593   1.0000            0.3805     3.3291 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N6 (net)
                               1   0.4371 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/D (SDFFARX2_HVT)
                                            0.0000   0.1593   1.0000   0.0000   0.0000     3.3291 f
  data arrival time                                                                        3.3291

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4426 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4426 r
  clock reconvergence pessimism                                                 0.1125     3.5552
  clock uncertainty                                                            -0.1000     3.4552
  library setup time                                          1.0000           -1.4477     2.0075
  data required time                                                                       2.0075
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0075
  data arrival time                                                                       -3.3291
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.3216

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0544 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0544 

  slack (with derating applied) (VIOLATED)                                     -1.3216 
  clock reconvergence pessimism (due to derating)                              -0.0544 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.3216 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_EndOfInstrn_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cto_buf_58692/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2415   1.0000            1.3611     2.5162 f
  I_RISC_CORE/Current_State[1] (net)
                               9   3.8863 
  I_RISC_CORE/U92/A1 (OR3X1_HVT)            0.0000   0.2415   1.0000   0.0000   0.0000     2.5162 f
  I_RISC_CORE/U92/Y (OR3X1_HVT)                      0.2195   1.0000            0.8224     3.3387 f
  I_RISC_CORE/n263 (net)       2   1.5761 
  I_RISC_CORE/U249/A (INVX2_HVT)            0.0000   0.2195   1.0000   0.0000   0.0000     3.3387 f
  I_RISC_CORE/U249/Y (INVX2_HVT)                     0.1199   1.0000            0.2003     3.5389 r
  I_RISC_CORE/n1368 (net)      4   1.7823 
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/D (SDFFX1_HVT)
                                            0.0000   0.1199   1.0000   0.0000   0.0000     3.5389 r
  data arrival time                                                                        3.5389

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4426 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK (SDFFX1_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4426 r
  clock reconvergence pessimism                                                 0.1125     3.5552
  clock uncertainty                                                            -0.1000     3.4552
  library setup time                                          1.0000           -1.1765     2.2787
  data required time                                                                       2.2787
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2787
  data arrival time                                                                       -3.5389
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.2603

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0544 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0544 

  slack (with derating applied) (VIOLATED)                                     -1.2603 
  clock reconvergence pessimism (due to derating)                              -0.0544 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.2603 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1401   1.0000            0.2331     2.9485 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1401   1.0000   0.0000   0.0000     2.9485 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1289   1.0000            0.6250     3.5735 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1289   1.0000   0.0000   0.0000     3.5735 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2230   1.0000            0.3512     3.9247 r
  I_RISC_CORE/n1375 (net)     20   9.3813 
  I_RISC_CORE/U391/A2 (AND2X1_HVT)          0.0000   0.2230   1.0000   0.0000   0.0000     3.9247 r
  I_RISC_CORE/U391/Y (AND2X1_HVT)                    0.1410   1.0000            0.4674     4.3921 r
  I_RISC_CORE/I_DATA_PATH_N28 (net)
                               1   0.5128 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/D (SDFFX1_LVT)
                                            0.0000   0.1410   1.0000   0.0000   0.0000     4.3921 r
  data arrival time                                                                        4.3921

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK (SDFFX1_LVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -0.2189     3.2906
  data required time                                                                       3.2906
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2906
  data arrival time                                                                       -4.3921
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1015

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -1.1015 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0867 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U169/A1 (AND2X1_HVT)          0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U169/Y (AND2X1_HVT)                    0.1972   1.0000            0.4863     3.2018 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   2.0361 
  I_RISC_CORE/U205/A3 (NAND3X2_HVT)         0.0000   0.1972   1.0000   0.0000   0.0000     3.2018 r
  I_RISC_CORE/U205/Y (NAND3X2_HVT)                   0.1839   1.0000            0.8552     4.0570 f
  I_RISC_CORE/n188 (net)       5   2.3377 
  I_RISC_CORE/HFSINV_471_3205/A (INVX1_LVT)
                                            0.0000   0.1839   1.0000   0.0000   0.0000     4.0570 f
  I_RISC_CORE/HFSINV_471_3205/Y (INVX1_LVT)          0.1073   1.0000            0.1392     4.1962 r
  I_RISC_CORE/HFSNET_9 (net)   6   2.7479 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1073   1.0000   0.0000   0.0000     4.1962 r
  data arrival time                                                                        4.1962

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  clock reconvergence pessimism                                                 0.0951     3.3281
  clock uncertainty                                                            -0.1000     3.2281
  clock gating setup time                                     1.0000           -0.1191     3.1090
  data required time                                                                       3.1090
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1090
  data arrival time                                                                       -4.1962
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0872

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0433 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0433 

  slack (with derating applied) (VIOLATED)                                     -1.0872 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.0872 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cto_buf_58692/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2415   1.0000            1.3611     2.5162 f
  I_RISC_CORE/Current_State[1] (net)
                               9   3.8863 
  I_RISC_CORE/U169/A1 (AND2X1_HVT)          0.0000   0.2415   1.0000   0.0000   0.0000     2.5162 f
  I_RISC_CORE/U169/Y (AND2X1_HVT)                    0.1873   1.0000            0.4516     2.9679 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   1.9334 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/D (SDFFARX1_HVT)
                                            0.0000   0.1873   1.0000   0.0000   0.0000     2.9679 f
  data arrival time                                                                        2.9679

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4426 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4426 r
  clock reconvergence pessimism                                                 0.1125     3.5552
  clock uncertainty                                                            -0.1000     3.4552
  library setup time                                          1.0000           -1.4401     2.0150
  data required time                                                                       2.0150
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0150
  data arrival time                                                                       -2.9679
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9528

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0544 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0544 

  slack (with derating applied) (VIOLATED)                                     -0.9528 
  clock reconvergence pessimism (due to derating)                              -0.0544 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9528 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2403   1.0000            1.3286     2.4837 r
  I_RISC_CORE/Current_State[0] (net)
                               5   2.3981 
  I_RISC_CORE/ZBUF_66_inst_79757/A (NBUFFX2_HVT)
                                            0.0000   0.2403   1.0000   0.0000   0.0000     2.4837 r
  I_RISC_CORE/ZBUF_66_inst_79757/Y (NBUFFX2_HVT)     0.1433   1.0000            0.3680     2.8517 r
  I_RISC_CORE/ZBUF_66_93 (net)
                               3   1.2575 
  I_RISC_CORE/U201/A1 (NAND3X1_HVT)         0.0000   0.1433   1.0000   0.0000   0.0000     2.8517 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1364   1.0000            0.6737     3.5254 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1364   1.0000   0.0000   0.0000     3.5254 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2065   1.0000            0.3552     3.8806 f
  I_RISC_CORE/n1375 (net)     20   8.9186 
  I_RISC_CORE/U383/A2 (AND2X1_LVT)          0.0000   0.2065   1.0000   0.0000   0.0000     3.8806 f
  I_RISC_CORE/U383/Y (AND2X1_LVT)                    0.0567   1.0000            0.1787     4.0592 f
  I_RISC_CORE/I_DATA_PATH_N13 (net)
                               1   0.4551 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/D (SDFFX2_LVT)
                                            0.0000   0.0567   1.0000   0.0000   0.0000     4.0592 f
  data arrival time                                                                        4.0592

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/CLK (SDFFX2_LVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -0.3642     3.1454
  data required time                                                                       3.1454
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1454
  data arrival time                                                                       -4.0592
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9139

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.9139 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8991 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2938   1.0000            1.6157     2.7755 r
  I_RISC_CORE/PSW[8] (net)     9   5.7601 
  I_RISC_CORE/ZBUF_84_inst_79050/A (NBUFFX2_HVT)
                                            0.0000   0.2938   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/ZBUF_84_inst_79050/Y (NBUFFX2_HVT)     0.1598   1.0000            0.4192     3.1947 r
  I_RISC_CORE/ZBUF_84_0 (net)
                               5   2.0210 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/D (SDFFX1_HVT)
                                            0.0000   0.1598   1.0000   0.0000   0.0000     3.1947 r
  data arrival time                                                                        3.1947

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.1835     2.3248
  data required time                                                                       2.3248
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3248
  data arrival time                                                                       -3.1947
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8699

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8699 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8551 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2938   1.0000            1.6157     2.7755 r
  I_RISC_CORE/PSW[8] (net)     9   5.7601 
  I_RISC_CORE/ZBUF_84_inst_79050/A (NBUFFX2_HVT)
                                            0.0000   0.2938   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/ZBUF_84_inst_79050/Y (NBUFFX2_HVT)     0.1598   1.0000            0.4192     3.1947 r
  I_RISC_CORE/ZBUF_84_0 (net)
                               5   2.0210 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/D (SDFFX1_HVT)
                                            0.0000   0.1598   1.0000   0.0000   0.0000     3.1947 r
  data arrival time                                                                        3.1947

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.1835     2.3248
  data required time                                                                       2.3248
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3248
  data arrival time                                                                       -3.1947
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8699

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8699 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8551 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2938   1.0000            1.6157     2.7755 r
  I_RISC_CORE/PSW[8] (net)     9   5.7601 
  I_RISC_CORE/ZBUF_84_inst_79050/A (NBUFFX2_HVT)
                                            0.0000   0.2938   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/ZBUF_84_inst_79050/Y (NBUFFX2_HVT)     0.1598   1.0000            0.4192     3.1947 r
  I_RISC_CORE/ZBUF_84_0 (net)
                               5   2.0210 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/D (SDFFX1_HVT)
                                            0.0000   0.1598   1.0000   0.0000   0.0000     3.1947 r
  data arrival time                                                                        3.1947

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.1835     2.3248
  data required time                                                                       2.3248
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3248
  data arrival time                                                                       -3.1947
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8699

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8699 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8551 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2938   1.0000            1.6157     2.7755 r
  I_RISC_CORE/PSW[8] (net)     9   5.7601 
  I_RISC_CORE/ZBUF_84_inst_79050/A (NBUFFX2_HVT)
                                            0.0000   0.2938   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/ZBUF_84_inst_79050/Y (NBUFFX2_HVT)     0.1598   1.0000            0.4192     3.1947 r
  I_RISC_CORE/ZBUF_84_0 (net)
                               5   2.0210 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/D (SDFFX1_HVT)
                                            0.0000   0.1598   1.0000   0.0000   0.0000     3.1947 r
  data arrival time                                                                        3.1947

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.1835     2.3248
  data required time                                                                       2.3248
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3248
  data arrival time                                                                       -3.1947
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8699

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8699 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8551 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2938   1.0000            1.6157     2.7755 r
  I_RISC_CORE/PSW[8] (net)     9   5.7601 
  I_RISC_CORE/ZBUF_84_inst_79050/A (NBUFFX2_HVT)
                                            0.0000   0.2938   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/ZBUF_84_inst_79050/Y (NBUFFX2_HVT)     0.1598   1.0000            0.4192     3.1947 r
  I_RISC_CORE/ZBUF_84_0 (net)
                               5   2.0210 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/D (SDFFX1_HVT)
                                            0.0000   0.1598   1.0000   0.0000   0.0000     3.1947 r
  data arrival time                                                                        3.1947

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.1835     2.3248
  data required time                                                                       2.3248
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3248
  data arrival time                                                                       -3.1947
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8699

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8699 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8551 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2374   1.0000            1.5575     2.7173 r
  I_RISC_CORE/n1540 (net)      5   2.1785 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2374   1.0000   0.0000   0.0000     2.7173 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.2252   1.0000            0.4168     3.1341 r
  I_RISC_CORE/PSW[5] (net)     9   5.4508 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0000   0.2252   1.0000   0.0000   0.0000     3.1341 r
  data arrival time                                                                        3.1341

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2180     2.2903
  data required time                                                                       2.2903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2903
  data arrival time                                                                       -3.1341
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8437

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8437 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8290 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2374   1.0000            1.5575     2.7173 r
  I_RISC_CORE/n1540 (net)      5   2.1785 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2374   1.0000   0.0000   0.0000     2.7173 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.2252   1.0000            0.4168     3.1341 r
  I_RISC_CORE/PSW[5] (net)     9   5.4508 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0000   0.2252   1.0000   0.0000   0.0000     3.1341 r
  data arrival time                                                                        3.1341

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2180     2.2903
  data required time                                                                       2.2903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2903
  data arrival time                                                                       -3.1341
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8437

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8437 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8290 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2374   1.0000            1.5575     2.7173 r
  I_RISC_CORE/n1540 (net)      5   2.1785 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2374   1.0000   0.0000   0.0000     2.7173 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.2252   1.0000            0.4168     3.1341 r
  I_RISC_CORE/PSW[5] (net)     9   5.4508 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0000   0.2252   1.0000   0.0000   0.0000     3.1341 r
  data arrival time                                                                        3.1341

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2180     2.2903
  data required time                                                                       2.2903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2903
  data arrival time                                                                       -3.1341
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8437

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8437 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8290 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2374   1.0000            1.5575     2.7173 r
  I_RISC_CORE/n1540 (net)      5   2.1785 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2374   1.0000   0.0000   0.0000     2.7173 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.2252   1.0000            0.4168     3.1341 r
  I_RISC_CORE/PSW[5] (net)     9   5.4508 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0000   0.2252   1.0000   0.0000   0.0000     3.1341 r
  data arrival time                                                                        3.1341

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2180     2.2903
  data required time                                                                       2.2903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2903
  data arrival time                                                                       -3.1341
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8437

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8437 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8290 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2374   1.0000            1.5575     2.7173 r
  I_RISC_CORE/n1540 (net)      5   2.1785 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2374   1.0000   0.0000   0.0000     2.7173 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.2252   1.0000            0.4168     3.1341 r
  I_RISC_CORE/PSW[5] (net)     9   5.4508 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0000   0.2252   1.0000   0.0000   0.0000     3.1341 r
  data arrival time                                                                        3.1341

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2180     2.2903
  data required time                                                                       2.2903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2903
  data arrival time                                                                       -3.1341
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8437

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8437 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8290 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2374   1.0000            1.5575     2.7173 r
  I_RISC_CORE/n1540 (net)      5   2.1785 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2374   1.0000   0.0000   0.0000     2.7173 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.2252   1.0000            0.4168     3.1341 r
  I_RISC_CORE/PSW[5] (net)     9   5.4508 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0000   0.2252   1.0000   0.0000   0.0000     3.1341 r
  data arrival time                                                                        3.1341

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2180     2.2903
  data required time                                                                       2.2903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2903
  data arrival time                                                                       -3.1341
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8437

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8437 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8290 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2374   1.0000            1.5575     2.7173 r
  I_RISC_CORE/n1540 (net)      5   2.1785 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2374   1.0000   0.0000   0.0000     2.7173 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.2252   1.0000            0.4168     3.1341 r
  I_RISC_CORE/PSW[5] (net)     9   5.4508 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0000   0.2252   1.0000   0.0000   0.0000     3.1341 r
  data arrival time                                                                        3.1341

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2180     2.2903
  data required time                                                                       2.2903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2903
  data arrival time                                                                       -3.1341
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8437

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8437 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8290 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2374   1.0000            1.5575     2.7173 r
  I_RISC_CORE/n1540 (net)      5   2.1785 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2374   1.0000   0.0000   0.0000     2.7173 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.2252   1.0000            0.4168     3.1341 r
  I_RISC_CORE/PSW[5] (net)     9   5.4508 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0000   0.2252   1.0000   0.0000   0.0000     3.1341 r
  data arrival time                                                                        3.1341

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2180     2.2903
  data required time                                                                       2.2903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2903
  data arrival time                                                                       -3.1341
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8437

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8437 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8290 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5722     2.7320 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7320 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.2008   1.0000            0.4129     3.1450 r
  I_RISC_CORE/PSW[7] (net)     6   4.2087 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/D (SDFFX1_HVT)
                                            0.0000   0.2008   1.0000   0.0000   0.0000     3.1450 r
  data arrival time                                                                        3.1450

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2051     2.3032
  data required time                                                                       2.3032
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3032
  data arrival time                                                                       -3.1450
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8418

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8418 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8270 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5722     2.7320 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7320 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.2008   1.0000            0.4129     3.1450 r
  I_RISC_CORE/PSW[7] (net)     6   4.2087 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/D (SDFFX1_HVT)
                                            0.0000   0.2008   1.0000   0.0000   0.0000     3.1450 r
  data arrival time                                                                        3.1450

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2051     2.3032
  data required time                                                                       2.3032
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3032
  data arrival time                                                                       -3.1450
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8418

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8418 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8270 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5722     2.7320 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7320 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.2008   1.0000            0.4129     3.1450 r
  I_RISC_CORE/PSW[7] (net)     6   4.2087 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/D (SDFFX1_HVT)
                                            0.0000   0.2008   1.0000   0.0000   0.0000     3.1450 r
  data arrival time                                                                        3.1450

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2051     2.3032
  data required time                                                                       2.3032
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3032
  data arrival time                                                                       -3.1450
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8418

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8418 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8270 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5722     2.7320 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7320 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.2008   1.0000            0.4129     3.1450 r
  I_RISC_CORE/PSW[7] (net)     6   4.2087 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/D (SDFFX1_HVT)
                                            0.0000   0.2008   1.0000   0.0000   0.0000     3.1450 r
  data arrival time                                                                        3.1450

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2051     2.3032
  data required time                                                                       2.3032
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3032
  data arrival time                                                                       -3.1450
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8418

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8418 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8270 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5722     2.7320 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7320 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.2008   1.0000            0.4129     3.1450 r
  I_RISC_CORE/PSW[7] (net)     6   4.2087 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/D (SDFFX1_HVT)
                                            0.0000   0.2008   1.0000   0.0000   0.0000     3.1450 r
  data arrival time                                                                        3.1450

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2051     2.3032
  data required time                                                                       2.3032
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3032
  data arrival time                                                                       -3.1450
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8418

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8418 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8270 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2403   1.0000            1.3286     2.4837 r
  I_RISC_CORE/Current_State[0] (net)
                               5   2.3981 
  I_RISC_CORE/ZBUF_66_inst_79757/A (NBUFFX2_HVT)
                                            0.0000   0.2403   1.0000   0.0000   0.0000     2.4837 r
  I_RISC_CORE/ZBUF_66_inst_79757/Y (NBUFFX2_HVT)     0.1433   1.0000            0.3680     2.8517 r
  I_RISC_CORE/ZBUF_66_93 (net)
                               3   1.2575 
  I_RISC_CORE/U201/A1 (NAND3X1_HVT)         0.0000   0.1433   1.0000   0.0000   0.0000     2.8517 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1364   1.0000            0.6737     3.5254 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1364   1.0000   0.0000   0.0000     3.5254 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2065   1.0000            0.3552     3.8806 f
  I_RISC_CORE/n1375 (net)     20   8.9186 
  I_RISC_CORE/U387/A2 (AND2X1_LVT)          0.0000   0.2065   1.0000   0.0000   0.0000     3.8806 f
  I_RISC_CORE/U387/Y (AND2X1_LVT)                    0.0622   1.0000            0.1790     4.0595 f
  I_RISC_CORE/I_DATA_PATH_N14 (net)
                               1   0.4711 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/D (SDFFX1_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     4.0595 f
  data arrival time                                                                        4.0595

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/CLK (SDFFX1_LVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -0.2849     3.2247
  data required time                                                                       3.2247
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2247
  data arrival time                                                                       -4.0595
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8348

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8348 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8200 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2403   1.0000            1.3286     2.4837 r
  I_RISC_CORE/Current_State[0] (net)
                               5   2.3981 
  I_RISC_CORE/ZBUF_66_inst_79757/A (NBUFFX2_HVT)
                                            0.0000   0.2403   1.0000   0.0000   0.0000     2.4837 r
  I_RISC_CORE/ZBUF_66_inst_79757/Y (NBUFFX2_HVT)     0.1433   1.0000            0.3680     2.8517 r
  I_RISC_CORE/ZBUF_66_93 (net)
                               3   1.2575 
  I_RISC_CORE/U201/A1 (NAND3X1_HVT)         0.0000   0.1433   1.0000   0.0000   0.0000     2.8517 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1364   1.0000            0.6737     3.5254 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.1364   1.0000   0.0000   0.0000     3.5254 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2065   1.0000            0.3552     3.8806 f
  I_RISC_CORE/n1375 (net)     20   8.9186 
  I_RISC_CORE/U398/A2 (AND2X1_LVT)          0.0000   0.2065   1.0000   0.0000   0.0000     3.8806 f
  I_RISC_CORE/U398/Y (AND2X1_LVT)                    0.0622   1.0000            0.1790     4.0595 f
  I_RISC_CORE/I_DATA_PATH_N15 (net)
                               1   0.4711 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/D (SDFFX1_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     4.0595 f
  data arrival time                                                                        4.0595

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4278 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.5145 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK (SDFFX1_LVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.5145 r
  clock reconvergence pessimism                                                 0.0951     3.6096
  clock uncertainty                                                            -0.1000     3.5096
  library setup time                                          1.0000           -0.2849     3.2247
  data required time                                                                       3.2247
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2247
  data arrival time                                                                       -4.0595
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8348

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.8348 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8200 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0553   1.0000            0.3332     1.6028 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4712 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0553   1.0000   0.0000   0.0000     1.6028 f
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0752   1.0000            0.1720     1.7748 f
  I_PARSER/context_cmd[1] (net)
                               2  12.2558 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0752   1.0000   0.0000   0.0000     1.7748 f
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0413   1.0000            0.1135     1.8883 f
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.1248 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.0413   1.0000   0.0000   0.0000     1.8883 f
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.0697   1.0000            0.1364     2.0247 f
  I_CONTEXT_MEM/n237 (net)    11   4.8026 
  I_CONTEXT_MEM/U87/A2 (AND2X4_LVT)         0.0000   0.0697   1.0000   0.0000   0.0000     2.0247 f
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.0698   1.0000            0.1543     2.1790 f
  I_CONTEXT_MEM/n177 (net)    10   4.7784 
  I_CONTEXT_MEM/U184/A1 (AOI22X1_RVT)       0.0000   0.0698   1.0000   0.0000   0.0000     2.1790 f
  I_CONTEXT_MEM/U184/Y (AOI22X1_RVT)                 0.0924   1.0000            0.3582     2.5372 r
  I_CONTEXT_MEM/n167 (net)     1   2.0606 
  I_CONTEXT_MEM/ZBUF_2_inst_83034/A (NBUFFX16_LVT)
                                            0.0000   0.0924   1.0000   0.0000   0.0000     2.5372 r
  I_CONTEXT_MEM/ZBUF_2_inst_83034/Y (NBUFFX16_LVT)   0.0375   1.0000            0.1026     2.6398 r
  I_CONTEXT_MEM/ZBUF_2_197 (net)
                               1   0.5109 
  I_CONTEXT_MEM/U186/A2 (NAND3X1_LVT)       0.0000   0.0375   1.0000   0.0000   0.0000     2.6398 r
  I_CONTEXT_MEM/U186/Y (NAND3X1_LVT)                 0.0371   1.0000            0.1272     2.7670 f
  I_CONTEXT_MEM/pci_context_data[22] (net)
                               2   1.8640 
  I_RISC_CORE/Instrn_22__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0371   1.0000   0.0000   0.0000     2.7670 f
  I_RISC_CORE/Instrn_22__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2669     3.0339 f
  I_RISC_CORE/n[1338] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/D (SDFFX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     3.0339 f
  data arrival time                                                                        3.0339

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2087     2.2113
  data required time                                                                       2.2113
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2113
  data arrival time                                                                       -3.0339
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8226

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.8226 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7645 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U169/A1 (AND2X1_HVT)          0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U169/Y (AND2X1_HVT)                    0.1972   1.0000            0.4863     3.2018 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   2.0361 
  I_RISC_CORE/U233/A2 (AND3X1_HVT)          0.0000   0.1972   1.0000   0.0000   0.0000     3.2018 r
  I_RISC_CORE/U233/Y (AND3X1_HVT)                    0.2123   1.0000            0.6396     3.8414 r
  I_RISC_CORE/Latch_Result (net)
                               2   0.9834 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.2123   1.0000   0.0000   0.0000     3.8414 r
  data arrival time                                                                        3.8414

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  clock reconvergence pessimism                                                 0.0951     3.3281
  clock uncertainty                                                            -0.1000     3.2281
  clock gating setup time                                     1.0000           -0.1612     3.0669
  data required time                                                                       3.0669
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0669
  data arrival time                                                                       -3.8414
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7745

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0433 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0433 

  slack (with derating applied) (VIOLATED)                                     -0.7745 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7745 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     4.6945 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     4.6945 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     5.0033 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  Xecutng_Instrn_5__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     5.0033 f
  Xecutng_Instrn_5__UPF_LS/Y (LSDNSSX4_RVT)          0.1479   1.0000            0.3357     5.3390 f
  n374 (net)                   4   1.6976 
  I_PARSER/U747/A2 (AO22X1_HVT)             0.0000   0.1479   1.0000   0.0000   0.0000     5.3390 f
  I_PARSER/U747/Y (AO22X1_HVT)                       0.1591   1.0000            0.5840     5.9230 f
  I_PARSER/n500 (net)          1   0.4297 
  I_PARSER/i_reg_reg_7_/D (SDFFX1_RVT)      0.0000   0.1591   1.0000   0.0000   0.0000     5.9230 f
  data arrival time                                                                        5.9230

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_7_/CLK (SDFFX1_RVT)    0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.6525     5.1846
  data required time                                                                       5.1846
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1846
  data arrival time                                                                       -5.9230
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7383

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.7383 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6793 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     4.6945 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     4.6945 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     5.0033 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  Xecutng_Instrn_5__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     5.0033 f
  Xecutng_Instrn_5__UPF_LS/Y (LSDNSSX4_RVT)          0.1479   1.0000            0.3357     5.3390 f
  n374 (net)                   4   1.6976 
  I_PARSER/U751/A1 (AO22X1_HVT)             0.0000   0.1479   1.0000   0.0000   0.0000     5.3390 f
  I_PARSER/U751/Y (AO22X1_HVT)                       0.1591   1.0000            0.5753     5.9143 f
  I_PARSER/n477 (net)          1   0.4297 
  I_PARSER/i_reg_reg_6_/D (SDFFX1_RVT)      0.0000   0.1591   1.0000   0.0000   0.0000     5.9143 f
  data arrival time                                                                        5.9143

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_6_/CLK (SDFFX1_RVT)    0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.6525     5.1847
  data required time                                                                       5.1847
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1847
  data arrival time                                                                       -5.9143
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7296

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.7296 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6706 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0553   1.0000            0.3332     1.6028 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4712 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0553   1.0000   0.0000   0.0000     1.6028 f
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0752   1.0000            0.1720     1.7748 f
  I_PARSER/context_cmd[1] (net)
                               2  12.2558 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0752   1.0000   0.0000   0.0000     1.7748 f
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0413   1.0000            0.1135     1.8883 f
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.1248 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.0413   1.0000   0.0000   0.0000     1.8883 f
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.0697   1.0000            0.1364     2.0247 f
  I_CONTEXT_MEM/n237 (net)    11   4.8026 
  I_CONTEXT_MEM/U87/A2 (AND2X4_LVT)         0.0000   0.0697   1.0000   0.0000   0.0000     2.0247 f
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.0698   1.0000            0.1543     2.1790 f
  I_CONTEXT_MEM/n177 (net)    10   4.7784 
  I_CONTEXT_MEM/ZBUF_337_inst_79784/A (NBUFFX2_LVT)
                                            0.0000   0.0698   1.0000   0.0000   0.0000     2.1790 f
  I_CONTEXT_MEM/ZBUF_337_inst_79784/Y (NBUFFX2_LVT)
                                                     0.0288   1.0000            0.0869     2.2660 f
  I_CONTEXT_MEM/ZBUF_337_95 (net)
                               1   0.4634 
  I_CONTEXT_MEM/U156/A1 (AOI22X1_LVT)       0.0000   0.0288   1.0000   0.0000   0.0000     2.2660 f
  I_CONTEXT_MEM/U156/Y (AOI22X1_LVT)                 0.0409   1.0000            0.1545     2.4204 r
  I_CONTEXT_MEM/n139 (net)     1   1.4200 
  I_CONTEXT_MEM/ZBUF_2_inst_83035/A (NBUFFX8_LVT)
                                            0.0000   0.0409   1.0000   0.0000   0.0000     2.4204 r
  I_CONTEXT_MEM/ZBUF_2_inst_83035/Y (NBUFFX8_LVT)    0.0311   1.0000            0.0713     2.4917 r
  I_CONTEXT_MEM/ZBUF_2_198 (net)
                               1   0.5102 
  I_CONTEXT_MEM/U158/A2 (NAND3X4_LVT)       0.0000   0.0311   1.0000   0.0000   0.0000     2.4917 r
  I_CONTEXT_MEM/U158/Y (NAND3X4_LVT)                 0.0558   1.0000            0.1528     2.6445 f
  I_CONTEXT_MEM/pci_context_data[10] (net)
                               6   3.6539 
  I_RISC_CORE/Instrn_10__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0558   1.0000   0.0000   0.0000     2.6445 f
  I_RISC_CORE/Instrn_10__UPF_LS/Y (LSUPX8_LVT)       0.0336   1.0000            0.2820     2.9265 f
  I_RISC_CORE/n[1350] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/D (SDFFX1_HVT)
                                            0.0000   0.0336   1.0000   0.0000   0.0000     2.9265 f
  data arrival time                                                                        2.9265

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2070     2.2130
  data required time                                                                       2.2130
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2130
  data arrival time                                                                       -2.9265
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7135

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.7135 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6553 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0553   1.0000            0.3332     1.6028 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4712 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0553   1.0000   0.0000   0.0000     1.6028 f
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0752   1.0000            0.1720     1.7748 f
  I_PARSER/context_cmd[1] (net)
                               2  12.2558 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0752   1.0000   0.0000   0.0000     1.7748 f
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0413   1.0000            0.1135     1.8883 f
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.1248 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.0413   1.0000   0.0000   0.0000     1.8883 f
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.0697   1.0000            0.1364     2.0247 f
  I_CONTEXT_MEM/n237 (net)    11   4.8026 
  I_CONTEXT_MEM/U83/A2 (NAND3X4_RVT)        0.0000   0.0697   1.0000   0.0000   0.0000     2.0247 f
  I_CONTEXT_MEM/U83/Y (NAND3X4_RVT)                  0.0923   1.0000            0.3531     2.3778 r
  I_CONTEXT_MEM/n81 (net)      1   0.5796 
  I_CONTEXT_MEM/U314/A4 (NAND4X0_LVT)       0.0000   0.0923   1.0000   0.0000   0.0000     2.3778 r
  I_CONTEXT_MEM/U314/Y (NAND4X0_LVT)                 0.1139   1.0000            0.1091     2.4870 f
  I_CONTEXT_MEM/pci_context_data[9] (net)
                               1   1.2634 
  ZBUF_167_inst_80015/A (NBUFFX8_LVT)       0.0000   0.1139   1.0000   0.0000   0.0000     2.4870 f
  ZBUF_167_inst_80015/Y (NBUFFX8_LVT)                0.0423   1.0000            0.1370     2.6240 f
  ZBUF_167_142 (net)           6   3.7356 
  I_RISC_CORE/Instrn_9__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0423   1.0000   0.0000   0.0000     2.6240 f
  I_RISC_CORE/Instrn_9__UPF_LS/Y (LSUPX8_LVT)        0.0336   1.0000            0.2727     2.8967 f
  I_RISC_CORE/n[1351] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/D (SDFFX2_HVT)
                                            0.0000   0.0336   1.0000   0.0000   0.0000     2.8967 f
  data arrival time                                                                        2.8967

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2270     2.1930
  data required time                                                                       2.1930
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1930
  data arrival time                                                                       -2.8967
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7036

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.7036 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6455 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cto_buf_58692/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2403   1.0000            1.3286     2.4837 r
  I_RISC_CORE/Current_State[0] (net)
                               5   2.3981 
  I_RISC_CORE/HFSINV_344_4475/A (INVX0_HVT)
                                            0.0000   0.2403   1.0000   0.0000   0.0000     2.4837 r
  I_RISC_CORE/HFSINV_344_4475/Y (INVX0_HVT)          0.1618   1.0000            0.2458     2.7295 f
  I_RISC_CORE/HFSNET_12 (net)
                               4   1.5592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/D (SDFFARX1_HVT)
                                            0.0000   0.1618   1.0000   0.0000   0.0000     2.7295 f
  data arrival time                                                                        2.7295

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4426 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4426 r
  clock reconvergence pessimism                                                 0.1125     3.5552
  clock uncertainty                                                            -0.1000     3.4552
  library setup time                                          1.0000           -1.4267     2.0285
  data required time                                                                       2.0285
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0285
  data arrival time                                                                       -2.7295
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7010

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0544 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0544 

  slack (with derating applied) (VIOLATED)                                     -0.7010 
  clock reconvergence pessimism (due to derating)                              -0.0544 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7010 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/Q (SDFFX1_HVT)
                                                     0.1683   1.0000            1.0900     4.7248 f
  I_RISC_CORE/aps_rename_50_ (net)
                               3   1.2983 
  I_RISC_CORE/ZBUF_20_inst_27131/A (NBUFFX2_HVT)
                                            0.0000   0.1683   1.0000   0.0000   0.0000     4.7248 f
  I_RISC_CORE/ZBUF_20_inst_27131/Y (NBUFFX2_HVT)     0.1616   1.0000            0.3443     5.0691 f
  I_RISC_CORE/Xecutng_Instrn[13] (net)
                               2   2.3877 
  Xecutng_Instrn_13__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1616   1.0000   0.0000   0.0000     5.0691 f
  Xecutng_Instrn_13__UPF_LS/Y (LSDNSSX8_LVT)         0.0352   1.0000            0.1563     5.2254 f
  n366 (net)                   4   2.1477 
  I_PARSER/U719/A0 (HADDX1_HVT)             0.0000   0.0352   1.0000   0.0000   0.0000     5.2254 f
  I_PARSER/U719/SO (HADDX1_HVT)                      0.2265   1.0000            0.6085     5.8339 f
  I_PARSER/N21 (net)           1   0.4293 
  I_PARSER/i_reg_reg_14_/D (SDFFX2_RVT)     0.0000   0.2265   1.0000   0.0000   0.0000     5.8339 f
  data arrival time                                                                        5.8339

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_14_/CLK (SDFFX2_RVT)   0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.7029     5.1342
  data required time                                                                       5.1342
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1342
  data arrival time                                                                       -5.8339
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6997

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.6997 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6407 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0717   1.0000            0.3902     1.6598 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5693 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0717   1.0000   0.0000   0.0000     1.6598 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0796   1.0000            0.1363     1.7961 r
  I_PARSER/context_cmd[1] (net)
                               2  12.6184 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0796   1.0000   0.0000   0.0000     1.7961 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0399   1.0000            0.1005     1.8966 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.4659 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.0399   1.0000   0.0000   0.0000     1.8966 r
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0442   1.0000            0.1239     2.0205 f
  I_CONTEXT_MEM/n130 (net)     2   1.1300 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0442   1.0000   0.0000   0.0000     2.0205 f
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0466   1.0000            0.1036     2.1241 f
  I_CONTEXT_MEM/n178 (net)     1   2.6848 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0466   1.0000   0.0000   0.0000     2.1241 f
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0547   1.0000            0.0599     2.1840 r
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  11.1372 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0000   0.0547   1.0000   0.0000   0.0000     2.1840 r
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0284   1.0000            0.0224     2.2063 f
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  10.6378 
  I_CONTEXT_MEM/U59/A1 (NAND2X2_LVT)        0.0000   0.0284   1.0000   0.0000   0.0000     2.2063 f
  I_CONTEXT_MEM/U59/Y (NAND2X2_LVT)                  0.0369   1.0000            0.1141     2.3204 r
  I_CONTEXT_MEM/n55 (net)      1   2.0606 
  I_CONTEXT_MEM/ZBUF_21_inst_30466/A (NBUFFX16_LVT)
                                            0.0000   0.0369   1.0000   0.0000   0.0000     2.3204 r
  I_CONTEXT_MEM/ZBUF_21_inst_30466/Y (NBUFFX16_LVT)
                                                     0.0336   1.0000            0.0735     2.3939 r
  I_CONTEXT_MEM/ZBUF_21_1465 (net)
                               1   0.5968 
  I_CONTEXT_MEM/U61/A3 (NAND4X0_LVT)        0.0000   0.0336   1.0000   0.0000   0.0000     2.3939 r
  I_CONTEXT_MEM/U61/Y (NAND4X0_LVT)                  0.1072   1.0000            0.0884     2.4822 f
  I_CONTEXT_MEM/pci_context_data[8] (net)
                               1   1.2634 
  ZBUF_60_inst_80021/A (NBUFFX8_LVT)        0.0000   0.1072   1.0000   0.0000   0.0000     2.4822 f
  ZBUF_60_inst_80021/Y (NBUFFX8_LVT)                 0.0418   1.0000            0.1325     2.6147 f
  ZBUF_60_142 (net)            6   3.7042 
  I_RISC_CORE/Instrn_8__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0418   1.0000   0.0000   0.0000     2.6147 f
  I_RISC_CORE/Instrn_8__UPF_LS/Y (LSUPX8_LVT)        0.0336   1.0000            0.2723     2.8870 f
  I_RISC_CORE/n[1352] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/D (SDFFX2_HVT)
                                            0.0000   0.0336   1.0000   0.0000   0.0000     2.8870 f
  data arrival time                                                                        2.8870

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2270     2.1930
  data required time                                                                       2.1930
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1930
  data arrival time                                                                       -2.8870
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6940

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.6940 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6358 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0553   1.0000            0.3332     1.6028 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4712 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0553   1.0000   0.0000   0.0000     1.6028 f
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0752   1.0000            0.1720     1.7748 f
  I_PARSER/context_cmd[1] (net)
                               2  12.2558 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0752   1.0000   0.0000   0.0000     1.7748 f
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0413   1.0000            0.1135     1.8883 f
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.1248 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.0413   1.0000   0.0000   0.0000     1.8883 f
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.0697   1.0000            0.1364     2.0247 f
  I_CONTEXT_MEM/n237 (net)    11   4.8026 
  I_CONTEXT_MEM/U87/A2 (AND2X4_LVT)         0.0000   0.0697   1.0000   0.0000   0.0000     2.0247 f
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.0698   1.0000            0.1543     2.1790 f
  I_CONTEXT_MEM/n177 (net)    10   4.7784 
  I_CONTEXT_MEM/U180/A1 (AOI22X1_LVT)       0.0000   0.0698   1.0000   0.0000   0.0000     2.1790 f
  I_CONTEXT_MEM/U180/Y (AOI22X1_LVT)                 0.0409   1.0000            0.1826     2.3616 r
  I_CONTEXT_MEM/n164 (net)     1   1.4200 
  I_CONTEXT_MEM/ZBUF_21_inst_80034/A (NBUFFX8_LVT)
                                            0.0000   0.0409   1.0000   0.0000   0.0000     2.3616 r
  I_CONTEXT_MEM/ZBUF_21_inst_80034/Y (NBUFFX8_LVT)   0.0312   1.0000            0.0714     2.4330 r
  I_CONTEXT_MEM/ZBUF_21_143 (net)
                               1   0.5620 
  I_CONTEXT_MEM/U182/A2 (NAND3X0_LVT)       0.0000   0.0312   1.0000   0.0000   0.0000     2.4330 r
  I_CONTEXT_MEM/U182/Y (NAND3X0_LVT)                 0.0719   1.0000            0.0682     2.5012 f
  I_CONTEXT_MEM/pci_context_data[20] (net)
                               1   1.2634 
  ZBUF_1268_inst_83366/A (NBUFFX8_LVT)      0.0000   0.0719   1.0000   0.0000   0.0000     2.5012 f
  ZBUF_1268_inst_83366/Y (NBUFFX8_LVT)               0.0403   1.0000            0.1102     2.6115 f
  ZBUF_1268_224 (net)          8   4.6216 
  I_RISC_CORE/Instrn_20__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0403   1.0000   0.0000   0.0000     2.6115 f
  I_RISC_CORE/Instrn_20__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2691     2.8806 f
  I_RISC_CORE/n[1340] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/D (SDFFX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.8806 f
  data arrival time                                                                        2.8806

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2291     2.1909
  data required time                                                                       2.1909
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1909
  data arrival time                                                                       -2.8806
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6897

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.6897 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6315 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0553   1.0000            0.3332     1.6028 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4712 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0553   1.0000   0.0000   0.0000     1.6028 f
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0752   1.0000            0.1720     1.7748 f
  I_PARSER/context_cmd[1] (net)
                               2  12.2558 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0752   1.0000   0.0000   0.0000     1.7748 f
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0413   1.0000            0.1135     1.8883 f
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.1248 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.0413   1.0000   0.0000   0.0000     1.8883 f
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.0697   1.0000            0.1364     2.0247 f
  I_CONTEXT_MEM/n237 (net)    11   4.8026 
  I_CONTEXT_MEM/U63/A2 (NAND3X2_RVT)        0.0000   0.0697   1.0000   0.0000   0.0000     2.0247 f
  I_CONTEXT_MEM/U63/Y (NAND3X2_RVT)                  0.0652   1.0000            0.3090     2.3337 r
  I_CONTEXT_MEM/n60 (net)      1   0.4440 
  I_CONTEXT_MEM/U304/A2 (AND4X4_LVT)        0.0000   0.0652   1.0000   0.0000   0.0000     2.3337 r
  I_CONTEXT_MEM/U304/Y (AND4X4_LVT)                  0.0296   1.0000            0.1990     2.5327 r
  I_CONTEXT_MEM/n202 (net)     1   0.5530 
  I_CONTEXT_MEM/U17/A2 (NAND2X2_LVT)        0.0000   0.0296   1.0000   0.0000   0.0000     2.5327 r
  I_CONTEXT_MEM/U17/Y (NAND2X2_LVT)                  0.0322   1.0000            0.1028     2.6355 f
  I_CONTEXT_MEM/pci_context_data[15] (net)
                               2   1.9316 
  I_RISC_CORE/Instrn_15__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0322   1.0000   0.0000   0.0000     2.6355 f
  I_RISC_CORE/Instrn_15__UPF_LS/Y (LSUPX8_LVT)       0.0336   1.0000            0.2657     2.9013 f
  I_RISC_CORE/n[1345] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D (SDFFX1_HVT)
                                            0.0000   0.0336   1.0000   0.0000   0.0000     2.9013 f
  data arrival time                                                                        2.9013

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2070     2.2130
  data required time                                                                       2.2130
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2130
  data arrival time                                                                       -2.9013
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.6882 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6301 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2858   1.0000            1.6086     2.7683 r
  I_RISC_CORE/aps_rename_53_ (net)
                              12   5.2485 
  I_RISC_CORE/ZBUF_540_inst_26955/A (NBUFFX2_RVT)
                                            0.0000   0.2858   1.0000   0.0000   0.0000     2.7683 r
  I_RISC_CORE/ZBUF_540_inst_26955/Y (NBUFFX2_RVT)    0.1079   1.0000            0.2652     3.0336 r
  I_RISC_CORE/PSW[3] (net)     4   3.3897 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/D (SDFFX1_HVT)
                                            0.0000   0.1079   1.0000   0.0000   0.0000     3.0336 r
  data arrival time                                                                        3.0336

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.1549     2.3534
  data required time                                                                       2.3534
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3534
  data arrival time                                                                       -3.0336
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6801

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6801 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6654 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2858   1.0000            1.6086     2.7683 r
  I_RISC_CORE/aps_rename_53_ (net)
                              12   5.2485 
  I_RISC_CORE/ZBUF_540_inst_26955/A (NBUFFX2_RVT)
                                            0.0000   0.2858   1.0000   0.0000   0.0000     2.7683 r
  I_RISC_CORE/ZBUF_540_inst_26955/Y (NBUFFX2_RVT)    0.1079   1.0000            0.2652     3.0336 r
  I_RISC_CORE/PSW[3] (net)     4   3.3897 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/D (SDFFX1_HVT)
                                            0.0000   0.1079   1.0000   0.0000   0.0000     3.0336 r
  data arrival time                                                                        3.0336

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.1549     2.3534
  data required time                                                                       2.3534
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3534
  data arrival time                                                                       -3.0336
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6801

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6801 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6654 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2858   1.0000            1.6086     2.7683 r
  I_RISC_CORE/aps_rename_53_ (net)
                              12   5.2485 
  I_RISC_CORE/ZBUF_540_inst_26955/A (NBUFFX2_RVT)
                                            0.0000   0.2858   1.0000   0.0000   0.0000     2.7683 r
  I_RISC_CORE/ZBUF_540_inst_26955/Y (NBUFFX2_RVT)    0.1079   1.0000            0.2652     3.0336 r
  I_RISC_CORE/PSW[3] (net)     4   3.3897 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/D (SDFFX1_HVT)
                                            0.0000   0.1079   1.0000   0.0000   0.0000     3.0336 r
  data arrival time                                                                        3.0336

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.1549     2.3534
  data required time                                                                       2.3534
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3534
  data arrival time                                                                       -3.0336
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6801

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6801 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6654 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0717   1.0000            0.3902     1.6598 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5693 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0717   1.0000   0.0000   0.0000     1.6598 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0796   1.0000            0.1363     1.7961 r
  I_PARSER/context_cmd[1] (net)
                               2  12.6184 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0796   1.0000   0.0000   0.0000     1.7961 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0399   1.0000            0.1005     1.8966 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.4659 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.0399   1.0000   0.0000   0.0000     1.8966 r
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0442   1.0000            0.1239     2.0205 f
  I_CONTEXT_MEM/n130 (net)     2   1.1300 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0442   1.0000   0.0000   0.0000     2.0205 f
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0466   1.0000            0.1036     2.1241 f
  I_CONTEXT_MEM/n178 (net)     1   2.6848 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0466   1.0000   0.0000   0.0000     2.1241 f
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0547   1.0000            0.0599     2.1840 r
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  11.1372 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0000   0.0547   1.0000   0.0000   0.0000     2.1840 r
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0284   1.0000            0.0224     2.2063 f
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  10.6378 
  I_CONTEXT_MEM/U74/A1 (NAND2X0_LVT)        0.0000   0.0284   1.0000   0.0000   0.0000     2.2063 f
  I_CONTEXT_MEM/U74/Y (NAND2X0_LVT)                  0.1345   1.0000            0.0937     2.3001 r
  I_CONTEXT_MEM/n68 (net)      1   2.0606 
  I_CONTEXT_MEM/ZBUF_21_inst_83353/A (NBUFFX16_LVT)
                                            0.0000   0.1345   1.0000   0.0000   0.0000     2.3001 r
  I_CONTEXT_MEM/ZBUF_21_inst_83353/Y (NBUFFX16_LVT)
                                                     0.0432   1.0000            0.1230     2.4231 r
  I_CONTEXT_MEM/ZBUF_21_223 (net)
                               1   0.5968 
  I_CONTEXT_MEM/U76/A3 (NAND4X0_LVT)        0.0000   0.0432   1.0000   0.0000   0.0000     2.4231 r
  I_CONTEXT_MEM/U76/Y (NAND4X0_LVT)                  0.0689   1.0000            0.0772     2.5003 f
  I_CONTEXT_MEM/pci_context_data[11] (net)
                               1   0.6574 
  ZBUF_144_inst_80025/A (NBUFFX4_LVT)       0.0000   0.0689   1.0000   0.0000   0.0000     2.5003 f
  ZBUF_144_inst_80025/Y (NBUFFX4_LVT)                0.0467   1.0000            0.1165     2.6168 f
  ZBUF_144_142 (net)           6   3.6940 
  I_RISC_CORE/Instrn_11__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0467   1.0000   0.0000   0.0000     2.6168 f
  I_RISC_CORE/Instrn_11__UPF_LS/Y (LSUPX8_LVT)       0.0336   1.0000            0.2757     2.8925 f
  I_RISC_CORE/n[1349] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/D (SDFFX1_HVT)
                                            0.0000   0.0336   1.0000   0.0000   0.0000     2.8925 f
  data arrival time                                                                        2.8925

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2070     2.2130
  data required time                                                                       2.2130
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2130
  data arrival time                                                                       -2.8925
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6794

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.6794 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6213 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0717   1.0000            0.3902     1.6598 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5693 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0717   1.0000   0.0000   0.0000     1.6598 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0796   1.0000            0.1363     1.7961 r
  I_PARSER/context_cmd[1] (net)
                               2  12.6184 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0796   1.0000   0.0000   0.0000     1.7961 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0399   1.0000            0.1005     1.8966 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.4659 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.0399   1.0000   0.0000   0.0000     1.8966 r
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0442   1.0000            0.1239     2.0205 f
  I_CONTEXT_MEM/n130 (net)     2   1.1300 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0442   1.0000   0.0000   0.0000     2.0205 f
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0466   1.0000            0.1036     2.1241 f
  I_CONTEXT_MEM/n178 (net)     1   2.6848 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0466   1.0000   0.0000   0.0000     2.1241 f
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0547   1.0000            0.0599     2.1840 r
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  11.1372 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0000   0.0547   1.0000   0.0000   0.0000     2.1840 r
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0284   1.0000            0.0224     2.2063 f
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  10.6378 
  I_CONTEXT_MEM/U33/A1 (NAND2X0_LVT)        0.0000   0.0284   1.0000   0.0000   0.0000     2.2063 f
  I_CONTEXT_MEM/U33/Y (NAND2X0_LVT)                  0.1101   1.0000            0.0772     2.2835 r
  I_CONTEXT_MEM/n34 (net)      1   1.4200 
  I_CONTEXT_MEM/ZBUF_21_inst_32455/A (NBUFFX8_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0000     2.2835 r
  I_CONTEXT_MEM/ZBUF_21_inst_32455/Y (NBUFFX8_LVT)   0.0380   1.0000            0.1065     2.3900 r
  I_CONTEXT_MEM/ZBUF_21_2388 (net)
                               1   0.5968 
  I_CONTEXT_MEM/U36/A3 (NAND4X0_LVT)        0.0000   0.0380   1.0000   0.0000   0.0000     2.3900 r
  I_CONTEXT_MEM/U36/Y (NAND4X0_LVT)                  0.0761   1.0000            0.0755     2.4655 f
  I_CONTEXT_MEM/pci_context_data[25] (net)
                               1   0.6574 
  ZBUF_152_inst_79984/A (NBUFFX4_LVT)       0.0000   0.0761   1.0000   0.0000   0.0000     2.4655 f
  ZBUF_152_inst_79984/Y (NBUFFX4_LVT)                0.0470   1.0000            0.1214     2.5869 f
  ZBUF_152_141 (net)           6   3.6870 
  I_RISC_CORE/Instrn_25__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0470   1.0000   0.0000   0.0000     2.5869 f
  I_RISC_CORE/Instrn_25__UPF_LS/Y (LSUPX8_LVT)       0.0336   1.0000            0.2759     2.8628 f
  I_RISC_CORE/n[1335] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/D (SDFFX2_HVT)
                                            0.0000   0.0336   1.0000   0.0000   0.0000     2.8628 f
  data arrival time                                                                        2.8628

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2270     2.1930
  data required time                                                                       2.1930
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1930
  data arrival time                                                                       -2.8628
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6698

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.6698 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6116 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0553   1.0000            0.3332     1.6028 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4712 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0553   1.0000   0.0000   0.0000     1.6028 f
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0752   1.0000            0.1720     1.7748 f
  I_PARSER/context_cmd[1] (net)
                               2  12.2558 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0752   1.0000   0.0000   0.0000     1.7748 f
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0413   1.0000            0.1135     1.8883 f
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.1248 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.0413   1.0000   0.0000   0.0000     1.8883 f
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.0697   1.0000            0.1364     2.0247 f
  I_CONTEXT_MEM/n237 (net)    11   4.8026 
  I_CONTEXT_MEM/U87/A2 (AND2X4_LVT)         0.0000   0.0697   1.0000   0.0000   0.0000     2.0247 f
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.0698   1.0000            0.1543     2.1790 f
  I_CONTEXT_MEM/n177 (net)    10   4.7784 
  I_CONTEXT_MEM/U176/A1 (AOI22X1_LVT)       0.0000   0.0698   1.0000   0.0000   0.0000     2.1790 f
  I_CONTEXT_MEM/U176/Y (AOI22X1_LVT)                 0.0580   1.0000            0.1941     2.3731 r
  I_CONTEXT_MEM/n160 (net)     1   2.7029 
  I_CONTEXT_MEM/ZINV_69_inst_6250/A (INVX4_RVT)
                                            0.0000   0.0580   1.0000   0.0000   0.0000     2.3731 r
  I_CONTEXT_MEM/ZINV_69_inst_6250/Y (INVX4_RVT)      0.0406   1.0000            0.0536     2.4267 f
  I_CONTEXT_MEM/ZINV_69_8 (net)
                               1   5.0263 
  I_CONTEXT_MEM/ZINV_23_inst_6249/A (INVX8_RVT)
                                            0.0000   0.0406   1.0000   0.0000   0.0000     2.4267 f
  I_CONTEXT_MEM/ZINV_23_inst_6249/Y (INVX8_RVT)      0.0230   1.0000            0.0381     2.4648 r
  I_CONTEXT_MEM/ZINV_23_8 (net)
                               1   0.5109 
  I_CONTEXT_MEM/U178/A2 (NAND3X1_LVT)       0.0000   0.0230   1.0000   0.0000   0.0000     2.4648 r
  I_CONTEXT_MEM/U178/Y (NAND3X1_LVT)                 0.0414   1.0000            0.1258     2.5906 f
  I_CONTEXT_MEM/pci_context_data[19] (net)
                               2   2.4735 
  I_RISC_CORE/Instrn_19__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0414   1.0000   0.0000   0.0000     2.5906 f
  I_RISC_CORE/Instrn_19__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2699     2.8605 f
  I_RISC_CORE/n[1341] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/D (SDFFX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.8605 f
  data arrival time                                                                        2.8605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2291     2.1909
  data required time                                                                       2.1909
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1909
  data arrival time                                                                       -2.8605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6696

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.6696 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6114 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0717   1.0000            0.3902     1.6598 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5693 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0717   1.0000   0.0000   0.0000     1.6598 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0796   1.0000            0.1363     1.7961 r
  I_PARSER/context_cmd[1] (net)
                               2  12.6184 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0796   1.0000   0.0000   0.0000     1.7961 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0399   1.0000            0.1005     1.8966 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.4659 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.0399   1.0000   0.0000   0.0000     1.8966 r
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0442   1.0000            0.1239     2.0205 f
  I_CONTEXT_MEM/n130 (net)     2   1.1300 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0442   1.0000   0.0000   0.0000     2.0205 f
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0466   1.0000            0.1036     2.1241 f
  I_CONTEXT_MEM/n178 (net)     1   2.6848 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0466   1.0000   0.0000   0.0000     2.1241 f
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0547   1.0000            0.0599     2.1840 r
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  11.1372 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0000   0.0547   1.0000   0.0000   0.0000     2.1840 r
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0284   1.0000            0.0224     2.2063 f
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  10.6378 
  I_CONTEXT_MEM/U161/A1 (NAND2X0_LVT)       0.0000   0.0284   1.0000   0.0000   0.0000     2.2063 f
  I_CONTEXT_MEM/U161/Y (NAND2X0_LVT)                 0.1302   1.0000            0.0909     2.2973 r
  I_CONTEXT_MEM/n144 (net)     1   1.9512 
  I_CONTEXT_MEM/ZBUF_21_inst_31053/A (NBUFFX16_RVT)
                                            0.0000   0.1302   1.0000   0.0000   0.0000     2.2973 r
  I_CONTEXT_MEM/ZBUF_21_inst_31053/Y (NBUFFX16_RVT)
                                                     0.0536   1.0000            0.1615     2.4588 r
  I_CONTEXT_MEM/ZBUF_21_1708 (net)
                               1   0.4567 
  I_CONTEXT_MEM/U162/A3 (NAND3X2_LVT)       0.0000   0.0536   1.0000   0.0000   0.0000     2.4588 r
  I_CONTEXT_MEM/U162/Y (NAND3X2_LVT)                 0.0438   1.0000            0.1455     2.6043 f
  I_CONTEXT_MEM/pci_context_data[12] (net)
                               6   3.6760 
  I_RISC_CORE/Instrn_12__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0438   1.0000   0.0000   0.0000     2.6043 f
  I_RISC_CORE/Instrn_12__UPF_LS/Y (LSUPX8_LVT)       0.0336   1.0000            0.2737     2.8780 f
  I_RISC_CORE/n[1348] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/D (SDFFX1_HVT)
                                            0.0000   0.0336   1.0000   0.0000   0.0000     2.8780 f
  data arrival time                                                                        2.8780

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2070     2.2130
  data required time                                                                       2.2130
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2130
  data arrival time                                                                       -2.8780
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6650

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.6650 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6068 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0553   1.0000            0.3332     1.6028 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4712 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0553   1.0000   0.0000   0.0000     1.6028 f
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0752   1.0000            0.1720     1.7748 f
  I_PARSER/context_cmd[1] (net)
                               2  12.2558 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0752   1.0000   0.0000   0.0000     1.7748 f
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0413   1.0000            0.1135     1.8883 f
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.1248 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.0413   1.0000   0.0000   0.0000     1.8883 f
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.0697   1.0000            0.1364     2.0247 f
  I_CONTEXT_MEM/n237 (net)    11   4.8026 
  I_CONTEXT_MEM/U87/A2 (AND2X4_LVT)         0.0000   0.0697   1.0000   0.0000   0.0000     2.0247 f
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.0698   1.0000            0.1543     2.1790 f
  I_CONTEXT_MEM/n177 (net)    10   4.7784 
  I_CONTEXT_MEM/U172/A1 (AOI22X1_LVT)       0.0000   0.0698   1.0000   0.0000   0.0000     2.1790 f
  I_CONTEXT_MEM/U172/Y (AOI22X1_LVT)                 0.0401   1.0000            0.1821     2.3611 r
  I_CONTEXT_MEM/n157 (net)     1   1.3627 
  I_CONTEXT_MEM/ZBUF_2_inst_79814/A (NBUFFX8_RVT)
                                            0.0000   0.0401   1.0000   0.0000   0.0000     2.3611 r
  I_CONTEXT_MEM/ZBUF_2_inst_79814/Y (NBUFFX8_RVT)    0.0478   1.0000            0.0979     2.4590 r
  I_CONTEXT_MEM/ZBUF_2_104 (net)
                               1   0.4925 
  I_CONTEXT_MEM/U174/A2 (NAND3X2_LVT)       0.0000   0.0478   1.0000   0.0000   0.0000     2.4590 r
  I_CONTEXT_MEM/U174/Y (NAND3X2_LVT)                 0.0413   1.0000            0.1382     2.5972 f
  I_CONTEXT_MEM/pci_context_data[18] (net)
                               3   2.9748 
  I_RISC_CORE/Instrn_18__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0413   1.0000   0.0000   0.0000     2.5972 f
  I_RISC_CORE/Instrn_18__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2699     2.8671 f
  I_RISC_CORE/n[1342] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/D (SDFFX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.8671 f
  data arrival time                                                                        2.8671

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2087     2.2113
  data required time                                                                       2.2113
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2113
  data arrival time                                                                       -2.8671
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6557

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.6557 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5976 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.2392     4.8741 f
  I_RISC_CORE/Xecutng_Instrn[8] (net)
                               5   1.9791 
  Xecutng_Instrn_8__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     4.8741 f
  Xecutng_Instrn_8__UPF_LS/Y (LSDNSSX4_RVT)          0.1485   1.0000            0.3763     5.2504 f
  n371 (net)                   4   1.6976 
  I_PARSER/U744/A2 (AO22X1_HVT)             0.0000   0.1485   1.0000   0.0000   0.0000     5.2504 f
  I_PARSER/U744/Y (AO22X1_HVT)                       0.1591   1.0000            0.5845     5.8349 f
  I_PARSER/n506 (net)          1   0.4297 
  I_PARSER/i_reg_reg_9_/D (SDFFX1_RVT)      0.0000   0.1591   1.0000   0.0000   0.0000     5.8349 f
  data arrival time                                                                        5.8349

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_9_/CLK (SDFFX1_RVT)    0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.6525     5.1846
  data required time                                                                       5.1846
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1846
  data arrival time                                                                       -5.8349
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6503

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.6503 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5912 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     4.8650 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  Xecutng_Instrn_2__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     4.8650 f
  Xecutng_Instrn_2__UPF_LS/Y (LSDNSSX4_RVT)          0.1519   1.0000            0.3763     5.2414 f
  n377 (net)                   4   2.2244 
  I_PARSER/U757/A2 (AO22X1_HVT)             0.0000   0.1519   1.0000   0.0000   0.0000     5.2414 f
  I_PARSER/U757/Y (AO22X1_HVT)                       0.1591   1.0000            0.5873     5.8286 f
  I_PARSER/n521 (net)          1   0.4297 
  I_PARSER/i_reg_reg_3_/D (SDFFX1_RVT)      0.0000   0.1591   1.0000   0.0000   0.0000     5.8286 f
  data arrival time                                                                        5.8286

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_3_/CLK (SDFFX1_RVT)    0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.6525     5.1846
  data required time                                                                       5.1846
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1846
  data arrival time                                                                       -5.8286
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6440

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.6440 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5850 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1926   1.0000            1.2358     4.8707 f
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.8482 
  Xecutng_Instrn_3__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1926   1.0000   0.0000   0.0000     4.8707 f
  Xecutng_Instrn_3__UPF_LS/Y (LSDNSSX4_RVT)          0.1516   1.0000            0.3789     5.2496 f
  n376 (net)                   4   2.1749 
  I_PARSER/U750/A1 (AO22X1_HVT)             0.0000   0.1516   1.0000   0.0000   0.0000     5.2496 f
  I_PARSER/U750/Y (AO22X1_HVT)                       0.1591   1.0000            0.5784     5.8280 f
  I_PARSER/n498 (net)          1   0.4297 
  I_PARSER/i_reg_reg_5_/D (SDFFX1_RVT)      0.0000   0.1591   1.0000   0.0000   0.0000     5.8280 f
  data arrival time                                                                        5.8280

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_5_/CLK (SDFFX1_RVT)    0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.6525     5.1847
  data required time                                                                       5.1847
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1847
  data arrival time                                                                       -5.8280
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6433

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.6433 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5843 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.2392     4.8741 f
  I_RISC_CORE/Xecutng_Instrn[8] (net)
                               5   1.9791 
  Xecutng_Instrn_8__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     4.8741 f
  Xecutng_Instrn_8__UPF_LS/Y (LSDNSSX4_RVT)          0.1485   1.0000            0.3763     5.2504 f
  n371 (net)                   4   1.6976 
  I_PARSER/U737/A1 (AO22X1_HVT)             0.0000   0.1485   1.0000   0.0000   0.0000     5.2504 f
  I_PARSER/U737/Y (AO22X1_HVT)                       0.1590   1.0000            0.5758     5.8262 f
  I_PARSER/n499 (net)          1   0.4297 
  I_PARSER/i_reg_reg_10_/D (SDFFX1_RVT)     0.0000   0.1590   1.0000   0.0000   0.0000     5.8262 f
  data arrival time                                                                        5.8262

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_10_/CLK (SDFFX1_RVT)   0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.6524     5.1847
  data required time                                                                       5.1847
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1847
  data arrival time                                                                       -5.8262
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6415

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.6415 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5824 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1645   1.0000            1.0860     4.7209 f
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.1727 
  Xecutng_Instrn_11__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1645   1.0000   0.0000   0.0000     4.7209 f
  Xecutng_Instrn_11__UPF_LS/Y (LSDNSSX4_RVT)         0.1512   1.0000            0.3560     5.0769 f
  n368 (net)                   3   2.1637 
  I_PARSER/U717/A0 (HADDX1_HVT)             0.0000   0.1512   1.0000   0.0000   0.0000     5.0769 f
  I_PARSER/U717/SO (HADDX1_HVT)                      0.2267   1.0000            0.7054     5.7823 f
  I_PARSER/N19 (net)           1   0.4297 
  I_PARSER/i_reg_reg_12_/D (SDFFX1_RVT)     0.0000   0.2267   1.0000   0.0000   0.0000     5.7823 f
  data arrival time                                                                        5.7823

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_12_/CLK (SDFFX1_RVT)   0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.6897     5.1474
  data required time                                                                       5.1474
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1474
  data arrival time                                                                       -5.7823
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6349

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.6349 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5758 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0717   1.0000            0.3902     1.6598 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5693 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0717   1.0000   0.0000   0.0000     1.6598 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0796   1.0000            0.1363     1.7961 r
  I_PARSER/context_cmd[1] (net)
                               2  12.6184 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0796   1.0000   0.0000   0.0000     1.7961 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0399   1.0000            0.1005     1.8966 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.4659 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.0399   1.0000   0.0000   0.0000     1.8966 r
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0442   1.0000            0.1239     2.0205 f
  I_CONTEXT_MEM/n130 (net)     2   1.1300 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0442   1.0000   0.0000   0.0000     2.0205 f
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0466   1.0000            0.1036     2.1241 f
  I_CONTEXT_MEM/n178 (net)     1   2.6848 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0466   1.0000   0.0000   0.0000     2.1241 f
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0547   1.0000            0.0599     2.1840 r
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  11.1372 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0000   0.0547   1.0000   0.0000   0.0000     2.1840 r
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0284   1.0000            0.0224     2.2063 f
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  10.6378 
  I_CONTEXT_MEM/U69/A1 (NAND2X0_LVT)        0.0000   0.0284   1.0000   0.0000   0.0000     2.2063 f
  I_CONTEXT_MEM/U69/Y (NAND2X0_LVT)                  0.1101   1.0000            0.0772     2.2835 r
  I_CONTEXT_MEM/n63 (net)      1   1.4200 
  I_CONTEXT_MEM/ZBUF_44_inst_79996/A (NBUFFX8_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0000     2.2835 r
  I_CONTEXT_MEM/ZBUF_44_inst_79996/Y (NBUFFX8_LVT)   0.0380   1.0000            0.1065     2.3900 r
  I_CONTEXT_MEM/ZBUF_44_142 (net)
                               1   0.5968 
  I_CONTEXT_MEM/U71/A3 (NAND4X0_LVT)        0.0000   0.0380   1.0000   0.0000   0.0000     2.3900 r
  I_CONTEXT_MEM/U71/Y (NAND4X0_LVT)                  0.1350   1.0000            0.1182     2.5083 f
  I_CONTEXT_MEM/pci_context_data[13] (net)
                               2   2.4735 
  I_RISC_CORE/Instrn_13__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.1350   1.0000   0.0000   0.0000     2.5083 f
  I_RISC_CORE/Instrn_13__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.3375     2.8457 f
  I_RISC_CORE/n[1347] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/D (SDFFX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.8457 f
  data arrival time                                                                        2.8457

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2087     2.2113
  data required time                                                                       2.2113
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2113
  data arrival time                                                                       -2.8457
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6344

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.6344 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5762 



  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0658   1.0000            0.2179     1.1461 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   2.5495 
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)       0.0000   0.0658   1.0000   0.0000   0.0000     1.1461 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1637     2.3098 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.3098 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1719   1.0000            0.3655     2.6752 f
  I_RISC_CORE/n6 (net)         1   0.5083 
  I_RISC_CORE/U168/A2 (MUX21X2_LVT)         0.0000   0.1719   1.0000   0.0000   0.0000     2.6752 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.2294     2.9046 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     2.9046 f
  data arrival time                                                                        2.9046

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2346     2.2737
  data required time                                                                       2.2737
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2737
  data arrival time                                                                       -2.9046
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6309

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6309 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6161 



  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0658   1.0000            0.2179     1.1461 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   2.5495 
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)       0.0000   0.0658   1.0000   0.0000   0.0000     1.1461 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1637     2.3098 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.3098 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1719   1.0000            0.3655     2.6752 f
  I_RISC_CORE/n6 (net)         1   0.5083 
  I_RISC_CORE/U168/A2 (MUX21X2_LVT)         0.0000   0.1719   1.0000   0.0000   0.0000     2.6752 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.2294     2.9046 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     2.9046 f
  data arrival time                                                                        2.9046

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2346     2.2737
  data required time                                                                       2.2737
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2737
  data arrival time                                                                       -2.9046
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6309

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6309 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6161 



  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0658   1.0000            0.2179     1.1461 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   2.5495 
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)       0.0000   0.0658   1.0000   0.0000   0.0000     1.1461 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1637     2.3098 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.3098 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1719   1.0000            0.3655     2.6752 f
  I_RISC_CORE/n6 (net)         1   0.5083 
  I_RISC_CORE/U168/A2 (MUX21X2_LVT)         0.0000   0.1719   1.0000   0.0000   0.0000     2.6752 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.2294     2.9046 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     2.9046 f
  data arrival time                                                                        2.9046

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2346     2.2737
  data required time                                                                       2.2737
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2737
  data arrival time                                                                       -2.9046
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6309

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6309 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6161 



  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0658   1.0000            0.2179     1.1461 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   2.5495 
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)       0.0000   0.0658   1.0000   0.0000   0.0000     1.1461 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1637     2.3098 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.3098 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1719   1.0000            0.3655     2.6752 f
  I_RISC_CORE/n6 (net)         1   0.5083 
  I_RISC_CORE/U168/A2 (MUX21X2_LVT)         0.0000   0.1719   1.0000   0.0000   0.0000     2.6752 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.2294     2.9046 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     2.9046 f
  data arrival time                                                                        2.9046

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2346     2.2737
  data required time                                                                       2.2737
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2737
  data arrival time                                                                       -2.9046
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6309

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6309 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6161 



  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0658   1.0000            0.2179     1.1461 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   2.5495 
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)       0.0000   0.0658   1.0000   0.0000   0.0000     1.1461 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1637     2.3098 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.3098 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1719   1.0000            0.3655     2.6752 f
  I_RISC_CORE/n6 (net)         1   0.5083 
  I_RISC_CORE/U168/A2 (MUX21X2_LVT)         0.0000   0.1719   1.0000   0.0000   0.0000     2.6752 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.2294     2.9046 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     2.9046 f
  data arrival time                                                                        2.9046

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2346     2.2737
  data required time                                                                       2.2737
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2737
  data arrival time                                                                       -2.9046
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6309

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6309 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6161 



  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0658   1.0000            0.2179     1.1461 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   2.5495 
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)       0.0000   0.0658   1.0000   0.0000   0.0000     1.1461 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1637     2.3098 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.3098 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1719   1.0000            0.3655     2.6752 f
  I_RISC_CORE/n6 (net)         1   0.5083 
  I_RISC_CORE/U168/A2 (MUX21X2_LVT)         0.0000   0.1719   1.0000   0.0000   0.0000     2.6752 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.2294     2.9046 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     2.9046 f
  data arrival time                                                                        2.9046

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2346     2.2737
  data required time                                                                       2.2737
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2737
  data arrival time                                                                       -2.9046
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6309

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6309 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6161 



  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0658   1.0000            0.2179     1.1461 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   2.5495 
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)       0.0000   0.0658   1.0000   0.0000   0.0000     1.1461 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1637     2.3098 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.3098 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1719   1.0000            0.3655     2.6752 f
  I_RISC_CORE/n6 (net)         1   0.5083 
  I_RISC_CORE/U168/A2 (MUX21X2_LVT)         0.0000   0.1719   1.0000   0.0000   0.0000     2.6752 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.2294     2.9046 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     2.9046 f
  data arrival time                                                                        2.9046

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2346     2.2737
  data required time                                                                       2.2737
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2737
  data arrival time                                                                       -2.9046
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6309

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6309 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6161 



  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0658   1.0000            0.2179     1.1461 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   2.5495 
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)       0.0000   0.0658   1.0000   0.0000   0.0000     1.1461 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1637     2.3098 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.3098 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1719   1.0000            0.3655     2.6752 f
  I_RISC_CORE/n6 (net)         1   0.5083 
  I_RISC_CORE/U168/A2 (MUX21X2_LVT)         0.0000   0.1719   1.0000   0.0000   0.0000     2.6752 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.2294     2.9046 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     2.9046 f
  data arrival time                                                                        2.9046

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2346     2.2737
  data required time                                                                       2.2737
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2737
  data arrival time                                                                       -2.9046
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6309

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6309 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6161 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4889 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4889 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2538   1.0000            0.4071     2.8960 r
  I_RISC_CORE/PSW[4] (net)    12   6.9061 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/D (SDFFX1_HVT)
                                            0.0000   0.2538   1.0000   0.0000   0.0000     2.8960 r
  data arrival time                                                                        2.8960

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2331     2.2752
  data required time                                                                       2.2752
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2752
  data arrival time                                                                       -2.8960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6208

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6208 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6061 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4889 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4889 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2538   1.0000            0.4071     2.8960 r
  I_RISC_CORE/PSW[4] (net)    12   6.9061 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/D (SDFFX1_HVT)
                                            0.0000   0.2538   1.0000   0.0000   0.0000     2.8960 r
  data arrival time                                                                        2.8960

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2331     2.2752
  data required time                                                                       2.2752
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2752
  data arrival time                                                                       -2.8960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6208

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6208 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6061 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4889 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4889 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2538   1.0000            0.4071     2.8960 r
  I_RISC_CORE/PSW[4] (net)    12   6.9061 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/D (SDFFX1_HVT)
                                            0.0000   0.2538   1.0000   0.0000   0.0000     2.8960 r
  data arrival time                                                                        2.8960

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2331     2.2752
  data required time                                                                       2.2752
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2752
  data arrival time                                                                       -2.8960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6208

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6208 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6061 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4889 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4889 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2538   1.0000            0.4071     2.8960 r
  I_RISC_CORE/PSW[4] (net)    12   6.9061 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/D (SDFFX1_HVT)
                                            0.0000   0.2538   1.0000   0.0000   0.0000     2.8960 r
  data arrival time                                                                        2.8960

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2331     2.2752
  data required time                                                                       2.2752
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2752
  data arrival time                                                                       -2.8960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6208

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6208 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6061 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4889 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4889 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2538   1.0000            0.4071     2.8960 r
  I_RISC_CORE/PSW[4] (net)    12   6.9061 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/D (SDFFX1_HVT)
                                            0.0000   0.2538   1.0000   0.0000   0.0000     2.8960 r
  data arrival time                                                                        2.8960

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2331     2.2752
  data required time                                                                       2.2752
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2752
  data arrival time                                                                       -2.8960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6208

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6208 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6061 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4889 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4889 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2538   1.0000            0.4071     2.8960 r
  I_RISC_CORE/PSW[4] (net)    12   6.9061 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/D (SDFFX1_HVT)
                                            0.0000   0.2538   1.0000   0.0000   0.0000     2.8960 r
  data arrival time                                                                        2.8960

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2331     2.2752
  data required time                                                                       2.2752
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2752
  data arrival time                                                                       -2.8960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6208

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6208 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6061 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4889 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4889 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2538   1.0000            0.4071     2.8960 r
  I_RISC_CORE/PSW[4] (net)    12   6.9061 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/D (SDFFX1_HVT)
                                            0.0000   0.2538   1.0000   0.0000   0.0000     2.8960 r
  data arrival time                                                                        2.8960

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2331     2.2752
  data required time                                                                       2.2752
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2752
  data arrival time                                                                       -2.8960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6208

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6208 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6061 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4889 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4889 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2538   1.0000            0.4071     2.8960 r
  I_RISC_CORE/PSW[4] (net)    12   6.9061 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/D (SDFFX1_HVT)
                                            0.0000   0.2538   1.0000   0.0000   0.0000     2.8960 r
  data arrival time                                                                        2.8960

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2331     2.2752
  data required time                                                                       2.2752
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2752
  data arrival time                                                                       -2.8960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6208

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6208 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6061 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0553   1.0000            0.3332     1.6028 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4712 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0553   1.0000   0.0000   0.0000     1.6028 f
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0752   1.0000            0.1720     1.7748 f
  I_PARSER/context_cmd[1] (net)
                               2  12.2558 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0752   1.0000   0.0000   0.0000     1.7748 f
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0413   1.0000            0.1135     1.8883 f
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.1248 
  I_CONTEXT_MEM/U26/A2 (AND2X2_LVT)         0.0000   0.0413   1.0000   0.0000   0.0000     1.8883 f
  I_CONTEXT_MEM/U26/Y (AND2X2_LVT)                   0.0500   1.0000            0.1101     1.9984 f
  I_CONTEXT_MEM/n132 (net)     4   2.3273 
  I_CONTEXT_MEM/U323/A1 (AND2X1_LVT)        0.0000   0.0500   1.0000   0.0000   0.0000     1.9984 f
  I_CONTEXT_MEM/U323/Y (AND2X1_LVT)                  0.0374   1.0000            0.0913     2.0897 f
  I_CONTEXT_MEM/n200 (net)     1   1.4059 
  I_CONTEXT_MEM/U166/A (INVX2_LVT)          0.0000   0.0374   1.0000   0.0000   0.0000     2.0897 f
  I_CONTEXT_MEM/U166/Y (INVX2_LVT)                   0.0544   1.0000            0.0553     2.1451 r
  I_CONTEXT_MEM/n201 (net)     1   5.3348 
  I_CONTEXT_MEM/U221/A (INVX8_LVT)          0.0000   0.0544   1.0000   0.0000   0.0000     2.1451 r
  I_CONTEXT_MEM/U221/Y (INVX8_LVT)                   0.0302   1.0000            0.0253     2.1703 f
  I_CONTEXT_MEM/n236 (net)    13   7.0795 
  I_CONTEXT_MEM/U200/A3 (AOI22X1_LVT)       0.0000   0.0302   1.0000   0.0000   0.0000     2.1703 f
  I_CONTEXT_MEM/U200/Y (AOI22X1_LVT)                 0.0492   1.0000            0.1232     2.2935 r
  I_CONTEXT_MEM/n198 (net)     1   2.0606 
  I_CONTEXT_MEM/ZBUF_21_inst_32252/A (NBUFFX16_LVT)
                                            0.0000   0.0492   1.0000   0.0000   0.0000     2.2935 r
  I_CONTEXT_MEM/ZBUF_21_inst_32252/Y (NBUFFX16_LVT)
                                                     0.0337   1.0000            0.0802     2.3737 r
  I_CONTEXT_MEM/ZBUF_21_2274 (net)
                               1   0.5260 
  I_CONTEXT_MEM/U199/A3 (NAND3X0_LVT)       0.0000   0.0337   1.0000   0.0000   0.0000     2.3737 r
  I_CONTEXT_MEM/U199/Y (NAND3X0_LVT)                 0.0721   1.0000            0.0714     2.4451 f
  I_CONTEXT_MEM/pci_context_data[16] (net)
                               1   1.2634 
  ZBUF_77_inst_80020/A (NBUFFX8_LVT)        0.0000   0.0721   1.0000   0.0000   0.0000     2.4451 f
  ZBUF_77_inst_80020/Y (NBUFFX8_LVT)                 0.0378   1.0000            0.1070     2.5520 f
  ZBUF_77_142 (net)            4   2.7630 
  I_RISC_CORE/Instrn_16__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0378   1.0000   0.0000   0.0000     2.5520 f
  I_RISC_CORE/Instrn_16__UPF_LS/Y (LSUPX8_LVT)       0.0336   1.0000            0.2696     2.8216 f
  I_RISC_CORE/n[1344] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/D (SDFFX1_HVT)
                                            0.0000   0.0336   1.0000   0.0000   0.0000     2.8216 f
  data arrival time                                                                        2.8216

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2070     2.2130
  data required time                                                                       2.2130
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2130
  data arrival time                                                                       -2.8216
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6086

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.6086 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5504 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2033   1.0000            1.3285     2.4883 r
  I_RISC_CORE/n1539 (net)      3   1.2569 
  I_RISC_CORE/ZBUF_2_inst_28855/A (NBUFFX2_HVT)
                                            0.0000   0.2033   1.0000   0.0000   0.0000     2.4883 r
  I_RISC_CORE/ZBUF_2_inst_28855/Y (NBUFFX2_HVT)      0.2357   1.0000            0.3967     2.8849 r
  I_RISC_CORE/PSW[6] (net)    10   5.9917 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/D (SDFFX1_HVT)
                                            0.0000   0.2357   1.0000   0.0000   0.0000     2.8849 r
  data arrival time                                                                        2.8849

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2235     2.2848
  data required time                                                                       2.2848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2848
  data arrival time                                                                       -2.8849
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6002

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6002 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5854 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2033   1.0000            1.3285     2.4883 r
  I_RISC_CORE/n1539 (net)      3   1.2569 
  I_RISC_CORE/ZBUF_2_inst_28855/A (NBUFFX2_HVT)
                                            0.0000   0.2033   1.0000   0.0000   0.0000     2.4883 r
  I_RISC_CORE/ZBUF_2_inst_28855/Y (NBUFFX2_HVT)      0.2357   1.0000            0.3967     2.8849 r
  I_RISC_CORE/PSW[6] (net)    10   5.9917 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/D (SDFFX1_HVT)
                                            0.0000   0.2357   1.0000   0.0000   0.0000     2.8849 r
  data arrival time                                                                        2.8849

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2235     2.2848
  data required time                                                                       2.2848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2848
  data arrival time                                                                       -2.8849
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6002

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6002 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5854 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2033   1.0000            1.3285     2.4883 r
  I_RISC_CORE/n1539 (net)      3   1.2569 
  I_RISC_CORE/ZBUF_2_inst_28855/A (NBUFFX2_HVT)
                                            0.0000   0.2033   1.0000   0.0000   0.0000     2.4883 r
  I_RISC_CORE/ZBUF_2_inst_28855/Y (NBUFFX2_HVT)      0.2357   1.0000            0.3967     2.8849 r
  I_RISC_CORE/PSW[6] (net)    10   5.9917 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/D (SDFFX1_HVT)
                                            0.0000   0.2357   1.0000   0.0000   0.0000     2.8849 r
  data arrival time                                                                        2.8849

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2235     2.2848
  data required time                                                                       2.2848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2848
  data arrival time                                                                       -2.8849
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6002

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6002 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5854 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2033   1.0000            1.3285     2.4883 r
  I_RISC_CORE/n1539 (net)      3   1.2569 
  I_RISC_CORE/ZBUF_2_inst_28855/A (NBUFFX2_HVT)
                                            0.0000   0.2033   1.0000   0.0000   0.0000     2.4883 r
  I_RISC_CORE/ZBUF_2_inst_28855/Y (NBUFFX2_HVT)      0.2357   1.0000            0.3967     2.8849 r
  I_RISC_CORE/PSW[6] (net)    10   5.9917 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/D (SDFFX1_HVT)
                                            0.0000   0.2357   1.0000   0.0000   0.0000     2.8849 r
  data arrival time                                                                        2.8849

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2235     2.2848
  data required time                                                                       2.2848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2848
  data arrival time                                                                       -2.8849
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6002

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6002 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5854 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2033   1.0000            1.3285     2.4883 r
  I_RISC_CORE/n1539 (net)      3   1.2569 
  I_RISC_CORE/ZBUF_2_inst_28855/A (NBUFFX2_HVT)
                                            0.0000   0.2033   1.0000   0.0000   0.0000     2.4883 r
  I_RISC_CORE/ZBUF_2_inst_28855/Y (NBUFFX2_HVT)      0.2357   1.0000            0.3967     2.8849 r
  I_RISC_CORE/PSW[6] (net)    10   5.9917 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/D (SDFFX1_HVT)
                                            0.0000   0.2357   1.0000   0.0000   0.0000     2.8849 r
  data arrival time                                                                        2.8849

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2235     2.2848
  data required time                                                                       2.2848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2848
  data arrival time                                                                       -2.8849
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6002

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6002 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5854 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2033   1.0000            1.3285     2.4883 r
  I_RISC_CORE/n1539 (net)      3   1.2569 
  I_RISC_CORE/ZBUF_2_inst_28855/A (NBUFFX2_HVT)
                                            0.0000   0.2033   1.0000   0.0000   0.0000     2.4883 r
  I_RISC_CORE/ZBUF_2_inst_28855/Y (NBUFFX2_HVT)      0.2357   1.0000            0.3967     2.8849 r
  I_RISC_CORE/PSW[6] (net)    10   5.9917 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/D (SDFFX1_HVT)
                                            0.0000   0.2357   1.0000   0.0000   0.0000     2.8849 r
  data arrival time                                                                        2.8849

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2235     2.2848
  data required time                                                                       2.2848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2848
  data arrival time                                                                       -2.8849
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6002

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6002 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5854 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2033   1.0000            1.3285     2.4883 r
  I_RISC_CORE/n1539 (net)      3   1.2569 
  I_RISC_CORE/ZBUF_2_inst_28855/A (NBUFFX2_HVT)
                                            0.0000   0.2033   1.0000   0.0000   0.0000     2.4883 r
  I_RISC_CORE/ZBUF_2_inst_28855/Y (NBUFFX2_HVT)      0.2357   1.0000            0.3967     2.8849 r
  I_RISC_CORE/PSW[6] (net)    10   5.9917 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/D (SDFFX1_HVT)
                                            0.0000   0.2357   1.0000   0.0000   0.0000     2.8849 r
  data arrival time                                                                        2.8849

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2235     2.2848
  data required time                                                                       2.2848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2848
  data arrival time                                                                       -2.8849
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6002

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6002 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5854 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2033   1.0000            1.3285     2.4883 r
  I_RISC_CORE/n1539 (net)      3   1.2569 
  I_RISC_CORE/ZBUF_2_inst_28855/A (NBUFFX2_HVT)
                                            0.0000   0.2033   1.0000   0.0000   0.0000     2.4883 r
  I_RISC_CORE/ZBUF_2_inst_28855/Y (NBUFFX2_HVT)      0.2357   1.0000            0.3967     2.8849 r
  I_RISC_CORE/PSW[6] (net)    10   5.9917 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/D (SDFFX1_HVT)
                                            0.0000   0.2357   1.0000   0.0000   0.0000     2.8849 r
  data arrival time                                                                        2.8849

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2235     2.2848
  data required time                                                                       2.2848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2848
  data arrival time                                                                       -2.8849
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6002

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.6002 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5854 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0553   1.0000            0.3332     1.6028 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4712 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0553   1.0000   0.0000   0.0000     1.6028 f
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0752   1.0000            0.1720     1.7748 f
  I_PARSER/context_cmd[1] (net)
                               2  12.2558 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0752   1.0000   0.0000   0.0000     1.7748 f
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0413   1.0000            0.1135     1.8883 f
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.1248 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.0413   1.0000   0.0000   0.0000     1.8883 f
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.0697   1.0000            0.1364     2.0247 f
  I_CONTEXT_MEM/n237 (net)    11   4.8026 
  I_CONTEXT_MEM/U87/A2 (AND2X4_LVT)         0.0000   0.0697   1.0000   0.0000   0.0000     2.0247 f
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.0698   1.0000            0.1543     2.1790 f
  I_CONTEXT_MEM/n177 (net)    10   4.7784 
  I_CONTEXT_MEM/U168/A1 (AOI22X2_LVT)       0.0000   0.0698   1.0000   0.0000   0.0000     2.1790 f
  I_CONTEXT_MEM/U168/Y (AOI22X2_LVT)                 0.0336   1.0000            0.1873     2.3663 r
  I_CONTEXT_MEM/n153 (net)     1   0.5102 
  I_CONTEXT_MEM/U170/A2 (NAND3X4_LVT)       0.0000   0.0336   1.0000   0.0000   0.0000     2.3663 r
  I_CONTEXT_MEM/U170/Y (NAND3X4_LVT)                 0.0529   1.0000            0.1494     2.5157 f
  I_CONTEXT_MEM/pci_context_data[17] (net)
                               3   2.3653 
  I_RISC_CORE/Instrn_17__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0000     2.5157 f
  I_RISC_CORE/Instrn_17__UPF_LS/Y (LSUPX4_LVT)       0.0372   1.0000            0.2778     2.7935 f
  I_RISC_CORE/n[1343] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/D (SDFFX1_HVT)
                                            0.0000   0.0372   1.0000   0.0000   0.0000     2.7935 f
  data arrival time                                                                        2.7935

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2087     2.2113
  data required time                                                                       2.2113
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2113
  data arrival time                                                                       -2.7935
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5822

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.5822 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5241 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/Q (SDFFX1_HVT)
                                                     0.1381   1.0000            1.0538     4.6887 f
  I_RISC_CORE/Xecutng_Instrn[15] (net)
                               1   0.3239 
  Xecutng_Instrn_15__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1381   1.0000   0.0000   0.0000     4.6887 f
  Xecutng_Instrn_15__UPF_LS/Y (LSDNSSX4_RVT)         0.1508   1.0000            0.3344     5.0231 f
  n364 (net)                   4   2.1477 
  I_PARSER/U716/A0 (HADDX1_HVT)             0.0000   0.1508   1.0000   0.0000   0.0000     5.0231 f
  I_PARSER/U716/SO (HADDX1_HVT)                      0.2272   1.0000            0.7050     5.7281 f
  I_PARSER/N24 (net)           1   0.4297 
  I_PARSER/i_reg_reg_17_/D (SDFFX1_RVT)     0.0000   0.2272   1.0000   0.0000   0.0000     5.7281 f
  data arrival time                                                                        5.7281

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_17_/CLK (SDFFX1_RVT)   0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.6900     5.1471
  data required time                                                                       5.1471
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1471
  data arrival time                                                                       -5.7281
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5810

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.5810 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5219 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     1.0047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     1.0047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0787 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1552 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1552 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2683   1.0000            1.5603     2.7155 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.1239 
  I_RISC_CORE/U92/A1 (OR3X1_HVT)            0.0000   0.2683   1.0000   0.0000   0.0000     2.7155 r
  I_RISC_CORE/U92/Y (OR3X1_HVT)                      0.2107   1.0000            0.5308     3.2463 r
  I_RISC_CORE/n263 (net)       2   1.7380 
  I_RISC_CORE/U249/A (INVX2_HVT)            0.0000   0.2107   1.0000   0.0000   0.0000     3.2463 r
  I_RISC_CORE/U249/Y (INVX2_HVT)                     0.1130   1.0000            0.1797     3.4259 f
  I_RISC_CORE/n1368 (net)      4   1.5908 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1130   1.0000   0.0000   0.0000     3.4259 f
  data arrival time                                                                        3.4259

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  clock reconvergence pessimism                                                 0.0951     3.3281
  clock uncertainty                                                            -0.1000     3.2281
  clock gating setup time                                     1.0000           -0.3773     2.8508
  data required time                                                                       2.8508
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8508
  data arrival time                                                                       -3.4259
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5751

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0433 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0433 

  slack (with derating applied) (VIOLATED)                                     -0.5751 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5751 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1645   1.0000            1.0860     4.7209 f
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.1727 
  Xecutng_Instrn_11__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1645   1.0000   0.0000   0.0000     4.7209 f
  Xecutng_Instrn_11__UPF_LS/Y (LSDNSSX4_RVT)         0.1512   1.0000            0.3560     5.0769 f
  n368 (net)                   3   2.1637 
  I_PARSER/U718/B0 (HADDX1_HVT)             0.0000   0.1512   1.0000   0.0000   0.0000     5.0769 f
  I_PARSER/U718/SO (HADDX1_HVT)                      0.2272   1.0000            0.6418     5.7187 f
  I_PARSER/N20 (net)           1   0.4297 
  I_PARSER/i_reg_reg_13_/D (SDFFX1_RVT)     0.0000   0.2272   1.0000   0.0000   0.0000     5.7187 f
  data arrival time                                                                        5.7187

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_13_/CLK (SDFFX1_RVT)   0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.6899     5.1472
  data required time                                                                       5.1472
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1472
  data arrival time                                                                       -5.7187
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5715

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.5715 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5125 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4762 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4762 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.2248   1.0000            0.3813     2.8575 r
  I_RISC_CORE/PSW[10] (net)    9   5.4412 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/D (SDFFX1_HVT)
                                            0.0000   0.2248   1.0000   0.0000   0.0000     2.8575 r
  data arrival time                                                                        2.8575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2178     2.2905
  data required time                                                                       2.2905
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2905
  data arrival time                                                                       -2.8575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5669

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5669 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5522 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4762 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4762 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.2248   1.0000            0.3813     2.8575 r
  I_RISC_CORE/PSW[10] (net)    9   5.4412 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/D (SDFFX1_HVT)
                                            0.0000   0.2248   1.0000   0.0000   0.0000     2.8575 r
  data arrival time                                                                        2.8575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2178     2.2905
  data required time                                                                       2.2905
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2905
  data arrival time                                                                       -2.8575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5669

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5669 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5522 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4762 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4762 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.2248   1.0000            0.3813     2.8575 r
  I_RISC_CORE/PSW[10] (net)    9   5.4412 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/D (SDFFX1_HVT)
                                            0.0000   0.2248   1.0000   0.0000   0.0000     2.8575 r
  data arrival time                                                                        2.8575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2178     2.2905
  data required time                                                                       2.2905
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2905
  data arrival time                                                                       -2.8575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5669

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5669 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5522 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4762 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4762 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.2248   1.0000            0.3813     2.8575 r
  I_RISC_CORE/PSW[10] (net)    9   5.4412 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/D (SDFFX1_HVT)
                                            0.0000   0.2248   1.0000   0.0000   0.0000     2.8575 r
  data arrival time                                                                        2.8575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2178     2.2905
  data required time                                                                       2.2905
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2905
  data arrival time                                                                       -2.8575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5669

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5669 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5522 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4762 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4762 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.2248   1.0000            0.3813     2.8575 r
  I_RISC_CORE/PSW[10] (net)    9   5.4412 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/D (SDFFX1_HVT)
                                            0.0000   0.2248   1.0000   0.0000   0.0000     2.8575 r
  data arrival time                                                                        2.8575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2178     2.2905
  data required time                                                                       2.2905
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2905
  data arrival time                                                                       -2.8575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5669

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5669 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5522 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4762 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4762 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.2248   1.0000            0.3813     2.8575 r
  I_RISC_CORE/PSW[10] (net)    9   5.4412 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/D (SDFFX1_HVT)
                                            0.0000   0.2248   1.0000   0.0000   0.0000     2.8575 r
  data arrival time                                                                        2.8575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2178     2.2905
  data required time                                                                       2.2905
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2905
  data arrival time                                                                       -2.8575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5669

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5669 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5522 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4762 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4762 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.2248   1.0000            0.3813     2.8575 r
  I_RISC_CORE/PSW[10] (net)    9   5.4412 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/D (SDFFX1_HVT)
                                            0.0000   0.2248   1.0000   0.0000   0.0000     2.8575 r
  data arrival time                                                                        2.8575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2178     2.2905
  data required time                                                                       2.2905
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2905
  data arrival time                                                                       -2.8575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5669

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5669 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5522 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2173   1.0000            1.2695     4.9044 f
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.4807 
  Xecutng_Instrn_9__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.2173   1.0000   0.0000   0.0000     4.9044 f
  Xecutng_Instrn_9__UPF_LS/Y (LSDNSSX8_HVT)          0.0779   1.0000            0.2986     5.2030 f
  n370 (net)                   4   1.7121 
  I_PARSER/U735/A2 (AO22X1_HVT)             0.0000   0.0779   1.0000   0.0000   0.0000     5.2030 f
  I_PARSER/U735/Y (AO22X1_HVT)                       0.1590   1.0000            0.5270     5.7300 f
  I_PARSER/n479 (net)          1   0.4297 
  I_PARSER/i_reg_reg_11_/D (SDFFX1_RVT)     0.0000   0.1590   1.0000   0.0000   0.0000     5.7300 f
  data arrival time                                                                        5.7300

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_11_/CLK (SDFFX1_RVT)   0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.6524     5.1847
  data required time                                                                       5.1847
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1847
  data arrival time                                                                       -5.7300
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5453

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.5453 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4863 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/Q (SDFFX1_HVT)
                                                     0.1683   1.0000            1.0900     4.7248 f
  I_RISC_CORE/aps_rename_50_ (net)
                               3   1.2983 
  I_RISC_CORE/ZBUF_20_inst_27131/A (NBUFFX2_HVT)
                                            0.0000   0.1683   1.0000   0.0000   0.0000     4.7248 f
  I_RISC_CORE/ZBUF_20_inst_27131/Y (NBUFFX2_HVT)     0.1616   1.0000            0.3443     5.0691 f
  I_RISC_CORE/Xecutng_Instrn[13] (net)
                               2   2.3877 
  Xecutng_Instrn_13__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1616   1.0000   0.0000   0.0000     5.0691 f
  Xecutng_Instrn_13__UPF_LS/Y (LSDNSSX8_LVT)         0.0352   1.0000            0.1563     5.2254 f
  n366 (net)                   4   2.1477 
  I_PARSER/U740/A1 (AO22X1_HVT)             0.0000   0.0352   1.0000   0.0000   0.0000     5.2254 f
  I_PARSER/U740/Y (AO22X1_HVT)                       0.1590   1.0000            0.4837     5.7091 f
  I_PARSER/n485 (net)          1   0.4297 
  I_PARSER/i_reg_reg_15_/D (SDFFX1_RVT)     0.0000   0.1590   1.0000   0.0000   0.0000     5.7091 f
  data arrival time                                                                        5.7091

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_15_/CLK (SDFFX1_RVT)   0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.6524     5.1847
  data required time                                                                       5.1847
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1847
  data arrival time                                                                       -5.7091
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5244

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.5244 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4653 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0553   1.0000            0.3332     1.6028 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4712 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0553   1.0000   0.0000   0.0000     1.6028 f
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0752   1.0000            0.1720     1.7748 f
  I_PARSER/context_cmd[1] (net)
                               2  12.2558 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0752   1.0000   0.0000   0.0000     1.7748 f
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0413   1.0000            0.1135     1.8883 f
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.1248 
  I_CONTEXT_MEM/ZINV_67_inst_80006/A (INVX2_LVT)
                                            0.0000   0.0413   1.0000   0.0000   0.0000     1.8883 f
  I_CONTEXT_MEM/ZINV_67_inst_80006/Y (INVX2_LVT)     0.0327   1.0000            0.0431     1.9313 r
  I_CONTEXT_MEM/ZINV_67_142 (net)
                               2   2.0254 
  I_CONTEXT_MEM/ZINV_30_inst_80004/A (INVX0_LVT)
                                            0.0000   0.0327   1.0000   0.0000   0.0000     1.9313 r
  I_CONTEXT_MEM/ZINV_30_inst_80004/Y (INVX0_LVT)     0.0210   1.0000            0.0219     1.9532 f
  I_CONTEXT_MEM/ZINV_30_142 (net)
                               1   0.4352 
  I_CONTEXT_MEM/U10/A1 (OA22X1_LVT)         0.0000   0.0210   1.0000   0.0000   0.0000     1.9532 f
  I_CONTEXT_MEM/U10/Y (OA22X1_LVT)                   0.0532   1.0000            0.1306     2.0839 f
  I_CONTEXT_MEM/n22 (net)      1   0.4716 
  I_CONTEXT_MEM/U13/A2 (OA22X1_LVT)         0.0000   0.0532   1.0000   0.0000   0.0000     2.0839 f
  I_CONTEXT_MEM/U13/Y (OA22X1_LVT)                   0.0581   1.0000            0.1442     2.2281 f
  I_CONTEXT_MEM/n208 (net)     1   1.2628 
  I_CONTEXT_MEM/ZBUF_2_inst_83029/A (NBUFFX8_LVT)
                                            0.0000   0.0581   1.0000   0.0000   0.0000     2.2281 f
  I_CONTEXT_MEM/ZBUF_2_inst_83029/Y (NBUFFX8_LVT)    0.0335   1.0000            0.0929     2.3210 f
  I_CONTEXT_MEM/ZBUF_2_196 (net)
                               1   0.4997 
  I_CONTEXT_MEM/U16/A1 (AO21X1_LVT)         0.0000   0.0335   1.0000   0.0000   0.0000     2.3210 f
  I_CONTEXT_MEM/U16/Y (AO21X1_LVT)                   0.0564   1.0000            0.1340     2.4550 f
  I_CONTEXT_MEM/pci_context_data[21] (net)
                               4   2.9354 
  I_RISC_CORE/Instrn_21__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0564   1.0000   0.0000   0.0000     2.4550 f
  I_RISC_CORE/Instrn_21__UPF_LS/Y (LSUPX8_LVT)       0.0336   1.0000            0.2824     2.7374 f
  I_RISC_CORE/n[1339] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/D (SDFFX1_HVT)
                                            0.0000   0.0336   1.0000   0.0000   0.0000     2.7374 f
  data arrival time                                                                        2.7374

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2070     2.2130
  data required time                                                                       2.2130
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2130
  data arrival time                                                                       -2.7374
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5243

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.5243 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4662 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2938   1.0000            1.6157     2.7755 r
  I_RISC_CORE/PSW[8] (net)     9   5.7601 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/D (SDFFX1_HVT)
                                            0.0000   0.2938   1.0000   0.0000   0.0000     2.7755 r
  data arrival time                                                                        2.7755

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2560     2.2523
  data required time                                                                       2.2523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2523
  data arrival time                                                                       -2.7755
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5232

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5232 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5085 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2938   1.0000            1.6157     2.7755 r
  I_RISC_CORE/PSW[8] (net)     9   5.7601 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/D (SDFFX1_HVT)
                                            0.0000   0.2938   1.0000   0.0000   0.0000     2.7755 r
  data arrival time                                                                        2.7755

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2560     2.2523
  data required time                                                                       2.2523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2523
  data arrival time                                                                       -2.7755
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5232

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5232 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5085 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2938   1.0000            1.6157     2.7755 r
  I_RISC_CORE/PSW[8] (net)     9   5.7601 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/D (SDFFX1_HVT)
                                            0.0000   0.2938   1.0000   0.0000   0.0000     2.7755 r
  data arrival time                                                                        2.7755

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2560     2.2523
  data required time                                                                       2.2523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2523
  data arrival time                                                                       -2.7755
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5232

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5232 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5085 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2858   1.0000            1.6086     2.7683 r
  I_RISC_CORE/aps_rename_53_ (net)
                              12   5.2485 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/D (SDFFX1_HVT)
                                            0.0000   0.2858   1.0000   0.0000   0.0000     2.7683 r
  data arrival time                                                                        2.7683

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2515     2.2568
  data required time                                                                       2.2568
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2568
  data arrival time                                                                       -2.7683
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5115

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5115 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4967 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2858   1.0000            1.6086     2.7683 r
  I_RISC_CORE/aps_rename_53_ (net)
                              12   5.2485 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/D (SDFFX1_HVT)
                                            0.0000   0.2858   1.0000   0.0000   0.0000     2.7683 r
  data arrival time                                                                        2.7683

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2515     2.2568
  data required time                                                                       2.2568
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2568
  data arrival time                                                                       -2.7683
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5115

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5115 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4967 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2858   1.0000            1.6086     2.7683 r
  I_RISC_CORE/aps_rename_53_ (net)
                              12   5.2485 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/D (SDFFX1_HVT)
                                            0.0000   0.2858   1.0000   0.0000   0.0000     2.7683 r
  data arrival time                                                                        2.7683

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2515     2.2568
  data required time                                                                       2.2568
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2568
  data arrival time                                                                       -2.7683
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5115

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5115 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4967 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2858   1.0000            1.6086     2.7683 r
  I_RISC_CORE/aps_rename_53_ (net)
                              12   5.2485 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/D (SDFFX1_HVT)
                                            0.0000   0.2858   1.0000   0.0000   0.0000     2.7683 r
  data arrival time                                                                        2.7683

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2515     2.2568
  data required time                                                                       2.2568
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2568
  data arrival time                                                                       -2.7683
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5115

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5115 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4967 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2858   1.0000            1.6086     2.7683 r
  I_RISC_CORE/aps_rename_53_ (net)
                              12   5.2485 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/D (SDFFX1_HVT)
                                            0.0000   0.2858   1.0000   0.0000   0.0000     2.7683 r
  data arrival time                                                                        2.7683

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2515     2.2568
  data required time                                                                       2.2568
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2568
  data arrival time                                                                       -2.7683
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5115

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.5115 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4967 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5722     2.7320 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/D (SDFFX1_HVT)
                                            0.0000   0.2501   1.0000   0.0000   0.0000     2.7320 r
  data arrival time                                                                        2.7320

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2312     2.2772
  data required time                                                                       2.2772
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2772
  data arrival time                                                                       -2.7320
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4549

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.4549 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4401 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5722     2.7320 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/D (SDFFX1_HVT)
                                            0.0000   0.2501   1.0000   0.0000   0.0000     2.7320 r
  data arrival time                                                                        2.7320

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2312     2.2772
  data required time                                                                       2.2772
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2772
  data arrival time                                                                       -2.7320
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4549

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.4549 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4401 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5722     2.7320 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/D (SDFFX1_HVT)
                                            0.0000   0.2501   1.0000   0.0000   0.0000     2.7320 r
  data arrival time                                                                        2.7320

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2312     2.2772
  data required time                                                                       2.2772
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2772
  data arrival time                                                                       -2.7320
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4549

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.4549 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4401 



  Startpoint: I_PARSER/out_bus_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_7_/QN (SDFFARX1_HVT)          0.2894   1.0000            0.8449     2.1145 r
  I_PARSER/n31 (net)           1   0.7811 
  I_PARSER/HFSINV_156_3093/A (INVX1_LVT)    0.0000   0.2894   1.0000   0.0000   0.0000     2.1145 r
  I_PARSER/HFSINV_156_3093/Y (INVX1_LVT)             0.1271   1.0000            0.0598     2.1744 f
  I_PARSER/risc_Instrn_lo[7] (net)
                               3   2.2629 
  I_RISC_CORE/Instrn_7__UPF_LS/A (LSUPX4_RVT)
                                            0.0000   0.1271   1.0000   0.0000   0.0000     2.1744 f
  I_RISC_CORE/Instrn_7__UPF_LS/Y (LSUPX4_RVT)        0.0568   1.0000            0.4798     2.6542 f
  I_RISC_CORE/n[1353] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/D (SDFFX1_HVT)
                                            0.0000   0.0568   1.0000   0.0000   0.0000     2.6542 f
  data arrival time                                                                        2.6542

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2179     2.2021
  data required time                                                                       2.2021
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2021
  data arrival time                                                                       -2.6542
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4521

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.4521 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3939 



  Startpoint: I_PARSER/out_bus_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_2_/CLK (SDFFARX1_RVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_2_/Q (SDFFARX1_RVT)           0.1058   1.0000            0.6035     1.8732 r
  I_PARSER/risc_Instrn_lo[2] (net)
                               1   1.6433 
  ZBUF_2_inst_79578/A (NBUFFX16_HVT)        0.0000   0.1058   1.0000   0.0000   0.0000     1.8732 r
  ZBUF_2_inst_79578/Y (NBUFFX16_HVT)                 0.1632   1.0000            0.3001     2.1733 r
  test_so[3] (net)             2  11.5184 
  I_RISC_CORE/Instrn_2__UPF_LS/A (LSUPX4_RVT)
                                            0.0000   0.1632   1.0000   0.0000   0.0000     2.1733 r
  I_RISC_CORE/Instrn_2__UPF_LS/Y (LSUPX4_RVT)        0.0796   1.0000            0.5053     2.6786 r
  I_RISC_CORE/n[1358] (net)    1   0.4027 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/D (SDFFX2_HVT)
                                            0.0000   0.0796   1.0000   0.0000   0.0000     2.6786 r
  data arrival time                                                                        2.6786

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.1895     2.2305
  data required time                                                                       2.2305
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2305
  data arrival time                                                                       -2.6786
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4480

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.4480 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3899 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_/CLK (DFFNARX1_RVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_/Q (DFFNARX1_RVT)
                                                     0.0857   1.0000            0.5733     3.6358 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[23] (net)
                               2   1.0765 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 (AO22X2_LVT)
                                            0.0000   0.0857   1.0000   0.0000   0.0000     3.6358 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X2_LVT)       0.1153   1.0000            0.1893     3.8251 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1  10.0038 
  sd_DQ_out[23] (out)                       0.0000   0.1153   1.0000   0.0000   0.0000     3.8251 r
  sd_DQ_out[23] (net)          1 
  data arrival time                                                                        3.8251

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.8251
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4251


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_30_/CLK (DFFNARX1_RVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_30_/Q (DFFNARX1_RVT)
                                                     0.0841   1.0000            0.5720     3.6345 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[30] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 (AO22X2_LVT)
                                            0.0000   0.0841   1.0000   0.0000   0.0000     3.6345 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X2_LVT)       0.1153   1.0000            0.1887     3.8232 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1  10.0038 
  sd_DQ_out[30] (out)                       0.0000   0.1153   1.0000   0.0000   0.0000     3.8232 r
  sd_DQ_out[30] (net)          1 
  data arrival time                                                                        3.8232

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.8232
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4232


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1926   1.0000            1.2358     4.8707 f
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.8482 
  Xecutng_Instrn_3__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1926   1.0000   0.0000   0.0000     4.8707 f
  Xecutng_Instrn_3__UPF_LS/Y (LSDNSSX4_RVT)          0.1516   1.0000            0.3789     5.2496 f
  n376 (net)                   4   2.1749 
  I_PARSER/U720/A0 (HADDX1_RVT)             0.0000   0.1516   1.0000   0.0000   0.0000     5.2496 f
  I_PARSER/U720/SO (HADDX1_RVT)                      0.1079   1.0000            0.3842     5.6339 f
  I_PARSER/N11 (net)           1   0.4297 
  I_PARSER/i_reg_reg_4_/D (SDFFX1_RVT)      0.0000   0.1079   1.0000   0.0000   0.0000     5.6339 f
  data arrival time                                                                        5.6339

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_4_/CLK (SDFFX1_RVT)    0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.6257     5.2114
  data required time                                                                       5.2114
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.2114
  data arrival time                                                                       -5.6339
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4225

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.4225 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3635 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/Q (SDFFX1_HVT)
                                                     0.1381   1.0000            1.0538     4.6887 f
  I_RISC_CORE/Xecutng_Instrn[15] (net)
                               1   0.3239 
  Xecutng_Instrn_15__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1381   1.0000   0.0000   0.0000     4.6887 f
  Xecutng_Instrn_15__UPF_LS/Y (LSDNSSX4_RVT)         0.1508   1.0000            0.3344     5.0231 f
  n364 (net)                   4   2.1477 
  I_PARSER/U742/A1 (AO22X1_HVT)             0.0000   0.1508   1.0000   0.0000   0.0000     5.0231 f
  I_PARSER/U742/Y (AO22X1_HVT)                       0.1590   1.0000            0.5776     5.6008 f
  I_PARSER/n501 (net)          1   0.4297 
  I_PARSER/i_reg_reg_16_/D (SDFFX1_RVT)     0.0000   0.1590   1.0000   0.0000   0.0000     5.6008 f
  data arrival time                                                                        5.6008

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_16_/CLK (SDFFX1_RVT)   0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.6524     5.1847
  data required time                                                                       5.1847
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1847
  data arrival time                                                                       -5.6008
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4161

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.4161 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3570 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     2.4650 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  I_RISC_CORE/ZBUF_128_inst_27085/A (NBUFFX2_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     2.4650 f
  I_RISC_CORE/ZBUF_128_inst_27085/Y (NBUFFX2_HVT)    0.1516   1.0000            0.3522     2.8173 f
  I_RISC_CORE/ZBUF_128_97 (net)
                               4   1.7791 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1516   1.0000   0.0000   0.0000     2.8173 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6016     3.4189 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33103/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.4189 f
  I_RISC_CORE/ZINV_97_inst_33103/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5275 r
  I_RISC_CORE/ZINV_97_2770 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_33101/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5275 r
  I_RISC_CORE/ZINV_63_inst_33101/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.8745 f
  I_RISC_CORE/ZINV_63_2770 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.8745 f
  data arrival time                                                                        3.8745

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.1103     3.4684
  data required time                                                                       3.4684
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4684
  data arrival time                                                                       -3.8745
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4061

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.4061 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3948 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     2.4650 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  I_RISC_CORE/ZBUF_128_inst_27085/A (NBUFFX2_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     2.4650 f
  I_RISC_CORE/ZBUF_128_inst_27085/Y (NBUFFX2_HVT)    0.1516   1.0000            0.3522     2.8173 f
  I_RISC_CORE/ZBUF_128_97 (net)
                               4   1.7791 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1516   1.0000   0.0000   0.0000     2.8173 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6016     3.4189 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33103/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.4189 f
  I_RISC_CORE/ZINV_97_inst_33103/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5275 r
  I_RISC_CORE/ZINV_97_2770 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_33101/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5275 r
  I_RISC_CORE/ZINV_63_inst_33101/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.8745 f
  I_RISC_CORE/ZINV_63_2770 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.8745 f
  data arrival time                                                                        3.8745

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.1103     3.4684
  data required time                                                                       3.4684
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4684
  data arrival time                                                                       -3.8745
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4061

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.4061 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3948 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     2.4650 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  I_RISC_CORE/ZBUF_128_inst_27085/A (NBUFFX2_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     2.4650 f
  I_RISC_CORE/ZBUF_128_inst_27085/Y (NBUFFX2_HVT)    0.1516   1.0000            0.3522     2.8173 f
  I_RISC_CORE/ZBUF_128_97 (net)
                               4   1.7791 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1516   1.0000   0.0000   0.0000     2.8173 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6016     3.4189 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33103/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.4189 f
  I_RISC_CORE/ZINV_97_inst_33103/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5275 r
  I_RISC_CORE/ZINV_97_2770 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_33101/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5275 r
  I_RISC_CORE/ZINV_63_inst_33101/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.8745 f
  I_RISC_CORE/ZINV_63_2770 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.8745 f
  data arrival time                                                                        3.8745

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.1103     3.4684
  data required time                                                                       3.4684
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4684
  data arrival time                                                                       -3.8745
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4061

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.4061 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3948 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4168   1.0000            1.0095     4.6443 r
  I_RISC_CORE/n283 (net)       1   4.8908 
  I_RISC_CORE/HFSINV_355_4634/A (INVX8_HVT)
                                            0.0000   0.4168   1.0000   0.0000   0.0000     4.6443 r
  I_RISC_CORE/HFSINV_355_4634/Y (INVX8_HVT)          0.1720   1.0000            0.2374     4.8817 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   1.9609 
  Xecutng_Instrn_19__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1720   1.0000   0.0000   0.0000     4.8817 f
  Xecutng_Instrn_19__UPF_LS/Y (LSDNSSX4_LVT)         0.0444   1.0000            0.1870     5.0687 f
  n360 (net)                   1   0.4858 
  U302/A4 (AOI22X1_RVT)                     0.0000   0.0444   1.0000   0.0000   0.0000     5.0687 f
  U302/Y (AOI22X1_RVT)                               0.0548   1.0000            0.2349     5.3036 r
  n200 (net)                   1   0.4035 
  U305/A2 (NAND3X1_HVT)                     0.0000   0.0548   1.0000   0.0000   0.0000     5.3036 r
  U305/Y (NAND3X1_HVT)                               0.1668   1.0000            0.7113     6.0149 f
  n675 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_290_204/A (NBUFFX16_HVT)
                                            0.0000   0.1668   1.0000   0.0000   0.0000     6.0149 f
  I_PCI_TOP/HFSBUF_290_204/Y (NBUFFX16_HVT)          0.1225   1.0000            0.3055     6.3203 f
  I_PCI_TOP/HFSNET_32 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.3203 f
  data arrival time                                                                        6.3203

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7787 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7787 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8503 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8503 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.9193 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.9193 r
  clock reconvergence pessimism                                                 0.0053     5.9246
  clock uncertainty                                                            -0.1000     5.8246
  library setup time                                          1.0000            0.1062     5.9307
  data required time                                                                       5.9307
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9307
  data arrival time                                                                       -6.3203
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3896

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0584 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0584 

  slack (with derating applied) (VIOLATED)                                     -0.3896 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3312 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/Q (SDFFX1_HVT)
                                                     0.1723   1.0000            1.0940     4.7289 f
  I_RISC_CORE/Xecutng_Instrn[16] (net)
                               2   1.4286 
  Xecutng_Instrn_16__UPF_LS/A (LSDNSSX2_RVT)
                                            0.0000   0.1723   1.0000   0.0000   0.0000     4.7289 f
  Xecutng_Instrn_16__UPF_LS/Y (LSDNSSX2_RVT)         0.0979   1.0000            0.2906     5.0195 f
  n363 (net)                   1   0.4858 
  U481/A4 (AOI22X1_RVT)                     0.0000   0.0979   1.0000   0.0000   0.0000     5.0195 f
  U481/Y (AOI22X1_RVT)                               0.0546   1.0000            0.2665     5.2860 r
  n426 (net)                   1   0.3942 
  U484/A2 (NAND3X2_HVT)                     0.0000   0.0546   1.0000   0.0000   0.0000     5.2860 r
  U484/Y (NAND3X2_HVT)                               0.1711   1.0000            0.7205     6.0065 f
  n676 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_290_10/A (NBUFFX16_HVT)
                                            0.0000   0.1711   1.0000   0.0000   0.0000     6.0065 f
  I_PCI_TOP/HFSBUF_290_10/Y (NBUFFX16_HVT)           0.1225   1.0000            0.3088     6.3154 f
  I_PCI_TOP/HFSNET_5 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.3154 f
  data arrival time                                                                        6.3154

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7787 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7787 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8503 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8503 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.9193 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.9193 r
  clock reconvergence pessimism                                                 0.0053     5.9246
  clock uncertainty                                                            -0.1000     5.8246
  library setup time                                          1.0000            0.1062     5.9307
  data required time                                                                       5.9307
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9307
  data arrival time                                                                       -6.3154
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3846

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0584 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0584 

  slack (with derating applied) (VIOLATED)                                     -0.3846 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3262 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1506   1.0000            0.9910     4.6259 r
  I_RISC_CORE/n1530 (net)      2   0.8710 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1506   1.0000   0.0000   0.0000     4.6259 r
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1397   1.0000            0.2976     4.9234 r
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0950 
  I_RISC_CORE/U602/A (NBUFFX4_HVT)          0.0000   0.1397   1.0000   0.0000   0.0000     4.9234 r
  I_RISC_CORE/U602/Y (NBUFFX4_HVT)                   0.1491   1.0000            0.3062     5.2296 r
  I_RISC_CORE/Xecutng_Instrn[22] (net)
                               7   1.5471 
  Xecutng_Instrn_22__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1491   1.0000   0.0000   0.0000     5.2296 r
  Xecutng_Instrn_22__UPF_LS/Y (LSDNSSX4_LVT)         0.0421   1.0000            0.0957     5.3253 r
  n357 (net)                   1   0.4180 
  U463/A4 (AOI22X1_HVT)                     0.0000   0.0421   1.0000   0.0000   0.0000     5.3253 r
  U463/Y (AOI22X1_HVT)                               0.1279   1.0000            0.5789     5.9042 f
  n340 (net)                   1   0.4803 
  U466/A2 (NAND3X0_RVT)                     0.0000   0.1279   1.0000   0.0000   0.0000     5.9042 f
  U466/Y (NAND3X0_RVT)                               0.1501   1.0000            0.1704     6.0746 r
  n674 (net)                   1   1.3634 
  I_PCI_TOP/ZBUF_146_inst_29440/A (NBUFFX8_RVT)
                                            0.0000   0.1501   1.0000   0.0000   0.0000     6.0746 r
  I_PCI_TOP/ZBUF_146_inst_29440/Y (NBUFFX8_RVT)      0.0520   1.0000            0.1645     6.2391 r
  I_PCI_TOP/ZBUF_146_1123 (net)
                               1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0520   1.0000   0.0000   0.0000     6.2391 r
  data arrival time                                                                        6.2391

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7787 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7787 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8503 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8503 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.9205 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.9205 r
  clock reconvergence pessimism                                                 0.0053     5.9258
  clock uncertainty                                                            -0.1000     5.8258
  library setup time                                          1.0000            0.0434     5.8692
  data required time                                                                       5.8692
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8692
  data arrival time                                                                       -6.2391
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3699

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.3699 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3115 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     4.6945 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     4.6945 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     5.0033 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  Xecutng_Instrn_5__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     5.0033 f
  Xecutng_Instrn_5__UPF_LS/Y (LSDNSSX4_RVT)          0.1479   1.0000            0.3357     5.3390 f
  n374 (net)                   4   1.6976 
  U249/A2 (AO22X1_HVT)                      0.0000   0.1479   1.0000   0.0000   0.0000     5.3390 f
  U249/Y (AO22X1_HVT)                                0.1949   1.0000            0.6281     5.9671 f
  n749 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_182/A (NBUFFX16_HVT)
                                            0.0000   0.1949   1.0000   0.0000   0.0000     5.9671 f
  I_SDRAM_TOP/HFSBUF_23_182/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     6.2944 f
  I_SDRAM_TOP/HFSNET_56 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[5] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.2944 f
  data arrival time                                                                        6.2944

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7776 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7776 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8444 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8444 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.9213 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.9213 r
  clock reconvergence pessimism                                                 0.0053     5.9266
  clock uncertainty                                                            -0.1000     5.8266
  library setup time                                          1.0000            0.1112     5.9378
  data required time                                                                       5.9378
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9378
  data arrival time                                                                       -6.2944
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3566

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.3566 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2981 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.2135 r
  I_RISC_CORE/n796 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.2135 r
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1485   1.0000            0.2949     2.5085 r
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.5469 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1485   1.0000   0.0000   0.0000     2.5085 r
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1310   1.0000            0.2947     2.8032 r
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.1372 
  I_RISC_CORE/U372/A2 (AO22X1_HVT)          0.0000   0.1310   1.0000   0.0000   0.0000     2.8032 r
  I_RISC_CORE/U372/Y (AO22X1_HVT)                    0.1994   1.0000            0.5692     3.3724 r
  I_RISC_CORE/Addr_A[5] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_30283/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3724 r
  I_RISC_CORE/ZBUF_37_inst_30283/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.7088 r
  I_RISC_CORE/ZBUF_37_1423 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[5] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.7088 r
  data arrival time                                                                        3.7088

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0091     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.7088
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3417

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.3417 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3303 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.2135 r
  I_RISC_CORE/n796 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.2135 r
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1485   1.0000            0.2949     2.5085 r
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.5469 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1485   1.0000   0.0000   0.0000     2.5085 r
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1310   1.0000            0.2947     2.8032 r
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.1372 
  I_RISC_CORE/U372/A2 (AO22X1_HVT)          0.0000   0.1310   1.0000   0.0000   0.0000     2.8032 r
  I_RISC_CORE/U372/Y (AO22X1_HVT)                    0.1994   1.0000            0.5692     3.3724 r
  I_RISC_CORE/Addr_A[5] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_30283/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3724 r
  I_RISC_CORE/ZBUF_37_inst_30283/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.7088 r
  I_RISC_CORE/ZBUF_37_1423 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[5] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.7088 r
  data arrival time                                                                        3.7088

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0091     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.7088
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3417

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.3417 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3303 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.4049 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.4049 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.7265 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.7265 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1964   1.0000            0.5643     3.2908 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_90_inst_32388/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2908 r
  I_RISC_CORE/ZINV_90_inst_32388/Y (INVX0_HVT)       0.2171   1.0000            0.2544     3.5452 f
  I_RISC_CORE/ZINV_90_2373 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_6_inst_32387/A (INVX0_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.5452 f
  I_RISC_CORE/ZINV_6_inst_32387/Y (INVX0_HVT)        0.0964   1.0000            0.1773     3.7225 r
  I_RISC_CORE/ZINV_6_2373 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.0964   1.0000   0.0000   0.0000     3.7225 r
  data arrival time                                                                        3.7225

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0237     3.3818
  data required time                                                                       3.3818
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3818
  data arrival time                                                                       -3.7225
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3407

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.3407 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3294 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     4.7210 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     4.7210 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     4.9211 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_217_inst_27106/A (INVX0_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     4.9211 r
  I_RISC_CORE/ZINV_217_inst_27106/Y (INVX0_HVT)      0.1117   1.0000            0.1729     5.0940 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               2   0.9293 
  Xecutng_Instrn_6__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1117   1.0000   0.0000   0.0000     5.0940 f
  Xecutng_Instrn_6__UPF_LS/Y (LSDNSSX4_LVT)          0.0439   1.0000            0.1516     5.2456 f
  n373 (net)                   4   2.1749 
  I_PARSER/U721/A0 (HADDX1_RVT)             0.0000   0.0439   1.0000   0.0000   0.0000     5.2456 f
  I_PARSER/U721/SO (HADDX1_RVT)                      0.1079   1.0000            0.3000     5.5455 f
  I_PARSER/N15 (net)           1   0.4297 
  I_PARSER/i_reg_reg_8_/D (SDFFX1_RVT)      0.0000   0.1079   1.0000   0.0000   0.0000     5.5455 f
  data arrival time                                                                        5.5455

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0375   0.9500            0.0650     5.7683 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000  -0.0000     5.7683 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0392   0.9500            0.0734     5.8417 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.8417 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0571   0.9500            0.0901     5.9318 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  23.5290 
  I_PARSER/i_reg_reg_8_/CLK (SDFFX1_RVT)    0.0000   0.0571   0.9500   0.0000   0.0000     5.9318 r
  clock reconvergence pessimism                                                 0.0053     5.9371
  clock uncertainty                                                            -0.1000     5.8371
  library setup time                                          1.0000           -0.6257     5.2114
  data required time                                                                       5.2114
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.2114
  data arrival time                                                                       -5.5455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3342

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0591 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0591 

  slack (with derating applied) (VIOLATED)                                     -0.3342 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2751 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.4049 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.4049 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.7265 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.7265 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1964   1.0000            0.5643     3.2908 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_90_inst_32388/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2908 r
  I_RISC_CORE/ZINV_90_inst_32388/Y (INVX0_HVT)       0.2171   1.0000            0.2544     3.5452 f
  I_RISC_CORE/ZINV_90_2373 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_32386/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.5452 f
  I_RISC_CORE/ZINV_63_inst_32386/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.7004 r
  I_RISC_CORE/ZINV_63_2373 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.7004 r
  data arrival time                                                                        3.7004

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0239     3.3820
  data required time                                                                       3.3820
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3820
  data arrival time                                                                       -3.7004
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3184

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.3184 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3071 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.4049 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.4049 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.7265 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.7265 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1964   1.0000            0.5643     3.2908 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_90_inst_32388/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2908 r
  I_RISC_CORE/ZINV_90_inst_32388/Y (INVX0_HVT)       0.2171   1.0000            0.2544     3.5452 f
  I_RISC_CORE/ZINV_90_2373 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_32386/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.5452 f
  I_RISC_CORE/ZINV_63_inst_32386/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.7004 r
  I_RISC_CORE/ZINV_63_2373 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.7004 r
  data arrival time                                                                        3.7004

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0239     3.3820
  data required time                                                                       3.3820
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3820
  data arrival time                                                                       -3.7004
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3184

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.3184 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3071 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.4049 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.4049 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.7265 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.7265 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1964   1.0000            0.5643     3.2908 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_90_inst_32388/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2908 r
  I_RISC_CORE/ZINV_90_inst_32388/Y (INVX0_HVT)       0.2171   1.0000            0.2544     3.5452 f
  I_RISC_CORE/ZINV_90_2373 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_32386/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.5452 f
  I_RISC_CORE/ZINV_63_inst_32386/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.7004 r
  I_RISC_CORE/ZINV_63_2373 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.7004 r
  data arrival time                                                                        3.7004

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0239     3.3820
  data required time                                                                       3.3820
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3820
  data arrival time                                                                       -3.7004
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3184

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.3184 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3071 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.3281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.3281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.4047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.4047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4787 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[0] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5611 r
  I_RISC_CORE/I_REG_FILE_data_out_A[0] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_143/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5611 r
  I_RISC_CORE/sram_fixcell_143/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7818 r
  I_RISC_CORE/sram_fixnet_143 (net)
                               1   0.9037 
  I_RISC_CORE/U184/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7818 r
  I_RISC_CORE/U184/SO (HADDX1_HVT)                   0.2494   1.0000            0.8262     4.6080 f
  I_RISC_CORE/RESULT_DATA[0] (net)
                               2   1.0999 
  RESULT_DATA_0__UPF_LS/A (LSDNSSX4_LVT)    0.0000   0.2494   1.0000   0.0000   0.0000     4.6080 f
  RESULT_DATA_0__UPF_LS/Y (LSDNSSX4_LVT)             0.0562   1.0000            0.2442     4.8522 f
  n408 (net)                   2   0.8543 
  U374/A4 (AOI22X1_HVT)                     0.0000   0.0562   1.0000   0.0000   0.0000     4.8522 f
  U374/Y (AOI22X1_HVT)                               0.1128   1.0000            0.4655     5.3177 r
  n260 (net)                   1   0.3942 
  U377/A2 (NAND3X2_HVT)                     0.0000   0.1128   1.0000   0.0000   0.0000     5.3177 r
  U377/Y (NAND3X2_HVT)                               0.1532   1.0000            0.7355     6.0532 f
  n681 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_23_6/A (NBUFFX4_RVT)     0.0000   0.1532   1.0000   0.0000   0.0000     6.0532 f
  I_PCI_TOP/HFSBUF_23_6/Y (NBUFFX4_RVT)              0.0591   1.0000            0.1979     6.2511 f
  I_PCI_TOP/HFSNET_1 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[0] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.2511 f
  data arrival time                                                                        6.2511

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7787 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7787 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8503 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8503 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.9205 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.9205 r
  clock reconvergence pessimism                                                 0.0053     5.9258
  clock uncertainty                                                            -0.1000     5.8258
  library setup time                                          1.0000            0.1372     5.9629
  data required time                                                                       5.9629
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9629
  data arrival time                                                                       -6.2511
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.2882 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2297 



  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.9281 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1335 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1335 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2460 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0780   1.0000   0.0000   0.0000     1.2460 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1538   1.0000            1.0911     2.3371 f
  I_RISC_CORE/n51 (net)        2   0.8207 
  I_RISC_CORE/U232/A2 (AOI222X1_HVT)        0.0000   0.1538   1.0000   0.0000   0.0000     2.3371 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0431     3.3803 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_29436/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.3803 r
  I_RISC_CORE/ZBUF_81_inst_29436/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.6625 r
  I_RISC_CORE/ZBUF_81_1122 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6625 r
  data arrival time                                                                        3.6625

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0951     3.4664
  clock uncertainty                                                            -0.1000     3.3664
  library setup time                                          1.0000            0.0091     3.3754
  data required time                                                                       3.3754
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3754
  data arrival time                                                                       -3.6625
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2871

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.2871 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2798 



  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.9281 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1335 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1335 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2460 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0780   1.0000   0.0000   0.0000     1.2460 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1538   1.0000            1.0911     2.3371 f
  I_RISC_CORE/n51 (net)        2   0.8207 
  I_RISC_CORE/U232/A2 (AOI222X1_HVT)        0.0000   0.1538   1.0000   0.0000   0.0000     2.3371 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0431     3.3803 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_29436/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.3803 r
  I_RISC_CORE/ZBUF_81_inst_29436/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.6625 r
  I_RISC_CORE/ZBUF_81_1122 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6625 r
  data arrival time                                                                        3.6625

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0951     3.4664
  clock uncertainty                                                            -0.1000     3.3664
  library setup time                                          1.0000            0.0091     3.3754
  data required time                                                                       3.3754
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3754
  data arrival time                                                                       -3.6625
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2871

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.2871 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2798 



  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.9281 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1335 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1335 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2460 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0780   1.0000   0.0000   0.0000     1.2460 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1538   1.0000            1.0911     2.3371 f
  I_RISC_CORE/n51 (net)        2   0.8207 
  I_RISC_CORE/U232/A2 (AOI222X1_HVT)        0.0000   0.1538   1.0000   0.0000   0.0000     2.3371 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0431     3.3803 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_29436/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.3803 r
  I_RISC_CORE/ZBUF_81_inst_29436/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.6625 r
  I_RISC_CORE/ZBUF_81_1122 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6625 r
  data arrival time                                                                        3.6625

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0951     3.4664
  clock uncertainty                                                            -0.1000     3.3664
  library setup time                                          1.0000            0.0091     3.3754
  data required time                                                                       3.3754
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3754
  data arrival time                                                                       -3.6625
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2871

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.2871 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2798 



  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.9281 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1335 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1335 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2460 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0780   1.0000   0.0000   0.0000     1.2460 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1538   1.0000            1.0911     2.3371 f
  I_RISC_CORE/n51 (net)        2   0.8207 
  I_RISC_CORE/U232/A2 (AOI222X1_HVT)        0.0000   0.1538   1.0000   0.0000   0.0000     2.3371 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0431     3.3803 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_29436/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.3803 r
  I_RISC_CORE/ZBUF_81_inst_29436/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.6625 r
  I_RISC_CORE/ZBUF_81_1122 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6625 r
  data arrival time                                                                        3.6625

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0951     3.4664
  clock uncertainty                                                            -0.1000     3.3664
  library setup time                                          1.0000            0.0091     3.3754
  data required time                                                                       3.3754
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3754
  data arrival time                                                                       -3.6625
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2871

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.2871 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2798 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.9281 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1335 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1335 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2315 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2315 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1539   1.0000            1.0755     2.3070 f
  I_RISC_CORE/PopDataOut_10_ (net)
                               2   0.8275 
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/D (SDFFARX1_HVT)
                                            0.0000   0.1539   1.0000   0.0000   0.0000     2.3070 f
  data arrival time                                                                        2.3070

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0603   0.9500            0.2007     3.4338 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   1.9051 
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0603   0.9500   0.0000   0.0000     3.4338 r
  clock reconvergence pessimism                                                 0.0951     3.5289
  clock uncertainty                                                            -0.1000     3.4289
  library setup time                                          1.0000           -1.4054     2.0235
  data required time                                                                       2.0235
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0235
  data arrival time                                                                       -2.3070
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2835

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0539 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0539 

  slack (with derating applied) (VIOLATED)                                     -0.2835 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2729 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.3281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.3281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.4047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.4047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4787 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[3] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5611 r
  I_RISC_CORE/I_REG_FILE_data_out_A[3] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_140/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5611 r
  I_RISC_CORE/sram_fixcell_140/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7818 r
  I_RISC_CORE/sram_fixnet_140 (net)
                               1   0.9037 
  I_RISC_CORE/U186/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7818 r
  I_RISC_CORE/U186/SO (HADDX1_HVT)                   0.2461   1.0000            0.8224     4.6042 f
  I_RISC_CORE/RESULT_DATA[3] (net)
                               2   0.9925 
  RESULT_DATA_3__UPF_LS/A (LSDNSSX4_LVT)    0.0000   0.2461   1.0000   0.0000   0.0000     4.6042 f
  RESULT_DATA_3__UPF_LS/Y (LSDNSSX4_LVT)             0.0557   1.0000            0.2418     4.8460 f
  n405 (net)                   2   0.8543 
  U368/A4 (AOI22X1_HVT)                     0.0000   0.0557   1.0000   0.0000   0.0000     4.8460 f
  U368/Y (AOI22X1_HVT)                               0.1128   1.0000            0.4652     5.3112 r
  n255 (net)                   1   0.3942 
  U371/A2 (NAND3X2_HVT)                     0.0000   0.1128   1.0000   0.0000   0.0000     5.3112 r
  U371/Y (NAND3X2_HVT)                               0.1532   1.0000            0.7355     6.0467 f
  n679 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_23_7/A (NBUFFX4_RVT)     0.0000   0.1532   1.0000   0.0000   0.0000     6.0467 f
  I_PCI_TOP/HFSBUF_23_7/Y (NBUFFX4_RVT)              0.0591   1.0000            0.1979     6.2446 f
  I_PCI_TOP/HFSNET_2 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[3] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.2446 f
  data arrival time                                                                        6.2446

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7787 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7787 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8503 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8503 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.9205 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.9205 r
  clock reconvergence pessimism                                                 0.0053     5.9258
  clock uncertainty                                                            -0.1000     5.8258
  library setup time                                          1.0000            0.1372     5.9629
  data required time                                                                       5.9629
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9629
  data arrival time                                                                       -6.2446
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2817

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.2817 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2232 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.3281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.3281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.4047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.4047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4787 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[12] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5611 r
  I_RISC_CORE/I_REG_FILE_data_out_A[12] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_131/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5611 r
  I_RISC_CORE/sram_fixcell_131/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7818 r
  I_RISC_CORE/sram_fixnet_131 (net)
                               1   0.9037 
  I_RISC_CORE/U197/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7818 r
  I_RISC_CORE/U197/SO (HADDX1_HVT)                   0.2444   1.0000            0.8202     4.6020 f
  I_RISC_CORE/RESULT_DATA[12] (net)
                               2   0.9452 
  RESULT_DATA_12__UPF_LS/A (LSDNSSX2_LVT)   0.0000   0.2444   1.0000   0.0000   0.0000     4.6020 f
  RESULT_DATA_12__UPF_LS/Y (LSDNSSX2_LVT)            0.0542   1.0000            0.2366     4.8386 f
  n396 (net)                   2   0.8543 
  U350/A4 (AOI22X1_HVT)                     0.0000   0.0542   1.0000   0.0000   0.0000     4.8386 f
  U350/Y (AOI22X1_HVT)                               0.1128   1.0000            0.4643     5.3029 r
  n240 (net)                   1   0.3942 
  U353/A2 (NAND3X2_HVT)                     0.0000   0.1128   1.0000   0.0000   0.0000     5.3029 r
  U353/Y (NAND3X2_HVT)                               0.1533   1.0000            0.7355     6.0385 f
  n683 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_4_203/A (NBUFFX4_RVT)    0.0000   0.1533   1.0000   0.0000   0.0000     6.0385 f
  I_PCI_TOP/HFSBUF_4_203/Y (NBUFFX4_RVT)             0.0591   1.0000            0.1980     6.2365 f
  I_PCI_TOP/HFSNET_31 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[0] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.2365 f
  data arrival time                                                                        6.2365

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7787 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7787 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8503 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8503 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.9205 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.9205 r
  clock reconvergence pessimism                                                 0.0053     5.9258
  clock uncertainty                                                            -0.1000     5.8258
  library setup time                                          1.0000            0.1372     5.9629
  data required time                                                                       5.9629
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9629
  data arrival time                                                                       -6.2365
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2736

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.2736 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2151 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX1_HVT)
                                                     0.2928   1.0000            0.8299     4.4648 r
  I_RISC_CORE/n294 (net)       1   0.5561 
  I_RISC_CORE/ZBUF_2_inst_79240/A (NBUFFX2_RVT)
                                            0.0000   0.2928   1.0000   0.0000   0.0000     4.4648 r
  I_RISC_CORE/ZBUF_2_inst_79240/Y (NBUFFX2_RVT)      0.1305   1.0000            0.2827     4.7475 r
  I_RISC_CORE/ZBUF_2_18 (net)
                               1   5.2975 
  I_RISC_CORE/HFSINV_228_4632/A (INVX8_RVT)
                                            0.0000   0.1305   1.0000   0.0000   0.0000     4.7475 r
  I_RISC_CORE/HFSINV_228_4632/Y (INVX8_RVT)          0.0564   1.0000            0.0596     4.8071 f
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               8   1.9824 
  Xecutng_Instrn_21__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.0564   1.0000   0.0000   0.0000     4.8071 f
  Xecutng_Instrn_21__UPF_LS/Y (LSDNSSX4_LVT)         0.0363   1.0000            0.1019     4.9090 f
  n358 (net)                   1   0.4763 
  U457/A4 (AOI22X2_RVT)                     0.0000   0.0363   1.0000   0.0000   0.0000     4.9090 f
  U457/Y (AOI22X2_RVT)                               0.0665   1.0000            0.2601     5.1691 r
  n335 (net)                   1   0.3942 
  U460/A2 (NAND3X2_HVT)                     0.0000   0.0665   1.0000   0.0000   0.0000     5.1691 r
  U460/Y (NAND3X2_HVT)                               0.1712   1.0000            0.7278     5.8969 f
  n671 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_57_205/A (NBUFFX16_HVT)
                                            0.0000   0.1712   1.0000   0.0000   0.0000     5.8969 f
  I_PCI_TOP/HFSBUF_57_205/Y (NBUFFX16_HVT)           0.1225   1.0000            0.3089     6.2058 f
  I_PCI_TOP/HFSNET_33 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.2058 f
  data arrival time                                                                        6.2058

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7787 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7787 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8503 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8503 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.9205 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.9205 r
  clock reconvergence pessimism                                                 0.0053     5.9258
  clock uncertainty                                                            -0.1000     5.8258
  library setup time                                          1.0000            0.1078     5.9336
  data required time                                                                       5.9336
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9336
  data arrival time                                                                       -6.2058
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2722

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.2722 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2138 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.2392     4.8741 f
  I_RISC_CORE/Xecutng_Instrn[8] (net)
                               5   1.9791 
  Xecutng_Instrn_8__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     4.8741 f
  Xecutng_Instrn_8__UPF_LS/Y (LSDNSSX4_RVT)          0.1485   1.0000            0.3763     5.2504 f
  n371 (net)                   4   1.6976 
  U241/A2 (AO22X1_HVT)                      0.0000   0.1485   1.0000   0.0000   0.0000     5.2504 f
  U241/Y (AO22X1_HVT)                                0.1949   1.0000            0.6286     5.8790 f
  n697 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_202/A (NBUFFX16_HVT)
                                            0.0000   0.1949   1.0000   0.0000   0.0000     5.8790 f
  I_SDRAM_TOP/HFSBUF_23_202/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     6.2063 f
  I_SDRAM_TOP/HFSNET_76 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[8] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.2063 f
  data arrival time                                                                        6.2063

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7776 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7776 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8444 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8444 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.9213 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.9213 r
  clock reconvergence pessimism                                                 0.0053     5.9266
  clock uncertainty                                                            -0.1000     5.8266
  library setup time                                          1.0000            0.1112     5.9378
  data required time                                                                       5.9378
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9378
  data arrival time                                                                       -6.2063
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2685

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.2685 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2100 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.4049 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.4049 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.7265 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U374/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.7265 r
  I_RISC_CORE/U374/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.2940 r
  I_RISC_CORE/Addr_A[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_29887/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2940 r
  I_RISC_CORE/ZBUF_37_inst_29887/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6304 r
  I_RISC_CORE/ZBUF_37_1276 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[3] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6304 r
  data arrival time                                                                        3.6304

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0091     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.6304
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2633

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.2633 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2520 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.4049 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.4049 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.7265 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U374/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.7265 r
  I_RISC_CORE/U374/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.2940 r
  I_RISC_CORE/Addr_A[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_29887/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2940 r
  I_RISC_CORE/ZBUF_37_inst_29887/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6304 r
  I_RISC_CORE/ZBUF_37_1276 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[3] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6304 r
  data arrival time                                                                        3.6304

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0091     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.6304
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2633

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.2633 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2520 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     4.8650 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  Xecutng_Instrn_2__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     4.8650 f
  Xecutng_Instrn_2__UPF_LS/Y (LSDNSSX4_RVT)          0.1519   1.0000            0.3763     5.2414 f
  n377 (net)                   4   2.2244 
  U254/A2 (AO22X1_HVT)                      0.0000   0.1519   1.0000   0.0000   0.0000     5.2414 f
  U254/Y (AO22X1_HVT)                                0.1949   1.0000            0.6313     5.8727 f
  n733 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_4_196/A (NBUFFX16_HVT)
                                            0.0000   0.1949   1.0000   0.0000   0.0000     5.8727 f
  I_SDRAM_TOP/HFSBUF_4_196/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     6.2000 f
  I_SDRAM_TOP/HFSNET_70 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[2] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.2000 f
  data arrival time                                                                        6.2000

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7776 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7776 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8444 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8444 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.9213 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.9213 r
  clock reconvergence pessimism                                                 0.0053     5.9266
  clock uncertainty                                                            -0.1000     5.8266
  library setup time                                          1.0000            0.1112     5.9378
  data required time                                                                       5.9378
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9378
  data arrival time                                                                       -6.2000
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2623

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.2623 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2038 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1926   1.0000            1.2358     4.8707 f
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.8482 
  Xecutng_Instrn_3__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1926   1.0000   0.0000   0.0000     4.8707 f
  Xecutng_Instrn_3__UPF_LS/Y (LSDNSSX4_RVT)          0.1516   1.0000            0.3789     5.2496 f
  n376 (net)                   4   2.1749 
  U251/A2 (AO22X1_HVT)                      0.0000   0.1516   1.0000   0.0000   0.0000     5.2496 f
  U251/Y (AO22X1_HVT)                                0.1802   1.0000            0.6152     5.8648 f
  n757 (net)                   1   1.0990 
  I_SDRAM_TOP/ZBUF_4_inst_28733/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.8648 f
  I_SDRAM_TOP/ZBUF_4_inst_28733/Y (NBUFFX8_HVT)      0.1100   1.0000            0.3007     6.1655 f
  I_SDRAM_TOP/ZBUF_4_864 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[3] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.1655 f
  data arrival time                                                                        6.1655

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7776 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7776 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8444 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8444 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.9213 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.9213 r
  clock reconvergence pessimism                                                 0.0053     5.9266
  clock uncertainty                                                            -0.1000     5.8266
  library setup time                                          1.0000            0.1168     5.9434
  data required time                                                                       5.9434
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9434
  data arrival time                                                                       -6.1655
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2221

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.2221 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1636 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.2384   1.0000            1.2933     4.9282 f
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   4.9047 
  Xecutng_Instrn_25__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.2384   1.0000   0.0000   0.0000     4.9282 f
  Xecutng_Instrn_25__UPF_LS/Y (LSDNSSX8_HVT)         0.0699   1.0000            0.3095     5.2377 f
  n354 (net)                   1   0.4455 
  U299/A4 (AOI22X1_HVT)                     0.0000   0.0699   1.0000   0.0000   0.0000     5.2377 f
  U299/Y (AOI22X1_HVT)                               0.1182   1.0000            0.4781     5.7159 r
  n613 (net)                   1   0.5503 
  U436/A2 (NAND3X0_RVT)                     0.0000   0.1182   1.0000   0.0000   0.0000     5.7159 r
  U436/Y (NAND3X0_RVT)                               0.1969   1.0000            0.2131     5.9290 f
  n668 (net)                   1   1.7135 
  I_PCI_TOP/HFSBUF_180_240/A (NBUFFX16_RVT)
                                            0.0000   0.1969   1.0000   0.0000   0.0000     5.9290 f
  I_PCI_TOP/HFSBUF_180_240/Y (NBUFFX16_RVT)          0.0643   1.0000            0.2301     6.1591 f
  I_PCI_TOP/HFSNET_45 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/I1[1] (SRAM2RW32x4)
                                            0.0000   0.0643   1.0000   0.0000   0.0000     6.1591 f
  data arrival time                                                                        6.1591

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7787 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7787 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8503 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8503 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.9193 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.9193 r
  clock reconvergence pessimism                                                 0.0053     5.9246
  clock uncertainty                                                            -0.1000     5.8246
  library setup time                                          1.0000            0.1334     5.9580
  data required time                                                                       5.9580
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9580
  data arrival time                                                                       -6.1591
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2011

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0584 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0584 

  slack (with derating applied) (VIOLATED)                                     -0.2011 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1427 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     2.2945 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     2.2945 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     2.6033 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     2.6033 f
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1215   1.0000            0.2851     2.8884 f
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.0817 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1215   1.0000   0.0000   0.0000     2.8884 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5768     3.4652 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33256/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4652 f
  I_RISC_CORE/ZINV_97_inst_33256/Y (INVX1_LVT)       0.1063   1.0000            0.1392     3.6045 r
  I_RISC_CORE/ZINV_97_2851 (net)
                               2   3.2591 
  I_RISC_CORE/ZINV_63_inst_33254/A (INVX4_HVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     3.6045 r
  I_RISC_CORE/ZINV_63_inst_33254/Y (INVX4_HVT)       0.0505   1.0000            0.0882     3.6926 f
  I_RISC_CORE/ZINV_63_2851 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.0505   1.0000   0.0000   0.0000     3.6926 f
  data arrival time                                                                        3.6926

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.1405     3.4986
  data required time                                                                       3.4986
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4986
  data arrival time                                                                       -3.6926
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1941

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.1941 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1827 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     2.2945 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     2.2945 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     2.6033 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     2.6033 f
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1215   1.0000            0.2851     2.8884 f
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.0817 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1215   1.0000   0.0000   0.0000     2.8884 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5768     3.4652 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33256/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4652 f
  I_RISC_CORE/ZINV_97_inst_33256/Y (INVX1_LVT)       0.1063   1.0000            0.1392     3.6045 r
  I_RISC_CORE/ZINV_97_2851 (net)
                               2   3.2591 
  I_RISC_CORE/ZINV_63_inst_33254/A (INVX4_HVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     3.6045 r
  I_RISC_CORE/ZINV_63_inst_33254/Y (INVX4_HVT)       0.0505   1.0000            0.0882     3.6926 f
  I_RISC_CORE/ZINV_63_2851 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.0505   1.0000   0.0000   0.0000     3.6926 f
  data arrival time                                                                        3.6926

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.1405     3.4986
  data required time                                                                       3.4986
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4986
  data arrival time                                                                       -3.6926
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1941

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.1941 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1827 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     2.2945 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     2.2945 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     2.6033 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     2.6033 f
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1215   1.0000            0.2851     2.8884 f
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.0817 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1215   1.0000   0.0000   0.0000     2.8884 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5768     3.4652 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33256/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4652 f
  I_RISC_CORE/ZINV_97_inst_33256/Y (INVX1_LVT)       0.1063   1.0000            0.1392     3.6045 r
  I_RISC_CORE/ZINV_97_2851 (net)
                               2   3.2591 
  I_RISC_CORE/ZINV_63_inst_33254/A (INVX4_HVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     3.6045 r
  I_RISC_CORE/ZINV_63_inst_33254/Y (INVX4_HVT)       0.0505   1.0000            0.0882     3.6926 f
  I_RISC_CORE/ZINV_63_2851 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.0505   1.0000   0.0000   0.0000     3.6926 f
  data arrival time                                                                        3.6926

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.1405     3.4986
  data required time                                                                       3.4986
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4986
  data arrival time                                                                       -3.6926
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1941

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.1941 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1827 



  Startpoint: I_PARSER/out_bus_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_1_/Q (SDFFARX1_HVT)           0.1981   1.0000            1.1958     2.4654 f
  I_PARSER/risc_Instrn_lo[1] (net)
                               2   1.7234 
  I_RISC_CORE/Instrn_1__UPF_LS/A (LSUPX4_RVT)
                                            0.0000   0.1981   1.0000   0.0000   0.0000     2.4654 f
  I_RISC_CORE/Instrn_1__UPF_LS/Y (LSUPX4_RVT)        0.0571   1.0000            0.5369     3.0023 f
  I_RISC_CORE/n[1359] (net)    1   0.4278 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/D (SDFFX1_RVT)
                                            0.0000   0.0571   1.0000   0.0000   0.0000     3.0023 f
  data arrival time                                                                        3.0023

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/CLK (SDFFX1_RVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -0.6047     2.8154
  data required time                                                                       2.8154
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8154
  data arrival time                                                                       -3.0023
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1870

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.1870 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1288 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.3281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.3281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.4047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.4047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4787 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[10] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5611 r
  I_RISC_CORE/I_REG_FILE_data_out_A[10] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_133/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5611 r
  I_RISC_CORE/sram_fixcell_133/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7818 r
  I_RISC_CORE/sram_fixnet_133 (net)
                               1   0.9037 
  I_RISC_CORE/U198/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7818 r
  I_RISC_CORE/U198/SO (HADDX1_HVT)                   0.2840   1.0000            0.8635     4.6453 f
  I_RISC_CORE/RESULT_DATA[10] (net)
                               2   2.2096 
  RESULT_DATA_10__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0000   0.0000   0.0000     4.6453 f
  RESULT_DATA_10__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0000            0.3509     4.9962 f
  n398 (net)                   2   0.8946 
  U475/A4 (AOI22X1_RVT)                     0.0000   0.0749   1.0000   0.0000   0.0000     4.9962 f
  U475/Y (AOI22X1_RVT)                               0.0546   1.0000            0.2525     5.2488 r
  n412 (net)                   1   0.3942 
  U478/A2 (NAND3X2_HVT)                     0.0000   0.0546   1.0000   0.0000   0.0000     5.2488 r
  U478/Y (NAND3X2_HVT)                               0.1529   1.0000            0.6981     5.9468 f
  n654 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_23_216/A (NBUFFX4_RVT)   0.0000   0.1529   1.0000   0.0000   0.0000     5.9468 f
  I_PCI_TOP/HFSBUF_23_216/Y (NBUFFX4_RVT)            0.0591   1.0000            0.1977     6.1445 f
  I_PCI_TOP/HFSNET_44 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.1445 f
  data arrival time                                                                        6.1445

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7787 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7787 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8503 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8503 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.9205 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.9205 r
  clock reconvergence pessimism                                                 0.0053     5.9258
  clock uncertainty                                                            -0.1000     5.8258
  library setup time                                          1.0000            0.1372     5.9630
  data required time                                                                       5.9630
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9630
  data arrival time                                                                       -6.1445
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1815

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.1815 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1231 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/QN (SDFFX1_HVT)
                                                     0.2949   1.0000            0.8331     4.4680 r
  I_RISC_CORE/n275 (net)       1   0.6041 
  I_RISC_CORE/HFSINV_324_4540/A (IBUFFX8_LVT)
                                            0.0000   0.2949   1.0000   0.0000   0.0000     4.4680 r
  I_RISC_CORE/HFSINV_324_4540/Y (IBUFFX8_LVT)        0.0453   1.0000            0.2212     4.6892 f
  I_RISC_CORE/Xecutng_Instrn[17] (net)
                               8   1.6426 
  Xecutng_Instrn_17__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.0453   1.0000   0.0000   0.0000     4.6892 f
  Xecutng_Instrn_17__UPF_LS/Y (LSDNSSX4_RVT)         0.1397   1.0000            0.2442     4.9334 f
  n362 (net)                   1   0.5464 
  U308/A4 (AOI22X1_LVT)                     0.0000   0.1397   1.0000   0.0000   0.0000     4.9334 f
  U308/Y (AOI22X1_LVT)                               0.0292   1.0000            0.1739     5.1073 r
  n205 (net)                   1   0.4035 
  U311/A2 (NAND3X1_HVT)                     0.0000   0.0292   1.0000   0.0000   0.0000     5.1073 r
  U311/Y (NAND3X1_HVT)                               0.1668   1.0000            0.6960     5.8033 f
  n677 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_290_9/A (NBUFFX16_HVT)   0.0000   0.1668   1.0000   0.0000   0.0000     5.8033 f
  I_PCI_TOP/HFSBUF_290_9/Y (NBUFFX16_HVT)            0.1225   1.0000            0.3055     6.1088 f
  I_PCI_TOP/HFSNET_4 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.1088 f
  data arrival time                                                                        6.1088

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7787 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7787 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8503 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8503 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.9193 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.9193 r
  clock reconvergence pessimism                                                 0.0053     5.9246
  clock uncertainty                                                            -0.1000     5.8246
  library setup time                                          1.0000            0.1062     5.9307
  data required time                                                                       5.9307
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9307
  data arrival time                                                                       -6.1088
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1780

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0584 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0584 

  slack (with derating applied) (VIOLATED)                                     -0.1780 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1196 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     2.3210 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     2.3210 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     2.5211 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     2.5211 r
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0785   1.0000            0.1270     2.6481 f
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.0785   1.0000   0.0000   0.0000     2.6481 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1695   1.0000            0.5420     3.1901 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_32768/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.1901 f
  I_RISC_CORE/ZINV_97_inst_32768/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.2988 r
  I_RISC_CORE/ZINV_97_2577 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_32766/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.2988 r
  I_RISC_CORE/ZINV_63_inst_32766/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.6457 f
  I_RISC_CORE/ZINV_63_2577 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.6457 f
  data arrival time                                                                        3.6457

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.1103     3.4684
  data required time                                                                       3.4684
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4684
  data arrival time                                                                       -3.6457
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1773

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.1773 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1660 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     2.3210 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     2.3210 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     2.5211 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     2.5211 r
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0785   1.0000            0.1270     2.6481 f
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.0785   1.0000   0.0000   0.0000     2.6481 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1695   1.0000            0.5420     3.1901 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_32768/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.1901 f
  I_RISC_CORE/ZINV_97_inst_32768/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.2988 r
  I_RISC_CORE/ZINV_97_2577 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_32766/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.2988 r
  I_RISC_CORE/ZINV_63_inst_32766/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.6457 f
  I_RISC_CORE/ZINV_63_2577 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.6457 f
  data arrival time                                                                        3.6457

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.1103     3.4684
  data required time                                                                       3.4684
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4684
  data arrival time                                                                       -3.6457
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1773

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.1773 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1660 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     2.3210 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     2.3210 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     2.5211 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     2.5211 r
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0785   1.0000            0.1270     2.6481 f
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.0785   1.0000   0.0000   0.0000     2.6481 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1695   1.0000            0.5420     3.1901 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_32768/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.1901 f
  I_RISC_CORE/ZINV_97_inst_32768/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.2988 r
  I_RISC_CORE/ZINV_97_2577 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_32766/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.2988 r
  I_RISC_CORE/ZINV_63_inst_32766/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.6457 f
  I_RISC_CORE/ZINV_63_2577 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.6457 f
  data arrival time                                                                        3.6457

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.1103     3.4684
  data required time                                                                       3.4684
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4684
  data arrival time                                                                       -3.6457
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1773

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.1773 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1660 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4762 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/D (SDFFX1_HVT)
                                            0.0000   0.1910   1.0000   0.0000   0.0000     2.4762 r
  data arrival time                                                                        2.4762

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.1999     2.3084
  data required time                                                                       2.3084
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3084
  data arrival time                                                                       -2.4762
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1678

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.1678 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1530 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2173   1.0000            1.2695     4.9044 f
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.4807 
  Xecutng_Instrn_9__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.2173   1.0000   0.0000   0.0000     4.9044 f
  Xecutng_Instrn_9__UPF_LS/Y (LSDNSSX8_HVT)          0.0779   1.0000            0.2986     5.2030 f
  n370 (net)                   4   1.7121 
  U240/A2 (AO22X1_HVT)                      0.0000   0.0779   1.0000   0.0000   0.0000     5.2030 f
  U240/Y (AO22X1_HVT)                                0.1948   1.0000            0.5709     5.7739 f
  n737 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_190/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.7739 f
  I_SDRAM_TOP/HFSBUF_23_190/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     6.1012 f
  I_SDRAM_TOP/HFSNET_64 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[9] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.1012 f
  data arrival time                                                                        6.1012

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7776 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7776 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8444 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8444 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.9213 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.9213 r
  clock reconvergence pessimism                                                 0.0053     5.9266
  clock uncertainty                                                            -0.1000     5.8266
  library setup time                                          1.0000            0.1112     5.9378
  data required time                                                                       5.9378
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9378
  data arrival time                                                                       -6.1012
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1634

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.1634 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1049 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/Q (SDFFX1_HVT)
                                                     0.1683   1.0000            1.0900     4.7248 f
  I_RISC_CORE/aps_rename_50_ (net)
                               3   1.2983 
  I_RISC_CORE/ZBUF_20_inst_27131/A (NBUFFX2_HVT)
                                            0.0000   0.1683   1.0000   0.0000   0.0000     4.7248 f
  I_RISC_CORE/ZBUF_20_inst_27131/Y (NBUFFX2_HVT)     0.1616   1.0000            0.3443     5.0691 f
  I_RISC_CORE/Xecutng_Instrn[13] (net)
                               2   2.3877 
  Xecutng_Instrn_13__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1616   1.0000   0.0000   0.0000     5.0691 f
  Xecutng_Instrn_13__UPF_LS/Y (LSDNSSX8_LVT)         0.0352   1.0000            0.1563     5.2254 f
  n366 (net)                   4   2.1477 
  U245/A2 (AO22X1_HVT)                      0.0000   0.0352   1.0000   0.0000   0.0000     5.2254 f
  U245/Y (AO22X1_HVT)                                0.1948   1.0000            0.5370     5.7624 f
  n698 (net)                   1   1.5798 
  I_SDRAM_TOP/ZBUF_2_inst_30260/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.7624 f
  I_SDRAM_TOP/ZBUF_2_inst_30260/Y (NBUFFX16_HVT)     0.1224   1.0000            0.3273     6.0897 f
  I_SDRAM_TOP/ZBUF_2_1413 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[13] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.0897 f
  data arrival time                                                                        6.0897

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7776 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7776 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8444 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8444 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.9213 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.9213 r
  clock reconvergence pessimism                                                 0.0053     5.9266
  clock uncertainty                                                            -0.1000     5.8266
  library setup time                                          1.0000            0.1112     5.9378
  data required time                                                                       5.9378
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9378
  data arrival time                                                                       -6.0897
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1520

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.1520 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0935 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_14_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_14_/Q (DFFNARX1_LVT)
                                                     0.0442   1.0000            0.2527     3.3152 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[14] (net)
                               2   0.9237 
  I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 (AO22X1_LVT)
                                            0.0000   0.0442   1.0000   0.0000   0.0000     3.3152 f
  I_SDRAM_TOP/I_SDRAM_IF/U13025/Y (AO22X1_LVT)       0.0434   1.0000            0.1375     3.4526 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1   1.2634 
  ZBUF_4_inst_83182/A (NBUFFX8_LVT)         0.0000   0.0434   1.0000   0.0000   0.0000     3.4526 f
  ZBUF_4_inst_83182/Y (NBUFFX8_LVT)                  0.0461   1.0000            0.0989     3.5515 f
  sd_DQ_out[14] (net)          1  10.0038 
  sd_DQ_out[14] (out)                       0.0000   0.0461   1.0000   0.0000   0.0000     3.5515 f
  data arrival time                                                                        3.5515

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5515
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1515


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_10_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_10_/Q (DFFNARX1_LVT)
                                                     0.0442   1.0000            0.2527     3.3152 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[10] (net)
                               2   0.9237 
  I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 (AO22X1_LVT)
                                            0.0000   0.0442   1.0000   0.0000   0.0000     3.3152 f
  I_SDRAM_TOP/I_SDRAM_IF/U13029/Y (AO22X1_LVT)       0.0434   1.0000            0.1375     3.4526 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1   1.2634 
  ZBUF_4_inst_80302/A (NBUFFX8_LVT)         0.0000   0.0434   1.0000   0.0000   0.0000     3.4526 f
  ZBUF_4_inst_80302/Y (NBUFFX8_LVT)                  0.0461   1.0000            0.0989     3.5515 f
  sd_DQ_out[10] (net)          1  10.0038 
  sd_DQ_out[10] (out)                       0.0000   0.0461   1.0000   0.0000   0.0000     3.5515 f
  data arrival time                                                                        3.5515

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5515
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1515


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.3281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.3281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.4047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.4047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4787 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[11] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5611 r
  I_RISC_CORE/I_REG_FILE_data_out_A[11] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_132/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5611 r
  I_RISC_CORE/sram_fixcell_132/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7818 r
  I_RISC_CORE/sram_fixnet_132 (net)
                               1   0.9037 
  I_RISC_CORE/U196/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7818 r
  I_RISC_CORE/U196/SO (HADDX1_HVT)                   0.2391   1.0000            0.8129     4.5947 f
  I_RISC_CORE/RESULT_DATA[11] (net)
                               2   0.7836 
  RESULT_DATA_11__UPF_LS/A (LSDNSSX2_RVT)   0.0000   0.2391   1.0000   0.0000   0.0000     4.5947 f
  RESULT_DATA_11__UPF_LS/Y (LSDNSSX2_RVT)            0.1025   1.0000            0.3515     4.9463 f
  n397 (net)                   2   0.8946 
  U314/A4 (AOI22X1_RVT)                     0.0000   0.1025   1.0000   0.0000   0.0000     4.9463 f
  U314/Y (AOI22X1_RVT)                               0.0546   1.0000            0.2693     5.2156 r
  n210 (net)                   1   0.3942 
  U317/A2 (NAND3X2_HVT)                     0.0000   0.0546   1.0000   0.0000   0.0000     5.2156 r
  U317/Y (NAND3X2_HVT)                               0.1529   1.0000            0.6981     5.9136 f
  n655 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_23_215/A (NBUFFX4_RVT)   0.0000   0.1529   1.0000   0.0000   0.0000     5.9136 f
  I_PCI_TOP/HFSBUF_23_215/Y (NBUFFX4_RVT)            0.0591   1.0000            0.1977     6.1113 f
  I_PCI_TOP/HFSNET_43 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[3] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.1113 f
  data arrival time                                                                        6.1113

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7787 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7787 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8503 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8503 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.9205 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.9205 r
  clock reconvergence pessimism                                                 0.0053     5.9258
  clock uncertainty                                                            -0.1000     5.8258
  library setup time                                          1.0000            0.1372     5.9630
  data required time                                                                       5.9630
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9630
  data arrival time                                                                       -6.1113
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1484

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.1484 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0899 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     4.6945 f
  I_RISC_CORE/n762 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     4.6945 f
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1581   1.0000            0.3209     5.0153 f
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.2085 
  Xecutng_Instrn_7__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1581   1.0000   0.0000   0.0000     5.0153 f
  Xecutng_Instrn_7__UPF_LS/Y (LSDNSSX4_LVT)          0.0481   1.0000            0.1860     5.2013 f
  n372 (net)                   4   2.2099 
  U248/A2 (AO22X1_HVT)                      0.0000   0.0481   1.0000   0.0000   0.0000     5.2013 f
  U248/Y (AO22X1_HVT)                                0.1948   1.0000            0.5471     5.7485 f
  n756 (net)                   1   1.5798 
  I_SDRAM_TOP/ZBUF_23_inst_28731/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.7485 f
  I_SDRAM_TOP/ZBUF_23_inst_28731/Y (NBUFFX16_HVT)    0.1224   1.0000            0.3273     6.0757 f
  I_SDRAM_TOP/ZBUF_23_862 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[7] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.0757 f
  data arrival time                                                                        6.0757

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7776 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7776 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8444 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8444 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.9213 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.9213 r
  clock reconvergence pessimism                                                 0.0053     5.9266
  clock uncertainty                                                            -0.1000     5.8266
  library setup time                                          1.0000            0.1112     5.9378
  data required time                                                                       5.9378
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9378
  data arrival time                                                                       -6.0757
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1380

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.1380 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0795 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0441 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0441 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1974   1.0000            0.2920     2.3361 f
  I_RISC_CORE/PSW[9] (net)    12   4.9185 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000     2.3361 f
  data arrival time                                                                        2.3361

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2939     2.2144
  data required time                                                                       2.2144
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2144
  data arrival time                                                                       -2.3361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1217

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.1217 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1069 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0441 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0441 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1974   1.0000            0.2920     2.3361 f
  I_RISC_CORE/PSW[9] (net)    12   4.9185 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000     2.3361 f
  data arrival time                                                                        2.3361

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2939     2.2144
  data required time                                                                       2.2144
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2144
  data arrival time                                                                       -2.3361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1217

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.1217 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1069 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0441 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0441 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1974   1.0000            0.2920     2.3361 f
  I_RISC_CORE/PSW[9] (net)    12   4.9185 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000     2.3361 f
  data arrival time                                                                        2.3361

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2939     2.2144
  data required time                                                                       2.2144
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2144
  data arrival time                                                                       -2.3361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1217

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.1217 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1069 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0441 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0441 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1974   1.0000            0.2920     2.3361 f
  I_RISC_CORE/PSW[9] (net)    12   4.9185 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000     2.3361 f
  data arrival time                                                                        2.3361

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2939     2.2144
  data required time                                                                       2.2144
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2144
  data arrival time                                                                       -2.3361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1217

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.1217 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1069 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0441 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0441 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1974   1.0000            0.2920     2.3361 f
  I_RISC_CORE/PSW[9] (net)    12   4.9185 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000     2.3361 f
  data arrival time                                                                        2.3361

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2939     2.2144
  data required time                                                                       2.2144
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2144
  data arrival time                                                                       -2.3361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1217

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.1217 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1069 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0441 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0441 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1974   1.0000            0.2920     2.3361 f
  I_RISC_CORE/PSW[9] (net)    12   4.9185 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000     2.3361 f
  data arrival time                                                                        2.3361

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2939     2.2144
  data required time                                                                       2.2144
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2144
  data arrival time                                                                       -2.3361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1217

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.1217 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1069 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0441 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0441 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1974   1.0000            0.2920     2.3361 f
  I_RISC_CORE/PSW[9] (net)    12   4.9185 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000     2.3361 f
  data arrival time                                                                        2.3361

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2939     2.2144
  data required time                                                                       2.2144
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2144
  data arrival time                                                                       -2.3361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1217

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.1217 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1069 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.9281 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1598 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0441 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0441 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1974   1.0000            0.2920     2.3361 f
  I_RISC_CORE/PSW[9] (net)    12   4.9185 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000     2.3361 f
  data arrival time                                                                        2.3361

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2330 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4240 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5132 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5132 r
  clock reconvergence pessimism                                                 0.0951     3.6083
  clock uncertainty                                                            -0.1000     3.5083
  library setup time                                          1.0000           -1.2939     2.2144
  data required time                                                                       2.2144
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2144
  data arrival time                                                                       -2.3361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1217

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0581 

  slack (with derating applied) (VIOLATED)                                     -0.1217 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1069 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     2.2945 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     2.2945 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     2.6033 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     2.6033 f
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1215   1.0000            0.2851     2.8884 f
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.0817 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1215   1.0000   0.0000   0.0000     2.8884 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5768     3.4652 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33256/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4652 f
  I_RISC_CORE/ZINV_97_inst_33256/Y (INVX1_LVT)       0.1063   1.0000            0.1392     3.6045 r
  I_RISC_CORE/ZINV_97_2851 (net)
                               2   3.2591 
  I_RISC_CORE/ZINV_6_inst_33255/A (INVX1_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     3.6045 r
  I_RISC_CORE/ZINV_6_inst_33255/Y (INVX1_LVT)        0.0414   1.0000            0.0171     3.6216 f
  I_RISC_CORE/ZINV_6_2851 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.0414   1.0000   0.0000   0.0000     3.6216 f
  data arrival time                                                                        3.6216

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.1449     3.5029
  data required time                                                                       3.5029
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5029
  data arrival time                                                                       -3.6216
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1187

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.1187 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1073 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/Q (DFFNARX1_LVT)
                                                     0.0454   1.0000            0.2753     3.3378 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[26] (net)
                               2   1.0765 
  I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 (AO22X2_LVT)
                                            0.0000   0.0454   1.0000   0.0000   0.0000     3.3378 r
  I_SDRAM_TOP/I_SDRAM_IF/U13013/Y (AO22X2_LVT)       0.1152   1.0000            0.1733     3.5111 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1  10.0038 
  sd_DQ_out[26] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5111 r
  sd_DQ_out[26] (net)          1 
  data arrival time                                                                        3.5111

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5111
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1111


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_19_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_19_/Q (DFFNARX1_LVT)
                                                     0.0454   1.0000            0.2753     3.3378 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[19] (net)
                               2   1.0765 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 (AO22X2_LVT)
                                            0.0000   0.0454   1.0000   0.0000   0.0000     3.3378 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X2_LVT)       0.1152   1.0000            0.1733     3.5111 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1  10.0038 
  sd_DQ_out[19] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5111 r
  sd_DQ_out[19] (net)          1 
  data arrival time                                                                        3.5111

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5111
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1111


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_8_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_8_/Q (DFFNARX1_LVT)
                                                     0.0454   1.0000            0.2753     3.3378 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[8] (net)
                               2   1.0765 
  I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 (AO22X2_LVT)
                                            0.0000   0.0454   1.0000   0.0000   0.0000     3.3378 r
  I_SDRAM_TOP/I_SDRAM_IF/U13031/Y (AO22X2_LVT)       0.1152   1.0000            0.1733     3.5111 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1  10.0038 
  sd_DQ_out[8] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000     3.5111 r
  sd_DQ_out[8] (net)           1 
  data arrival time                                                                        3.5111

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5111
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1111


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_9_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_9_/Q (DFFNARX1_LVT)
                                                     0.0447   1.0000            0.2747     3.3372 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[9] (net)
                               2   1.0179 
  I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 (AO22X2_LVT)
                                            0.0000   0.0447   1.0000   0.0000   0.0000     3.3372 r
  I_SDRAM_TOP/I_SDRAM_IF/U13030/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5102 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1  10.0038 
  sd_DQ_out[9] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000     3.5102 r
  sd_DQ_out[9] (net)           1 
  data arrival time                                                                        3.5102

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5102
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1102


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_29_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_29_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[29] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1  10.0038 
  sd_DQ_out[29] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[29] (net)          1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_27_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_27_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[27] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13012/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1  10.0038 
  sd_DQ_out[27] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[27] (net)          1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_25_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_25_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[25] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13014/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1  10.0038 
  sd_DQ_out[25] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[25] (net)          1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_24_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_24_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[24] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13015/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1  10.0038 
  sd_DQ_out[24] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[24] (net)          1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_22_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_22_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[22] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13017/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1  10.0038 
  sd_DQ_out[22] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[22] (net)          1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_20_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_20_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[20] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13019/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1  10.0038 
  sd_DQ_out[20] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[20] (net)          1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_18_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_18_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[18] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13021/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1  10.0038 
  sd_DQ_out[18] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[18] (net)          1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_17_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_17_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[17] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13022/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1  10.0038 
  sd_DQ_out[17] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[17] (net)          1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_16_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_16_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[16] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13023/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1  10.0038 
  sd_DQ_out[16] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[16] (net)          1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[15] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13024/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1  10.0038 
  sd_DQ_out[15] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[15] (net)          1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[11] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13028/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1  10.0038 
  sd_DQ_out[11] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[11] (net)          1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_7_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_7_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[7] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13032/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1  10.0038 
  sd_DQ_out[7] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[7] (net)           1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_6_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_6_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[6] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13033/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13033/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1  10.0038 
  sd_DQ_out[6] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[6] (net)           1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_5_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_5_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[5] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13034/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13034/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1  10.0038 
  sd_DQ_out[5] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[5] (net)           1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_4_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_4_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[4] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13035/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13035/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1  10.0038 
  sd_DQ_out[4] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[4] (net)           1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[3] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1  10.0038 
  sd_DQ_out[3] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[3] (net)           1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_2_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_2_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[2] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13037/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13037/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1  10.0038 
  sd_DQ_out[2] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[2] (net)           1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[1] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13038/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3371 r
  I_SDRAM_TOP/I_SDRAM_IF/U13038/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1  10.0038 
  sd_DQ_out[1] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[1] (net)           1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_31_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_31_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746     3.3370 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[31] (net)
                               2   1.0013 
  I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000     3.3370 r
  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y (AO22X2_LVT)       0.1152   1.0000            0.1730     3.5100 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1  10.0038 
  sd_DQ_out[31] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5100 r
  sd_DQ_out[31] (net)          1 
  data arrival time                                                                        3.5100

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2543 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2543 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5731 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5731 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1405 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_31451/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1405 r
  I_RISC_CORE/ZBUF_81_inst_31451/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4771 r
  I_RISC_CORE/ZBUF_81_1913 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4771 r
  data arrival time                                                                        3.4771

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0090     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4771
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.1100 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0987 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2543 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2543 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5731 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5731 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1405 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_31451/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1405 r
  I_RISC_CORE/ZBUF_81_inst_31451/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4771 r
  I_RISC_CORE/ZBUF_81_1913 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4771 r
  data arrival time                                                                        3.4771

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0090     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4771
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.1100 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0987 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2543 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2543 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5731 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5731 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1405 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_31451/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1405 r
  I_RISC_CORE/ZBUF_81_inst_31451/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4771 r
  I_RISC_CORE/ZBUF_81_1913 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4771 r
  data arrival time                                                                        3.4771

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0090     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4771
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.1100 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0987 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2543 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2543 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5731 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5731 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1405 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_31451/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1405 r
  I_RISC_CORE/ZBUF_81_inst_31451/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4771 r
  I_RISC_CORE/ZBUF_81_1913 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4771 r
  data arrival time                                                                        3.4771

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0090     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4771
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.1100 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0987 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_28_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_28_/Q (DFFNARX1_LVT)
                                                     0.0444   1.0000            0.2745     3.3369 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[28] (net)
                               2   0.9927 
  I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 (AO22X2_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     3.3369 r
  I_SDRAM_TOP/I_SDRAM_IF/U13011/Y (AO22X2_LVT)       0.1152   1.0000            0.1729     3.5099 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1  10.0038 
  sd_DQ_out[28] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5099 r
  sd_DQ_out[28] (net)          1 
  data arrival time                                                                        3.5099

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5099
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1099


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2543 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2543 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5731 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U373/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5731 r
  I_RISC_CORE/U373/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1405 r
  I_RISC_CORE/n714 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_31179/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1405 r
  I_RISC_CORE/ZBUF_37_inst_31179/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.4769 r
  I_RISC_CORE/ZBUF_37_1791 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.4769 r
  data arrival time                                                                        3.4769

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0091     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4769
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1098

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.1098 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0985 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2543 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2543 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5731 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U373/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5731 r
  I_RISC_CORE/U373/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1405 r
  I_RISC_CORE/n714 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_31179/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1405 r
  I_RISC_CORE/ZBUF_37_inst_31179/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.4769 r
  I_RISC_CORE/ZBUF_37_1791 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.4769 r
  data arrival time                                                                        3.4769

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0091     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4769
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1098

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.1098 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0985 



  Startpoint: I_PARSER/out_bus_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_3_/CLK (SDFFARX1_RVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_3_/Q (SDFFARX1_RVT)           0.1114   1.0000            0.6082     1.8779 r
  I_PARSER/risc_Instrn_lo[3] (net)
                               2   1.9047 
  I_RISC_CORE/Instrn_3__UPF_LS/A (LSUPX4_RVT)
                                            0.0000   0.1114   1.0000   0.0000   0.0000     1.8779 r
  I_RISC_CORE/Instrn_3__UPF_LS/Y (LSUPX4_RVT)        0.0796   1.0000            0.4616     2.3395 r
  I_RISC_CORE/n[1357] (net)    1   0.4027 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/D (SDFFX2_HVT)
                                            0.0000   0.0796   1.0000   0.0000   0.0000     2.3395 r
  data arrival time                                                                        2.3395

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.1895     2.2305
  data required time                                                                       2.2305
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2305
  data arrival time                                                                       -2.3395
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1090

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.1090 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0508 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_21_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_21_/Q (DFFNARX1_LVT)
                                                     0.0436   1.0000            0.2737     3.3362 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[21] (net)
                               2   0.9286 
  I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 (AO22X2_LVT)
                                            0.0000   0.0436   1.0000   0.0000   0.0000     3.3362 r
  I_SDRAM_TOP/I_SDRAM_IF/U13018/Y (AO22X2_LVT)       0.1152   1.0000            0.1726     3.5088 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1  10.0038 
  sd_DQ_out[21] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5088 r
  sd_DQ_out[21] (net)          1 
  data arrival time                                                                        3.5088

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5088
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1088


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_0_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_0_/Q (DFFNARX1_LVT)
                                                     0.0436   1.0000            0.2737     3.3362 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[0] (net)
                               2   0.9286 
  I_SDRAM_TOP/I_SDRAM_IF/U13039/A2 (AO22X2_LVT)
                                            0.0000   0.0436   1.0000   0.0000   0.0000     3.3362 r
  I_SDRAM_TOP/I_SDRAM_IF/U13039/Y (AO22X2_LVT)       0.1152   1.0000            0.1726     3.5088 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1  10.0038 
  sd_DQ_out[0] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000     3.5088 r
  sd_DQ_out[0] (net)           1 
  data arrival time                                                                        3.5088

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5088
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1088


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_13_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_13_/Q (DFFNARX1_LVT)
                                                     0.0434   1.0000            0.2735     3.3360 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[13] (net)
                               2   0.9121 
  I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 (AO22X2_LVT)
                                            0.0000   0.0434   1.0000   0.0000   0.0000     3.3360 r
  I_SDRAM_TOP/I_SDRAM_IF/U13026/Y (AO22X2_LVT)       0.1152   1.0000            0.1725     3.5085 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1  10.0038 
  sd_DQ_out[13] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5085 r
  sd_DQ_out[13] (net)          1 
  data arrival time                                                                        3.5085

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5085
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1085


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock source latency                                                          0.0000     2.0500
  sdram_clk (in)                                     0.0693                     0.0211     2.0711 f
  sdram_clk (net)              2   1.9127 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0693   1.0000   0.0000   0.0000     2.0711 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0523   1.0000            0.2450     2.3161 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5013 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0000   0.0523   1.0000   0.0000   0.0000     2.3161 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0616   1.0000            0.1552     2.4713 f
  occ_int2/p_abuf32 (net)      5   4.0740 
  occ_int2/cts_buf_648457136/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     2.4713 f
  occ_int2/cts_buf_648457136/Y (NBUFFX16_LVT)        0.0377   1.0000            0.1001     2.5714 f
  occ_int2/p_abuf31 (net)      1   0.6478 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0377   1.0000   0.0000   0.0000     2.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK (CGLNPRX2_LVT)
                                                     0.0679   1.0000            0.2495     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_3823224 (net)
                               3   3.7376 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A (NBUFFX8_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000     2.8209 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y (NBUFFX8_LVT)
                                                     0.0504   1.0000            0.1195     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ctsbuf_net_6123247 (net)
                               8  13.4243 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/A (NBUFFX16_LVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000     2.9404 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640857060/Y (NBUFFX16_LVT)
                                                     0.0621   1.0000            0.1221     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/p_abuf7 (net)
                              60  38.7421 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_12_/CLK (DFFNARX1_LVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000     3.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_12_/Q (DFFNARX1_LVT)
                                                     0.0434   1.0000            0.2735     3.3360 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[12] (net)
                               2   0.9121 
  I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 (AO22X2_LVT)
                                            0.0000   0.0434   1.0000   0.0000   0.0000     3.3360 r
  I_SDRAM_TOP/I_SDRAM_IF/U13027/Y (AO22X2_LVT)       0.1152   1.0000            0.1725     3.5085 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1  10.0038 
  sd_DQ_out[12] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000     3.5085 r
  sd_DQ_out[12] (net)          1 
  data arrival time                                                                        3.5085

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -1.1000     3.4000
  data required time                                                                       3.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4000
  data arrival time                                                                       -3.5085
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1085


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1645   1.0000            1.0860     4.7209 f
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.1727 
  Xecutng_Instrn_11__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1645   1.0000   0.0000   0.0000     4.7209 f
  Xecutng_Instrn_11__UPF_LS/Y (LSDNSSX4_RVT)         0.1512   1.0000            0.3560     5.0769 f
  n368 (net)                   3   2.1637 
  U243/A2 (AO22X1_HVT)                      0.0000   0.1512   1.0000   0.0000   0.0000     5.0769 f
  U243/Y (AO22X1_HVT)                                0.1949   1.0000            0.6308     5.7077 f
  n753 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_4_172/A (NBUFFX16_HVT)
                                            0.0000   0.1949   1.0000   0.0000   0.0000     5.7077 f
  I_SDRAM_TOP/HFSBUF_4_172/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     6.0350 f
  I_SDRAM_TOP/HFSNET_46 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[11] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.0350 f
  data arrival time                                                                        6.0350

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7776 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7776 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8444 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8444 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.9213 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.9213 r
  clock reconvergence pessimism                                                 0.0053     5.9266
  clock uncertainty                                                            -0.1000     5.8266
  library setup time                                          1.0000            0.1112     5.9378
  data required time                                                                       5.9378
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9378
  data arrival time                                                                       -6.0350
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0973

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.0973 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0388 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.2135 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.2135 r
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1640   1.0000            0.3055     2.5190 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.3461 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1640   1.0000   0.0000   0.0000     2.5190 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5943     3.1133 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_28727/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1133 r
  I_RISC_CORE/ZBUF_81_inst_28727/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4499 r
  I_RISC_CORE/ZBUF_81_861 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4499 r
  data arrival time                                                                        3.4499

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0090     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4499
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0828

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0828 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0715 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.2135 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.2135 r
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1640   1.0000            0.3055     2.5190 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.3461 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1640   1.0000   0.0000   0.0000     2.5190 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5943     3.1133 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_28727/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1133 r
  I_RISC_CORE/ZBUF_81_inst_28727/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4499 r
  I_RISC_CORE/ZBUF_81_861 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4499 r
  data arrival time                                                                        3.4499

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0090     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4499
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0828

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0828 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0715 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.2135 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.2135 r
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1640   1.0000            0.3055     2.5190 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.3461 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1640   1.0000   0.0000   0.0000     2.5190 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5943     3.1133 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_28727/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1133 r
  I_RISC_CORE/ZBUF_81_inst_28727/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4499 r
  I_RISC_CORE/ZBUF_81_861 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4499 r
  data arrival time                                                                        3.4499

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0090     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4499
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0828

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0828 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0715 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.2135 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.2135 r
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1640   1.0000            0.3055     2.5190 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.3461 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1640   1.0000   0.0000   0.0000     2.5190 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5943     3.1133 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_28727/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1133 r
  I_RISC_CORE/ZBUF_81_inst_28727/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4499 r
  I_RISC_CORE/ZBUF_81_861 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4499 r
  data arrival time                                                                        3.4499

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0090     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4499
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0828

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0828 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0715 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2371 r
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.2780 
  I_RISC_CORE/ZBUF_28_inst_79593/A (NBUFFX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2371 r
  I_RISC_CORE/ZBUF_28_inst_79593/Y (NBUFFX2_HVT)     0.1345   1.0000            0.3031     2.5402 r
  I_RISC_CORE/ZBUF_28_65 (net)
                               2   0.8302 
  I_RISC_CORE/U228/A2 (AO22X1_HVT)          0.0000   0.1345   1.0000   0.0000   0.0000     2.5402 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.5719     3.1120 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_30284/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1120 r
  I_RISC_CORE/ZBUF_81_inst_30284/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4485 r
  I_RISC_CORE/ZBUF_81_1423 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4485 r
  data arrival time                                                                        3.4485

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0090     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4485
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0815

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0815 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0701 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2371 r
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.2780 
  I_RISC_CORE/ZBUF_28_inst_79593/A (NBUFFX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2371 r
  I_RISC_CORE/ZBUF_28_inst_79593/Y (NBUFFX2_HVT)     0.1345   1.0000            0.3031     2.5402 r
  I_RISC_CORE/ZBUF_28_65 (net)
                               2   0.8302 
  I_RISC_CORE/U228/A2 (AO22X1_HVT)          0.0000   0.1345   1.0000   0.0000   0.0000     2.5402 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.5719     3.1120 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_30284/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1120 r
  I_RISC_CORE/ZBUF_81_inst_30284/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4485 r
  I_RISC_CORE/ZBUF_81_1423 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4485 r
  data arrival time                                                                        3.4485

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0090     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4485
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0815

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0815 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0701 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2371 r
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.2780 
  I_RISC_CORE/ZBUF_28_inst_79593/A (NBUFFX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2371 r
  I_RISC_CORE/ZBUF_28_inst_79593/Y (NBUFFX2_HVT)     0.1345   1.0000            0.3031     2.5402 r
  I_RISC_CORE/ZBUF_28_65 (net)
                               2   0.8302 
  I_RISC_CORE/U228/A2 (AO22X1_HVT)          0.0000   0.1345   1.0000   0.0000   0.0000     2.5402 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.5719     3.1120 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_30284/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1120 r
  I_RISC_CORE/ZBUF_81_inst_30284/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4485 r
  I_RISC_CORE/ZBUF_81_1423 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4485 r
  data arrival time                                                                        3.4485

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0090     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4485
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0815

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0815 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0701 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2371 r
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.2780 
  I_RISC_CORE/ZBUF_28_inst_79593/A (NBUFFX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2371 r
  I_RISC_CORE/ZBUF_28_inst_79593/Y (NBUFFX2_HVT)     0.1345   1.0000            0.3031     2.5402 r
  I_RISC_CORE/ZBUF_28_65 (net)
                               2   0.8302 
  I_RISC_CORE/U228/A2 (AO22X1_HVT)          0.0000   0.1345   1.0000   0.0000   0.0000     2.5402 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.5719     3.1120 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_30284/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1120 r
  I_RISC_CORE/ZBUF_81_inst_30284/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4485 r
  I_RISC_CORE/ZBUF_81_1423 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4485 r
  data arrival time                                                                        3.4485

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0090     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4485
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0815

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0815 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0701 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX1_HVT)
                                                     0.4255   1.0000            0.9244     4.5592 f
  I_RISC_CORE/n282 (net)       1   5.2803 
  I_RISC_CORE/HFSINV_388_4635/A (INVX8_LVT)
                                            0.0000   0.4255   1.0000   0.0000   0.0000     4.5592 f
  I_RISC_CORE/HFSINV_388_4635/Y (INVX8_LVT)          0.1550   1.0000            0.1304     4.6897 r
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   1.8684 
  Xecutng_Instrn_18__UPF_LS/A (LSDNSSX2_RVT)
                                            0.0000   0.1550   1.0000   0.0000   0.0000     4.6897 r
  Xecutng_Instrn_18__UPF_LS/Y (LSDNSSX2_RVT)         0.0582   1.0000            0.1365     4.8261 r
  n361 (net)                   1   0.4180 
  U283/A4 (AOI22X1_HVT)                     0.0000   0.0582   1.0000   0.0000   0.0000     4.8261 r
  U283/Y (AOI22X1_HVT)                               0.1279   1.0000            0.5915     5.4176 f
  n610 (net)                   1   0.4803 
  U329/A2 (NAND3X0_RVT)                     0.0000   0.1279   1.0000   0.0000   0.0000     5.4176 f
  U329/Y (NAND3X0_RVT)                               0.1650   1.0000            0.1785     5.5961 r
  n673 (net)                   1   1.6433 
  I_PCI_TOP/ZBUF_188_inst_29439/A (NBUFFX16_HVT)
                                            0.0000   0.1650   1.0000   0.0000   0.0000     5.5961 r
  I_PCI_TOP/ZBUF_188_inst_29439/Y (NBUFFX16_HVT)     0.1349   1.0000            0.3160     5.9120 r
  I_PCI_TOP/ZBUF_188_1123 (net)
                               1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1349   1.0000   0.0000   0.0000     5.9120 r
  data arrival time                                                                        5.9120

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7787 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7787 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8503 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8503 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.9193 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.9193 r
  clock reconvergence pessimism                                                 0.0053     5.9246
  clock uncertainty                                                            -0.1000     5.8246
  library setup time                                          1.0000            0.0076     5.8322
  data required time                                                                       5.8322
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8322
  data arrival time                                                                       -5.9120
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0798

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0584 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0584 

  slack (with derating applied) (VIOLATED)                                     -0.0798 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0214 



  Startpoint: I_PARSER/out_bus_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_6_/CLK (SDFFARX1_RVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_6_/Q (SDFFARX1_RVT)           0.1132   1.0000            0.6097     1.8794 r
  I_PARSER/risc_Instrn_lo[6] (net)
                               2   1.9892 
  I_RISC_CORE/Instrn_6__UPF_LS/A (LSUPX4_RVT)
                                            0.0000   0.1132   1.0000   0.0000   0.0000     1.8794 r
  I_RISC_CORE/Instrn_6__UPF_LS/Y (LSUPX4_RVT)        0.0796   1.0000            0.4631     2.3425 r
  I_RISC_CORE/n[1354] (net)    1   0.4027 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/D (SDFFX1_HVT)
                                            0.0000   0.0796   1.0000   0.0000   0.0000     2.3425 r
  data arrival time                                                                        2.3425

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.1405     2.2795
  data required time                                                                       2.2795
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2795
  data arrival time                                                                       -2.3425
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0630

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.0630 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0048 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.3185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.3185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.5291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     4.7210 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     4.7210 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     4.9211 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_217_inst_27106/A (INVX0_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     4.9211 r
  I_RISC_CORE/ZINV_217_inst_27106/Y (INVX0_HVT)      0.1117   1.0000            0.1729     5.0940 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               2   0.9293 
  Xecutng_Instrn_6__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1117   1.0000   0.0000   0.0000     5.0940 f
  Xecutng_Instrn_6__UPF_LS/Y (LSDNSSX4_LVT)          0.0439   1.0000            0.1516     5.2456 f
  n373 (net)                   4   2.1749 
  U252/A2 (AO22X1_HVT)                      0.0000   0.0439   1.0000   0.0000   0.0000     5.2456 f
  U252/Y (AO22X1_HVT)                                0.1990   1.0000            0.5483     5.7939 f
  n729 (net)                   1   1.7135 
  I_SDRAM_TOP/HFSBUF_23_197/A (NBUFFX16_RVT)
                                            0.0000   0.1990   1.0000   0.0000   0.0000     5.7939 f
  I_SDRAM_TOP/HFSBUF_23_197/Y (NBUFFX16_RVT)         0.0646   1.0000            0.2316     6.0255 f
  I_SDRAM_TOP/HFSNET_71 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[6] (SRAM2RW64x32)
                                            0.0000   0.0646   1.0000   0.0000   0.0000     6.0255 f
  data arrival time                                                                        6.0255

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7776 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7776 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8444 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8444 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.9213 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.9213 r
  clock reconvergence pessimism                                                 0.0053     5.9266
  clock uncertainty                                                            -0.1000     5.8266
  library setup time                                          1.0000            0.1371     5.9637
  data required time                                                                       5.9637
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9637
  data arrival time                                                                       -6.0255
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0618

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.0618 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0033 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.3281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.3281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.4047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.4047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4787 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[7] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5611 r
  I_RISC_CORE/I_REG_FILE_data_out_A[7] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_136/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5611 r
  I_RISC_CORE/sram_fixcell_136/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7818 r
  I_RISC_CORE/sram_fixnet_136 (net)
                               1   0.9037 
  I_RISC_CORE/U187/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7818 r
  I_RISC_CORE/U187/SO (HADDX1_HVT)                   0.2391   1.0000            0.8129     4.5947 f
  I_RISC_CORE/RESULT_DATA[7] (net)
                               2   0.7836 
  RESULT_DATA_7__UPF_LS/A (LSDNSSX2_RVT)    0.0000   0.2391   1.0000   0.0000   0.0000     4.5947 f
  RESULT_DATA_7__UPF_LS/Y (LSDNSSX2_RVT)             0.1022   1.0000            0.3512     4.9460 f
  n401 (net)                   2   0.8723 
  U265/A2 (AO22X2_HVT)                      0.0000   0.1022   1.0000   0.0000   0.0000     4.9460 f
  U265/Y (AO22X2_HVT)                                0.2526   1.0000            0.6793     5.6253 f
  n735 (net)                   1   1.5798 
  I_SDRAM_TOP/ZBUF_23_inst_28744/A (NBUFFX16_HVT)
                                            0.0000   0.2526   1.0000   0.0000   0.0000     5.6253 f
  I_SDRAM_TOP/ZBUF_23_inst_28744/Y (NBUFFX16_HVT)    0.1222   1.0000            0.3723     5.9976 f
  I_SDRAM_TOP/ZBUF_23_868 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[23] (SRAM2RW64x32)
                                            0.0000   0.1222   1.0000   0.0000   0.0000     5.9976 f
  data arrival time                                                                        5.9976

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7776 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7776 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8444 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8444 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.9213 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.9213 r
  clock reconvergence pessimism                                                 0.0053     5.9266
  clock uncertainty                                                            -0.1000     5.8266
  library setup time                                          1.0000            0.1113     5.9378
  data required time                                                                       5.9378
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9378
  data arrival time                                                                       -5.9976
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0597

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.0597 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0012 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.3281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.3281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.4047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.4047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4787 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[4] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5611 r
  I_RISC_CORE/I_REG_FILE_data_out_A[4] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_139/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5611 r
  I_RISC_CORE/sram_fixcell_139/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7818 r
  I_RISC_CORE/sram_fixnet_139 (net)
                               1   0.9037 
  I_RISC_CORE/U189/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7818 r
  I_RISC_CORE/U189/SO (HADDX1_HVT)                   0.2391   1.0000            0.8129     4.5947 f
  I_RISC_CORE/RESULT_DATA[4] (net)
                               2   0.7836 
  RESULT_DATA_4__UPF_LS/A (LSDNSSX2_RVT)    0.0000   0.2391   1.0000   0.0000   0.0000     4.5947 f
  RESULT_DATA_4__UPF_LS/Y (LSDNSSX2_RVT)             0.1022   1.0000            0.3512     4.9459 f
  n404 (net)                   2   0.8723 
  U268/A2 (AO22X2_HVT)                      0.0000   0.1022   1.0000   0.0000   0.0000     4.9459 f
  U268/Y (AO22X2_HVT)                                0.2526   1.0000            0.6793     5.6252 f
  n742 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_184/A (NBUFFX16_HVT)
                                            0.0000   0.2526   1.0000   0.0000   0.0000     5.6252 f
  I_SDRAM_TOP/HFSBUF_23_184/Y (NBUFFX16_HVT)         0.1222   1.0000            0.3723     5.9975 f
  I_SDRAM_TOP/HFSNET_58 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[20] (SRAM2RW64x32)
                                            0.0000   0.1222   1.0000   0.0000   0.0000     5.9975 f
  data arrival time                                                                        5.9975

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7776 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7776 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8444 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8444 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.9213 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.9213 r
  clock reconvergence pessimism                                                 0.0053     5.9266
  clock uncertainty                                                            -0.1000     5.8266
  library setup time                                          1.0000            0.1113     5.9378
  data required time                                                                       5.9378
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9378
  data arrival time                                                                       -5.9975
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0597

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.0597 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0012 



  Startpoint: I_PARSER/out_bus_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_4_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_4_/Q (SDFFARX1_LVT)           0.0553   1.0000            0.3332     1.6029 f
  I_PARSER/risc_Instrn_lo[4] (net)
                               3   1.4762 
  ZBUF_5_inst_83033/A (NBUFFX2_HVT)         0.0000   0.0553   1.0000   0.0000   0.0000     1.6029 f
  ZBUF_5_inst_83033/Y (NBUFFX2_HVT)                  0.1413   1.0000            0.2383     1.8412 f
  ZBUF_5_197 (net)             1   1.2375 
  I_RISC_CORE/Instrn_4__UPF_LS/A (LSUPX1_RVT)
                                            0.0000   0.1413   1.0000   0.0000   0.0000     1.8412 f
  I_RISC_CORE/Instrn_4__UPF_LS/Y (LSUPX1_RVT)        0.0671   1.0000            0.4126     2.2537 f
  I_RISC_CORE/n[1356] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/D (SDFFX1_HVT)
                                            0.0000   0.0671   1.0000   0.0000   0.0000     2.2537 f
  data arrival time                                                                        2.2537

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2232     2.1969
  data required time                                                                       2.1969
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1969
  data arrival time                                                                       -2.2537
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0568

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.0568 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0013 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0553   1.0000            0.3332     1.6028 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4712 
  ZBUF_26_inst_79992/A (NBUFFX2_HVT)        0.0000   0.0553   1.0000   0.0000   0.0000     1.6028 f
  ZBUF_26_inst_79992/Y (NBUFFX2_HVT)                 0.1413   1.0000            0.2383     1.8411 f
  ZBUF_26_142 (net)            1   1.2375 
  I_RISC_CORE/Instrn_5__UPF_LS/A (LSUPX1_RVT)
                                            0.0000   0.1413   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/Instrn_5__UPF_LS/Y (LSUPX1_RVT)        0.0671   1.0000            0.4126     2.2536 f
  I_RISC_CORE/n[1355] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/D (SDFFX1_HVT)
                                            0.0000   0.0671   1.0000   0.0000   0.0000     2.2536 f
  data arrival time                                                                        2.2536

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -1.2232     2.1969
  data required time                                                                       2.1969
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1969
  data arrival time                                                                       -2.2536
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0567

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.0567 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0014 



  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock SYS_2x_CLK (source latency)                                             0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.1063   1.0000            0.5064     0.5215 r
  I_CLOCKING/n17 (net)         2   2.1264 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     0.5215 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0392   1.0000            0.2069     0.7284 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.5284 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0392   1.0000   0.0000   0.0000     0.7284 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0598   1.0000            0.1069     0.8353 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.8353 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0348   1.0000            0.0869     0.9223 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   1.4394 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000     0.9223 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0510   1.0000            0.0851     1.0074 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   4.0545 
  I_CLOCKING/occ_int1/cto_buf_58690/A (NBUFFX2_LVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000     1.0074 r
  I_CLOCKING/occ_int1/cto_buf_58690/Y (NBUFFX2_LVT)
                                                     0.0444   1.0000            0.0756     1.0830 r
  I_CLOCKING/occ_int1/cts2 (net)
                               2   2.8000 
  I_CLOCKING/occ_int1/cto_buf_58701/A (NBUFFX4_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000     1.0830 r
  I_CLOCKING/occ_int1/cto_buf_58701/Y (NBUFFX4_LVT)
                                                     0.0424   1.0000            0.0837     1.1667 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   2.0622 
  I_CLOCKING/occ_int1/cts_buf_696357627/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000     1.1667 r
  I_CLOCKING/occ_int1/cts_buf_696357627/Y (NBUFFX16_LVT)
                                                     0.0656   1.0000            0.1029     1.2696 r
  I_CLOCKING/occ_int1/p_abuf2 (net)
                              46  32.0333 
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000     1.2696 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0717   1.0000            0.3902     1.6598 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5693 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0717   1.0000   0.0000   0.0000     1.6598 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0796   1.0000            0.1363     1.7961 r
  I_PARSER/context_cmd[1] (net)
                               2  12.6184 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0796   1.0000   0.0000   0.0000     1.7961 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0399   1.0000            0.1005     1.8966 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6   4.4659 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.0399   1.0000   0.0000   0.0000     1.8966 r
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0442   1.0000            0.1239     2.0205 f
  I_CONTEXT_MEM/n130 (net)     2   1.1300 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0442   1.0000   0.0000   0.0000     2.0205 f
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0466   1.0000            0.1036     2.1241 f
  I_CONTEXT_MEM/n178 (net)     1   2.6848 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0466   1.0000   0.0000   0.0000     2.1241 f
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0547   1.0000            0.0599     2.1840 r
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  11.1372 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0000   0.0547   1.0000   0.0000   0.0000     2.1840 r
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0284   1.0000            0.0224     2.2063 f
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  10.6378 
  I_CONTEXT_MEM/U49/A1 (NAND2X0_LVT)        0.0000   0.0284   1.0000   0.0000   0.0000     2.2063 f
  I_CONTEXT_MEM/U49/Y (NAND2X0_LVT)                  0.1101   1.0000            0.0772     2.2835 r
  I_CONTEXT_MEM/n47 (net)      1   1.4200 
  I_CONTEXT_MEM/ZBUF_21_inst_32253/A (NBUFFX8_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0000     2.2835 r
  I_CONTEXT_MEM/ZBUF_21_inst_32253/Y (NBUFFX8_LVT)   0.0380   1.0000            0.1065     2.3900 r
  I_CONTEXT_MEM/ZBUF_21_2275 (net)
                               1   0.5968 
  I_CONTEXT_MEM/U51/A3 (NAND4X0_LVT)        0.0000   0.0380   1.0000   0.0000   0.0000     2.3900 r
  I_CONTEXT_MEM/U51/Y (NAND4X0_LVT)                  0.1072   1.0000            0.0898     2.4798 f
  I_CONTEXT_MEM/pci_context_data[28] (net)
                               1   1.2634 
  ZBUF_173_inst_80014/A (NBUFFX8_LVT)       0.0000   0.1072   1.0000   0.0000   0.0000     2.4798 f
  ZBUF_173_inst_80014/Y (NBUFFX8_LVT)                0.0418   1.0000            0.1325     2.6123 f
  ZBUF_173_142 (net)           6   3.7101 
  I_RISC_CORE/Instrn_28__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0418   1.0000   0.0000   0.0000     2.6123 f
  I_RISC_CORE/Instrn_28__UPF_LS/Y (LSUPX4_LVT)       0.0374   1.0000            0.2703     2.8825 f
  I_RISC_CORE/n[1332] (net)    1   0.4278 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/D (SDFFX1_RVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     2.8825 f
  data arrival time                                                                        2.8825

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2263 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2263 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4208 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.5148 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFX1_RVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5148 r
  clock reconvergence pessimism                                                 0.0053     3.5200
  clock uncertainty                                                            -0.1000     3.4200
  library setup time                                          1.0000           -0.5941     2.8260
  data required time                                                                       2.8260
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8260
  data arrival time                                                                       -2.8825
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0566

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0582 

  slack (with derating applied) (VIOLATED)                                     -0.0566 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0016 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2371 r
  I_RISC_CORE/n1537 (net)      1   1.2766 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2371 r
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1531   1.0000            0.1920     2.4291 f
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.1080 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1531   1.0000   0.0000   0.0000     2.4291 f
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0722   1.0000            0.1215     2.5505 r
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6612 
  I_RISC_CORE/U371/A2 (AO22X1_HVT)          0.0000   0.0722   1.0000   0.0000   0.0000     2.5505 r
  I_RISC_CORE/U371/Y (AO22X1_HVT)                    0.1994   1.0000            0.5242     3.0748 r
  I_RISC_CORE/Addr_A[6] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_31449/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0748 r
  I_RISC_CORE/ZBUF_37_inst_31449/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.4111 r
  I_RISC_CORE/ZBUF_37_1913 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.4111 r
  data arrival time                                                                        3.4111

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0091     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4111
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0440

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0440 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0327 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2371 r
  I_RISC_CORE/n1537 (net)      1   1.2766 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2371 r
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1531   1.0000            0.1920     2.4291 f
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.1080 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1531   1.0000   0.0000   0.0000     2.4291 f
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0722   1.0000            0.1215     2.5505 r
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6612 
  I_RISC_CORE/U371/A2 (AO22X1_HVT)          0.0000   0.0722   1.0000   0.0000   0.0000     2.5505 r
  I_RISC_CORE/U371/Y (AO22X1_HVT)                    0.1994   1.0000            0.5242     3.0748 r
  I_RISC_CORE/Addr_A[6] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_31449/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0748 r
  I_RISC_CORE/ZBUF_37_inst_31449/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.4111 r
  I_RISC_CORE/ZBUF_37_1913 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.4111 r
  data arrival time                                                                        3.4111

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0091     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4111
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0440

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0440 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0327 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     2.4650 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  I_RISC_CORE/ZBUF_128_inst_27085/A (NBUFFX2_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     2.4650 f
  I_RISC_CORE/ZBUF_128_inst_27085/Y (NBUFFX2_HVT)    0.1516   1.0000            0.3522     2.8173 f
  I_RISC_CORE/ZBUF_128_97 (net)
                               4   1.7791 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1516   1.0000   0.0000   0.0000     2.8173 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6016     3.4189 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33103/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.4189 f
  I_RISC_CORE/ZINV_97_inst_33103/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5275 r
  I_RISC_CORE/ZINV_97_2770 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_6_inst_33102/A (INVX1_LVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5275 r
  I_RISC_CORE/ZINV_6_inst_33102/Y (INVX1_LVT)        0.0353   1.0000            0.0176     3.5451 f
  I_RISC_CORE/ZINV_6_2770 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.0353   1.0000   0.0000   0.0000     3.5451 f
  data arrival time                                                                        3.5451

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.1478     3.5058
  data required time                                                                       3.5058
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5058
  data arrival time                                                                       -3.5451
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0393

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0393 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0280 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2130   1.0000            1.2017     2.4366 r
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.9303 
  I_RISC_CORE/U89/A2 (AO22X1_HVT)           0.0000   0.2130   1.0000   0.0000   0.0000     2.4366 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0000            0.6316     3.0682 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_31708/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0682 r
  I_RISC_CORE/ZBUF_52_inst_31708/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4047 r
  I_RISC_CORE/ZBUF_52_2038 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4047 r
  data arrival time                                                                        3.4047

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0091     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4047
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0376

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0376 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0262 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2130   1.0000            1.2017     2.4366 r
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.9303 
  I_RISC_CORE/U89/A2 (AO22X1_HVT)           0.0000   0.2130   1.0000   0.0000   0.0000     2.4366 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0000            0.6316     3.0682 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_31708/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0682 r
  I_RISC_CORE/ZBUF_52_inst_31708/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4047 r
  I_RISC_CORE/ZBUF_52_2038 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4047 r
  data arrival time                                                                        3.4047

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0091     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4047
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0376

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0376 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0262 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2130   1.0000            1.2017     2.4366 r
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.9303 
  I_RISC_CORE/U89/A2 (AO22X1_HVT)           0.0000   0.2130   1.0000   0.0000   0.0000     2.4366 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0000            0.6316     3.0682 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_31708/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0682 r
  I_RISC_CORE/ZBUF_52_inst_31708/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4047 r
  I_RISC_CORE/ZBUF_52_2038 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4047 r
  data arrival time                                                                        3.4047

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0091     3.3671
  data required time                                                                       3.3671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3671
  data arrival time                                                                       -3.4047
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0376

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0376 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0262 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.9281 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1335 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1335 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2460 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2460 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/Q (SDFFX1_HVT)
                                                     0.1598   1.0000            1.0170     2.2631 r
  I_RISC_CORE/Op_Result[1] (net)
                               2   1.1733 
  I_RISC_CORE/ZINV_27_inst_35250/A (INVX1_LVT)
                                            0.0000   0.1598   1.0000   0.0000   0.0000     2.2631 r
  I_RISC_CORE/ZINV_27_inst_35250/Y (INVX1_LVT)       0.0640   1.0000            0.0256     2.2887 f
  I_RISC_CORE/ZINV_27_3907 (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_4_inst_35249/A (INVX0_HVT)
                                            0.0000   0.0640   1.0000   0.0000   0.0000     2.2887 f
  I_RISC_CORE/ZINV_4_inst_35249/Y (INVX0_HVT)        0.0706   1.0000            0.0855     2.3742 r
  I_RISC_CORE/ZINV_4_3907 (net)
                               1   0.4204 
  I_RISC_CORE/U224/A4 (AO22X1_HVT)          0.0000   0.0706   1.0000   0.0000   0.0000     2.3742 r
  I_RISC_CORE/U224/Y (AO22X1_HVT)                    0.2256   1.0000            0.4733     2.8475 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   1.2766 
  I_RISC_CORE/ZINV_97_inst_32951/A (INVX2_HVT)
                                            0.0000   0.2256   1.0000   0.0000   0.0000     2.8475 r
  I_RISC_CORE/ZINV_97_inst_32951/Y (INVX2_HVT)       0.1139   1.0000            0.1812     3.0288 f
  I_RISC_CORE/ZINV_97_2687 (net)
                               2   1.1802 
  I_RISC_CORE/ZINV_63_inst_32949/A (IBUFFX2_HVT)
                                            0.0000   0.1139   1.0000   0.0000   0.0000     3.0288 f
  I_RISC_CORE/ZINV_63_inst_32949/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3802     3.4090 r
  I_RISC_CORE/ZINV_63_2687 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.4090 r
  data arrival time                                                                        3.4090

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0951     3.4664
  clock uncertainty                                                            -0.1000     3.3664
  library setup time                                          1.0000            0.0148     3.3811
  data required time                                                                       3.3811
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3811
  data arrival time                                                                       -3.4090
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0278

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0278 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0205 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.9281 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1335 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1335 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2460 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2460 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/Q (SDFFX1_HVT)
                                                     0.1598   1.0000            1.0170     2.2631 r
  I_RISC_CORE/Op_Result[1] (net)
                               2   1.1733 
  I_RISC_CORE/ZINV_27_inst_35250/A (INVX1_LVT)
                                            0.0000   0.1598   1.0000   0.0000   0.0000     2.2631 r
  I_RISC_CORE/ZINV_27_inst_35250/Y (INVX1_LVT)       0.0640   1.0000            0.0256     2.2887 f
  I_RISC_CORE/ZINV_27_3907 (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_4_inst_35249/A (INVX0_HVT)
                                            0.0000   0.0640   1.0000   0.0000   0.0000     2.2887 f
  I_RISC_CORE/ZINV_4_inst_35249/Y (INVX0_HVT)        0.0706   1.0000            0.0855     2.3742 r
  I_RISC_CORE/ZINV_4_3907 (net)
                               1   0.4204 
  I_RISC_CORE/U224/A4 (AO22X1_HVT)          0.0000   0.0706   1.0000   0.0000   0.0000     2.3742 r
  I_RISC_CORE/U224/Y (AO22X1_HVT)                    0.2256   1.0000            0.4733     2.8475 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   1.2766 
  I_RISC_CORE/ZINV_97_inst_32951/A (INVX2_HVT)
                                            0.0000   0.2256   1.0000   0.0000   0.0000     2.8475 r
  I_RISC_CORE/ZINV_97_inst_32951/Y (INVX2_HVT)       0.1139   1.0000            0.1812     3.0288 f
  I_RISC_CORE/ZINV_97_2687 (net)
                               2   1.1802 
  I_RISC_CORE/ZINV_63_inst_32949/A (IBUFFX2_HVT)
                                            0.0000   0.1139   1.0000   0.0000   0.0000     3.0288 f
  I_RISC_CORE/ZINV_63_inst_32949/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3802     3.4090 r
  I_RISC_CORE/ZINV_63_2687 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.4090 r
  data arrival time                                                                        3.4090

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0951     3.4664
  clock uncertainty                                                            -0.1000     3.3664
  library setup time                                          1.0000            0.0148     3.3811
  data required time                                                                       3.3811
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3811
  data arrival time                                                                       -3.4090
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0278

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0278 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0205 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.9281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.9281 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1335 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1335 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2460 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2460 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/Q (SDFFX1_HVT)
                                                     0.1598   1.0000            1.0170     2.2631 r
  I_RISC_CORE/Op_Result[1] (net)
                               2   1.1733 
  I_RISC_CORE/ZINV_27_inst_35250/A (INVX1_LVT)
                                            0.0000   0.1598   1.0000   0.0000   0.0000     2.2631 r
  I_RISC_CORE/ZINV_27_inst_35250/Y (INVX1_LVT)       0.0640   1.0000            0.0256     2.2887 f
  I_RISC_CORE/ZINV_27_3907 (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_4_inst_35249/A (INVX0_HVT)
                                            0.0000   0.0640   1.0000   0.0000   0.0000     2.2887 f
  I_RISC_CORE/ZINV_4_inst_35249/Y (INVX0_HVT)        0.0706   1.0000            0.0855     2.3742 r
  I_RISC_CORE/ZINV_4_3907 (net)
                               1   0.4204 
  I_RISC_CORE/U224/A4 (AO22X1_HVT)          0.0000   0.0706   1.0000   0.0000   0.0000     2.3742 r
  I_RISC_CORE/U224/Y (AO22X1_HVT)                    0.2256   1.0000            0.4733     2.8475 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   1.2766 
  I_RISC_CORE/ZINV_97_inst_32951/A (INVX2_HVT)
                                            0.0000   0.2256   1.0000   0.0000   0.0000     2.8475 r
  I_RISC_CORE/ZINV_97_inst_32951/Y (INVX2_HVT)       0.1139   1.0000            0.1812     3.0288 f
  I_RISC_CORE/ZINV_97_2687 (net)
                               2   1.1802 
  I_RISC_CORE/ZINV_63_inst_32949/A (IBUFFX2_HVT)
                                            0.0000   0.1139   1.0000   0.0000   0.0000     3.0288 f
  I_RISC_CORE/ZINV_63_inst_32949/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3802     3.4090 r
  I_RISC_CORE/ZINV_63_2687 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.4090 r
  data arrival time                                                                        3.4090

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0951     3.4664
  clock uncertainty                                                            -0.1000     3.3664
  library setup time                                          1.0000            0.0148     3.3811
  data required time                                                                       3.3811
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3811
  data arrival time                                                                       -3.4090
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0278

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0278 
  clock reconvergence pessimism (due to derating)                              -0.0433 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0205 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0637                     0.0151     2.4151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     2.4151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     2.5094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     2.5094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     2.5863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.8078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.8078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2429 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.3281 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.3281 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.4047 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.4047 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4787 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4787 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[13] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5611 r
  I_RISC_CORE/I_REG_FILE_data_out_A[13] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_130/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5611 r
  I_RISC_CORE/sram_fixcell_130/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7818 r
  I_RISC_CORE/sram_fixnet_130 (net)
                               1   0.9037 
  I_RISC_CORE/U195/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7818 r
  I_RISC_CORE/U195/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5945 f
  I_RISC_CORE/RESULT_DATA[13] (net)
                               2   0.7793 
  RESULT_DATA_13__UPF_LS/A (LSDNSSX4_RVT)   0.0000   0.2389   1.0000   0.0000   0.0000     4.5945 f
  RESULT_DATA_13__UPF_LS/Y (LSDNSSX4_RVT)            0.1426   1.0000            0.4035     4.9980 f
  n395 (net)                   2   0.8543 
  U259/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9980 f
  U259/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.6217 f
  n739 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_188/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.6217 f
  I_SDRAM_TOP/HFSBUF_23_188/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.9490 f
  I_SDRAM_TOP/HFSNET_62 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[29] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9490 f
  data arrival time                                                                        5.9490

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0536                     0.0099     4.8099 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0536   0.9500   0.0000   0.0000     4.8099 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0918   0.9500            0.4640     5.2739 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0918   0.9500   0.0000   0.0000     5.2739 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4623 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4623 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5558 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5558 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6272 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6272 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.7033 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.7033 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7776 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7776 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8444 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8444 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.9213 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.9213 r
  clock reconvergence pessimism                                                 0.0053     5.9266
  clock uncertainty                                                            -0.1000     5.8266
  library setup time                                          1.0000            0.1112     5.9378
  data required time                                                                       5.9378
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9378
  data arrival time                                                                       -5.9490
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0113

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0585 

  slack (with derating applied) (VIOLATED)                                     -0.0113 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0472 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0637                     0.0151     0.0151 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0637   1.0000   0.0000   0.0000     0.0151 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0427   1.0000            0.0943     0.1094 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0427   1.0000   0.0000   0.0000     0.1094 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0768     0.1863 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1863 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2618 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2618 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3369 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3369 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.4078 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.4078 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4758 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4758 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6447 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6447 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7516 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7516 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8429 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8429 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.9185 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.9185 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.1291 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2349 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2130   1.0000            1.2017     2.4366 r
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.9303 
  I_RISC_CORE/U216/A2 (AO22X1_HVT)          0.0000   0.2130   1.0000   0.0000   0.0000     2.4366 r
  I_RISC_CORE/U216/Y (AO22X1_HVT)                    0.1947   1.0000            0.6263     3.0630 r
  I_RISC_CORE/RegPort_C_9 (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_23_inst_31930/A (NBUFFX2_HVT)
                                            0.0000   0.1947   1.0000   0.0000   0.0000     3.0630 r
  I_RISC_CORE/ZBUF_23_inst_31930/Y (NBUFFX2_HVT)     0.1179   1.0000            0.3134     3.3764 r
  I_RISC_CORE/ZBUF_23_2149 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1179   1.0000   0.0000   0.0000     3.3764 r
  data arrival time                                                                        3.3764

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0536                     0.0099     2.4099 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0536   0.9500   0.0000   0.0000     2.4099 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0395   0.9500            0.0818     2.4917 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0395   0.9500   0.0000   0.0000     2.4917 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0710     2.5627 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000  -0.0000     2.5627 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6325 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6325 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.7010 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.7010 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7663 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7663 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8300 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8300 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9886 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9886 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0822 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0822 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1561 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1561 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2330 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2330 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.3025 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.3025 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3712 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3712 r
  clock reconvergence pessimism                                                 0.0868     3.4580
  clock uncertainty                                                            -0.1000     3.3580
  library setup time                                          1.0000            0.0149     3.3729
  data required time                                                                       3.3729
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3729
  data arrival time                                                                       -3.3764
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0035

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0506 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0506 

  slack (with derating applied) (VIOLATED)                                     -0.0035 
  clock reconvergence pessimism (due to derating)                              -0.0393 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0079 



1
