set ::env(PROJECT_NAME) RC_boundtop
set ::env(DESIGN_TOP) paj_boundtop_hierarchy_no_mem
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/VTR_design/RC_boundtop/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/VTR_design/RC_boundtop/rtl/boundtop.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) VTR_design
