// Seed: 3595305167
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri id_3,
    input uwire id_4,
    input uwire id_5,
    output wire id_6,
    output wor id_7,
    output supply1 id_8,
    input tri id_9,
    input wire id_10
);
  wire id_12;
  assign id_8 = -1'h0;
  tri1 id_13;
  genvar id_14;
  assign id_13 = 1;
  wire id_15;
  real id_16;
  assign id_14 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input supply0 id_2,
    input uwire id_3,
    output wor id_4
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_1,
      id_4,
      id_4,
      id_4,
      id_2,
      id_2
  );
  assign modCall_1.type_20 = 0;
endmodule
