// Seed: 1811031156
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  inout id_2;
  output id_1;
  tri id_4;
  assign id_3 = 'b0;
  assign id_1[1] = id_2;
  type_9(
      id_3, 1
  );
  type_10 id_6 (
      .id_0(1),
      .id_1(id_4),
      .id_2(id_2),
      .id_3(id_3),
      .id_4(id_3),
      .id_5(1),
      .id_6(id_3),
      .id_7(id_1)
  );
  assign id_4[1] = 1;
  logic id_7;
endmodule
