Analysis & Synthesis report for pro_2003
Fri Jul 21 11:14:22 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |vga_top|cepin:cepin_u5|state1
 12. State Machine - |vga_top|cepin:cepin_u5|state
 13. State Machine - |vga_top|rx:rx_u4|yiwei_state1
 14. State Machine - |vga_top|rx:rx_u4|yiwei_state
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated
 20. Source assignments for dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated
 21. Source assignments for vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_j0g1:auto_generated
 22. Source assignments for vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component|altsyncram_ggg1:auto_generated
 23. Source assignments for vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component|altsyncram_g9g1:auto_generated
 24. Source assignments for vga_control:vga_control|rom_phrase:U10|altsyncram:altsyncram_component|altsyncram_5ng1:auto_generated
 25. Source assignments for vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated
 26. Source assignments for vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated
 27. Parameter Settings for User Entity Instance: dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component
 30. Parameter Settings for User Entity Instance: key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component
 31. Parameter Settings for User Entity Instance: tx:tx_u3
 32. Parameter Settings for User Entity Instance: clk_200:pll_u5|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i
 33. Parameter Settings for User Entity Instance: cepin:cepin_u5
 34. Parameter Settings for User Entity Instance: cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component
 35. Parameter Settings for User Entity Instance: vga_control:vga_control
 36. Parameter Settings for User Entity Instance: vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: vga_control:vga_control|rom_phrase:U10|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: vga_drive:vga_drive
 43. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 44. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod0
 45. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod1
 46. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod2
 47. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod3
 48. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div2
 49. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod5
 50. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div8
 51. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod11
 52. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div12
 53. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod15
 54. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div10
 55. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod13
 56. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div11
 57. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod14
 58. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div9
 59. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod12
 60. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod9
 61. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div4
 62. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod7
 63. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div5
 64. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod8
 65. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div3
 66. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod6
 67. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod27
 68. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div23
 69. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod26
 70. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div21
 71. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod24
 72. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div22
 73. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod25
 74. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div20
 75. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod23
 76. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div18
 77. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div19
 78. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod22
 79. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div13
 80. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod16
 81. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod21
 82. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div17
 83. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod20
 84. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div15
 85. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod18
 86. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div16
 87. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod19
 88. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div14
 89. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod17
 90. altsyncram Parameter Settings by Entity Instance
 91. Port Connectivity Checks: "vga_control:vga_control|freq_rom:U12"
 92. Port Connectivity Checks: "vga_control:vga_control|phrase_rom:U11"
 93. Port Connectivity Checks: "vga_control:vga_control|rom_phrase:U10"
 94. Port Connectivity Checks: "vga_control:vga_control|rom_freq:U6"
 95. Port Connectivity Checks: "vga_control:vga_control|rom_title:U5"
 96. Port Connectivity Checks: "vga_control:vga_control"
 97. Port Connectivity Checks: "cepin:cepin_u5|div_32_32:div_32_32_inst"
 98. Port Connectivity Checks: "clk_200:pll_u5"
 99. Port Connectivity Checks: "rx:rx_u4"
100. Port Connectivity Checks: "key_control:key_control_u2|div_28_9:div_28_9_inst"
101. Port Connectivity Checks: "key_control:key_control_u2|div_48_32:div_48_32_inst"
102. Port Connectivity Checks: "dds:dds_inst_u1"
103. SignalTap II Logic Analyzer Settings
104. Elapsed Time Per Partition
105. Connections to In-System Debugging Instance "auto_signaltap_0"
106. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jul 21 11:14:21 2017       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; pro_2003                                    ;
; Top-level Entity Name           ; vga_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5825                                        ;
; Total pins                      ; 35                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 212,992                                     ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga_top            ; pro_2003           ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                ; Library ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; vga_drive.v                                ; yes             ; User Verilog HDL File                  ; E:/Electronic_Exam/2003/program/vga_drive.v                                 ;         ;
; vga_control.v                              ; yes             ; User Verilog HDL File                  ; E:/Electronic_Exam/2003/program/vga_control.v                               ;         ;
; sin_rom.v                                  ; yes             ; User Wizard-Generated File             ; E:/Electronic_Exam/2003/program/sin_rom.v                                   ;         ;
; div_48_32.v                                ; yes             ; User Wizard-Generated File             ; E:/Electronic_Exam/2003/program/div_48_32.v                                 ;         ;
; div_28_9.v                                 ; yes             ; User Wizard-Generated File             ; E:/Electronic_Exam/2003/program/div_28_9.v                                  ;         ;
; clk_200.v                                  ; yes             ; User Wizard-Generated File             ; E:/Electronic_Exam/2003/program/clk_200.v                                   ; clk_200 ;
; clk_200/clk_200_0002.v                     ; yes             ; User Verilog HDL File                  ; E:/Electronic_Exam/2003/program/clk_200/clk_200_0002.v                      ; clk_200 ;
; div_32_32.v                                ; yes             ; User Wizard-Generated File             ; E:/Electronic_Exam/2003/program/div_32_32.v                                 ;         ;
; rom_title.v                                ; yes             ; User Wizard-Generated File             ; E:/Electronic_Exam/2003/program/rom_title.v                                 ;         ;
; vga_top.v                                  ; yes             ; User Verilog HDL File                  ; E:/Electronic_Exam/2003/program/vga_top.v                                   ;         ;
; display_rom.v                              ; yes             ; User Wizard-Generated File             ; E:/Electronic_Exam/2003/program/display_rom.v                               ;         ;
; born_phrase.mif                            ; yes             ; User Memory Initialization File        ; E:/Electronic_Exam/2003/program/born_phrase.mif                             ;         ;
; rom_phrase.v                               ; yes             ; User Wizard-Generated File             ; E:/Electronic_Exam/2003/program/rom_phrase.v                                ;         ;
; Freq.mif                                   ; yes             ; User Memory Initialization File        ; E:/Electronic_Exam/2003/program/Freq.mif                                    ;         ;
; phrase.mif                                 ; yes             ; User Memory Initialization File        ; E:/Electronic_Exam/2003/program/phrase.mif                                  ;         ;
; phrase_rom.v                               ; yes             ; User Wizard-Generated File             ; E:/Electronic_Exam/2003/program/phrase_rom.v                                ;         ;
; freq_rom.v                                 ; yes             ; User Wizard-Generated File             ; E:/Electronic_Exam/2003/program/freq_rom.v                                  ;         ;
; rom_freq.v                                 ; yes             ; User Wizard-Generated File             ; E:/Electronic_Exam/2003/program/rom_freq.v                                  ;         ;
; dds.v                                      ; yes             ; Auto-Found Verilog HDL File            ; E:/Electronic_Exam/2003/program/dds.v                                       ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal131.inc                             ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_69f1.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/altsyncram_69f1.tdf                      ;         ;
; sin.mif                                    ; yes             ; Auto-Found Memory Initialization File  ; E:/Electronic_Exam/2003/program/sin.mif                                     ;         ;
; key_control.v                              ; yes             ; Auto-Found Verilog HDL File            ; E:/Electronic_Exam/2003/program/key_control.v                               ;         ;
; lpm_divide.tdf                             ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc                        ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_lhs.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/lpm_divide_lhs.tdf                       ;         ;
; db/sign_div_unsign_gnh.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/sign_div_unsign_gnh.tdf                  ;         ;
; db/alt_u_div_63f.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/alt_u_div_63f.tdf                        ;         ;
; db/lpm_divide_7gs.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/lpm_divide_7gs.tdf                       ;         ;
; db/sign_div_unsign_2mh.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/sign_div_unsign_2mh.tdf                  ;         ;
; db/alt_u_div_a0f.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/alt_u_div_a0f.tdf                        ;         ;
; tx.v                                       ; yes             ; Auto-Found Verilog HDL File            ; E:/Electronic_Exam/2003/program/tx.v                                        ;         ;
; rx.v                                       ; yes             ; Auto-Found Verilog HDL File            ; E:/Electronic_Exam/2003/program/rx.v                                        ;         ;
; altera_pll.v                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v                 ;         ;
; cepin.v                                    ; yes             ; Auto-Found Verilog HDL File            ; E:/Electronic_Exam/2003/program/cepin.v                                     ;         ;
; db/lpm_divide_dhs.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/lpm_divide_dhs.tdf                       ;         ;
; db/sign_div_unsign_8nh.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/sign_div_unsign_8nh.tdf                  ;         ;
; db/alt_u_div_m2f.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/alt_u_div_m2f.tdf                        ;         ;
; db/altsyncram_j0g1.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/altsyncram_j0g1.tdf                      ;         ;
; word.mif                                   ; yes             ; Auto-Found Memory Initialization File  ; E:/Electronic_Exam/2003/program/word.mif                                    ;         ;
; db/altsyncram_ggg1.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/altsyncram_ggg1.tdf                      ;         ;
; born_freq.mif                              ; yes             ; Auto-Found Memory Initialization File  ; E:/Electronic_Exam/2003/program/born_freq.mif                               ;         ;
; db/altsyncram_g9g1.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/altsyncram_g9g1.tdf                      ;         ;
; number.mif                                 ; yes             ; Auto-Found Memory Initialization File  ; E:/Electronic_Exam/2003/program/number.mif                                  ;         ;
; db/altsyncram_5ng1.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/altsyncram_5ng1.tdf                      ;         ;
; db/altsyncram_l6g1.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/altsyncram_l6g1.tdf                      ;         ;
; db/altsyncram_00g1.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/altsyncram_00g1.tdf                      ;         ;
; sld_signaltap.vhd                          ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                     ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                        ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                           ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                           ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                              ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd               ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                     ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_m884.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/altsyncram_m884.tdf                      ;         ;
; altdpram.tdf                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                        ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                             ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_elc.tdf                             ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/mux_elc.tdf                              ;         ;
; lpm_decode.tdf                             ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_vnf.tdf                          ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/decode_vnf.tdf                           ;         ;
; lpm_counter.tdf                            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_2bi.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/cntr_2bi.tdf                             ;         ;
; db/cmpr_h9c.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/cmpr_h9c.tdf                             ;         ;
; db/cntr_4vi.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/cntr_4vi.tdf                             ;         ;
; db/cntr_09i.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/cntr_09i.tdf                             ;         ;
; db/cmpr_c9c.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/cmpr_c9c.tdf                             ;         ;
; db/cntr_kri.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/cntr_kri.tdf                             ;         ;
; db/cmpr_99c.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/cmpr_99c.tdf                             ;         ;
; sld_rom_sr.vhd                             ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                           ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; db/lpm_divide_j3m.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/lpm_divide_j3m.tdf                       ;         ;
; db/sign_div_unsign_mlh.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/sign_div_unsign_mlh.tdf                  ;         ;
; db/alt_u_div_ive.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/alt_u_div_ive.tdf                        ;         ;
; db/lpm_divide_f3m.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/lpm_divide_f3m.tdf                       ;         ;
; db/sign_div_unsign_ilh.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/sign_div_unsign_ilh.tdf                  ;         ;
; db/alt_u_div_ave.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/alt_u_div_ave.tdf                        ;         ;
; db/lpm_divide_3dm.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/lpm_divide_3dm.tdf                       ;         ;
; db/sign_div_unsign_anh.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/sign_div_unsign_anh.tdf                  ;         ;
; db/alt_u_div_p2f.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/alt_u_div_p2f.tdf                        ;         ;
; db/lpm_divide_l3m.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/lpm_divide_l3m.tdf                       ;         ;
; db/sign_div_unsign_olh.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/sign_div_unsign_olh.tdf                  ;         ;
; db/alt_u_div_mve.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/alt_u_div_mve.tdf                        ;         ;
; db/lpm_divide_0dm.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/lpm_divide_0dm.tdf                       ;         ;
; db/sign_div_unsign_6nh.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/sign_div_unsign_6nh.tdf                  ;         ;
; db/alt_u_div_i2f.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/alt_u_div_i2f.tdf                        ;         ;
; db/lpm_divide_lbm.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/lpm_divide_lbm.tdf                       ;         ;
; db/sign_div_unsign_rlh.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/sign_div_unsign_rlh.tdf                  ;         ;
; db/alt_u_div_sve.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/alt_u_div_sve.tdf                        ;         ;
; db/lpm_divide_ibm.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/lpm_divide_ibm.tdf                       ;         ;
; db/lpm_divide_vcm.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/lpm_divide_vcm.tdf                       ;         ;
; db/sign_div_unsign_5nh.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/sign_div_unsign_5nh.tdf                  ;         ;
; db/alt_u_div_g2f.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/alt_u_div_g2f.tdf                        ;         ;
; db/lpm_divide_6dm.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/lpm_divide_6dm.tdf                       ;         ;
; db/sign_div_unsign_cnh.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/sign_div_unsign_cnh.tdf                  ;         ;
; db/alt_u_div_u2f.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/Electronic_Exam/2003/program/db/alt_u_div_u2f.tdf                        ;         ;
; E:/Electronic_Exam/2003/program/pro_2003.v ; yes             ; Auto-Found Verilog HDL File            ; E:/Electronic_Exam/2003/program/pro_2003.v                                  ;         ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 10121     ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 18097     ;
;     -- 7 input functions                    ; 21        ;
;     -- 6 input functions                    ; 369       ;
;     -- 5 input functions                    ; 853       ;
;     -- 4 input functions                    ; 3817      ;
;     -- <=3 input functions                  ; 13037     ;
;                                             ;           ;
; Dedicated logic registers                   ; 5825      ;
;                                             ;           ;
; I/O pins                                    ; 35        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 212992    ;
; Total DSP Blocks                            ; 2         ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 4237      ;
; Total fan-out                               ; 84964     ;
; Average fan-out                             ; 3.45      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vga_top                                                                                                ; 18097 (1)         ; 5825 (0)     ; 212992            ; 2          ; 35   ; 0            ; |vga_top                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |cepin:cepin_u5|                                                                                     ; 1988 (333)        ; 390 (390)    ; 0                 ; 2          ; 0    ; 0            ; |vga_top|cepin:cepin_u5                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |div_32_32:div_32_32_inst|                                                                        ; 1655 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|cepin:cepin_u5|div_32_32:div_32_32_inst                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|                                                              ; 1655 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                               ; work         ;
;             |lpm_divide_dhs:auto_generated|                                                             ; 1655 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated                                                                                                                                                                                                                                 ; work         ;
;                |sign_div_unsign_8nh:divider|                                                            ; 1655 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider                                                                                                                                                                                                     ; work         ;
;                   |alt_u_div_m2f:divider|                                                               ; 1655 (1655)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider                                                                                                                                                                               ; work         ;
;    |clk_200:pll_u5|                                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|clk_200:pll_u5                                                                                                                                                                                                                                                                                                                        ; clk_200      ;
;       |clk_200_0002:clk_200_inst|                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|clk_200:pll_u5|clk_200_0002:clk_200_inst                                                                                                                                                                                                                                                                                              ; clk_200      ;
;          |altera_pll:altera_pll_i|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|clk_200:pll_u5|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                      ; work         ;
;    |dds:dds_inst_u1|                                                                                    ; 44 (44)           ; 56 (56)      ; 98304             ; 0          ; 0    ; 0            ; |vga_top|dds:dds_inst_u1                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sin_rom:sin_rom_inst_a|                                                                          ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |vga_top|dds:dds_inst_u1|sin_rom:sin_rom_inst_a                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |vga_top|dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_69f1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |vga_top|dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated                                                                                                                                                                                                                                 ; work         ;
;       |sin_rom:sin_rom_inst_b|                                                                          ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |vga_top|dds:dds_inst_u1|sin_rom:sin_rom_inst_b                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |vga_top|dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_69f1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |vga_top|dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated                                                                                                                                                                                                                                 ; work         ;
;    |key_control:key_control_u2|                                                                         ; 1168 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|key_control:key_control_u2                                                                                                                                                                                                                                                                                                            ; work         ;
;       |div_28_9:div_28_9_inst|                                                                          ; 135 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|key_control:key_control_u2|div_28_9:div_28_9_inst                                                                                                                                                                                                                                                                                     ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|                                                              ; 135 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                     ; work         ;
;             |lpm_divide_7gs:auto_generated|                                                             ; 135 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_7gs:auto_generated                                                                                                                                                                                                                       ; work         ;
;                |sign_div_unsign_2mh:divider|                                                            ; 135 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_7gs:auto_generated|sign_div_unsign_2mh:divider                                                                                                                                                                                           ; work         ;
;                   |alt_u_div_a0f:divider|                                                               ; 135 (135)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_7gs:auto_generated|sign_div_unsign_2mh:divider|alt_u_div_a0f:divider                                                                                                                                                                     ; work         ;
;       |div_48_32:div_48_32_inst|                                                                        ; 1033 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|key_control:key_control_u2|div_48_32:div_48_32_inst                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|                                                              ; 1033 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                   ; work         ;
;             |lpm_divide_lhs:auto_generated|                                                             ; 1033 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_lhs:auto_generated                                                                                                                                                                                                                     ; work         ;
;                |sign_div_unsign_gnh:divider|                                                            ; 1033 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_lhs:auto_generated|sign_div_unsign_gnh:divider                                                                                                                                                                                         ; work         ;
;                   |alt_u_div_63f:divider|                                                               ; 1033 (1033)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_lhs:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_63f:divider                                                                                                                                                                   ; work         ;
;    |rx:rx_u4|                                                                                           ; 96 (96)           ; 158 (158)    ; 0                 ; 0          ; 0    ; 0            ; |vga_top|rx:rx_u4                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 98 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 97 (65)           ; 90 (62)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 675 (1)           ; 4932 (776)   ; 49664             ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 674 (0)           ; 4156 (0)     ; 49664             ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 674 (67)          ; 4156 (1626)  ; 49664             ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 49664             ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_m884:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 49664             ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m884:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 57 (57)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 471 (1)           ; 1956 (1)     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 388 (0)           ; 1940 (0)     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 1164 (1164)  ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 388 (0)           ; 776 (0)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 82 (82)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 41 (12)           ; 439 (0)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 11 (0)            ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_2bi:auto_generated|                                                             ; 11 (11)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2bi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_4vi:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_09i:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 388 (388)    ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 15 (15)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |tx:tx_u3|                                                                                           ; 131 (131)         ; 104 (104)    ; 0                 ; 0          ; 0    ; 0            ; |vga_top|tx:tx_u3                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |vga_control:vga_control|                                                                            ; 13827 (473)       ; 72 (72)      ; 65024             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control                                                                                                                                                                                                                                                                                                               ; work         ;
;       |display_rom:U7|                                                                                  ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|display_rom:U7                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_g9g1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component|altsyncram_g9g1:auto_generated                                                                                                                                                                                                                                 ; work         ;
;       |freq_rom:U12|                                                                                    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|freq_rom:U12                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_00g1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Div10|                                                                                ; 243 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div10                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_lbm:auto_generated|                                                                ; 243 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div10|lpm_divide_lbm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_rlh:divider|                                                               ; 243 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div10|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_sve:divider|                                                                  ; 243 (243)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div10|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_sve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div11|                                                                                ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div11                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_ibm:auto_generated|                                                                ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div11|lpm_divide_ibm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div11|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 155 (155)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div11|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div12|                                                                                ; 625 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div12                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_0dm:auto_generated|                                                                ; 625 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div12|lpm_divide_0dm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_6nh:divider|                                                               ; 625 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div12|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_i2f:divider|                                                                  ; 625 (625)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div12|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div13|                                                                                ; 668 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div13                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_6dm:auto_generated|                                                                ; 668 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div13|lpm_divide_6dm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_cnh:divider|                                                               ; 668 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div13|lpm_divide_6dm:auto_generated|sign_div_unsign_cnh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_u2f:divider|                                                                  ; 668 (668)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div13|lpm_divide_6dm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_u2f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div14|                                                                                ; 658 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div14                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_3dm:auto_generated|                                                                ; 658 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div14|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_anh:divider|                                                               ; 658 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div14|lpm_divide_3dm:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_p2f:divider|                                                                  ; 658 (658)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div14|lpm_divide_3dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_p2f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div15|                                                                                ; 580 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div15                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_vcm:auto_generated|                                                                ; 580 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div15|lpm_divide_vcm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_5nh:divider|                                                               ; 580 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div15|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_g2f:divider|                                                                  ; 580 (580)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div15|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_g2f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div16|                                                                                ; 478 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div16                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_lbm:auto_generated|                                                                ; 478 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div16|lpm_divide_lbm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_rlh:divider|                                                               ; 478 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div16|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_sve:divider|                                                                  ; 478 (478)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div16|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_sve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div17|                                                                                ; 313 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div17                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_ibm:auto_generated|                                                                ; 313 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div17|lpm_divide_ibm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 313 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div17|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 313 (313)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div17|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div18|                                                                                ; 626 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div18                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_0dm:auto_generated|                                                                ; 626 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div18|lpm_divide_0dm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_6nh:divider|                                                               ; 626 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div18|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_i2f:divider|                                                                  ; 626 (626)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div18|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div19|                                                                                ; 669 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div19                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_6dm:auto_generated|                                                                ; 669 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div19|lpm_divide_6dm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_cnh:divider|                                                               ; 669 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div19|lpm_divide_6dm:auto_generated|sign_div_unsign_cnh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_u2f:divider|                                                                  ; 669 (669)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div19|lpm_divide_6dm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_u2f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div20|                                                                                ; 659 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div20                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_3dm:auto_generated|                                                                ; 659 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div20|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_anh:divider|                                                               ; 659 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div20|lpm_divide_3dm:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_p2f:divider|                                                                  ; 659 (659)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div20|lpm_divide_3dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_p2f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div21|                                                                                ; 581 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div21                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_vcm:auto_generated|                                                                ; 581 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div21|lpm_divide_vcm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_5nh:divider|                                                               ; 581 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div21|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_g2f:divider|                                                                  ; 581 (581)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div21|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_g2f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div22|                                                                                ; 479 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div22                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_lbm:auto_generated|                                                                ; 479 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div22|lpm_divide_lbm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_rlh:divider|                                                               ; 479 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div22|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_sve:divider|                                                                  ; 479 (479)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div22|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_sve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div23|                                                                                ; 314 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div23                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_ibm:auto_generated|                                                                ; 314 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div23|lpm_divide_ibm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 314 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div23|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 314 (314)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div23|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div2|                                                                                 ; 384 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div2                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_3dm:auto_generated|                                                                ; 384 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div2|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_anh:divider|                                                               ; 384 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div2|lpm_divide_3dm:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_p2f:divider|                                                                  ; 384 (384)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div2|lpm_divide_3dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_p2f:divider                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div3|                                                                                 ; 306 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div3                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_vcm:auto_generated|                                                                ; 306 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div3|lpm_divide_vcm:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_5nh:divider|                                                               ; 306 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div3|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_g2f:divider|                                                                  ; 306 (306)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div3|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_g2f:divider                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div4|                                                                                 ; 243 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div4                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_lbm:auto_generated|                                                                ; 243 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div4|lpm_divide_lbm:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_rlh:divider|                                                               ; 243 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div4|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_sve:divider|                                                                  ; 243 (243)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div4|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_sve:divider                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div5|                                                                                 ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div5                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_ibm:auto_generated|                                                                ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div5|lpm_divide_ibm:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div5|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 155 (155)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div5|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div8|                                                                                 ; 384 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div8                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_3dm:auto_generated|                                                                ; 384 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div8|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_anh:divider|                                                               ; 384 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div8|lpm_divide_3dm:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_p2f:divider|                                                                  ; 384 (384)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div8|lpm_divide_3dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_p2f:divider                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div9|                                                                                 ; 306 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div9                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_vcm:auto_generated|                                                                ; 306 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div9|lpm_divide_vcm:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_5nh:divider|                                                               ; 306 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div9|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_g2f:divider|                                                                  ; 306 (306)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div9|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_g2f:divider                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Mod0|                                                                                 ; 65 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod0                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_j3m:auto_generated|                                                                ; 65 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod0|lpm_divide_j3m:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_mlh:divider|                                                               ; 65 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_ive:divider|                                                                  ; 65 (65)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Mod11|                                                                                ; 111 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod11                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 111 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod11|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 111 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod11|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 111 (111)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod11|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod12|                                                                                ; 122 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod12                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 122 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod12|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 122 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod12|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 122 (122)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod12|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod13|                                                                                ; 134 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod13                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 134 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod13|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 134 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod13|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 134 (134)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod13|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod14|                                                                                ; 145 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod14                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 145 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod14|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 145 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod14|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 145 (145)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod14|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod15|                                                                                ; 158 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod15                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 158 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod15|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 158 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod15|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 158 (158)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod15|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod16|                                                                                ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod16                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod16|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod16|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 159 (159)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod16|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod17|                                                                                ; 192 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod17                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 192 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod17|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 192 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod17|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 192 (192)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod17|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod18|                                                                                ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod18                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod18|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod18|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 236 (236)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod18|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod19|                                                                                ; 269 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod19                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 269 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod19|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 269 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod19|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 269 (269)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod19|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod1|                                                                                 ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod1                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_f3m:auto_generated|                                                                ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod1|lpm_divide_f3m:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_ilh:divider|                                                               ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod1|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_ave:divider|                                                                  ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod1|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_ave:divider                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Mod20|                                                                                ; 302 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod20                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 302 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod20|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 302 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod20|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 302 (302)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod20|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod21|                                                                                ; 317 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod21                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 317 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod21|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 317 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod21|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 317 (317)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod21|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod22|                                                                                ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod22                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod22|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod22|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 159 (159)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod22|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod23|                                                                                ; 192 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod23                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 192 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod23|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 192 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod23|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 192 (192)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod23|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod24|                                                                                ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod24                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod24|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod24|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 236 (236)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod24|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod25|                                                                                ; 269 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod25                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 269 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod25|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 269 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod25|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 269 (269)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod25|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod26|                                                                                ; 302 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod26                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 302 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod26|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 302 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod26|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 302 (302)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod26|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod27|                                                                                ; 318 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod27                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 318 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod27|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 318 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod27|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 318 (318)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod27|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod2|                                                                                 ; 67 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod2                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_j3m:auto_generated|                                                                ; 67 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod2|lpm_divide_j3m:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_mlh:divider|                                                               ; 67 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod2|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_ive:divider|                                                                  ; 67 (67)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod2|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Mod3|                                                                                 ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod3                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_f3m:auto_generated|                                                                ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod3|lpm_divide_f3m:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_ilh:divider|                                                               ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod3|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_ave:divider|                                                                  ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod3|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_ave:divider                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Mod5|                                                                                 ; 111 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod5                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 111 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod5|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 111 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod5|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 111 (111)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod5|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Mod6|                                                                                 ; 122 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod6                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 122 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod6|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 122 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod6|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 122 (122)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod6|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Mod7|                                                                                 ; 137 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod7                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 137 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod7|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 137 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod7|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 137 (137)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod7|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Mod8|                                                                                 ; 148 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod8                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 148 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod8|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 148 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod8|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 148 (148)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod8|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Mod9|                                                                                 ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod9                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod9|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod9|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 159 (159)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod9|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                               ; work         ;
;       |phrase_rom:U11|                                                                                  ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|phrase_rom:U11                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_l6g1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated                                                                                                                                                                                                                                 ; work         ;
;       |rom_freq:U6|                                                                                     ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_freq:U6                                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_ggg1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component|altsyncram_ggg1:auto_generated                                                                                                                                                                                                                                    ; work         ;
;       |rom_phrase:U10|                                                                                  ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_phrase:U10                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_phrase:U10|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_5ng1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_phrase:U10|altsyncram:altsyncram_component|altsyncram_5ng1:auto_generated                                                                                                                                                                                                                                 ; work         ;
;       |rom_title:U5|                                                                                    ; 0 (0)             ; 0 (0)        ; 15872             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_title:U5                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 15872             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_j0g1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 15872             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_j0g1:auto_generated                                                                                                                                                                                                                                   ; work         ;
;    |vga_drive:vga_drive|                                                                                ; 69 (69)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_drive:vga_drive                                                                                                                                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+
; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152 ; sin.mif         ;
; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152 ; sin.mif         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m884:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 388          ; 128          ; 388          ; 49664 ; None            ;
; vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component|altsyncram_g9g1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384 ; number.mif      ;
; vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; Freq.mif        ;
; vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; phrase.mif      ;
; vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component|altsyncram_ggg1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; born_freq.mif   ;
; vga_control:vga_control|rom_phrase:U10|altsyncram:altsyncram_component|altsyncram_5ng1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; born_phrase.mif ;
; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_j0g1:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; ROM              ; 256          ; 64           ; --           ; --           ; 16384 ; word.mif        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Independent 18x18   ; 2           ; 2.00                ; --                ;
; DSP Block           ; 2           ; --                  ; --                ;
; DSP 18-bit Element  ; 2           ; 2.00                ; --                ;
; Unsigned Multiplier ; 2           ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File                               ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------------------------------+
; Altera ; LPM_DIVIDE   ; 13.1    ; N/A          ; N/A          ; |vga_top|cepin:cepin_u5|div_32_32:div_32_32_inst             ; E:/Electronic_Exam/2003/program/div_32_32.v   ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|dds:dds_inst_u1|sin_rom:sin_rom_inst_a              ; E:/Electronic_Exam/2003/program/sin_rom.v     ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|dds:dds_inst_u1|sin_rom:sin_rom_inst_b              ; E:/Electronic_Exam/2003/program/sin_rom.v     ;
; Altera ; LPM_DIVIDE   ; 13.1    ; N/A          ; N/A          ; |vga_top|key_control:key_control_u2|div_28_9:div_28_9_inst   ; E:/Electronic_Exam/2003/program/div_28_9.v    ;
; Altera ; LPM_DIVIDE   ; 13.1    ; N/A          ; N/A          ; |vga_top|key_control:key_control_u2|div_48_32:div_48_32_inst ; E:/Electronic_Exam/2003/program/div_48_32.v   ;
; Altera ; altera_pll   ; 13.1    ; N/A          ; N/A          ; |vga_top|clk_200:pll_u5                                      ; E:/Electronic_Exam/2003/program/clk_200.v     ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|rom_title:U5                ; E:/Electronic_Exam/2003/program/rom_title.v   ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|rom_freq:U6                 ; E:/Electronic_Exam/2003/program/rom_freq.v    ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|display_rom:U7              ; E:/Electronic_Exam/2003/program/display_rom.v ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|rom_phrase:U10              ; E:/Electronic_Exam/2003/program/rom_phrase.v  ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|phrase_rom:U11              ; E:/Electronic_Exam/2003/program/phrase_rom.v  ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|freq_rom:U12                ; E:/Electronic_Exam/2003/program/freq_rom.v    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |vga_top|cepin:cepin_u5|state1    ;
+------------+------------+------------+------------+
; Name       ; state1.000 ; state1.010 ; state1.001 ;
+------------+------------+------------+------------+
; state1.000 ; 0          ; 0          ; 0          ;
; state1.001 ; 1          ; 0          ; 1          ;
; state1.010 ; 1          ; 1          ; 0          ;
+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------+
; State Machine - |vga_top|cepin:cepin_u5|state ;
+-----------+-----------+-----------+-----------+
; Name      ; state.000 ; state.010 ; state.001 ;
+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ;
; state.001 ; 1         ; 0         ; 1         ;
; state.010 ; 1         ; 1         ; 0         ;
+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+------------------------------------------------+
; State Machine - |vga_top|rx:rx_u4|yiwei_state1 ;
+-----------------+------------------------------+
; Name            ; yiwei_state1.01              ;
+-----------------+------------------------------+
; yiwei_state1.00 ; 0                            ;
; yiwei_state1.01 ; 1                            ;
+-----------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------+
; State Machine - |vga_top|rx:rx_u4|yiwei_state ;
+----------------+------------------------------+
; Name           ; yiwei_state.01               ;
+----------------+------------------------------+
; yiwei_state.00 ; 0                            ;
; yiwei_state.01 ; 1                            ;
+----------------+------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; tx:tx_u3|state_order[1,2]              ; Stuck at GND due to stuck port data_in ;
; tx:tx_u3|uart_begin[0,4]               ; Stuck at GND due to stuck port data_in ;
; rx:rx_u4|rx_state[1,2]                 ; Stuck at GND due to stuck port data_in ;
; rx:rx_u4|rx_state_1[1,2]               ; Stuck at GND due to stuck port data_in ;
; vga_control:vga_control|r[4,7]         ; Stuck at GND due to stuck port data_in ;
; tx:tx_u3|uart_begin[3]                 ; Merged with tx:tx_u3|uart_begin[7]     ;
; tx:tx_u3|uart_end[0,3,4,7]             ; Merged with tx:tx_u3|uart_begin[7]     ;
; tx:tx_u3|uart_begin[2]                 ; Merged with tx:tx_u3|uart_begin[6]     ;
; tx:tx_u3|uart_end[2,6]                 ; Merged with tx:tx_u3|uart_begin[6]     ;
; tx:tx_u3|uart_begin[1]                 ; Merged with tx:tx_u3|uart_begin[5]     ;
; tx:tx_u3|uart_end[1,5]                 ; Merged with tx:tx_u3|uart_begin[5]     ;
; cepin:cepin_u5|state1~6                ; Lost fanout                            ;
; cepin:cepin_u5|state~6                 ; Lost fanout                            ;
; rx:rx_u4|yiwei_state1~6                ; Lost fanout                            ;
; rx:rx_u4|yiwei_state~6                 ; Lost fanout                            ;
; Total Number of Removed Registers = 25 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5825  ;
; Number of registers using Synchronous Clear  ; 346   ;
; Number of registers using Synchronous Load   ; 648   ;
; Number of registers using Asynchronous Clear ; 2449  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1846  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |vga_top|vga_drive:vga_drive|vs_count[10]                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |vga_top|cepin:cepin_u5|fenmu[15]                                                                              ;
; 3:1                ; 40 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |vga_top|cepin:cepin_u5|fenzi[21]                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga_top|tx:tx_u3|state[3]                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga_top|rx:rx_u4|num[2]                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |vga_top|tx:tx_u3|cnt_bps_stop[15]                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add5[3]                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vga_top|vga_control:vga_control|add5[5]                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |vga_top|cepin:cepin_u5|fenmu_temp[26]                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |vga_top|cepin:cepin_u5|fenzi_temp[16]                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |vga_top|cepin:cepin_u5|fgate_cnt[27]                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add6[4]                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_top|vga_control:vga_control|add6[6]                                                                       ;
; 7:1                ; 5 bits    ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add3[2]                                                                       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 0 LEs                ; 25 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add4[0]                                                                       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 0 LEs                ; 25 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add2[0]                                                                       ;
; 45:1               ; 3 bits    ; 90 LEs        ; 6 LEs                ; 84 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add[4]                                                                        ;
; 45:1               ; 5 bits    ; 150 LEs       ; 15 LEs               ; 135 LEs                ; Yes        ; |vga_top|vga_control:vga_control|add[6]                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |vga_top|rx:rx_u4|yiwei_state1                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |vga_top|rx:rx_u4|yiwei_state                                                                                  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux9                                                                          ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux10                                                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux1                                                                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux7                                                                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux22                                                                         ;
; 20:1               ; 5 bits    ; 65 LEs        ; 10 LEs               ; 55 LEs                 ; No         ; |vga_top|vga_control:vga_control|Add15                                                                         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Add15                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_j0g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component|altsyncram_ggg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component|altsyncram_g9g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|rom_phrase:U10|altsyncram:altsyncram_component|altsyncram_5ng1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 12                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; sin.mif              ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_69f1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 12                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; sin.mif              ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_69f1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 48             ; Signed Integer                                                                         ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_lhs ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 28             ; Signed Integer                                                                       ;
; LPM_WIDTHD             ; 9              ; Signed Integer                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_7gs ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_u3 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; BPS_9600       ; 5208  ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_200:pll_u5|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i ;
+--------------------------------------+----------------+-------------------------------------------------------+
; Parameter Name                       ; Value          ; Type                                                  ;
+--------------------------------------+----------------+-------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz       ; String                                                ;
; fractional_vco_multiplier            ; false          ; String                                                ;
; pll_type                             ; General        ; String                                                ;
; pll_subtype                          ; General        ; String                                                ;
; number_of_clocks                     ; 1              ; Signed Integer                                        ;
; operation_mode                       ; direct         ; String                                                ;
; deserialization_factor               ; 4              ; Signed Integer                                        ;
; data_rate                            ; 0              ; Signed Integer                                        ;
; sim_additional_refclk_cycles_to_lock ; 0              ; Signed Integer                                        ;
; output_clock_frequency0              ; 200.000000 MHz ; String                                                ;
; phase_shift0                         ; 0 ps           ; String                                                ;
; duty_cycle0                          ; 50             ; Signed Integer                                        ;
; output_clock_frequency1              ; 0 MHz          ; String                                                ;
; phase_shift1                         ; 0 ps           ; String                                                ;
; duty_cycle1                          ; 50             ; Signed Integer                                        ;
; output_clock_frequency2              ; 0 MHz          ; String                                                ;
; phase_shift2                         ; 0 ps           ; String                                                ;
; duty_cycle2                          ; 50             ; Signed Integer                                        ;
; output_clock_frequency3              ; 0 MHz          ; String                                                ;
; phase_shift3                         ; 0 ps           ; String                                                ;
; duty_cycle3                          ; 50             ; Signed Integer                                        ;
; output_clock_frequency4              ; 0 MHz          ; String                                                ;
; phase_shift4                         ; 0 ps           ; String                                                ;
; duty_cycle4                          ; 50             ; Signed Integer                                        ;
; output_clock_frequency5              ; 0 MHz          ; String                                                ;
; phase_shift5                         ; 0 ps           ; String                                                ;
; duty_cycle5                          ; 50             ; Signed Integer                                        ;
; output_clock_frequency6              ; 0 MHz          ; String                                                ;
; phase_shift6                         ; 0 ps           ; String                                                ;
; duty_cycle6                          ; 50             ; Signed Integer                                        ;
; output_clock_frequency7              ; 0 MHz          ; String                                                ;
; phase_shift7                         ; 0 ps           ; String                                                ;
; duty_cycle7                          ; 50             ; Signed Integer                                        ;
; output_clock_frequency8              ; 0 MHz          ; String                                                ;
; phase_shift8                         ; 0 ps           ; String                                                ;
; duty_cycle8                          ; 50             ; Signed Integer                                        ;
; output_clock_frequency9              ; 0 MHz          ; String                                                ;
; phase_shift9                         ; 0 ps           ; String                                                ;
; duty_cycle9                          ; 50             ; Signed Integer                                        ;
; output_clock_frequency10             ; 0 MHz          ; String                                                ;
; phase_shift10                        ; 0 ps           ; String                                                ;
; duty_cycle10                         ; 50             ; Signed Integer                                        ;
; output_clock_frequency11             ; 0 MHz          ; String                                                ;
; phase_shift11                        ; 0 ps           ; String                                                ;
; duty_cycle11                         ; 50             ; Signed Integer                                        ;
; output_clock_frequency12             ; 0 MHz          ; String                                                ;
; phase_shift12                        ; 0 ps           ; String                                                ;
; duty_cycle12                         ; 50             ; Signed Integer                                        ;
; output_clock_frequency13             ; 0 MHz          ; String                                                ;
; phase_shift13                        ; 0 ps           ; String                                                ;
; duty_cycle13                         ; 50             ; Signed Integer                                        ;
; output_clock_frequency14             ; 0 MHz          ; String                                                ;
; phase_shift14                        ; 0 ps           ; String                                                ;
; duty_cycle14                         ; 50             ; Signed Integer                                        ;
; output_clock_frequency15             ; 0 MHz          ; String                                                ;
; phase_shift15                        ; 0 ps           ; String                                                ;
; duty_cycle15                         ; 50             ; Signed Integer                                        ;
; output_clock_frequency16             ; 0 MHz          ; String                                                ;
; phase_shift16                        ; 0 ps           ; String                                                ;
; duty_cycle16                         ; 50             ; Signed Integer                                        ;
; output_clock_frequency17             ; 0 MHz          ; String                                                ;
; phase_shift17                        ; 0 ps           ; String                                                ;
; duty_cycle17                         ; 50             ; Signed Integer                                        ;
; m_cnt_hi_div                         ; 1              ; Signed Integer                                        ;
; m_cnt_lo_div                         ; 1              ; Signed Integer                                        ;
; m_cnt_bypass_en                      ; false          ; String                                                ;
; m_cnt_odd_div_duty_en                ; false          ; String                                                ;
; n_cnt_hi_div                         ; 1              ; Signed Integer                                        ;
; n_cnt_lo_div                         ; 1              ; Signed Integer                                        ;
; n_cnt_bypass_en                      ; false          ; String                                                ;
; n_cnt_odd_div_duty_en                ; false          ; String                                                ;
; c_cnt_hi_div0                        ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div0                        ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en0                     ; false          ; String                                                ;
; c_cnt_in_src0                        ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en0               ; false          ; String                                                ;
; c_cnt_prst0                          ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst0                   ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div1                        ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div1                        ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en1                     ; false          ; String                                                ;
; c_cnt_in_src1                        ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en1               ; false          ; String                                                ;
; c_cnt_prst1                          ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst1                   ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div2                        ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div2                        ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en2                     ; false          ; String                                                ;
; c_cnt_in_src2                        ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en2               ; false          ; String                                                ;
; c_cnt_prst2                          ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst2                   ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div3                        ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div3                        ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en3                     ; false          ; String                                                ;
; c_cnt_in_src3                        ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en3               ; false          ; String                                                ;
; c_cnt_prst3                          ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst3                   ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div4                        ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div4                        ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en4                     ; false          ; String                                                ;
; c_cnt_in_src4                        ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en4               ; false          ; String                                                ;
; c_cnt_prst4                          ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst4                   ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div5                        ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div5                        ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en5                     ; false          ; String                                                ;
; c_cnt_in_src5                        ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en5               ; false          ; String                                                ;
; c_cnt_prst5                          ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst5                   ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div6                        ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div6                        ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en6                     ; false          ; String                                                ;
; c_cnt_in_src6                        ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en6               ; false          ; String                                                ;
; c_cnt_prst6                          ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst6                   ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div7                        ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div7                        ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en7                     ; false          ; String                                                ;
; c_cnt_in_src7                        ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en7               ; false          ; String                                                ;
; c_cnt_prst7                          ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst7                   ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div8                        ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div8                        ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en8                     ; false          ; String                                                ;
; c_cnt_in_src8                        ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en8               ; false          ; String                                                ;
; c_cnt_prst8                          ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst8                   ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div9                        ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div9                        ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en9                     ; false          ; String                                                ;
; c_cnt_in_src9                        ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en9               ; false          ; String                                                ;
; c_cnt_prst9                          ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst9                   ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div10                       ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div10                       ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en10                    ; false          ; String                                                ;
; c_cnt_in_src10                       ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en10              ; false          ; String                                                ;
; c_cnt_prst10                         ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst10                  ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div11                       ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div11                       ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en11                    ; false          ; String                                                ;
; c_cnt_in_src11                       ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en11              ; false          ; String                                                ;
; c_cnt_prst11                         ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst11                  ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div12                       ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div12                       ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en12                    ; false          ; String                                                ;
; c_cnt_in_src12                       ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en12              ; false          ; String                                                ;
; c_cnt_prst12                         ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst12                  ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div13                       ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div13                       ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en13                    ; false          ; String                                                ;
; c_cnt_in_src13                       ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en13              ; false          ; String                                                ;
; c_cnt_prst13                         ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst13                  ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div14                       ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div14                       ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en14                    ; false          ; String                                                ;
; c_cnt_in_src14                       ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en14              ; false          ; String                                                ;
; c_cnt_prst14                         ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst14                  ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div15                       ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div15                       ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en15                    ; false          ; String                                                ;
; c_cnt_in_src15                       ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en15              ; false          ; String                                                ;
; c_cnt_prst15                         ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst15                  ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div16                       ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div16                       ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en16                    ; false          ; String                                                ;
; c_cnt_in_src16                       ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en16              ; false          ; String                                                ;
; c_cnt_prst16                         ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst16                  ; 0              ; Signed Integer                                        ;
; c_cnt_hi_div17                       ; 1              ; Signed Integer                                        ;
; c_cnt_lo_div17                       ; 1              ; Signed Integer                                        ;
; c_cnt_bypass_en17                    ; false          ; String                                                ;
; c_cnt_in_src17                       ; ph_mux_clk     ; String                                                ;
; c_cnt_odd_div_duty_en17              ; false          ; String                                                ;
; c_cnt_prst17                         ; 1              ; Signed Integer                                        ;
; c_cnt_ph_mux_prst17                  ; 0              ; Signed Integer                                        ;
; pll_vco_div                          ; 1              ; Signed Integer                                        ;
; pll_output_clk_frequency             ; 0 MHz          ; String                                                ;
; pll_cp_current                       ; 0              ; Signed Integer                                        ;
; pll_bwctrl                           ; 0              ; Signed Integer                                        ;
; pll_fractional_division              ; 1              ; Signed Integer                                        ;
; pll_fractional_cout                  ; 24             ; Signed Integer                                        ;
; pll_dsm_out_sel                      ; 1st_order      ; String                                                ;
; mimic_fbclk_type                     ; gclk           ; String                                                ;
; pll_fbclk_mux_1                      ; glb            ; String                                                ;
; pll_fbclk_mux_2                      ; fb_1           ; String                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk     ; String                                                ;
; pll_vcoph_div                        ; 1              ; Signed Integer                                        ;
; refclk1_frequency                    ; 0 MHz          ; String                                                ;
; pll_clkin_0_src                      ; clk_0          ; String                                                ;
; pll_clkin_1_src                      ; clk_0          ; String                                                ;
; pll_clk_loss_sw_en                   ; false          ; String                                                ;
; pll_auto_clk_sw_en                   ; false          ; String                                                ;
; pll_manu_clk_sw_en                   ; false          ; String                                                ;
; pll_clk_sw_dly                       ; 0              ; Signed Integer                                        ;
+--------------------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cepin:cepin_u5 ;
+----------------+-----------+--------------------------------+
; Parameter Name ; Value     ; Type                           ;
+----------------+-----------+--------------------------------+
; F_1S           ; 199999999 ; Signed Integer                 ;
+----------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 40             ; Signed Integer                                                             ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_dhs ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; F1             ; 104857 ; Signed Integer                             ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 64                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; word.mif             ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_j0g1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; born_freq.mif        ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_ggg1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; number.mif           ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_g9g1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|rom_phrase:U10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; born_phrase.mif      ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_5ng1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; phrase.mif           ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_l6g1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; Freq.mif             ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_00g1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_drive:vga_drive ;
+----------------+-------------+-----------------------------------+
; Parameter Name ; Value       ; Type                              ;
+----------------+-------------+-----------------------------------+
; H_END          ; 10000100000 ; Unsigned Binary                   ;
; HA             ; 00001010000 ; Unsigned Binary                   ;
; HB             ; 00010100000 ; Unsigned Binary                   ;
; HC             ; 01100100000 ; Unsigned Binary                   ;
; HD             ; 00000010000 ; Unsigned Binary                   ;
; V_END          ; 01001110001 ; Unsigned Binary                   ;
; VO             ; 00000000011 ; Unsigned Binary                   ;
; VP             ; 00000010101 ; Unsigned Binary                   ;
; VQ             ; 01001011000 ; Unsigned Binary                   ;
; VR             ; 00000000001 ; Unsigned Binary                   ;
+----------------+-------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 388                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 388                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_node_crc_hiword                             ; 9120                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_node_crc_loword                             ; 4691                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 1185                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 6              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 2              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_f3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 6              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 2              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_f3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 14             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod5 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div8 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 14             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod11 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div12 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 20             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod15 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div10 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_lbm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod13 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div11 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod14 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div9 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_vcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod12 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod9 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div4 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 7              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_lbm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod7 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div5 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod8 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_vcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod6 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod27 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div23 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod26 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div21 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_vcm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod24 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div22 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_lbm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod25 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div20 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 14             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod23 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div18 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 20             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div19 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 17             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_6dm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod22 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div13 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 17             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_6dm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod16 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod21 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div17 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod20 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div15 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_vcm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod18 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div16 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_lbm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod19 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div14 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 14             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod17 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                      ;
; Entity Instance                           ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 12                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                 ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 12                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                 ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 64                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 16                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|rom_phrase:U10|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|freq_rom:U12"                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (62 bits) it drives.  The 30 most-significant bit(s) in the port expression will be connected to GND.          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|phrase_rom:U11"                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (62 bits) it drives.  The 30 most-significant bit(s) in the port expression will be connected to GND.          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|rom_phrase:U10"                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (62 bits) it drives.  The 30 most-significant bit(s) in the port expression will be connected to GND.          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|rom_freq:U6"                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (62 bits) it drives.  The 30 most-significant bit(s) in the port expression will be connected to GND.          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|rom_title:U5"                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (62 bits) it drives; bit(s) "q[63..62]" have no fanouts                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control"                                                                                                                                    ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; born_pinlv ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "born_pinlv[31..16]" will be connected to GND. ;
; born_phase ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "born_phase[31..16]" will be connected to GND. ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cepin:cepin_u5|div_32_32:div_32_32_inst"                                                                             ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; quotient[39..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; remain           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_200:pll_u5"                                                                                            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx:rx_u4"                                                                                                 ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_rx_pinlv_data[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_rx_phase_data[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_control:key_control_u2|div_28_9:div_28_9_inst"                                                                                                                                             ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; denom            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; denom[6..5]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; denom[2..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; denom[8]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; denom[7]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; denom[4]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; denom[3]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; numer[11..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; quotient[27..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; remain           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_control:key_control_u2|div_48_32:div_48_32_inst"                                                                 ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; denom[23..19]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; denom[15..12]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; denom[31..26]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; denom[11..8]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; denom[6..0]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; denom[25]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; denom[24]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; denom[18]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; denom[17]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; denom[16]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; denom[7]         ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; numer[31..0]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; quotient[47..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; remain           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds:dds_inst_u1"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; da_out_a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; da_out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 388                 ; 388              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:01:08     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                   ;
+-------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                                               ; Details ;
+-------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cepin:cepin_u5|cnt_al[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[0]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[0]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[10]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[10]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[10]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[10]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[11]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[11]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[11]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[11]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[12]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[12]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[12]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[12]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[13]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[13]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[13]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[13]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[14]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[14]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[14]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[14]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[15]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[15]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[15]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[15]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[16]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[16]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[16]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[16]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[17]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[17]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[17]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[17]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[18]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[18]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[18]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[18]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[19]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[19]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[19]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[19]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[1]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[1]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[20]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[20]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[20]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[20]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[21]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[21]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[21]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[21]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[22]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[22]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[22]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[22]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[23]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[23]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[23]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[23]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[24]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[24]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[24]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[24]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[25]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[25]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[25]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[25]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[26]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[26]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[26]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[26]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[27]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[27]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[27]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[27]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[28]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[28]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[28]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[28]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[29]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[29]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[29]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[29]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[2]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[2]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[30]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[30]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[30]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[30]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[31]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[31]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[31]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[31]                                                                                                                                                       ; N/A     ;
; cepin:cepin_u5|cnt_al[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[3]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[3]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[4]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[4]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[5]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[5]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[6]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[6]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[7]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[7]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[8]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[8]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[8]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[8]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[9]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[9]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al[9]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al[9]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[0]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[0]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[10]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[10]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[11]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[11]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[12]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[12]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[13]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[13]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[14]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[14]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[15]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[15]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[16]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[16]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[16]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[16]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[17]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[17]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[17]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[17]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[18]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[18]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[18]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[18]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[19]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[19]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[19]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[19]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[1]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[1]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[20]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[20]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[20]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[20]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[21]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[21]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[21]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[21]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[22]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[22]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[22]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[22]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[23]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[23]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[23]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[23]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[24]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[24]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[24]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[24]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[25]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[25]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[25]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[25]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[26]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[26]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[26]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[26]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[27]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[27]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[27]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[27]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[28]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[28]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[28]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[28]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[29]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[29]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[29]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[29]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[2]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[2]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[30]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[30]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[30]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[30]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[31]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[31]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[31]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[31]                                                                                                                                                  ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[3]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[3]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[4]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[4]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[5]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[5]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[6]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[6]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[7]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[7]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[8]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[8]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[9]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_al_temp[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_al_temp[9]                                                                                                                                                   ; N/A     ;
; cepin:cepin_u5|cnt_cycle[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[0]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[0]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[10]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[10]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[11]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[11]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[12]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[12]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[13]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[13]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[14]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[14]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[15]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[15]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[16]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[16]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[16]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[16]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[17]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[17]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[17]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[17]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[18]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[18]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[18]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[18]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[19]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[19]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[19]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[19]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[1]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[1]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[20]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[20]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[20]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[20]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[21]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[21]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[21]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[21]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[22]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[22]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[22]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[22]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[23]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[23]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[23]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[23]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[24]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[24]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[24]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[24]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[25]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[25]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[25]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[25]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[26]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[26]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[26]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[26]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[27]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[27]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[27]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[27]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[28]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[28]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[28]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[28]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[29]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[29]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[29]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[29]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[2]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[2]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[30]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[30]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[30]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[30]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[31]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[31]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[31]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[31]                                                                                                                                                    ; N/A     ;
; cepin:cepin_u5|cnt_cycle[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[3]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[3]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[4]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[4]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[5]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[5]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[6]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[6]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[7]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[7]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[8]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[8]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[9]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|cnt_cycle[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|cnt_cycle[9]                                                                                                                                                     ; N/A     ;
; cepin:cepin_u5|fenmu[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[0]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[0]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[10]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[10]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[11]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[11]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[12]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[12]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[13]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[13]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[14]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[14]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[15]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[15]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[16]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[16]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[17]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[17]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[18]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[18]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[19]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[19]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[1]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[1]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[20]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[20]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[21]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[21]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[22]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[22]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[23]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[23]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[24]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[24]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[25]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[25]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[26]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[26]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[27]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[27]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[28]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[28]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[29]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[29]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[2]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[2]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[30]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[30]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[31]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[31]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenmu[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[3]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[3]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[4]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[4]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[5]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[5]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[6]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[6]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[7]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[7]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[8]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[8]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[9]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenmu[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenmu[9]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[0]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[0]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[10]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[10]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[11]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[11]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[12]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[12]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[13]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[13]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[14]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[14]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[15]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[15]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[16]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[16]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[17]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[17]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[18]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[18]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[19]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[19]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[1]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[1]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[20]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[20]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[21]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[21]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[22]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[22]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[23]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[23]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[24]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[24]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[25]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[25]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[26]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[26]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[27]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[27]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[28]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[28]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[29]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[29]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[2]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[2]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[30]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[30]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[31]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[31]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[32]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[32]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[32]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[32]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[33]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[33]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[33]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[33]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[34]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[34]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[34]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[34]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[35]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[35]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[35]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[35]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[36]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[36]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[36]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[36]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[37]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[37]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[37]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[37]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[38]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[38]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[38]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[38]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[39]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[39]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[39]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[39]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|fenzi[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[3]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[3]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[4]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[4]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[5]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[5]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[6]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[6]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[7]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[7]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[8]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[8]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[9]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|fenzi[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|fenzi[9]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|phase[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_34~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_34~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1189]~_wirecell ; N/A     ;
; cepin:cepin_u5|phase[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1189]~_wirecell ; N/A     ;
; cepin:cepin_u5|phase[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1148]~_wirecell ; N/A     ;
; cepin:cepin_u5|phase[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1148]~_wirecell ; N/A     ;
; cepin:cepin_u5|phase[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1107]~_wirecell ; N/A     ;
; cepin:cepin_u5|phase[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1107]~_wirecell ; N/A     ;
; cepin:cepin_u5|phase[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1066]~_wirecell ; N/A     ;
; cepin:cepin_u5|phase[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1066]~_wirecell ; N/A     ;
; cepin:cepin_u5|phase[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1025]~_wirecell ; N/A     ;
; cepin:cepin_u5|phase[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1025]~_wirecell ; N/A     ;
; cepin:cepin_u5|phase[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[984]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[984]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[943]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[943]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[902]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[902]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[861]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[861]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[820]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[820]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_33~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_33~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[779]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[779]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[738]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[738]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[697]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[697]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[656]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[656]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[615]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[615]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[574]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[574]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[533]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[533]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[492]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[492]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[451]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[451]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[410]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[410]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_32~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_32~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[369]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[369]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[328]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[328]~_wirecell  ; N/A     ;
; cepin:cepin_u5|phase[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_31~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_31~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_30~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_30~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_29~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_29~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_28~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_28~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_27~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_27~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_26~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_26~1_wirecell        ; N/A     ;
; cepin:cepin_u5|phase[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1230]~_wirecell ; N/A     ;
; cepin:cepin_u5|phase[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1230]~_wirecell ; N/A     ;
; cepin:cepin_u5|pinlv[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[0]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[0]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[10]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[10]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[11]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[11]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[12]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[12]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[13]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[13]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[14]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[14]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[15]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[15]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[16]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[16]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[17]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[17]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[18]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[18]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[19]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[19]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[1]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[1]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[20]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[20]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[21]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[21]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[22]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[22]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[23]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[23]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[24]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[24]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[25]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[25]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[26]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[26]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[27]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[27]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[28]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[28]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[29]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[29]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[2]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[2]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[30]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[30]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[31]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[31]                                                                                                                                                        ; N/A     ;
; cepin:cepin_u5|pinlv[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[3]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[3]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[4]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[4]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[5]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[5]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[6]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[6]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[7]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[7]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[8]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[8]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[9]                                                                                                                                                         ; N/A     ;
; cepin:cepin_u5|pinlv[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cepin:cepin_u5|pinlv[9]                                                                                                                                                         ; N/A     ;
; clk                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                                                                                                                                                             ; N/A     ;
; dds:dds_inst_u1|da_out_a[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[0]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[0]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[10]                                                                   ; N/A     ;
; dds:dds_inst_u1|da_out_a[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[10]                                                                   ; N/A     ;
; dds:dds_inst_u1|da_out_a[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[11]                                                                   ; N/A     ;
; dds:dds_inst_u1|da_out_a[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[11]                                                                   ; N/A     ;
; dds:dds_inst_u1|da_out_a[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[1]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[1]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[2]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[2]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[3]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[3]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[4]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[4]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[5]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[5]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[6]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[6]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[7]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[7]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[8]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[8]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[9]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_a[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[9]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[0]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[0]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[10]                                                                   ; N/A     ;
; dds:dds_inst_u1|da_out_b[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[10]                                                                   ; N/A     ;
; dds:dds_inst_u1|da_out_b[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[11]                                                                   ; N/A     ;
; dds:dds_inst_u1|da_out_b[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[11]                                                                   ; N/A     ;
; dds:dds_inst_u1|da_out_b[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[1]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[1]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[2]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[2]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[3]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[3]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[4]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[4]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[5]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[5]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[6]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[6]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[7]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[7]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[8]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[8]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[9]                                                                    ; N/A     ;
; dds:dds_inst_u1|da_out_b[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated|q_a[9]                                                                    ; N/A     ;
; key_control:key_control_u2|fout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[0]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[0]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[10]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|fout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[10]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|fout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[11]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|fout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[11]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|fout[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[12]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|fout[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[12]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|fout[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[13]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|fout[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[13]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|fout[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[14]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|fout[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[14]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|fout[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[15]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|fout[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[15]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|fout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[1]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[1]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[2]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[2]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[3]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[3]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[4]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[4]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[5]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[5]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[6]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[6]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[7]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[7]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[8]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[8]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[9]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|fout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[9]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[0]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[0]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[10]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|pout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[10]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|pout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[11]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|pout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[11]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|pout[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[12]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|pout[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[12]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|pout[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[13]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|pout[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[13]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|pout[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[14]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|pout[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[14]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|pout[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[15]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|pout[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[15]                                                                                                                                                 ; N/A     ;
; key_control:key_control_u2|pout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[1]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[1]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[2]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[2]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[3]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[3]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[4]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[4]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[5]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[5]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[6]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[6]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[7]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[7]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[8]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[8]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[9]                                                                                                                                                  ; N/A     ;
; key_control:key_control_u2|pout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[9]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[0]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[0]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[10]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[10]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[11]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[11]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[12]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[12]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[13]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[13]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[14]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[14]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[15]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[15]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[16]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[16]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[17]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[17]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[18]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[18]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[19]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[19]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[1]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[1]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[20]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[20]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[21]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[21]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[22]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[22]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[23]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[23]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[24]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[24]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[25]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[25]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[26]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[26]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[27]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[27]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[28]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[28]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[29]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[29]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[2]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[2]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[30]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[30]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[31]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[31]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[3]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[3]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[4]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[4]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[5]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[5]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[6]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[6]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[7]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[7]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[8]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[8]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[9]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_phase_data[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_phase_data[9]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[0]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[0]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[10]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[10]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[11]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[11]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[12]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[12]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[13]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[13]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[14]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[14]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[15]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[15]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[16]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[16]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[17]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[17]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[18]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[18]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[19]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[19]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[1]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[1]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[20]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[20]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[21]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[21]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[22]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[22]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[23]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[23]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[24]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[24]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[25]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[25]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[26]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[26]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[27]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[27]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[28]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[28]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[29]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[29]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[2]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[2]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[30]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[30]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[31]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[31]                                                                                                                                                 ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[3]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[3]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[4]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[4]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[5]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[5]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[6]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[6]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[7]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[7]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[8]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[8]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[9]                                                                                                                                                  ; N/A     ;
; rx:rx_u4|uart_rx_pinlv_data[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx:rx_u4|uart_rx_pinlv_data[9]                                                                                                                                                  ; N/A     ;
; sig_in                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sig_in                                                                                                                                                                          ; N/A     ;
; sig_in                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sig_in                                                                                                                                                                          ; N/A     ;
; sig_in1                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sig_in1                                                                                                                                                                         ; N/A     ;
; sig_in1                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sig_in1                                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[0]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[0]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[10]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[10]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[11]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[11]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[12]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[12]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[13]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[13]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[14]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[14]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[15]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[15]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[16]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[16]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[16]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[16]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[17]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[17]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[17]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[17]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[18]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[18]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[18]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[18]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[19]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[19]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[19]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[19]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[1]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[1]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[20]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[20]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[20]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[20]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[21]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[21]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[21]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[21]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[22]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[22]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[22]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[22]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[23]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[23]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[23]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[23]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[24]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[24]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[24]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[24]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[25]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[25]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[25]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[25]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[26]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[26]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[26]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[26]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[27]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[27]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[27]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[27]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[28]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[28]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[28]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[28]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[29]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[29]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[29]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[29]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[2]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[2]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[30]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[30]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[30]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[30]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[31]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[31]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[31]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[31]                                                                                                                                                         ; N/A     ;
; tx:tx_u3|uart_value[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[3]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[3]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[4]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[4]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[5]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[5]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[6]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[6]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[7]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[7]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[8]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[8]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[9]                                                                                                                                                          ; N/A     ;
; tx:tx_u3|uart_value[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_value[9]                                                                                                                                                          ; N/A     ;
; uart_rx                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uart_rx                                                                                                                                                                         ; N/A     ;
; uart_rx                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uart_rx                                                                                                                                                                         ; N/A     ;
; uart_tx                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_tx                                                                                                                                                                ; N/A     ;
; uart_tx                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; tx:tx_u3|uart_tx                                                                                                                                                                ; N/A     ;
+-------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jul 21 11:12:57 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pro_2003 -c pro_2003
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file vga_drive.v
    Info (12023): Found entity 1: vga_drive
Info (12021): Found 1 design units, including 1 entities, in source file vga_control.v
    Info (12023): Found entity 1: vga_control
Info (12021): Found 1 design units, including 1 entities, in source file sin_rom.v
    Info (12023): Found entity 1: sin_rom
Info (12021): Found 1 design units, including 1 entities, in source file iss_1.v
    Info (12023): Found entity 1: iss_1
Info (12021): Found 1 design units, including 1 entities, in source file mul_32_16.v
    Info (12023): Found entity 1: mul_32_16
Info (12021): Found 1 design units, including 1 entities, in source file mul_12_16.v
    Info (12023): Found entity 1: mul_12_16
Info (12021): Found 1 design units, including 1 entities, in source file div_48_32.v
    Info (12023): Found entity 1: div_48_32
Info (12021): Found 1 design units, including 1 entities, in source file div_28_9.v
    Info (12023): Found entity 1: div_28_9
Info (12021): Found 1 design units, including 1 entities, in source file clk_200.v
    Info (12023): Found entity 1: clk_200
Info (12021): Found 1 design units, including 1 entities, in source file clk_200/clk_200_0002.v
    Info (12023): Found entity 1: clk_200_0002
Info (12021): Found 1 design units, including 1 entities, in source file div_32_32.v
    Info (12023): Found entity 1: div_32_32
Info (12021): Found 1 design units, including 1 entities, in source file rom_title.v
    Info (12023): Found entity 1: rom_title
Info (12021): Found 1 design units, including 1 entities, in source file vga_top.v
    Info (12023): Found entity 1: vga_top
Info (12021): Found 1 design units, including 1 entities, in source file display_rom.v
    Info (12023): Found entity 1: display_rom
Info (12021): Found 1 design units, including 1 entities, in source file bin_to_bcd.v
    Info (12023): Found entity 1: bin_to_bcd_1
Info (12021): Found 1 design units, including 1 entities, in source file rom_phrase.v
    Info (12023): Found entity 1: rom_phrase
Info (12021): Found 1 design units, including 1 entities, in source file phrase_rom.v
    Info (12023): Found entity 1: phrase_rom
Info (12021): Found 1 design units, including 1 entities, in source file freq_rom.v
    Info (12023): Found entity 1: freq_rom
Info (12021): Found 1 design units, including 1 entities, in source file rom_freq.v
    Info (12023): Found entity 1: rom_freq
Info (12021): Found 1 design units, including 1 entities, in source file rom_symbol.v
    Info (12023): Found entity 1: rom_symbol
Info (12127): Elaborating entity "vga_top" for the top level hierarchy
Warning (12125): Using design file dds.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dds
Info (12128): Elaborating entity "dds" for hierarchy "dds:dds_inst_u1"
Info (12128): Elaborating entity "sin_rom" for hierarchy "dds:dds_inst_u1|sin_rom:sin_rom_inst_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_69f1.tdf
    Info (12023): Found entity 1: altsyncram_69f1
Info (12128): Elaborating entity "altsyncram_69f1" for hierarchy "dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated"
Warning (12125): Using design file key_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: key_control
Info (12128): Elaborating entity "key_control" for hierarchy "key_control:key_control_u2"
Info (12128): Elaborating entity "div_48_32" for hierarchy "key_control:key_control_u2|div_48_32:div_48_32_inst"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "48"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lhs.tdf
    Info (12023): Found entity 1: lpm_divide_lhs
Info (12128): Elaborating entity "lpm_divide_lhs" for hierarchy "key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_lhs:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_gnh
Info (12128): Elaborating entity "sign_div_unsign_gnh" for hierarchy "key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_lhs:auto_generated|sign_div_unsign_gnh:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_63f.tdf
    Info (12023): Found entity 1: alt_u_div_63f
Info (12128): Elaborating entity "alt_u_div_63f" for hierarchy "key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_lhs:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_63f:divider"
Info (12128): Elaborating entity "div_28_9" for hierarchy "key_control:key_control_u2|div_28_9:div_28_9_inst"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "9"
    Info (12134): Parameter "lpm_widthn" = "28"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7gs.tdf
    Info (12023): Found entity 1: lpm_divide_7gs
Info (12128): Elaborating entity "lpm_divide_7gs" for hierarchy "key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_7gs:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2mh
Info (12128): Elaborating entity "sign_div_unsign_2mh" for hierarchy "key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_7gs:auto_generated|sign_div_unsign_2mh:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a0f.tdf
    Info (12023): Found entity 1: alt_u_div_a0f
Info (12128): Elaborating entity "alt_u_div_a0f" for hierarchy "key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_7gs:auto_generated|sign_div_unsign_2mh:divider|alt_u_div_a0f:divider"
Warning (12125): Using design file tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: tx
Info (12128): Elaborating entity "tx" for hierarchy "tx:tx_u3"
Warning (10230): Verilog HDL assignment warning at tx.v(39): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at tx.v(59): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at tx.v(109): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at tx.v(265): truncated value with size 32 to match size of target (3)
Warning (12125): Using design file rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rx
Info (12128): Elaborating entity "rx" for hierarchy "rx:rx_u4"
Warning (10230): Verilog HDL assignment warning at rx.v(44): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rx.v(77): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at rx.v(114): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rx.v(143): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at rx.v(223): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "clk_200" for hierarchy "clk_200:pll_u5"
Info (12128): Elaborating entity "clk_200_0002" for hierarchy "clk_200:pll_u5|clk_200_0002:clk_200_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "clk_200:pll_u5|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clk_200:pll_u5|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "clk_200:pll_u5|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (12125): Using design file cepin.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cepin
Info (12128): Elaborating entity "cepin" for hierarchy "cepin:cepin_u5"
Warning (10230): Verilog HDL assignment warning at cepin.v(42): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cepin.v(156): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cepin.v(176): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cepin.v(336): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at cepin.v(384): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "div_32_32" for hierarchy "cepin:cepin_u5|div_32_32:div_32_32_inst"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "40"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dhs.tdf
    Info (12023): Found entity 1: lpm_divide_dhs
Info (12128): Elaborating entity "lpm_divide_dhs" for hierarchy "cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh
Info (12128): Elaborating entity "sign_div_unsign_8nh" for hierarchy "cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf
    Info (12023): Found entity 1: alt_u_div_m2f
Info (12128): Elaborating entity "alt_u_div_m2f" for hierarchy "cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider"
Info (12128): Elaborating entity "vga_control" for hierarchy "vga_control:vga_control"
Warning (10036): Verilog HDL or VHDL warning at vga_control.v(70): object "f1_1_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_control.v(79): object "f1_2_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_control.v(80): object "f1_2_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_control.v(94): object "p1_1_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_control.v(103): object "p1_2_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_control.v(104): object "p1_2_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_control.v(112): object "f2_1_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_control.v(121): object "f2_2_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_control.v(122): object "f2_2_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_control.v(131): object "p2_1_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_control.v(140): object "p2_2_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_control.v(141): object "p2_2_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_control.v(199): object "add7" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at vga_control.v(154): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(155): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(156): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(157): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(158): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(159): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(160): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(164): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(165): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(166): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(167): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(168): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(169): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(170): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(174): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(175): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(176): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(177): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(178): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(179): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(180): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(185): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(186): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(187): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(188): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(189): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(190): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(191): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "rom_title" for hierarchy "vga_control:vga_control|rom_title:U5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "word.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j0g1.tdf
    Info (12023): Found entity 1: altsyncram_j0g1
Info (12128): Elaborating entity "altsyncram_j0g1" for hierarchy "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_j0g1:auto_generated"
Info (12128): Elaborating entity "rom_freq" for hierarchy "vga_control:vga_control|rom_freq:U6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "born_freq.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ggg1.tdf
    Info (12023): Found entity 1: altsyncram_ggg1
Info (12128): Elaborating entity "altsyncram_ggg1" for hierarchy "vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component|altsyncram_ggg1:auto_generated"
Info (12128): Elaborating entity "display_rom" for hierarchy "vga_control:vga_control|display_rom:U7"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "number.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g9g1.tdf
    Info (12023): Found entity 1: altsyncram_g9g1
Info (12128): Elaborating entity "altsyncram_g9g1" for hierarchy "vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component|altsyncram_g9g1:auto_generated"
Info (12128): Elaborating entity "rom_phrase" for hierarchy "vga_control:vga_control|rom_phrase:U10"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|rom_phrase:U10|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|rom_phrase:U10|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|rom_phrase:U10|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "born_phrase.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ng1.tdf
    Info (12023): Found entity 1: altsyncram_5ng1
Info (12128): Elaborating entity "altsyncram_5ng1" for hierarchy "vga_control:vga_control|rom_phrase:U10|altsyncram:altsyncram_component|altsyncram_5ng1:auto_generated"
Info (12128): Elaborating entity "phrase_rom" for hierarchy "vga_control:vga_control|phrase_rom:U11"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "phrase.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l6g1.tdf
    Info (12023): Found entity 1: altsyncram_l6g1
Info (12128): Elaborating entity "altsyncram_l6g1" for hierarchy "vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated"
Info (12128): Elaborating entity "freq_rom" for hierarchy "vga_control:vga_control|freq_rom:U12"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Freq.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_00g1.tdf
    Info (12023): Found entity 1: altsyncram_00g1
Info (12128): Elaborating entity "altsyncram_00g1" for hierarchy "vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated"
Info (12128): Elaborating entity "vga_drive" for hierarchy "vga_drive:vga_drive"
Warning (10230): Verilog HDL assignment warning at vga_drive.v(101): truncated value with size 11 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_drive.v(102): truncated value with size 11 to match size of target (10)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m884.tdf
    Info (12023): Found entity 1: altsyncram_m884
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2bi.tdf
    Info (12023): Found entity 1: cntr_2bi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_j0g1:auto_generated|q_a[62]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_j0g1:auto_generated|q_a[63]"
Info (278001): Inferred 46 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod11"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div12"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod15"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod13"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div11"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod14"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod12"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod27"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div23"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod26"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div21"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod24"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div22"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod25"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div20"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod23"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div18"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div19"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod22"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div13"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod16"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod21"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div17"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod20"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div15"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod18"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div16"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod19"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div14"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod17"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_f3m.tdf
    Info (12023): Found entity 1: lpm_divide_f3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ilh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ave.tdf
    Info (12023): Found entity 1: alt_u_div_ave
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div2"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf
    Info (12023): Found entity 1: alt_u_div_p2f
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Mod5"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Mod5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf
    Info (12023): Found entity 1: lpm_divide_l3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div12"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div12" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info (12023): Found entity 1: lpm_divide_0dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Mod15"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Mod15" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div10"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf
    Info (12023): Found entity 1: lpm_divide_lbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf
    Info (12023): Found entity 1: alt_u_div_sve
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div11"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div11" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div9"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf
    Info (12023): Found entity 1: lpm_divide_vcm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info (12023): Found entity 1: alt_u_div_g2f
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div23"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div23" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div21"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div21" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div22"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div22" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div20"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div20" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div19"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div19" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf
    Info (12023): Found entity 1: lpm_divide_6dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf
    Info (12023): Found entity 1: alt_u_div_u2f
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 777 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 23545 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 31 output pins
    Info (21061): Implemented 22884 logic cells
    Info (21064): Implemented 618 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 890 megabytes
    Info: Processing ended: Fri Jul 21 11:14:22 2017
    Info: Elapsed time: 00:01:25
    Info: Total CPU time (on all processors): 00:01:25


