<?xml version="1.0" encoding="utf-8"?>
<ipxact:component xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014 http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd" xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <ipxact:vendor>TUNI.fi</ipxact:vendor>
  <ipxact:library>ip.hwp.mem</ipxact:library>
  <ipxact:name>cache.L2</ipxact:name>
  <ipxact:version>1.0</ipxact:version>
  <ipxact:busInterfaces>
    <ipxact:busInterface>
      <ipxact:name>L2_interface</ipxact:name>
      <ipxact:description>Interface used to access cache from CPU.</ipxact:description>
      <ipxact:busType vendor="TUNI.fi" library="ip.hwp.ifc" name="L2_interface" version="1.0" />
      <ipxact:abstractionTypes>
        <ipxact:abstractionType>
          <ipxact:abstractionRef vendor="TUNI.fi" library="ip.hwp.ifc" name="L2_interface.absDef" version="1.0" />
        </ipxact:abstractionType>
      </ipxact:abstractionTypes>
      <ipxact:slave />
      <ipxact:connectionRequired>false</ipxact:connectionRequired>
      <ipxact:bitsInLau>8</ipxact:bitsInLau>
      <ipxact:endianness>little</ipxact:endianness>
    </ipxact:busInterface>
    <ipxact:busInterface>
      <ipxact:name>mem_controller_interface</ipxact:name>
      <ipxact:description>Interface used to access memory controller from cache.</ipxact:description>
      <ipxact:busType vendor="TUNI.fi" library="ip.hwp.ifc" name="memory_controller_interface" version="1.0" />
      <ipxact:abstractionTypes>
        <ipxact:abstractionType>
          <ipxact:abstractionRef vendor="TUNI.fi" library="ip.hwp.ifc" name="memory_controller_interface.absDef" version="1.0" />
        </ipxact:abstractionType>
      </ipxact:abstractionTypes>
      <ipxact:master />
      <ipxact:connectionRequired>false</ipxact:connectionRequired>
      <ipxact:bitsInLau>8</ipxact:bitsInLau>
      <ipxact:endianness>little</ipxact:endianness>
    </ipxact:busInterface>
  </ipxact:busInterfaces>
  <ipxact:model>
    <ipxact:views>
      <ipxact:view>
        <ipxact:name>flat</ipxact:name>
        <ipxact:envIdentifier>::</ipxact:envIdentifier>
        <ipxact:componentInstantiationRef>flat</ipxact:componentInstantiationRef>
      </ipxact:view>
    </ipxact:views>
    <ipxact:instantiations>
      <ipxact:componentInstantiation>
        <ipxact:name>flat</ipxact:name>
      </ipxact:componentInstantiation>
    </ipxact:instantiations>
  </ipxact:model>
  <ipxact:description>Level 2 CPU cache with cache interface to CPU and memory controller interface to memory controller.

Look for the size of the cache at HPS description.</ipxact:description>
  <ipxact:vendorExtensions xmlns:kactus2="http://funbase.cs.TUNI.fi/">
    <kactus2:kts_attributes>
      <kactus2:kts_productHier>IP</kactus2:kts_productHier>
      <kactus2:kts_implementation>HW</kactus2:kts_implementation>
      <kactus2:kts_firmness>Fixed</kactus2:kts_firmness>
    </kactus2:kts_attributes>
  </ipxact:vendorExtensions>
</ipxact:component>