/*
 * Device Tree Source for Meraki MR33 (Stinkbug)
 *
 * Copyright (C) 2017 Chris Blake <chrisrblake93@gmail.com>
 * Copyright (C) 2017 Christian Lamparter <chunkeey@googlemail.com>
 *
 * Based on Cisco Meraki DTS from GPL release r25-linux-3.14-20170427
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without
 * any warranty of any kind, whether express or implied.
 */

#include "qcom-ipq4019.dtsi"
#include "qcom-ipq4019-bus.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/soc/qcom,tcsr.h>

/ {
	model = "Meraki MR33 Access Point";
	compatible = "meraki,mr33", "qcom,ipq4019";

	aliases {
		i2c1 = &i2c_1;
		led-boot = &status_green;
		led-failsafe = &status_red;
		led-running = &status_green;
		led-upgrade = &power_orange;
	};

	/* Do we really need this defined? */
	memory {
		device_type = "memory";
		reg = <0x80000000 0x10000000>;
	};

	reserved-memory {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges;

		tz_apps@87b80000 {
			reg = <0x87b80000 0x280000>;
			reusable;
		};

		smem@87e00000 {
			reg = <0x87e00000 0x080000>;
			no-map;
		};

		tz@87e80000 {
			reg = <0x87e80000 0x180000>;
			no-map;
		};
	};

	soc {
		mdio@90000 {
			status = "okay";
			pinctrl-0 = <&mdio_pins>;
			pinctrl-names = "default";
			phy-reset-gpio = <&tlmm 47 0>;
		};

		counter@4a1000 {
			compatible = "qcom,qca-gcnt";
			reg = <0x4a1000 0x4>;
		};

		pinctrl@1000000 {
			mdio_pins: mdio_pinmux {
				mux_1 {
					pins = "gpio6";
					function = "mdio";
					bias-disable;
				};
				mux_2 {
					pins = "gpio7";
					function = "mdc";
					bias-disable;
				};
			};

			serial_0_pins: serial_pinmux {
				mux {
					pins = "gpio16", "gpio17";
					function = "blsp_uart0";
					bias-disable;
				};
			};

			serial_1_pins: serial1_pinmux {
				mux {
					/* We use the i2c-0 pins for serial_1 */
					pins = "gpio8", "gpio9";
					function = "blsp_uart1";
					bias-disable;
				};
			};

			i2c_0_pins: i2c_0_pinmux {
				pinmux {
					function = "blsp_i2c0";
					pins = "gpio20", "gpio21";
				};
				pinconf {
					pins = "gpio20", "gpio21";
					drive-strength = <16>;
					bias-disable;
				};
			};

			i2c_1_pins: i2c_1_pinmux {
				pinmux {
					function = "blsp_i2c1";
					pins = "gpio34", "gpio35";
				};
				pinconf {
					pins = "gpio34", "gpio35";
					drive-strength = <16>;
					bias-disable;
				};
			};

			nand_pins: nand_pins {
				pullups {
					pins = "gpio52", "gpio53", "gpio58",
						"gpio59";
					function = "qpic";
					bias-pull-up;
				};

				pulldowns {
					pins = "gpio54", "gpio55", "gpio56",
						"gpio57", "gpio60", "gpio61",
						"gpio62", "gpio63", "gpio64",
						"gpio65", "gpio66", "gpio67",
						"gpio68", "gpio69";
					function = "qpic";
					bias-pull-down;
				};
			};
		};

		ess_tcsr@1953000 {
			compatible = "qcom,tcsr";
			reg = <0x1953000 0x1000>;
			qcom,ess-interface-select = <TCSR_ESS_PSGMII_RGMII5>;
		};

		tcsr@1949000 {
			compatible = "qcom,tcsr";
			reg = <0x1949000 0x100>;
			qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
		};

		tcsr@1957000 {
			compatible = "qcom,tcsr";
			reg = <0x1957000 0x100>;
			qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
		};

		blsp_dma: dma@7884000 {
			status = "okay";
		};

		serial@78af000 {
			pinctrl-0 = <&serial_0_pins>;
			pinctrl-names = "default";
			status = "okay";
		};

		serial@78b0000 {
			pinctrl-0 = <&serial_1_pins>;
			pinctrl-names = "default";
			status = "okay";
		};

		i2c_0: i2c@78b7000 {
			reg = <0x78b7000 0x600>;
			status = "okay";
			at24@50 {
				compatible = "atmel,24c64";
				pagesize = <32>;
				reg = <0x50>;
				read-only; /* This holds our MAC & Meraki board-data */
			};
		};

		/* Missing in IPQ4019 define */
		i2c_1: i2c@78b8000 {
			compatible = "qcom,i2c-qup-v2.2.1";
			reg = <0x78b8000 0x600>;
			interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&gcc GCC_BLSP1_AHB_CLK>,
				 <&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>;
			clock-names = "iface", "core";
			#address-cells = <1>;
			#size-cells = <0>;
			dmas = <&blsp_dma 11>, <&blsp_dma 10>;
			dma-names = "rx", "tx";
			pinctrl-0 = <&i2c_1_pins>;
			pinctrl-names = "default";
			status = "okay";

			lp5562 {
				enable-gpio = <&tlmm 48 GPIO_ACTIVE_HIGH>;
				compatible = "ti,lp5562";
				clock-mode = /bits/8 <2>;
				reg = <0x30>;

				/* RGB led */
				status_red: chan0 {
					chan-name = "mr33:red:status";
					led-cur = /bits/ 8 <0x20>;
					max-cur = /bits/ 8 <0x60>;
				};

				status_green: chan1 {
					chan-name = "mr33:green:status";
					led-cur = /bits/ 8 <0x20>;
					max-cur = /bits/ 8 <0x60>;
				};

				chan2 {
					chan-name = "mr33:blue:status";
					led-cur = /bits/ 8 <0x20>;
					max-cur = /bits/ 8 <0x60>;
				};

				chan3 {
					chan-name = "mr33:white:status";
					led-cur = /bits/ 8 <0x20>;
					max-cur = /bits/ 8 <0x60>;
				};
			};
		};

		dma@8e04000 {
			status = "okay";
		};

		crypto@8e3a000 {
			status = "okay";
		};

		wifi@a000000 {
			status = "okay";
		};

		wifi@a800000 {
			status = "okay";
		};

		watchdog@b017000 {
			status = "okay";
		};

		ess-switch@c000000 {
			switch_mac_mode = <0x3>; /* mac mode for RGMII RMII */
			switch_lan_bmp = <0x0>; /* lan port bitmap */
			switch_wan_bmp = <0x10>; /* wan port bitmap */
		};

		edma@c080000 {
			qcom,single-phy;
			qcom,num_gmac = <1>;
			phy-mode = "rgmii-rxid";
			status = "okay";

			gmac0 {
				qcom,phy_mdio_addr = <1>;
				qcom,poll_required = <1>;
				vlan_tag = <0 0x20>;
			};
		};
	};

	gpio-keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			gpios = <&tlmm 18 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	gpio-leds {
		compatible = "gpio-leds";

		power_orange: power {
			label = "mr33:orange:power";
			gpios = <&tlmm 49 GPIO_ACTIVE_LOW>;
			panic-indicator;
		};
	};

	gpio_export {
		compatible = "gpio-export";

		nload_ble {
			gpio-export,name = "nload_ble";
			gpio-export,output = <1>;
			gpios = <&tlmm 52 GPIO_ACTIVE_LOW>;
		};

		nreset_ble {
			gpio-export,name = "nreset_ble";
			gpio-export,output = <1>;
			gpios = <&tlmm 12 GPIO_ACTIVE_LOW>;
		};

		on_adpt_pwr_src {
			gpio-export,name = "on_adpt_pwr_src";
			gpios = <&tlmm 43 GPIO_ACTIVE_LOW>;
		};
	};
};

&pcie0 {
	status = "okay";
	perst-gpio = <&tlmm 38 GPIO_ACTIVE_LOW>;
	wake-gpio = <&tlmm 50 GPIO_ACTIVE_LOW>;
};

&qpic_bam {
	status = "okay";
};

&nand {
	pinctrl-0 = <&nand_pins>;
	pinctrl-names = "default";
	status = "okay";

	nandcs@0 {
		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "sbl1";
				reg = <0x000000000000 0x000000100000>;
				read-only;
			};
			partition@1 {
				label = "mibib";
				reg = <0x000000100000 0x000000100000>;
				read-only;
			};
			partition@2 {
				label = "bootconfig";
				reg = <0x000000200000 0x000000100000>;
				read-only;
			};
			partition@3 {
				label = "qsee";
				reg = <0x000000300000 0x000000100000>;
				read-only;
			};
			partition@4 {
				label = "qsee_alt";
				reg = <0x000000400000 0x000000100000>;
				read-only;
			};
			partition@5 {
				label = "cdt";
				reg = <0x000000500000 0x000000080000>;
				read-only;
			};
			partition@6 {
				label = "cdt_alt";
				reg = <0x000000580000 0x000000080000>;
				read-only;
			};
			partition@7 {
				label = "ddrparams";
				reg = <0x000000600000 0x000000080000>;
				read-only;
			};
			partition@8 {
				label = "u-boot";
				reg = <0x000000700000 0x000000200000>;
				read-only;
			};
			partition@9 {
				label = "u-boot-backup";
				reg = <0x000000900000 0x000000200000>;
				read-only;
			};
			partition@10 {
				label = "ART";
				reg = <0x000000b00000 0x000000080000>;
				read-only;
			};
			partition@11 {
				label = "ubi";
				reg = <0x000000c00000 0x000007000000>;
			};
		};
	};
};
