Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 18 20:18:43 2019
| Host         : FUMI3D2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gradation_timing_summary_routed.rpt -pb gradation_timing_summary_routed.pb -rpx gradation_timing_summary_routed.rpx -warn_on_violation
| Design       : gradation
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.255        0.000                      0                   68        0.229        0.000                      0                   68        2.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBOUT   {0.000 20.000}       40.000          25.000          
  iPCK       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  CLKFBOUT                                                                                                                                                     38.751        0.000                       0                     2  
  iPCK             32.255        0.000                      0                   68        0.229        0.000                      0                   68       19.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack       32.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.255ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 2.871ns (37.754%)  route 4.734ns (62.246%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.734     6.459    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.419     6.878 r  syncgen/VCNT_reg[3]/Q
                         net (fo=15, routed)          1.047     7.925    syncgen/VCNT[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.299     8.224 r  syncgen/VGA_R[3]_i_12/O
                         net (fo=14, routed)          1.045     9.269    syncgen/VGA_R[3]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.154     9.423 r  syncgen/VGA_R[3]_i_8/O
                         net (fo=15, routed)          1.010    10.433    syncgen/vcounter0[9]
    SLICE_X41Y65         LUT2 (Prop_lut2_I1_O)        0.327    10.760 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=1, routed)           0.000    10.760    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.161 r  syncgen/VGA_R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.161    syncgen/VGA_R_reg[3]_i_20_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.432 r  syncgen/VGA_R_reg[3]_i_7/CO[0]
                         net (fo=13, routed)          0.601    12.033    syncgen/VGA_R_reg[3]_i_7_n_3
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.373    12.406 r  syncgen/VGA_R[3]_i_17/O
                         net (fo=1, routed)           0.000    12.406    syncgen/VGA_R[3]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    12.720 r  syncgen/VGA_R_reg[3]_i_6/CO[2]
                         net (fo=12, routed)          1.031    13.751    syncgen/VGA_R_reg[3]_i_6_n_1
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.313    14.064 r  syncgen/VGA_R[1]_i_1/O
                         net (fo=1, routed)           0.000    14.064    syncgen_n_13
    SLICE_X38Y65         FDRE                                         r  VGA_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.556    45.911    PCK
    SLICE_X38Y65         FDRE                                         r  VGA_R_reg[1]/C
                         clock pessimism              0.521    46.432    
                         clock uncertainty           -0.195    46.237    
    SLICE_X38Y65         FDRE (Setup_fdre_C_D)        0.081    46.318    VGA_R_reg[1]
  -------------------------------------------------------------------
                         required time                         46.318    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                 32.255    

Slack (MET) :             32.375ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 2.871ns (38.805%)  route 4.528ns (61.195%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 45.912 - 40.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.734     6.459    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.419     6.878 r  syncgen/VCNT_reg[3]/Q
                         net (fo=15, routed)          1.047     7.925    syncgen/VCNT[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.299     8.224 r  syncgen/VGA_R[3]_i_12/O
                         net (fo=14, routed)          1.045     9.269    syncgen/VGA_R[3]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.154     9.423 r  syncgen/VGA_R[3]_i_8/O
                         net (fo=15, routed)          1.010    10.433    syncgen/vcounter0[9]
    SLICE_X41Y65         LUT2 (Prop_lut2_I1_O)        0.327    10.760 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=1, routed)           0.000    10.760    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.161 r  syncgen/VGA_R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.161    syncgen/VGA_R_reg[3]_i_20_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.432 r  syncgen/VGA_R_reg[3]_i_7/CO[0]
                         net (fo=13, routed)          0.601    12.033    syncgen/VGA_R_reg[3]_i_7_n_3
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.373    12.406 r  syncgen/VGA_R[3]_i_17/O
                         net (fo=1, routed)           0.000    12.406    syncgen/VGA_R[3]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    12.720 r  syncgen/VGA_R_reg[3]_i_6/CO[2]
                         net (fo=12, routed)          0.825    13.545    syncgen/VGA_R_reg[3]_i_6_n_1
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.313    13.858 r  syncgen/VGA_B[2]_i_1/O
                         net (fo=1, routed)           0.000    13.858    syncgen_n_4
    SLICE_X40Y65         FDRE                                         r  VGA_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.557    45.912    PCK
    SLICE_X40Y65         FDRE                                         r  VGA_B_reg[2]/C
                         clock pessimism              0.484    46.396    
                         clock uncertainty           -0.195    46.201    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.031    46.232    VGA_B_reg[2]
  -------------------------------------------------------------------
                         required time                         46.232    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                 32.375    

Slack (MET) :             32.423ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 2.871ns (38.878%)  route 4.514ns (61.122%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.734     6.459    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.419     6.878 r  syncgen/VCNT_reg[3]/Q
                         net (fo=15, routed)          1.047     7.925    syncgen/VCNT[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.299     8.224 r  syncgen/VGA_R[3]_i_12/O
                         net (fo=14, routed)          1.045     9.269    syncgen/VGA_R[3]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.154     9.423 r  syncgen/VGA_R[3]_i_8/O
                         net (fo=15, routed)          1.010    10.433    syncgen/vcounter0[9]
    SLICE_X41Y65         LUT2 (Prop_lut2_I1_O)        0.327    10.760 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=1, routed)           0.000    10.760    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.161 r  syncgen/VGA_R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.161    syncgen/VGA_R_reg[3]_i_20_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.432 r  syncgen/VGA_R_reg[3]_i_7/CO[0]
                         net (fo=13, routed)          0.601    12.033    syncgen/VGA_R_reg[3]_i_7_n_3
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.373    12.406 r  syncgen/VGA_R[3]_i_17/O
                         net (fo=1, routed)           0.000    12.406    syncgen/VGA_R[3]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    12.720 r  syncgen/VGA_R_reg[3]_i_6/CO[2]
                         net (fo=12, routed)          0.811    13.531    syncgen/VGA_R_reg[3]_i_6_n_1
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.313    13.844 r  syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000    13.844    syncgen_n_6
    SLICE_X39Y65         FDRE                                         r  VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.556    45.911    PCK
    SLICE_X39Y65         FDRE                                         r  VGA_B_reg[0]/C
                         clock pessimism              0.521    46.432    
                         clock uncertainty           -0.195    46.237    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)        0.029    46.266    VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         46.266    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                 32.423    

Slack (MET) :             32.452ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 2.871ns (38.779%)  route 4.533ns (61.221%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.734     6.459    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.419     6.878 r  syncgen/VCNT_reg[3]/Q
                         net (fo=15, routed)          1.047     7.925    syncgen/VCNT[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.299     8.224 r  syncgen/VGA_R[3]_i_12/O
                         net (fo=14, routed)          1.045     9.269    syncgen/VGA_R[3]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.154     9.423 r  syncgen/VGA_R[3]_i_8/O
                         net (fo=15, routed)          1.010    10.433    syncgen/vcounter0[9]
    SLICE_X41Y65         LUT2 (Prop_lut2_I1_O)        0.327    10.760 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=1, routed)           0.000    10.760    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.161 r  syncgen/VGA_R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.161    syncgen/VGA_R_reg[3]_i_20_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.432 r  syncgen/VGA_R_reg[3]_i_7/CO[0]
                         net (fo=13, routed)          0.601    12.033    syncgen/VGA_R_reg[3]_i_7_n_3
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.373    12.406 r  syncgen/VGA_R[3]_i_17/O
                         net (fo=1, routed)           0.000    12.406    syncgen/VGA_R[3]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    12.720 r  syncgen/VGA_R_reg[3]_i_6/CO[2]
                         net (fo=12, routed)          0.830    13.550    syncgen/VGA_R_reg[3]_i_6_n_1
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.313    13.863 r  syncgen/VGA_G[1]_i_1/O
                         net (fo=1, routed)           0.000    13.863    syncgen_n_9
    SLICE_X38Y65         FDRE                                         r  VGA_G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.556    45.911    PCK
    SLICE_X38Y65         FDRE                                         r  VGA_G_reg[1]/C
                         clock pessimism              0.521    46.432    
                         clock uncertainty           -0.195    46.237    
    SLICE_X38Y65         FDRE (Setup_fdre_C_D)        0.077    46.314    VGA_G_reg[1]
  -------------------------------------------------------------------
                         required time                         46.314    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                 32.452    

Slack (MET) :             32.512ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 2.871ns (39.550%)  route 4.388ns (60.450%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 45.912 - 40.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.734     6.459    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.419     6.878 r  syncgen/VCNT_reg[3]/Q
                         net (fo=15, routed)          1.047     7.925    syncgen/VCNT[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.299     8.224 r  syncgen/VGA_R[3]_i_12/O
                         net (fo=14, routed)          1.045     9.269    syncgen/VGA_R[3]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.154     9.423 r  syncgen/VGA_R[3]_i_8/O
                         net (fo=15, routed)          1.010    10.433    syncgen/vcounter0[9]
    SLICE_X41Y65         LUT2 (Prop_lut2_I1_O)        0.327    10.760 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=1, routed)           0.000    10.760    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.161 r  syncgen/VGA_R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.161    syncgen/VGA_R_reg[3]_i_20_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.432 r  syncgen/VGA_R_reg[3]_i_7/CO[0]
                         net (fo=13, routed)          0.601    12.033    syncgen/VGA_R_reg[3]_i_7_n_3
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.373    12.406 r  syncgen/VGA_R[3]_i_17/O
                         net (fo=1, routed)           0.000    12.406    syncgen/VGA_R[3]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    12.720 r  syncgen/VGA_R_reg[3]_i_6/CO[2]
                         net (fo=12, routed)          0.686    13.405    syncgen/VGA_R_reg[3]_i_6_n_1
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.313    13.718 r  syncgen/VGA_B[1]_i_1/O
                         net (fo=1, routed)           0.000    13.718    syncgen_n_5
    SLICE_X40Y65         FDRE                                         r  VGA_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.557    45.912    PCK
    SLICE_X40Y65         FDRE                                         r  VGA_B_reg[1]/C
                         clock pessimism              0.484    46.396    
                         clock uncertainty           -0.195    46.201    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.029    46.230    VGA_B_reg[1]
  -------------------------------------------------------------------
                         required time                         46.230    
                         arrival time                         -13.718    
  -------------------------------------------------------------------
                         slack                                 32.512    

Slack (MET) :             32.593ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 2.871ns (39.783%)  route 4.346ns (60.217%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.734     6.459    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.419     6.878 r  syncgen/VCNT_reg[3]/Q
                         net (fo=15, routed)          1.047     7.925    syncgen/VCNT[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.299     8.224 r  syncgen/VGA_R[3]_i_12/O
                         net (fo=14, routed)          1.045     9.269    syncgen/VGA_R[3]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.154     9.423 r  syncgen/VGA_R[3]_i_8/O
                         net (fo=15, routed)          1.010    10.433    syncgen/vcounter0[9]
    SLICE_X41Y65         LUT2 (Prop_lut2_I1_O)        0.327    10.760 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=1, routed)           0.000    10.760    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.161 r  syncgen/VGA_R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.161    syncgen/VGA_R_reg[3]_i_20_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.432 r  syncgen/VGA_R_reg[3]_i_7/CO[0]
                         net (fo=13, routed)          0.601    12.033    syncgen/VGA_R_reg[3]_i_7_n_3
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.373    12.406 r  syncgen/VGA_R[3]_i_17/O
                         net (fo=1, routed)           0.000    12.406    syncgen/VGA_R[3]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    12.720 r  syncgen/VGA_R_reg[3]_i_6/CO[2]
                         net (fo=12, routed)          0.643    13.363    syncgen/VGA_R_reg[3]_i_6_n_1
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.313    13.676 r  syncgen/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000    13.676    syncgen_n_10
    SLICE_X39Y65         FDRE                                         r  VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.556    45.911    PCK
    SLICE_X39Y65         FDRE                                         r  VGA_G_reg[0]/C
                         clock pessimism              0.521    46.432    
                         clock uncertainty           -0.195    46.237    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)        0.031    46.268    VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         46.268    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                 32.593    

Slack (MET) :             32.623ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 2.871ns (39.959%)  route 4.314ns (60.041%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 45.912 - 40.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.734     6.459    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.419     6.878 r  syncgen/VCNT_reg[3]/Q
                         net (fo=15, routed)          1.047     7.925    syncgen/VCNT[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.299     8.224 r  syncgen/VGA_R[3]_i_12/O
                         net (fo=14, routed)          1.045     9.269    syncgen/VGA_R[3]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.154     9.423 r  syncgen/VGA_R[3]_i_8/O
                         net (fo=15, routed)          1.010    10.433    syncgen/vcounter0[9]
    SLICE_X41Y65         LUT2 (Prop_lut2_I1_O)        0.327    10.760 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=1, routed)           0.000    10.760    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.161 r  syncgen/VGA_R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.161    syncgen/VGA_R_reg[3]_i_20_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.432 r  syncgen/VGA_R_reg[3]_i_7/CO[0]
                         net (fo=13, routed)          0.601    12.033    syncgen/VGA_R_reg[3]_i_7_n_3
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.373    12.406 r  syncgen/VGA_R[3]_i_17/O
                         net (fo=1, routed)           0.000    12.406    syncgen/VGA_R[3]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    12.720 r  syncgen/VGA_R_reg[3]_i_6/CO[2]
                         net (fo=12, routed)          0.611    13.331    syncgen/VGA_R_reg[3]_i_6_n_1
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.313    13.644 r  syncgen/VGA_B[3]_i_1/O
                         net (fo=1, routed)           0.000    13.644    syncgen_n_3
    SLICE_X39Y64         FDRE                                         r  VGA_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.557    45.912    PCK
    SLICE_X39Y64         FDRE                                         r  VGA_B_reg[3]/C
                         clock pessimism              0.521    46.433    
                         clock uncertainty           -0.195    46.238    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)        0.029    46.267    VGA_B_reg[3]
  -------------------------------------------------------------------
                         required time                         46.267    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                 32.623    

Slack (MET) :             32.647ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.871ns (40.283%)  route 4.256ns (59.717%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 45.912 - 40.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.734     6.459    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.419     6.878 r  syncgen/VCNT_reg[3]/Q
                         net (fo=15, routed)          1.047     7.925    syncgen/VCNT[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.299     8.224 r  syncgen/VGA_R[3]_i_12/O
                         net (fo=14, routed)          1.045     9.269    syncgen/VGA_R[3]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.154     9.423 r  syncgen/VGA_R[3]_i_8/O
                         net (fo=15, routed)          1.010    10.433    syncgen/vcounter0[9]
    SLICE_X41Y65         LUT2 (Prop_lut2_I1_O)        0.327    10.760 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=1, routed)           0.000    10.760    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.161 r  syncgen/VGA_R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.161    syncgen/VGA_R_reg[3]_i_20_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.432 r  syncgen/VGA_R_reg[3]_i_7/CO[0]
                         net (fo=13, routed)          0.601    12.033    syncgen/VGA_R_reg[3]_i_7_n_3
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.373    12.406 r  syncgen/VGA_R[3]_i_17/O
                         net (fo=1, routed)           0.000    12.406    syncgen/VGA_R[3]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    12.720 r  syncgen/VGA_R_reg[3]_i_6/CO[2]
                         net (fo=12, routed)          0.554    13.273    syncgen/VGA_R_reg[3]_i_6_n_1
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.313    13.586 r  syncgen/VGA_R[3]_i_2/O
                         net (fo=1, routed)           0.000    13.586    syncgen_n_11
    SLICE_X40Y65         FDRE                                         r  VGA_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.557    45.912    PCK
    SLICE_X40Y65         FDRE                                         r  VGA_R_reg[3]/C
                         clock pessimism              0.484    46.396    
                         clock uncertainty           -0.195    46.201    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.032    46.233    VGA_R_reg[3]
  -------------------------------------------------------------------
                         required time                         46.233    
                         arrival time                         -13.586    
  -------------------------------------------------------------------
                         slack                                 32.647    

Slack (MET) :             32.649ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 2.871ns (40.301%)  route 4.253ns (59.699%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 45.912 - 40.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.734     6.459    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.419     6.878 r  syncgen/VCNT_reg[3]/Q
                         net (fo=15, routed)          1.047     7.925    syncgen/VCNT[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.299     8.224 r  syncgen/VGA_R[3]_i_12/O
                         net (fo=14, routed)          1.045     9.269    syncgen/VGA_R[3]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.154     9.423 r  syncgen/VGA_R[3]_i_8/O
                         net (fo=15, routed)          1.010    10.433    syncgen/vcounter0[9]
    SLICE_X41Y65         LUT2 (Prop_lut2_I1_O)        0.327    10.760 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=1, routed)           0.000    10.760    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.161 r  syncgen/VGA_R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.161    syncgen/VGA_R_reg[3]_i_20_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.432 r  syncgen/VGA_R_reg[3]_i_7/CO[0]
                         net (fo=13, routed)          0.601    12.033    syncgen/VGA_R_reg[3]_i_7_n_3
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.373    12.406 r  syncgen/VGA_R[3]_i_17/O
                         net (fo=1, routed)           0.000    12.406    syncgen/VGA_R[3]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    12.720 r  syncgen/VGA_R_reg[3]_i_6/CO[2]
                         net (fo=12, routed)          0.551    13.270    syncgen/VGA_R_reg[3]_i_6_n_1
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.313    13.583 r  syncgen/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000    13.583    syncgen_n_14
    SLICE_X40Y65         FDRE                                         r  VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.557    45.912    PCK
    SLICE_X40Y65         FDRE                                         r  VGA_R_reg[0]/C
                         clock pessimism              0.484    46.396    
                         clock uncertainty           -0.195    46.201    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.031    46.232    VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                         46.232    
                         arrival time                         -13.583    
  -------------------------------------------------------------------
                         slack                                 32.649    

Slack (MET) :             32.705ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 2.871ns (40.405%)  route 4.235ns (59.595%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.734     6.459    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.419     6.878 r  syncgen/VCNT_reg[3]/Q
                         net (fo=15, routed)          1.047     7.925    syncgen/VCNT[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.299     8.224 r  syncgen/VGA_R[3]_i_12/O
                         net (fo=14, routed)          1.045     9.269    syncgen/VGA_R[3]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.154     9.423 r  syncgen/VGA_R[3]_i_8/O
                         net (fo=15, routed)          1.010    10.433    syncgen/vcounter0[9]
    SLICE_X41Y65         LUT2 (Prop_lut2_I1_O)        0.327    10.760 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=1, routed)           0.000    10.760    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.161 r  syncgen/VGA_R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.161    syncgen/VGA_R_reg[3]_i_20_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.432 r  syncgen/VGA_R_reg[3]_i_7/CO[0]
                         net (fo=13, routed)          0.601    12.033    syncgen/VGA_R_reg[3]_i_7_n_3
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.373    12.406 r  syncgen/VGA_R[3]_i_17/O
                         net (fo=1, routed)           0.000    12.406    syncgen/VGA_R[3]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    12.720 r  syncgen/VGA_R_reg[3]_i_6/CO[2]
                         net (fo=12, routed)          0.532    13.252    syncgen/VGA_R_reg[3]_i_6_n_1
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.313    13.565 r  syncgen/VGA_G[3]_i_1/O
                         net (fo=1, routed)           0.000    13.565    syncgen_n_7
    SLICE_X39Y65         FDRE                                         r  VGA_G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.556    45.911    PCK
    SLICE_X39Y65         FDRE                                         r  VGA_G_reg[3]/C
                         clock pessimism              0.521    46.432    
                         clock uncertainty           -0.195    46.237    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)        0.032    46.269    VGA_G_reg[3]
  -------------------------------------------------------------------
                         required time                         46.269    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                 32.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.978%)  route 0.135ns (42.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.584     1.841    syncgen/PCK
    SLICE_X40Y64         FDRE                                         r  syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     1.982 r  syncgen/HCNT_reg[4]/Q
                         net (fo=4, routed)           0.135     2.117    syncgen/HCNT[4]
    SLICE_X40Y64         LUT6 (Prop_lut6_I0_O)        0.045     2.162 r  syncgen/HCNT[5]_i_1/O
                         net (fo=4, routed)           0.000     2.162    syncgen/HCNT[5]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  syncgen/HCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.853     2.390    syncgen/PCK
    SLICE_X40Y64         FDRE                                         r  syncgen/HCNT_reg[5]/C
                         clock pessimism             -0.549     1.841    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.092     1.933    syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VGA_VS_reg/D
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.857%)  route 0.187ns (50.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.583     1.840    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  syncgen/VCNT_reg[2]/Q
                         net (fo=16, routed)          0.187     2.168    syncgen/VCNT[2]
    SLICE_X43Y62         LUT5 (Prop_lut5_I4_O)        0.045     2.213 r  syncgen/VGA_VS_i_2/O
                         net (fo=1, routed)           0.000     2.213    syncgen/VGA_VS_i_2_n_0
    SLICE_X43Y62         FDSE                                         r  syncgen/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.854     2.391    syncgen/PCK
    SLICE_X43Y62         FDSE                                         r  syncgen/VGA_VS_reg/C
                         clock pessimism             -0.514     1.877    
    SLICE_X43Y62         FDSE (Hold_fdse_C_D)         0.091     1.968    syncgen/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.705%)  route 0.196ns (51.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.584     1.841    syncgen/PCK
    SLICE_X43Y63         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.982 r  syncgen/VCNT_reg[1]/Q
                         net (fo=17, routed)          0.196     2.178    syncgen/VCNT[1]
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.045     2.223 r  syncgen/VCNT[5]_i_1/O
                         net (fo=1, routed)           0.000     2.223    syncgen/VCNT_0[5]
    SLICE_X42Y62         FDRE                                         r  syncgen/VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.854     2.391    syncgen/PCK
    SLICE_X42Y62         FDRE                                         r  syncgen/VCNT_reg[5]/C
                         clock pessimism             -0.534     1.857    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.120     1.977    syncgen/VCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.062%)  route 0.157ns (42.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.585     1.842    syncgen/PCK
    SLICE_X42Y62         FDRE                                         r  syncgen/VCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     2.006 f  syncgen/VCNT_reg[9]/Q
                         net (fo=14, routed)          0.157     2.163    syncgen/VCNT[9]
    SLICE_X40Y63         LUT6 (Prop_lut6_I0_O)        0.045     2.208 r  syncgen/VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000     2.208    syncgen/VCNT[0]_i_1_n_0
    SLICE_X40Y63         FDRE                                         r  syncgen/VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.853     2.390    syncgen/PCK
    SLICE_X40Y63         FDRE                                         r  syncgen/VCNT_reg[0]/C
                         clock pessimism             -0.534     1.856    
    SLICE_X40Y63         FDRE (Hold_fdre_C_D)         0.091     1.947    syncgen/VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.583     1.840    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  syncgen/VCNT_reg[2]/Q
                         net (fo=16, routed)          0.193     2.173    syncgen/VCNT[2]
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.042     2.215 r  syncgen/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.215    syncgen/VCNT_0[3]
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.852     2.389    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[3]/C
                         clock pessimism             -0.549     1.840    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107     1.947    syncgen/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.584     1.841    syncgen/PCK
    SLICE_X40Y64         FDRE                                         r  syncgen/HCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     1.982 r  syncgen/HCNT_reg[1]/Q
                         net (fo=7, routed)           0.197     2.179    syncgen/HCNT[1]
    SLICE_X40Y64         LUT2 (Prop_lut2_I1_O)        0.042     2.221 r  syncgen/HCNT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.221    syncgen/p_0_in[1]
    SLICE_X40Y64         FDRE                                         r  syncgen/HCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.853     2.390    syncgen/PCK
    SLICE_X40Y64         FDRE                                         r  syncgen/HCNT_reg[1]/C
                         clock pessimism             -0.549     1.841    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.105     1.946    syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.369%)  route 0.190ns (47.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.585     1.842    syncgen/PCK
    SLICE_X42Y62         FDRE                                         r  syncgen/VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     2.006 r  syncgen/VCNT_reg[7]/Q
                         net (fo=19, routed)          0.190     2.196    syncgen/VCNT[7]
    SLICE_X42Y62         LUT6 (Prop_lut6_I3_O)        0.045     2.241 r  syncgen/VCNT[9]_i_2/O
                         net (fo=1, routed)           0.000     2.241    syncgen/VCNT_0[9]
    SLICE_X42Y62         FDRE                                         r  syncgen/VCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.854     2.391    syncgen/PCK
    SLICE_X42Y62         FDRE                                         r  syncgen/VCNT_reg[9]/C
                         clock pessimism             -0.549     1.842    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121     1.963    syncgen/VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.583     1.840    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  syncgen/VCNT_reg[2]/Q
                         net (fo=16, routed)          0.193     2.173    syncgen/VCNT[2]
    SLICE_X39Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.218 r  syncgen/VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.218    syncgen/VCNT_0[2]
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.852     2.389    syncgen/PCK
    SLICE_X39Y62         FDRE                                         r  syncgen/VCNT_reg[2]/C
                         clock pessimism             -0.549     1.840    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.091     1.931    syncgen/VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VGA_HS_reg/D
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.931%)  route 0.228ns (55.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.584     1.841    syncgen/PCK
    SLICE_X40Y64         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     1.982 r  syncgen/HCNT_reg[5]/Q
                         net (fo=10, routed)          0.228     2.210    syncgen/HCNT[5]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.045     2.255 r  syncgen/VGA_HS_i_2/O
                         net (fo=1, routed)           0.000     2.255    syncgen/VGA_HS
    SLICE_X41Y62         FDSE                                         r  syncgen/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.854     2.391    syncgen/PCK
    SLICE_X41Y62         FDSE                                         r  syncgen/VGA_HS_reg/C
                         clock pessimism             -0.534     1.857    
    SLICE_X41Y62         FDSE (Hold_fdse_C_D)         0.092     1.949    syncgen/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.681%)  route 0.212ns (53.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.584     1.841    syncgen/PCK
    SLICE_X43Y63         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.982 r  syncgen/VCNT_reg[1]/Q
                         net (fo=17, routed)          0.212     2.194    syncgen/VCNT[1]
    SLICE_X43Y63         LUT3 (Prop_lut3_I1_O)        0.045     2.239 r  syncgen/VCNT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.239    syncgen/VCNT_0[1]
    SLICE_X43Y63         FDRE                                         r  syncgen/VCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.853     2.390    syncgen/PCK
    SLICE_X43Y63         FDRE                                         r  syncgen/VCNT_reg[1]/C
                         clock pessimism             -0.549     1.841    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.091     1.932    syncgen/VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPCK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   syncgen/pckgen/iBUFG/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y65     VGA_B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y65     VGA_B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y65     VGA_B_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y64     VGA_B_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y65     VGA_G_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y65     VGA_G_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y65     VGA_G_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y65     VGA_G_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y62     syncgen/HCNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y62     syncgen/HCNT_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y62     syncgen/HCNT_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y62     syncgen/HCNT_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y62     syncgen/HCNT_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y62     syncgen/VCNT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y62     syncgen/VCNT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62     syncgen/VCNT_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62     syncgen/VCNT_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62     syncgen/VCNT_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y65     VGA_B_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y65     VGA_B_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y64     VGA_B_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y65     VGA_R_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y64     VGA_R_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y65     VGA_R_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y63     syncgen/HCNT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y62     syncgen/VCNT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y62     syncgen/VCNT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y65     VGA_B_reg[0]/C



