
Prototipo_2.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023bc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  08002544  08002544  00012544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002718  08002718  00012718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800271c  0800271c  0001271c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000025c  20000000  08002720  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002025c  2**0
                  CONTENTS
  7 .bss          000001c0  20000260  20000260  00020260  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  20000420  20000420  00020260  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00009442  00000000  00000000  0002028c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000014dc  00000000  00000000  000296ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b50  00000000  00000000  0002abb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a98  00000000  00000000  0002b700  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003b66  00000000  00000000  0002c198  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003d14  00000000  00000000  0002fcfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00033a12  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000033e8  00000000  00000000  00033a90  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00036e78  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000260 	.word	0x20000260
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800252c 	.word	0x0800252c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000264 	.word	0x20000264
 80001c4:	0800252c 	.word	0x0800252c

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032a:	f1a4 0401 	sub.w	r4, r4, #1
 800032e:	d1e9      	bne.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f092 0f00 	teq	r2, #0
 80004d6:	bf14      	ite	ne
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004ec:	e720      	b.n	8000330 <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_ul2d>:
 80004f0:	ea50 0201 	orrs.w	r2, r0, r1
 80004f4:	bf08      	it	eq
 80004f6:	4770      	bxeq	lr
 80004f8:	b530      	push	{r4, r5, lr}
 80004fa:	f04f 0500 	mov.w	r5, #0
 80004fe:	e00a      	b.n	8000516 <__aeabi_l2d+0x16>

08000500 <__aeabi_l2d>:
 8000500:	ea50 0201 	orrs.w	r2, r0, r1
 8000504:	bf08      	it	eq
 8000506:	4770      	bxeq	lr
 8000508:	b530      	push	{r4, r5, lr}
 800050a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050e:	d502      	bpl.n	8000516 <__aeabi_l2d+0x16>
 8000510:	4240      	negs	r0, r0
 8000512:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000516:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000522:	f43f aedc 	beq.w	80002de <__adddf3+0xe6>
 8000526:	f04f 0203 	mov.w	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053e:	f1c2 0320 	rsb	r3, r2, #32
 8000542:	fa00 fc03 	lsl.w	ip, r0, r3
 8000546:	fa20 f002 	lsr.w	r0, r0, r2
 800054a:	fa01 fe03 	lsl.w	lr, r1, r3
 800054e:	ea40 000e 	orr.w	r0, r0, lr
 8000552:	fa21 f102 	lsr.w	r1, r1, r2
 8000556:	4414      	add	r4, r2
 8000558:	e6c1      	b.n	80002de <__adddf3+0xe6>
 800055a:	bf00      	nop

0800055c <__aeabi_dmul>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000562:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000566:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056a:	bf1d      	ittte	ne
 800056c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000570:	ea94 0f0c 	teqne	r4, ip
 8000574:	ea95 0f0c 	teqne	r5, ip
 8000578:	f000 f8de 	bleq	8000738 <__aeabi_dmul+0x1dc>
 800057c:	442c      	add	r4, r5
 800057e:	ea81 0603 	eor.w	r6, r1, r3
 8000582:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000586:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058e:	bf18      	it	ne
 8000590:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800059c:	d038      	beq.n	8000610 <__aeabi_dmul+0xb4>
 800059e:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a2:	f04f 0500 	mov.w	r5, #0
 80005a6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ae:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b2:	f04f 0600 	mov.w	r6, #0
 80005b6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ba:	f09c 0f00 	teq	ip, #0
 80005be:	bf18      	it	ne
 80005c0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d0:	d204      	bcs.n	80005dc <__aeabi_dmul+0x80>
 80005d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d6:	416d      	adcs	r5, r5
 80005d8:	eb46 0606 	adc.w	r6, r6, r6
 80005dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f4:	bf88      	it	hi
 80005f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fa:	d81e      	bhi.n	800063a <__aeabi_dmul+0xde>
 80005fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	bd70      	pop	{r4, r5, r6, pc}
 8000610:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000614:	ea46 0101 	orr.w	r1, r6, r1
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	ea81 0103 	eor.w	r1, r1, r3
 8000620:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000624:	bfc2      	ittt	gt
 8000626:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062e:	bd70      	popgt	{r4, r5, r6, pc}
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f04f 0e00 	mov.w	lr, #0
 8000638:	3c01      	subs	r4, #1
 800063a:	f300 80ab 	bgt.w	8000794 <__aeabi_dmul+0x238>
 800063e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000642:	bfde      	ittt	le
 8000644:	2000      	movle	r0, #0
 8000646:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064a:	bd70      	pople	{r4, r5, r6, pc}
 800064c:	f1c4 0400 	rsb	r4, r4, #0
 8000650:	3c20      	subs	r4, #32
 8000652:	da35      	bge.n	80006c0 <__aeabi_dmul+0x164>
 8000654:	340c      	adds	r4, #12
 8000656:	dc1b      	bgt.n	8000690 <__aeabi_dmul+0x134>
 8000658:	f104 0414 	add.w	r4, r4, #20
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f305 	lsl.w	r3, r0, r5
 8000664:	fa20 f004 	lsr.w	r0, r0, r4
 8000668:	fa01 f205 	lsl.w	r2, r1, r5
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000674:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000678:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800067c:	fa21 f604 	lsr.w	r6, r1, r4
 8000680:	eb42 0106 	adc.w	r1, r2, r6
 8000684:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000688:	bf08      	it	eq
 800068a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068e:	bd70      	pop	{r4, r5, r6, pc}
 8000690:	f1c4 040c 	rsb	r4, r4, #12
 8000694:	f1c4 0520 	rsb	r5, r4, #32
 8000698:	fa00 f304 	lsl.w	r3, r0, r4
 800069c:	fa20 f005 	lsr.w	r0, r0, r5
 80006a0:	fa01 f204 	lsl.w	r2, r1, r4
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	f141 0100 	adc.w	r1, r1, #0
 80006b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b8:	bf08      	it	eq
 80006ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f205 	lsl.w	r2, r0, r5
 80006c8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006cc:	fa20 f304 	lsr.w	r3, r0, r4
 80006d0:	fa01 f205 	lsl.w	r2, r1, r5
 80006d4:	ea43 0302 	orr.w	r3, r3, r2
 80006d8:	fa21 f004 	lsr.w	r0, r1, r4
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	fa21 f204 	lsr.w	r2, r1, r4
 80006e4:	ea20 0002 	bic.w	r0, r0, r2
 80006e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f0:	bf08      	it	eq
 80006f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f6:	bd70      	pop	{r4, r5, r6, pc}
 80006f8:	f094 0f00 	teq	r4, #0
 80006fc:	d10f      	bne.n	800071e <__aeabi_dmul+0x1c2>
 80006fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000702:	0040      	lsls	r0, r0, #1
 8000704:	eb41 0101 	adc.w	r1, r1, r1
 8000708:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800070c:	bf08      	it	eq
 800070e:	3c01      	subeq	r4, #1
 8000710:	d0f7      	beq.n	8000702 <__aeabi_dmul+0x1a6>
 8000712:	ea41 0106 	orr.w	r1, r1, r6
 8000716:	f095 0f00 	teq	r5, #0
 800071a:	bf18      	it	ne
 800071c:	4770      	bxne	lr
 800071e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000722:	0052      	lsls	r2, r2, #1
 8000724:	eb43 0303 	adc.w	r3, r3, r3
 8000728:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800072c:	bf08      	it	eq
 800072e:	3d01      	subeq	r5, #1
 8000730:	d0f7      	beq.n	8000722 <__aeabi_dmul+0x1c6>
 8000732:	ea43 0306 	orr.w	r3, r3, r6
 8000736:	4770      	bx	lr
 8000738:	ea94 0f0c 	teq	r4, ip
 800073c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000740:	bf18      	it	ne
 8000742:	ea95 0f0c 	teqne	r5, ip
 8000746:	d00c      	beq.n	8000762 <__aeabi_dmul+0x206>
 8000748:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074c:	bf18      	it	ne
 800074e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000752:	d1d1      	bne.n	80006f8 <__aeabi_dmul+0x19c>
 8000754:	ea81 0103 	eor.w	r1, r1, r3
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	f04f 0000 	mov.w	r0, #0
 8000760:	bd70      	pop	{r4, r5, r6, pc}
 8000762:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000766:	bf06      	itte	eq
 8000768:	4610      	moveq	r0, r2
 800076a:	4619      	moveq	r1, r3
 800076c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000770:	d019      	beq.n	80007a6 <__aeabi_dmul+0x24a>
 8000772:	ea94 0f0c 	teq	r4, ip
 8000776:	d102      	bne.n	800077e <__aeabi_dmul+0x222>
 8000778:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800077c:	d113      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 800077e:	ea95 0f0c 	teq	r5, ip
 8000782:	d105      	bne.n	8000790 <__aeabi_dmul+0x234>
 8000784:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000788:	bf1c      	itt	ne
 800078a:	4610      	movne	r0, r2
 800078c:	4619      	movne	r1, r3
 800078e:	d10a      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ae:	bd70      	pop	{r4, r5, r6, pc}

080007b0 <__aeabi_ddiv>:
 80007b0:	b570      	push	{r4, r5, r6, lr}
 80007b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007be:	bf1d      	ittte	ne
 80007c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c4:	ea94 0f0c 	teqne	r4, ip
 80007c8:	ea95 0f0c 	teqne	r5, ip
 80007cc:	f000 f8a7 	bleq	800091e <__aeabi_ddiv+0x16e>
 80007d0:	eba4 0405 	sub.w	r4, r4, r5
 80007d4:	ea81 0e03 	eor.w	lr, r1, r3
 80007d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e0:	f000 8088 	beq.w	80008f4 <__aeabi_ddiv+0x144>
 80007e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000800:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000804:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000808:	429d      	cmp	r5, r3
 800080a:	bf08      	it	eq
 800080c:	4296      	cmpeq	r6, r2
 800080e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000812:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000816:	d202      	bcs.n	800081e <__aeabi_ddiv+0x6e>
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	1ab6      	subs	r6, r6, r2
 8000820:	eb65 0503 	sbc.w	r5, r5, r3
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000832:	ebb6 0e02 	subs.w	lr, r6, r2
 8000836:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083a:	bf22      	ittt	cs
 800083c:	1ab6      	subcs	r6, r6, r2
 800083e:	4675      	movcs	r5, lr
 8000840:	ea40 000c 	orrcs.w	r0, r0, ip
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800088c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000890:	d018      	beq.n	80008c4 <__aeabi_ddiv+0x114>
 8000892:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000896:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ae:	d1c0      	bne.n	8000832 <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	d10b      	bne.n	80008ce <__aeabi_ddiv+0x11e>
 80008b6:	ea41 0100 	orr.w	r1, r1, r0
 80008ba:	f04f 0000 	mov.w	r0, #0
 80008be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c2:	e7b6      	b.n	8000832 <__aeabi_ddiv+0x82>
 80008c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c8:	bf04      	itt	eq
 80008ca:	4301      	orreq	r1, r0
 80008cc:	2000      	moveq	r0, #0
 80008ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d2:	bf88      	it	hi
 80008d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d8:	f63f aeaf 	bhi.w	800063a <__aeabi_dmul+0xde>
 80008dc:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e0:	bf04      	itt	eq
 80008e2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ea:	f150 0000 	adcs.w	r0, r0, #0
 80008ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f2:	bd70      	pop	{r4, r5, r6, pc}
 80008f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000900:	bfc2      	ittt	gt
 8000902:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000906:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090a:	bd70      	popgt	{r4, r5, r6, pc}
 800090c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000910:	f04f 0e00 	mov.w	lr, #0
 8000914:	3c01      	subs	r4, #1
 8000916:	e690      	b.n	800063a <__aeabi_dmul+0xde>
 8000918:	ea45 0e06 	orr.w	lr, r5, r6
 800091c:	e68d      	b.n	800063a <__aeabi_dmul+0xde>
 800091e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000922:	ea94 0f0c 	teq	r4, ip
 8000926:	bf08      	it	eq
 8000928:	ea95 0f0c 	teqeq	r5, ip
 800092c:	f43f af3b 	beq.w	80007a6 <__aeabi_dmul+0x24a>
 8000930:	ea94 0f0c 	teq	r4, ip
 8000934:	d10a      	bne.n	800094c <__aeabi_ddiv+0x19c>
 8000936:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093a:	f47f af34 	bne.w	80007a6 <__aeabi_dmul+0x24a>
 800093e:	ea95 0f0c 	teq	r5, ip
 8000942:	f47f af25 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e72c      	b.n	80007a6 <__aeabi_dmul+0x24a>
 800094c:	ea95 0f0c 	teq	r5, ip
 8000950:	d106      	bne.n	8000960 <__aeabi_ddiv+0x1b0>
 8000952:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000956:	f43f aefd 	beq.w	8000754 <__aeabi_dmul+0x1f8>
 800095a:	4610      	mov	r0, r2
 800095c:	4619      	mov	r1, r3
 800095e:	e722      	b.n	80007a6 <__aeabi_dmul+0x24a>
 8000960:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000964:	bf18      	it	ne
 8000966:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096a:	f47f aec5 	bne.w	80006f8 <__aeabi_dmul+0x19c>
 800096e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000972:	f47f af0d 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000976:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097a:	f47f aeeb 	bne.w	8000754 <__aeabi_dmul+0x1f8>
 800097e:	e712      	b.n	80007a6 <__aeabi_dmul+0x24a>

08000980 <__aeabi_d2uiz>:
 8000980:	004a      	lsls	r2, r1, #1
 8000982:	d211      	bcs.n	80009a8 <__aeabi_d2uiz+0x28>
 8000984:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000988:	d211      	bcs.n	80009ae <__aeabi_d2uiz+0x2e>
 800098a:	d50d      	bpl.n	80009a8 <__aeabi_d2uiz+0x28>
 800098c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000990:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000994:	d40e      	bmi.n	80009b4 <__aeabi_d2uiz+0x34>
 8000996:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800099a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800099e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009a2:	fa23 f002 	lsr.w	r0, r3, r2
 80009a6:	4770      	bx	lr
 80009a8:	f04f 0000 	mov.w	r0, #0
 80009ac:	4770      	bx	lr
 80009ae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009b2:	d102      	bne.n	80009ba <__aeabi_d2uiz+0x3a>
 80009b4:	f04f 30ff 	mov.w	r0, #4294967295
 80009b8:	4770      	bx	lr
 80009ba:	f04f 0000 	mov.w	r0, #0
 80009be:	4770      	bx	lr

080009c0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b085      	sub	sp, #20
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80009c8:	2300      	movs	r3, #0
 80009ca:	73fb      	strb	r3, [r7, #15]
 80009cc:	2300      	movs	r3, #0
 80009ce:	73bb      	strb	r3, [r7, #14]
 80009d0:	230f      	movs	r3, #15
 80009d2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	78db      	ldrb	r3, [r3, #3]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d039      	beq.n	8000a50 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80009dc:	4b27      	ldr	r3, [pc, #156]	; (8000a7c <NVIC_Init+0xbc>)
 80009de:	68db      	ldr	r3, [r3, #12]
 80009e0:	43db      	mvns	r3, r3
 80009e2:	0a1b      	lsrs	r3, r3, #8
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	f003 0307 	and.w	r3, r3, #7
 80009ea:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80009ec:	7bfb      	ldrb	r3, [r7, #15]
 80009ee:	f1c3 0304 	rsb	r3, r3, #4
 80009f2:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80009f4:	7b7a      	ldrb	r2, [r7, #13]
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
 80009f8:	fa42 f303 	asr.w	r3, r2, r3
 80009fc:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	785b      	ldrb	r3, [r3, #1]
 8000a02:	461a      	mov	r2, r3
 8000a04:	7bbb      	ldrb	r3, [r7, #14]
 8000a06:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0a:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	789a      	ldrb	r2, [r3, #2]
 8000a10:	7b7b      	ldrb	r3, [r7, #13]
 8000a12:	4013      	ands	r3, r2
 8000a14:	b2da      	uxtb	r2, r3
 8000a16:	7bfb      	ldrb	r3, [r7, #15]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000a1c:	7bfb      	ldrb	r3, [r7, #15]
 8000a1e:	011b      	lsls	r3, r3, #4
 8000a20:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000a22:	4a17      	ldr	r2, [pc, #92]	; (8000a80 <NVIC_Init+0xc0>)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	4413      	add	r3, r2
 8000a2a:	7bfa      	ldrb	r2, [r7, #15]
 8000a2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a30:	4a13      	ldr	r2, [pc, #76]	; (8000a80 <NVIC_Init+0xc0>)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	095b      	lsrs	r3, r3, #5
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	f003 031f 	and.w	r3, r3, #31
 8000a44:	2101      	movs	r1, #1
 8000a46:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a4a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000a4e:	e00f      	b.n	8000a70 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a50:	490b      	ldr	r1, [pc, #44]	; (8000a80 <NVIC_Init+0xc0>)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	095b      	lsrs	r3, r3, #5
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	f003 031f 	and.w	r3, r3, #31
 8000a64:	2201      	movs	r2, #1
 8000a66:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a68:	f100 0320 	add.w	r3, r0, #32
 8000a6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000a70:	bf00      	nop
 8000a72:	3714      	adds	r7, #20
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	e000ed00 	.word	0xe000ed00
 8000a80:	e000e100 	.word	0xe000e100

08000a84 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b087      	sub	sp, #28
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
 8000a8c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	617b      	str	r3, [r7, #20]
 8000a92:	2300      	movs	r3, #0
 8000a94:	613b      	str	r3, [r7, #16]
 8000a96:	2300      	movs	r3, #0
 8000a98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	617b      	str	r3, [r7, #20]
 8000a9e:	e076      	b.n	8000b8e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	681a      	ldr	r2, [r3, #0]
 8000aae:	693b      	ldr	r3, [r7, #16]
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000ab4:	68fa      	ldr	r2, [r7, #12]
 8000ab6:	693b      	ldr	r3, [r7, #16]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	d165      	bne.n	8000b88 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	2103      	movs	r1, #3
 8000ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aca:	43db      	mvns	r3, r3
 8000acc:	401a      	ands	r2, r3
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	791b      	ldrb	r3, [r3, #4]
 8000ada:	4619      	mov	r1, r3
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	005b      	lsls	r3, r3, #1
 8000ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae4:	431a      	orrs	r2, r3
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	791b      	ldrb	r3, [r3, #4]
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d003      	beq.n	8000afa <GPIO_Init+0x76>
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	791b      	ldrb	r3, [r3, #4]
 8000af6:	2b02      	cmp	r3, #2
 8000af8:	d12e      	bne.n	8000b58 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	689a      	ldr	r2, [r3, #8]
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	005b      	lsls	r3, r3, #1
 8000b02:	2103      	movs	r1, #3
 8000b04:	fa01 f303 	lsl.w	r3, r1, r3
 8000b08:	43db      	mvns	r3, r3
 8000b0a:	401a      	ands	r2, r3
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	689a      	ldr	r2, [r3, #8]
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	795b      	ldrb	r3, [r3, #5]
 8000b18:	4619      	mov	r1, r3
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	005b      	lsls	r3, r3, #1
 8000b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b22:	431a      	orrs	r2, r3
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	685a      	ldr	r2, [r3, #4]
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	b29b      	uxth	r3, r3
 8000b30:	4619      	mov	r1, r3
 8000b32:	2301      	movs	r3, #1
 8000b34:	408b      	lsls	r3, r1
 8000b36:	43db      	mvns	r3, r3
 8000b38:	401a      	ands	r2, r3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	683a      	ldr	r2, [r7, #0]
 8000b44:	7992      	ldrb	r2, [r2, #6]
 8000b46:	4611      	mov	r1, r2
 8000b48:	697a      	ldr	r2, [r7, #20]
 8000b4a:	b292      	uxth	r2, r2
 8000b4c:	fa01 f202 	lsl.w	r2, r1, r2
 8000b50:	b292      	uxth	r2, r2
 8000b52:	431a      	orrs	r2, r3
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	68da      	ldr	r2, [r3, #12]
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	b29b      	uxth	r3, r3
 8000b60:	005b      	lsls	r3, r3, #1
 8000b62:	2103      	movs	r1, #3
 8000b64:	fa01 f303 	lsl.w	r3, r1, r3
 8000b68:	43db      	mvns	r3, r3
 8000b6a:	401a      	ands	r2, r3
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	68da      	ldr	r2, [r3, #12]
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	79db      	ldrb	r3, [r3, #7]
 8000b78:	4619      	mov	r1, r3
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	005b      	lsls	r3, r3, #1
 8000b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b82:	431a      	orrs	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	617b      	str	r3, [r7, #20]
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	2b0f      	cmp	r3, #15
 8000b92:	d985      	bls.n	8000aa0 <GPIO_Init+0x1c>
    }
  }
}
 8000b94:	bf00      	nop
 8000b96:	371c      	adds	r7, #28
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	460b      	mov	r3, r1
 8000baa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	887a      	ldrh	r2, [r7, #2]
 8000bb0:	831a      	strh	r2, [r3, #24]
}
 8000bb2:	bf00      	nop
 8000bb4:	370c      	adds	r7, #12
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr

08000bbe <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	b083      	sub	sp, #12
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	6078      	str	r0, [r7, #4]
 8000bc6:	460b      	mov	r3, r1
 8000bc8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	887a      	ldrh	r2, [r7, #2]
 8000bce:	835a      	strh	r2, [r3, #26]
}
 8000bd0:	bf00      	nop
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr

08000bdc <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	460b      	mov	r3, r1
 8000be6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	695a      	ldr	r2, [r3, #20]
 8000bec:	887b      	ldrh	r3, [r7, #2]
 8000bee:	405a      	eors	r2, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	615a      	str	r2, [r3, #20]
}
 8000bf4:	bf00      	nop
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b085      	sub	sp, #20
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	460b      	mov	r3, r1
 8000c0a:	807b      	strh	r3, [r7, #2]
 8000c0c:	4613      	mov	r3, r2
 8000c0e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000c10:	2300      	movs	r3, #0
 8000c12:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000c14:	2300      	movs	r3, #0
 8000c16:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c18:	787a      	ldrb	r2, [r7, #1]
 8000c1a:	887b      	ldrh	r3, [r7, #2]
 8000c1c:	f003 0307 	and.w	r3, r3, #7
 8000c20:	009b      	lsls	r3, r3, #2
 8000c22:	fa02 f303 	lsl.w	r3, r2, r3
 8000c26:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c28:	887b      	ldrh	r3, [r7, #2]
 8000c2a:	08db      	lsrs	r3, r3, #3
 8000c2c:	b29b      	uxth	r3, r3
 8000c2e:	4618      	mov	r0, r3
 8000c30:	887b      	ldrh	r3, [r7, #2]
 8000c32:	08db      	lsrs	r3, r3, #3
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	461a      	mov	r2, r3
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	3208      	adds	r2, #8
 8000c3c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000c40:	887b      	ldrh	r3, [r7, #2]
 8000c42:	f003 0307 	and.w	r3, r3, #7
 8000c46:	009b      	lsls	r3, r3, #2
 8000c48:	210f      	movs	r1, #15
 8000c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c4e:	43db      	mvns	r3, r3
 8000c50:	ea02 0103 	and.w	r1, r2, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	f100 0208 	add.w	r2, r0, #8
 8000c5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000c5e:	887b      	ldrh	r3, [r7, #2]
 8000c60:	08db      	lsrs	r3, r3, #3
 8000c62:	b29b      	uxth	r3, r3
 8000c64:	461a      	mov	r2, r3
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	3208      	adds	r2, #8
 8000c6a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	4313      	orrs	r3, r2
 8000c72:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000c74:	887b      	ldrh	r3, [r7, #2]
 8000c76:	08db      	lsrs	r3, r3, #3
 8000c78:	b29b      	uxth	r3, r3
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	3208      	adds	r2, #8
 8000c80:	68b9      	ldr	r1, [r7, #8]
 8000c82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000c86:	bf00      	nop
 8000c88:	3714      	adds	r7, #20
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
	...

08000c94 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b089      	sub	sp, #36	; 0x24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	61bb      	str	r3, [r7, #24]
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	617b      	str	r3, [r7, #20]
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	61fb      	str	r3, [r7, #28]
 8000ca8:	2302      	movs	r3, #2
 8000caa:	613b      	str	r3, [r7, #16]
 8000cac:	2300      	movs	r3, #0
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000cb4:	4b47      	ldr	r3, [pc, #284]	; (8000dd4 <RCC_GetClocksFreq+0x140>)
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	f003 030c 	and.w	r3, r3, #12
 8000cbc:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000cbe:	69bb      	ldr	r3, [r7, #24]
 8000cc0:	2b04      	cmp	r3, #4
 8000cc2:	d007      	beq.n	8000cd4 <RCC_GetClocksFreq+0x40>
 8000cc4:	2b08      	cmp	r3, #8
 8000cc6:	d009      	beq.n	8000cdc <RCC_GetClocksFreq+0x48>
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d13d      	bne.n	8000d48 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	4a42      	ldr	r2, [pc, #264]	; (8000dd8 <RCC_GetClocksFreq+0x144>)
 8000cd0:	601a      	str	r2, [r3, #0]
      break;
 8000cd2:	e03d      	b.n	8000d50 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	4a41      	ldr	r2, [pc, #260]	; (8000ddc <RCC_GetClocksFreq+0x148>)
 8000cd8:	601a      	str	r2, [r3, #0]
      break;
 8000cda:	e039      	b.n	8000d50 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000cdc:	4b3d      	ldr	r3, [pc, #244]	; (8000dd4 <RCC_GetClocksFreq+0x140>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	0d9b      	lsrs	r3, r3, #22
 8000ce2:	f003 0301 	and.w	r3, r3, #1
 8000ce6:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ce8:	4b3a      	ldr	r3, [pc, #232]	; (8000dd4 <RCC_GetClocksFreq+0x140>)
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000cf0:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d00c      	beq.n	8000d12 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000cf8:	4a38      	ldr	r2, [pc, #224]	; (8000ddc <RCC_GetClocksFreq+0x148>)
 8000cfa:	68bb      	ldr	r3, [r7, #8]
 8000cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d00:	4a34      	ldr	r2, [pc, #208]	; (8000dd4 <RCC_GetClocksFreq+0x140>)
 8000d02:	6852      	ldr	r2, [r2, #4]
 8000d04:	0992      	lsrs	r2, r2, #6
 8000d06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d0a:	fb02 f303 	mul.w	r3, r2, r3
 8000d0e:	61fb      	str	r3, [r7, #28]
 8000d10:	e00b      	b.n	8000d2a <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000d12:	4a31      	ldr	r2, [pc, #196]	; (8000dd8 <RCC_GetClocksFreq+0x144>)
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d1a:	4a2e      	ldr	r2, [pc, #184]	; (8000dd4 <RCC_GetClocksFreq+0x140>)
 8000d1c:	6852      	ldr	r2, [r2, #4]
 8000d1e:	0992      	lsrs	r2, r2, #6
 8000d20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d24:	fb02 f303 	mul.w	r3, r2, r3
 8000d28:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000d2a:	4b2a      	ldr	r3, [pc, #168]	; (8000dd4 <RCC_GetClocksFreq+0x140>)
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	0c1b      	lsrs	r3, r3, #16
 8000d30:	f003 0303 	and.w	r3, r3, #3
 8000d34:	3301      	adds	r3, #1
 8000d36:	005b      	lsls	r3, r3, #1
 8000d38:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000d3a:	69fa      	ldr	r2, [r7, #28]
 8000d3c:	693b      	ldr	r3, [r7, #16]
 8000d3e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	601a      	str	r2, [r3, #0]
      break;
 8000d46:	e003      	b.n	8000d50 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	4a23      	ldr	r2, [pc, #140]	; (8000dd8 <RCC_GetClocksFreq+0x144>)
 8000d4c:	601a      	str	r2, [r3, #0]
      break;
 8000d4e:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000d50:	4b20      	ldr	r3, [pc, #128]	; (8000dd4 <RCC_GetClocksFreq+0x140>)
 8000d52:	689b      	ldr	r3, [r3, #8]
 8000d54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000d58:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000d5a:	69bb      	ldr	r3, [r7, #24]
 8000d5c:	091b      	lsrs	r3, r3, #4
 8000d5e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000d60:	4a1f      	ldr	r2, [pc, #124]	; (8000de0 <RCC_GetClocksFreq+0x14c>)
 8000d62:	69bb      	ldr	r3, [r7, #24]
 8000d64:	4413      	add	r3, r2
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	40da      	lsrs	r2, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000d78:	4b16      	ldr	r3, [pc, #88]	; (8000dd4 <RCC_GetClocksFreq+0x140>)
 8000d7a:	689b      	ldr	r3, [r3, #8]
 8000d7c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000d80:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000d82:	69bb      	ldr	r3, [r7, #24]
 8000d84:	0a9b      	lsrs	r3, r3, #10
 8000d86:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000d88:	4a15      	ldr	r2, [pc, #84]	; (8000de0 <RCC_GetClocksFreq+0x14c>)
 8000d8a:	69bb      	ldr	r3, [r7, #24]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	685a      	ldr	r2, [r3, #4]
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	40da      	lsrs	r2, r3
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000da0:	4b0c      	ldr	r3, [pc, #48]	; (8000dd4 <RCC_GetClocksFreq+0x140>)
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000da8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000daa:	69bb      	ldr	r3, [r7, #24]
 8000dac:	0b5b      	lsrs	r3, r3, #13
 8000dae:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000db0:	4a0b      	ldr	r2, [pc, #44]	; (8000de0 <RCC_GetClocksFreq+0x14c>)
 8000db2:	69bb      	ldr	r3, [r7, #24]
 8000db4:	4413      	add	r3, r2
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	685a      	ldr	r2, [r3, #4]
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	40da      	lsrs	r2, r3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	60da      	str	r2, [r3, #12]
}
 8000dc8:	bf00      	nop
 8000dca:	3724      	adds	r7, #36	; 0x24
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	40023800 	.word	0x40023800
 8000dd8:	00f42400 	.word	0x00f42400
 8000ddc:	007a1200 	.word	0x007a1200
 8000de0:	20000000 	.word	0x20000000

08000de4 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	460b      	mov	r3, r1
 8000dee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000df0:	78fb      	ldrb	r3, [r7, #3]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d006      	beq.n	8000e04 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000df6:	490a      	ldr	r1, [pc, #40]	; (8000e20 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000df8:	4b09      	ldr	r3, [pc, #36]	; (8000e20 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000dfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000e02:	e006      	b.n	8000e12 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000e04:	4906      	ldr	r1, [pc, #24]	; (8000e20 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e06:	4b06      	ldr	r3, [pc, #24]	; (8000e20 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	43db      	mvns	r3, r3
 8000e0e:	4013      	ands	r3, r2
 8000e10:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000e12:	bf00      	nop
 8000e14:	370c      	adds	r7, #12
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	40023800 	.word	0x40023800

08000e24 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e30:	78fb      	ldrb	r3, [r7, #3]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d006      	beq.n	8000e44 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000e36:	490a      	ldr	r1, [pc, #40]	; (8000e60 <RCC_APB1PeriphClockCmd+0x3c>)
 8000e38:	4b09      	ldr	r3, [pc, #36]	; (8000e60 <RCC_APB1PeriphClockCmd+0x3c>)
 8000e3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000e42:	e006      	b.n	8000e52 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000e44:	4906      	ldr	r1, [pc, #24]	; (8000e60 <RCC_APB1PeriphClockCmd+0x3c>)
 8000e46:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <RCC_APB1PeriphClockCmd+0x3c>)
 8000e48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	4013      	ands	r3, r2
 8000e50:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000e52:	bf00      	nop
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	40023800 	.word	0x40023800

08000e64 <RTC_GetITStatus>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b087      	sub	sp, #28
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0, enablestatus = 0;
 8000e70:	2300      	movs	r3, #0
 8000e72:	613b      	str	r3, [r7, #16]
 8000e74:	2300      	movs	r3, #0
 8000e76:	60fb      	str	r3, [r7, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 8000e78:	4b13      	ldr	r3, [pc, #76]	; (8000ec8 <RTC_GetITStatus+0x64>)
 8000e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e7c:	f003 0304 	and.w	r3, r3, #4
 8000e80:	613b      	str	r3, [r7, #16]
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 8000e82:	4b11      	ldr	r3, [pc, #68]	; (8000ec8 <RTC_GetITStatus+0x64>)
 8000e84:	689a      	ldr	r2, [r3, #8]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	401a      	ands	r2, r3
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	0bd9      	lsrs	r1, r3, #15
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	400b      	ands	r3, r1
 8000e92:	4313      	orrs	r3, r2
 8000e94:	60fb      	str	r3, [r7, #12]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 8000e96:	4b0c      	ldr	r3, [pc, #48]	; (8000ec8 <RTC_GetITStatus+0x64>)
 8000e98:	68da      	ldr	r2, [r3, #12]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	091b      	lsrs	r3, r3, #4
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	613b      	str	r3, [r7, #16]
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d006      	beq.n	8000eb6 <RTC_GetITStatus+0x52>
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d002      	beq.n	8000eb6 <RTC_GetITStatus+0x52>
  {
    bitstatus = SET;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	75fb      	strb	r3, [r7, #23]
 8000eb4:	e001      	b.n	8000eba <RTC_GetITStatus+0x56>
  }
  else
  {
    bitstatus = RESET;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus;
 8000eba:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	371c      	adds	r7, #28
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr
 8000ec8:	40002800 	.word	0x40002800

08000ecc <RTC_ClearITPendingBit>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval None
  */
void RTC_ClearITPendingBit(uint32_t RTC_IT)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_IT(RTC_IT));

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	091b      	lsrs	r3, r3, #4
 8000edc:	60fb      	str	r3, [r7, #12]

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 8000ede:	4909      	ldr	r1, [pc, #36]	; (8000f04 <RTC_ClearITPendingBit+0x38>)
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	b29b      	uxth	r3, r3
 8000ee4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ee8:	43da      	mvns	r2, r3
 8000eea:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <RTC_ClearITPendingBit+0x38>)
 8000eec:	68db      	ldr	r3, [r3, #12]
 8000eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	60cb      	str	r3, [r1, #12]
}
 8000ef6:	bf00      	nop
 8000ef8:	3714      	adds	r7, #20
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	40002800 	.word	0x40002800

08000f08 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b085      	sub	sp, #20
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	460b      	mov	r3, r1
 8000f12:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000f14:	2300      	movs	r3, #0
 8000f16:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	81bb      	strh	r3, [r7, #12]
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	8a1b      	ldrh	r3, [r3, #16]
 8000f24:	b29a      	uxth	r2, r3
 8000f26:	887b      	ldrh	r3, [r7, #2]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	899b      	ldrh	r3, [r3, #12]
 8000f30:	b29a      	uxth	r2, r3
 8000f32:	887b      	ldrh	r3, [r7, #2]
 8000f34:	4013      	ands	r3, r2
 8000f36:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000f38:	89bb      	ldrh	r3, [r7, #12]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d005      	beq.n	8000f4a <TIM_GetITStatus+0x42>
 8000f3e:	897b      	ldrh	r3, [r7, #10]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d002      	beq.n	8000f4a <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000f44:	2301      	movs	r3, #1
 8000f46:	73fb      	strb	r3, [r7, #15]
 8000f48:	e001      	b.n	8000f4e <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000f4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3714      	adds	r7, #20
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr

08000f5c <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	460b      	mov	r3, r1
 8000f66:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000f68:	887b      	ldrh	r3, [r7, #2]
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	b29a      	uxth	r2, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	821a      	strh	r2, [r3, #16]
}
 8000f72:	bf00      	nop
 8000f74:	370c      	adds	r7, #12
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
	...

08000f80 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b08a      	sub	sp, #40	; 0x28
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f8e:	2300      	movs	r3, #0
 8000f90:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000f92:	2300      	movs	r3, #0
 8000f94:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000f96:	2300      	movs	r3, #0
 8000f98:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	8a1b      	ldrh	r3, [r3, #16]
 8000f9e:	b29b      	uxth	r3, r3
 8000fa0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000fa8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	88db      	ldrh	r3, [r3, #6]
 8000fae:	461a      	mov	r2, r3
 8000fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	899b      	ldrh	r3, [r3, #12]
 8000fc2:	b29b      	uxth	r3, r3
 8000fc4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000fcc:	f023 030c 	bic.w	r3, r3, #12
 8000fd0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	889a      	ldrh	r2, [r3, #4]
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	891b      	ldrh	r3, [r3, #8]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fea:	4313      	orrs	r3, r2
 8000fec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff0:	b29a      	uxth	r2, r3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	8a9b      	ldrh	r3, [r3, #20]
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001000:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001004:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	899b      	ldrh	r3, [r3, #12]
 800100a:	461a      	mov	r2, r3
 800100c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800100e:	4313      	orrs	r3, r2
 8001010:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001014:	b29a      	uxth	r2, r3
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800101a:	f107 0308 	add.w	r3, r7, #8
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fe38 	bl	8000c94 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4a30      	ldr	r2, [pc, #192]	; (80010e8 <USART_Init+0x168>)
 8001028:	4293      	cmp	r3, r2
 800102a:	d003      	beq.n	8001034 <USART_Init+0xb4>
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4a2f      	ldr	r2, [pc, #188]	; (80010ec <USART_Init+0x16c>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d102      	bne.n	800103a <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	623b      	str	r3, [r7, #32]
 8001038:	e001      	b.n	800103e <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800103a:	693b      	ldr	r3, [r7, #16]
 800103c:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	899b      	ldrh	r3, [r3, #12]
 8001042:	b29b      	uxth	r3, r3
 8001044:	b21b      	sxth	r3, r3
 8001046:	2b00      	cmp	r3, #0
 8001048:	da0c      	bge.n	8001064 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800104a:	6a3a      	ldr	r2, [r7, #32]
 800104c:	4613      	mov	r3, r2
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	4413      	add	r3, r2
 8001052:	009a      	lsls	r2, r3, #2
 8001054:	441a      	add	r2, r3
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	005b      	lsls	r3, r3, #1
 800105c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001060:	61fb      	str	r3, [r7, #28]
 8001062:	e00b      	b.n	800107c <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001064:	6a3a      	ldr	r2, [r7, #32]
 8001066:	4613      	mov	r3, r2
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	4413      	add	r3, r2
 800106c:	009a      	lsls	r2, r3, #2
 800106e:	441a      	add	r2, r3
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	fbb2 f3f3 	udiv	r3, r2, r3
 800107a:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	4a1c      	ldr	r2, [pc, #112]	; (80010f0 <USART_Init+0x170>)
 8001080:	fba2 2303 	umull	r2, r3, r2, r3
 8001084:	095b      	lsrs	r3, r3, #5
 8001086:	011b      	lsls	r3, r3, #4
 8001088:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800108a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800108c:	091b      	lsrs	r3, r3, #4
 800108e:	2264      	movs	r2, #100	; 0x64
 8001090:	fb02 f303 	mul.w	r3, r2, r3
 8001094:	69fa      	ldr	r2, [r7, #28]
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	899b      	ldrh	r3, [r3, #12]
 800109e:	b29b      	uxth	r3, r3
 80010a0:	b21b      	sxth	r3, r3
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	da0c      	bge.n	80010c0 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	00db      	lsls	r3, r3, #3
 80010aa:	3332      	adds	r3, #50	; 0x32
 80010ac:	4a10      	ldr	r2, [pc, #64]	; (80010f0 <USART_Init+0x170>)
 80010ae:	fba2 2303 	umull	r2, r3, r2, r3
 80010b2:	095b      	lsrs	r3, r3, #5
 80010b4:	f003 0307 	and.w	r3, r3, #7
 80010b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010ba:	4313      	orrs	r3, r2
 80010bc:	627b      	str	r3, [r7, #36]	; 0x24
 80010be:	e00b      	b.n	80010d8 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	011b      	lsls	r3, r3, #4
 80010c4:	3332      	adds	r3, #50	; 0x32
 80010c6:	4a0a      	ldr	r2, [pc, #40]	; (80010f0 <USART_Init+0x170>)
 80010c8:	fba2 2303 	umull	r2, r3, r2, r3
 80010cc:	095b      	lsrs	r3, r3, #5
 80010ce:	f003 030f 	and.w	r3, r3, #15
 80010d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010d4:	4313      	orrs	r3, r2
 80010d6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80010d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010da:	b29a      	uxth	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	811a      	strh	r2, [r3, #8]
}
 80010e0:	bf00      	nop
 80010e2:	3728      	adds	r7, #40	; 0x28
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	40011000 	.word	0x40011000
 80010ec:	40011400 	.word	0x40011400
 80010f0:	51eb851f 	.word	0x51eb851f

080010f4 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001100:	78fb      	ldrb	r3, [r7, #3]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d008      	beq.n	8001118 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	899b      	ldrh	r3, [r3, #12]
 800110a:	b29b      	uxth	r3, r3
 800110c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001110:	b29a      	uxth	r2, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8001116:	e007      	b.n	8001128 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	899b      	ldrh	r3, [r3, #12]
 800111c:	b29b      	uxth	r3, r3
 800111e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001122:	b29a      	uxth	r2, r3
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	819a      	strh	r2, [r3, #12]
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	460b      	mov	r3, r1
 800113e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001140:	887b      	ldrh	r3, [r7, #2]
 8001142:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001146:	b29a      	uxth	r2, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	809a      	strh	r2, [r3, #4]
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr

08001158 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	889b      	ldrh	r3, [r3, #4]
 8001164:	b29b      	uxth	r3, r3
 8001166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800116a:	b29b      	uxth	r3, r3
}
 800116c:	4618      	mov	r0, r3
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001178:	b480      	push	{r7}
 800117a:	b087      	sub	sp, #28
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	807b      	strh	r3, [r7, #2]
 8001184:	4613      	mov	r3, r2
 8001186:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001188:	2300      	movs	r3, #0
 800118a:	613b      	str	r3, [r7, #16]
 800118c:	2300      	movs	r3, #0
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	2300      	movs	r3, #0
 8001192:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001194:	2300      	movs	r3, #0
 8001196:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800119c:	887b      	ldrh	r3, [r7, #2]
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	095b      	lsrs	r3, r3, #5
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80011a6:	887b      	ldrh	r3, [r7, #2]
 80011a8:	f003 031f 	and.w	r3, r3, #31
 80011ac:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80011ae:	2201      	movs	r2, #1
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d103      	bne.n	80011c6 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	330c      	adds	r3, #12
 80011c2:	617b      	str	r3, [r7, #20]
 80011c4:	e009      	b.n	80011da <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	d103      	bne.n	80011d4 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	3310      	adds	r3, #16
 80011d0:	617b      	str	r3, [r7, #20]
 80011d2:	e002      	b.n	80011da <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	3314      	adds	r3, #20
 80011d8:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80011da:	787b      	ldrb	r3, [r7, #1]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d006      	beq.n	80011ee <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	697a      	ldr	r2, [r7, #20]
 80011e4:	6811      	ldr	r1, [r2, #0]
 80011e6:	68ba      	ldr	r2, [r7, #8]
 80011e8:	430a      	orrs	r2, r1
 80011ea:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80011ec:	e006      	b.n	80011fc <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	697a      	ldr	r2, [r7, #20]
 80011f2:	6811      	ldr	r1, [r2, #0]
 80011f4:	68ba      	ldr	r2, [r7, #8]
 80011f6:	43d2      	mvns	r2, r2
 80011f8:	400a      	ands	r2, r1
 80011fa:	601a      	str	r2, [r3, #0]
}
 80011fc:	bf00      	nop
 80011fe:	371c      	adds	r7, #28
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	460b      	mov	r3, r1
 8001212:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001214:	2300      	movs	r3, #0
 8001216:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	881b      	ldrh	r3, [r3, #0]
 800121c:	b29a      	uxth	r2, r3
 800121e:	887b      	ldrh	r3, [r7, #2]
 8001220:	4013      	ands	r3, r2
 8001222:	b29b      	uxth	r3, r3
 8001224:	2b00      	cmp	r3, #0
 8001226:	d002      	beq.n	800122e <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001228:	2301      	movs	r3, #1
 800122a:	73fb      	strb	r3, [r7, #15]
 800122c:	e001      	b.n	8001232 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 800122e:	2300      	movs	r3, #0
 8001230:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001232:	7bfb      	ldrb	r3, [r7, #15]
}
 8001234:	4618      	mov	r0, r3
 8001236:	3714      	adds	r7, #20
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001240:	b480      	push	{r7}
 8001242:	b087      	sub	sp, #28
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	460b      	mov	r3, r1
 800124a:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 800124c:	2300      	movs	r3, #0
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]
 8001254:	2300      	movs	r3, #0
 8001256:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001258:	2300      	movs	r3, #0
 800125a:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800125c:	887b      	ldrh	r3, [r7, #2]
 800125e:	b2db      	uxtb	r3, r3
 8001260:	095b      	lsrs	r3, r3, #5
 8001262:	b2db      	uxtb	r3, r3
 8001264:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001266:	887b      	ldrh	r3, [r7, #2]
 8001268:	f003 031f 	and.w	r3, r3, #31
 800126c:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 800126e:	2201      	movs	r2, #1
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d107      	bne.n	800128e <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	899b      	ldrh	r3, [r3, #12]
 8001282:	b29b      	uxth	r3, r3
 8001284:	461a      	mov	r2, r3
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	4013      	ands	r3, r2
 800128a:	617b      	str	r3, [r7, #20]
 800128c:	e011      	b.n	80012b2 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	2b02      	cmp	r3, #2
 8001292:	d107      	bne.n	80012a4 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	8a1b      	ldrh	r3, [r3, #16]
 8001298:	b29b      	uxth	r3, r3
 800129a:	461a      	mov	r2, r3
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	4013      	ands	r3, r2
 80012a0:	617b      	str	r3, [r7, #20]
 80012a2:	e006      	b.n	80012b2 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	8a9b      	ldrh	r3, [r3, #20]
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	461a      	mov	r2, r3
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	4013      	ands	r3, r2
 80012b0:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 80012b2:	887b      	ldrh	r3, [r7, #2]
 80012b4:	0a1b      	lsrs	r3, r3, #8
 80012b6:	b29b      	uxth	r3, r3
 80012b8:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 80012ba:	2201      	movs	r2, #1
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	881b      	ldrh	r3, [r3, #0]
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	461a      	mov	r2, r3
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	4013      	ands	r3, r2
 80012d0:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d005      	beq.n	80012e4 <USART_GetITStatus+0xa4>
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d002      	beq.n	80012e4 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 80012de:	2301      	movs	r3, #1
 80012e0:	74fb      	strb	r3, [r7, #19]
 80012e2:	e001      	b.n	80012e8 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80012e4:	2300      	movs	r3, #0
 80012e6:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80012e8:	7cfb      	ldrb	r3, [r7, #19]
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	371c      	adds	r7, #28
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80012f6:	b480      	push	{r7}
 80012f8:	b085      	sub	sp, #20
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
 80012fe:	460b      	mov	r3, r1
 8001300:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001302:	2300      	movs	r3, #0
 8001304:	81fb      	strh	r3, [r7, #14]
 8001306:	2300      	movs	r3, #0
 8001308:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 800130a:	887b      	ldrh	r3, [r7, #2]
 800130c:	0a1b      	lsrs	r3, r3, #8
 800130e:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001310:	89fb      	ldrh	r3, [r7, #14]
 8001312:	2201      	movs	r2, #1
 8001314:	fa02 f303 	lsl.w	r3, r2, r3
 8001318:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 800131a:	89bb      	ldrh	r3, [r7, #12]
 800131c:	43db      	mvns	r3, r3
 800131e:	b29a      	uxth	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	801a      	strh	r2, [r3, #0]
}
 8001324:	bf00      	nop
 8001326:	3714      	adds	r7, #20
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	6039      	str	r1, [r7, #0]
 800133a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 800133c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001340:	2b00      	cmp	r3, #0
 8001342:	da0b      	bge.n	800135c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001344:	490d      	ldr	r1, [pc, #52]	; (800137c <NVIC_SetPriority+0x4c>)
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	f003 030f 	and.w	r3, r3, #15
 800134c:	3b04      	subs	r3, #4
 800134e:	683a      	ldr	r2, [r7, #0]
 8001350:	b2d2      	uxtb	r2, r2
 8001352:	0112      	lsls	r2, r2, #4
 8001354:	b2d2      	uxtb	r2, r2
 8001356:	440b      	add	r3, r1
 8001358:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800135a:	e009      	b.n	8001370 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800135c:	4908      	ldr	r1, [pc, #32]	; (8001380 <NVIC_SetPriority+0x50>)
 800135e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001362:	683a      	ldr	r2, [r7, #0]
 8001364:	b2d2      	uxtb	r2, r2
 8001366:	0112      	lsls	r2, r2, #4
 8001368:	b2d2      	uxtb	r2, r2
 800136a:	440b      	add	r3, r1
 800136c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr
 800137c:	e000ed00 	.word	0xe000ed00
 8001380:	e000e100 	.word	0xe000e100

08001384 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001392:	d301      	bcc.n	8001398 <SysTick_Config+0x14>
 8001394:	2301      	movs	r3, #1
 8001396:	e011      	b.n	80013bc <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8001398:	4a0a      	ldr	r2, [pc, #40]	; (80013c4 <SysTick_Config+0x40>)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80013a0:	3b01      	subs	r3, #1
 80013a2:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 80013a4:	210f      	movs	r1, #15
 80013a6:	f04f 30ff 	mov.w	r0, #4294967295
 80013aa:	f7ff ffc1 	bl	8001330 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80013ae:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <SysTick_Config+0x40>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013b4:	4b03      	ldr	r3, [pc, #12]	; (80013c4 <SysTick_Config+0x40>)
 80013b6:	2207      	movs	r2, #7
 80013b8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80013ba:	2300      	movs	r3, #0
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	e000e010 	.word	0xe000e010

080013c8 <TIM5_IRQHandler>:
	TIM5_Config(); // Configuracion del timer.
	TIM5_Init(); // Inicializacion del timer.
	TIM_Cmd(TIM5, DISABLE);
}

void TIM5_IRQHandler (void)  {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	/* TIM5_IRQHandler rutina de interrupcion del timer 5.
	 *  Realiza un toogle en el led azul de la placa discovery.
	 */

	if (TIM_GetITStatus(TIM5, TIM_IT_CC1) != RESET)
 80013cc:	2102      	movs	r1, #2
 80013ce:	480a      	ldr	r0, [pc, #40]	; (80013f8 <TIM5_IRQHandler+0x30>)
 80013d0:	f7ff fd9a 	bl	8000f08 <TIM_GetITStatus>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d00c      	beq.n	80013f4 <TIM5_IRQHandler+0x2c>
	{
		TIM_ClearITPendingBit(TIM5, TIM_IT_CC1); // Se limpia la bandera de interrupcion.
 80013da:	2102      	movs	r1, #2
 80013dc:	4806      	ldr	r0, [pc, #24]	; (80013f8 <TIM5_IRQHandler+0x30>)
 80013de:	f7ff fdbd 	bl	8000f5c <TIM_ClearITPendingBit>

		if (TimingDelay != 0)
 80013e2:	4b06      	ldr	r3, [pc, #24]	; (80013fc <TIM5_IRQHandler+0x34>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d004      	beq.n	80013f4 <TIM5_IRQHandler+0x2c>
		{
			TimingDelay--;
 80013ea:	4b04      	ldr	r3, [pc, #16]	; (80013fc <TIM5_IRQHandler+0x34>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	3b01      	subs	r3, #1
 80013f0:	4a02      	ldr	r2, [pc, #8]	; (80013fc <TIM5_IRQHandler+0x34>)
 80013f2:	6013      	str	r3, [r2, #0]
		}

	}
}
 80013f4:	bf00      	nop
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40000c00 	.word	0x40000c00
 80013fc:	2000027c 	.word	0x2000027c

08001400 <main>:
#include "main.h"

int contador_led;


int main(void){
 8001400:	b598      	push	{r3, r4, r7, lr}
 8001402:	af00      	add	r7, sp, #0
	 *	Este programa es un prototipo del control de invernadero.
	 *	Tiene RTC, una prueba de seguimiento de cultivos, lee dos sensores externos de temperatura y humedad
	 *	y dos analogicos. 
	 *
	 */
	UB_LCD_2x16_Init(); // Inicializacion del display.
 8001404:	f000 fc98 	bl	8001d38 <UB_LCD_2x16_Init>
	inicializar_leds();
 8001408:	f000 f8a0 	bl	800154c <inicializar_leds>
	USART3_Config();
 800140c:	f000 fa82 	bl	8001914 <USART3_Config>
	SystemInit(); // Activa el systick.
 8001410:	f000 feec 	bl	80021ec <SystemInit>
	SysTick_Config(SystemCoreClock / 1e3); // Configuracion del tiempo de la interrupcion (cada 1us).
 8001414:	4b1a      	ldr	r3, [pc, #104]	; (8001480 <main+0x80>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff f829 	bl	8000470 <__aeabi_ui2d>
 800141e:	f04f 0200 	mov.w	r2, #0
 8001422:	4b18      	ldr	r3, [pc, #96]	; (8001484 <main+0x84>)
 8001424:	f7ff f9c4 	bl	80007b0 <__aeabi_ddiv>
 8001428:	4603      	mov	r3, r0
 800142a:	460c      	mov	r4, r1
 800142c:	4618      	mov	r0, r3
 800142e:	4621      	mov	r1, r4
 8001430:	f7ff faa6 	bl	8000980 <__aeabi_d2uiz>
 8001434:	4603      	mov	r3, r0
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff ffa4 	bl	8001384 <SysTick_Config>

	serial.contador = 0;
 800143c:	4b12      	ldr	r3, [pc, #72]	; (8001488 <main+0x88>)
 800143e:	2200      	movs	r2, #0
 8001440:	711a      	strb	r2, [r3, #4]
	serial.flag.comienzo_paquete = 0;
 8001442:	4a11      	ldr	r2, [pc, #68]	; (8001488 <main+0x88>)
 8001444:	f892 304c 	ldrb.w	r3, [r2, #76]	; 0x4c
 8001448:	f36f 1304 	bfc	r3, #4, #1
 800144c:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
	serial.flag.fin_paquete = 0;
 8001450:	4a0d      	ldr	r2, [pc, #52]	; (8001488 <main+0x88>)
 8001452:	f892 304c 	ldrb.w	r3, [r2, #76]	; 0x4c
 8001456:	f36f 1345 	bfc	r3, #5, #1
 800145a:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
	serial.timeout = 0;
 800145e:	4b0a      	ldr	r3, [pc, #40]	; (8001488 <main+0x88>)
 8001460:	2200      	movs	r2, #0
 8001462:	805a      	strh	r2, [r3, #2]
	sistema.flag.conexion_serial = 0;
 8001464:	4a09      	ldr	r2, [pc, #36]	; (800148c <main+0x8c>)
 8001466:	7813      	ldrb	r3, [r2, #0]
 8001468:	f36f 0300 	bfc	r3, #0, #1
 800146c:	7013      	strb	r3, [r2, #0]
	contador_led = atoi("1000");
 800146e:	4808      	ldr	r0, [pc, #32]	; (8001490 <main+0x90>)
 8001470:	f000 ff66 	bl	8002340 <atoi>
 8001474:	4602      	mov	r2, r0
 8001476:	4b07      	ldr	r3, [pc, #28]	; (8001494 <main+0x94>)
 8001478:	601a      	str	r2, [r3, #0]

	while(1){
		task_manager();
 800147a:	f000 f885 	bl	8001588 <task_manager>
 800147e:	e7fc      	b.n	800147a <main+0x7a>
 8001480:	20000088 	.word	0x20000088
 8001484:	408f4000 	.word	0x408f4000
 8001488:	200002a0 	.word	0x200002a0
 800148c:	200002f0 	.word	0x200002f0
 8001490:	0800254c 	.word	0x0800254c
 8001494:	20000294 	.word	0x20000294

08001498 <task_scheduler>:
	}
}

void task_scheduler(void){
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
//		yl.flag = 1;
//		yl.contador = 500;
//	}

	// Rutina del LED.
	if(led.contador >= 1){
 800149c:	4b26      	ldr	r3, [pc, #152]	; (8001538 <task_scheduler+0xa0>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d005      	beq.n	80014b0 <task_scheduler+0x18>
		led.contador--;
 80014a4:	4b24      	ldr	r3, [pc, #144]	; (8001538 <task_scheduler+0xa0>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	3b01      	subs	r3, #1
 80014aa:	4a23      	ldr	r2, [pc, #140]	; (8001538 <task_scheduler+0xa0>)
 80014ac:	6013      	str	r3, [r2, #0]
 80014ae:	e013      	b.n	80014d8 <task_scheduler+0x40>
	}
	else{
		led.flag.fin_contador = (led.flag.fin_contador) ? 0 : 1;
 80014b0:	4b21      	ldr	r3, [pc, #132]	; (8001538 <task_scheduler+0xa0>)
 80014b2:	791b      	ldrb	r3, [r3, #4]
 80014b4:	f003 0301 	and.w	r3, r3, #1
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	bf0c      	ite	eq
 80014be:	2301      	moveq	r3, #1
 80014c0:	2300      	movne	r3, #0
 80014c2:	b2d9      	uxtb	r1, r3
 80014c4:	4a1c      	ldr	r2, [pc, #112]	; (8001538 <task_scheduler+0xa0>)
 80014c6:	7913      	ldrb	r3, [r2, #4]
 80014c8:	f361 0300 	bfi	r3, r1, #0, #1
 80014cc:	7113      	strb	r3, [r2, #4]
		led.contador = contador_led;
 80014ce:	4b1b      	ldr	r3, [pc, #108]	; (800153c <task_scheduler+0xa4>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	461a      	mov	r2, r3
 80014d4:	4b18      	ldr	r3, [pc, #96]	; (8001538 <task_scheduler+0xa0>)
 80014d6:	601a      	str	r2, [r3, #0]
	}

	// Rutina display.
	if(display.contador >= 1){
 80014d8:	4b19      	ldr	r3, [pc, #100]	; (8001540 <task_scheduler+0xa8>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d005      	beq.n	80014ec <task_scheduler+0x54>
		display.contador--;
 80014e0:	4b17      	ldr	r3, [pc, #92]	; (8001540 <task_scheduler+0xa8>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	3b01      	subs	r3, #1
 80014e6:	4a16      	ldr	r2, [pc, #88]	; (8001540 <task_scheduler+0xa8>)
 80014e8:	6013      	str	r3, [r2, #0]
 80014ea:	e006      	b.n	80014fa <task_scheduler+0x62>
	}
	else{
		display.flag = 1;
 80014ec:	4b14      	ldr	r3, [pc, #80]	; (8001540 <task_scheduler+0xa8>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	711a      	strb	r2, [r3, #4]
		display.contador = 2000;
 80014f2:	4b13      	ldr	r3, [pc, #76]	; (8001540 <task_scheduler+0xa8>)
 80014f4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80014f8:	601a      	str	r2, [r3, #0]
	}

	if(serial.timeout >= 1){
 80014fa:	4b12      	ldr	r3, [pc, #72]	; (8001544 <task_scheduler+0xac>)
 80014fc:	885b      	ldrh	r3, [r3, #2]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d006      	beq.n	8001510 <task_scheduler+0x78>
		serial.timeout--;
 8001502:	4b10      	ldr	r3, [pc, #64]	; (8001544 <task_scheduler+0xac>)
 8001504:	885b      	ldrh	r3, [r3, #2]
 8001506:	3b01      	subs	r3, #1
 8001508:	b29a      	uxth	r2, r3
 800150a:	4b0e      	ldr	r3, [pc, #56]	; (8001544 <task_scheduler+0xac>)
 800150c:	805a      	strh	r2, [r3, #2]
//	}
//	else{
//		cultivo.flag.fin_contador = 1;
//		cultivo.contador_aux = 10e3;
//	}
}
 800150e:	e011      	b.n	8001534 <task_scheduler+0x9c>
	else if(serial.flag.comienzo_paquete){
 8001510:	4b0c      	ldr	r3, [pc, #48]	; (8001544 <task_scheduler+0xac>)
 8001512:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001516:	f003 0310 	and.w	r3, r3, #16
 800151a:	b2db      	uxtb	r3, r3
 800151c:	2b00      	cmp	r3, #0
 800151e:	d009      	beq.n	8001534 <task_scheduler+0x9c>
		serial.flag.comienzo_paquete = 0;
 8001520:	4a08      	ldr	r2, [pc, #32]	; (8001544 <task_scheduler+0xac>)
 8001522:	f892 304c 	ldrb.w	r3, [r2, #76]	; 0x4c
 8001526:	f36f 1304 	bfc	r3, #4, #1
 800152a:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
		enviar_comando(":TMO,-,-!");
 800152e:	4806      	ldr	r0, [pc, #24]	; (8001548 <task_scheduler+0xb0>)
 8001530:	f000 f9c6 	bl	80018c0 <enviar_comando>
}
 8001534:	bf00      	nop
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000298 	.word	0x20000298
 800153c:	20000294 	.word	0x20000294
 8001540:	2000028c 	.word	0x2000028c
 8001544:	200002a0 	.word	0x200002a0
 8001548:	08002554 	.word	0x08002554

0800154c <inicializar_leds>:

void inicializar_leds(){
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0

	//
	//Inicializacion de los leds.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8001552:	2101      	movs	r1, #1
 8001554:	2008      	movs	r0, #8
 8001556:	f7ff fc45 	bl	8000de4 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_15 |GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14;
 800155a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800155e:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8001560:	2301      	movs	r3, #1
 8001562:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8001564:	2303      	movs	r3, #3
 8001566:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8001568:	2300      	movs	r3, #0
 800156a:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 800156c:	2300      	movs	r3, #0
 800156e:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOD,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8001570:	463b      	mov	r3, r7
 8001572:	4619      	mov	r1, r3
 8001574:	4803      	ldr	r0, [pc, #12]	; (8001584 <inicializar_leds+0x38>)
 8001576:	f7ff fa85 	bl	8000a84 <GPIO_Init>

}
 800157a:	bf00      	nop
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40020c00 	.word	0x40020c00

08001588 <task_manager>:

void task_manager(void){
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
//	dht_interior_task();
//	dht_exterior_task();
//	ldr_task();
//	yl69_task();

	serial_task();
 800158c:	f000 f910 	bl	80017b0 <serial_task>
	// Manejo de la interfaz de usuario.
	display_task();
 8001590:	f000 f832 	bl	80015f8 <display_task>

	// Otras tareas.
	if(!sistema.flag.conexion_serial){ // Se realizan las tareas si no se esta conectado al serial
 8001594:	4b05      	ldr	r3, [pc, #20]	; (80015ac <task_manager+0x24>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	f003 0301 	and.w	r3, r3, #1
 800159c:	b2db      	uxtb	r3, r3
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d101      	bne.n	80015a6 <task_manager+0x1e>
		led_task();
 80015a2:	f000 f805 	bl	80015b0 <led_task>
//	}
//
//	if(cultivo.flag.control_activo){
//		control_temp_task();
//	}
}
 80015a6:	bf00      	nop
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	200002f0 	.word	0x200002f0

080015b0 <led_task>:
		leer_dht_exterior();
		dht_exterior.flag = 0;
	}
}

void led_task(){
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
	/*	Funcion led_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que se concentra en el parpadeo
	 *	de un led de control de programa.
	 */
	switch(led.flag.fin_contador){
 80015b4:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <led_task+0x40>)
 80015b6:	791b      	ldrb	r3, [r3, #4]
 80015b8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d002      	beq.n	80015c8 <led_task+0x18>
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d006      	beq.n	80015d4 <led_task+0x24>
 80015c6:	e00b      	b.n	80015e0 <led_task+0x30>
	case 0: GPIO_ResetBits(GPIOD,GPIO_Pin_13);break;
 80015c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015cc:	4809      	ldr	r0, [pc, #36]	; (80015f4 <led_task+0x44>)
 80015ce:	f7ff faf6 	bl	8000bbe <GPIO_ResetBits>
 80015d2:	e00b      	b.n	80015ec <led_task+0x3c>
	case 1:	GPIO_SetBits(GPIOD,GPIO_Pin_13);break;
 80015d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015d8:	4806      	ldr	r0, [pc, #24]	; (80015f4 <led_task+0x44>)
 80015da:	f7ff fae1 	bl	8000ba0 <GPIO_SetBits>
 80015de:	e005      	b.n	80015ec <led_task+0x3c>
	default:GPIO_ResetBits(GPIOD,GPIO_Pin_13);break;
 80015e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015e4:	4803      	ldr	r0, [pc, #12]	; (80015f4 <led_task+0x44>)
 80015e6:	f7ff faea 	bl	8000bbe <GPIO_ResetBits>
 80015ea:	bf00      	nop
	}
}
 80015ec:	bf00      	nop
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000298 	.word	0x20000298
 80015f4:	40020c00 	.word	0x40020c00

080015f8 <display_task>:
		yl.adc_cuentas = adc_leer_cuentas_yl69();
		yl.flag = 0;
	}
}

void display_task(){
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
	/*	Funcion display_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que lee un valor de ADC establecido en adc.h
	 */

	if(display.flag){
 80015fe:	4b5f      	ldr	r3, [pc, #380]	; (800177c <display_task+0x184>)
 8001600:	791b      	ldrb	r3, [r3, #4]
 8001602:	2b00      	cmp	r3, #0
 8001604:	f000 80b6 	beq.w	8001774 <display_task+0x17c>

		if(!sistema.flag.conexion_serial){
 8001608:	4b5d      	ldr	r3, [pc, #372]	; (8001780 <display_task+0x188>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	f003 0301 	and.w	r3, r3, #1
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	f040 80a1 	bne.w	800175a <display_task+0x162>
			char buffer[16];

			if(display.estado <3){
 8001618:	4b58      	ldr	r3, [pc, #352]	; (800177c <display_task+0x184>)
 800161a:	795b      	ldrb	r3, [r3, #5]
 800161c:	2b02      	cmp	r3, #2
 800161e:	d806      	bhi.n	800162e <display_task+0x36>
				display.estado++;
 8001620:	4b56      	ldr	r3, [pc, #344]	; (800177c <display_task+0x184>)
 8001622:	795b      	ldrb	r3, [r3, #5]
 8001624:	3301      	adds	r3, #1
 8001626:	b2da      	uxtb	r2, r3
 8001628:	4b54      	ldr	r3, [pc, #336]	; (800177c <display_task+0x184>)
 800162a:	715a      	strb	r2, [r3, #5]
 800162c:	e002      	b.n	8001634 <display_task+0x3c>
			}
			else{
				display.estado = 0;
 800162e:	4b53      	ldr	r3, [pc, #332]	; (800177c <display_task+0x184>)
 8001630:	2200      	movs	r2, #0
 8001632:	715a      	strb	r2, [r3, #5]
			}

			switch(display.estado){ // Se muestran distintos carteles cada vez que se vence el contador del display.
 8001634:	4b51      	ldr	r3, [pc, #324]	; (800177c <display_task+0x184>)
 8001636:	795b      	ldrb	r3, [r3, #5]
 8001638:	2b03      	cmp	r3, #3
 800163a:	d87c      	bhi.n	8001736 <display_task+0x13e>
 800163c:	a201      	add	r2, pc, #4	; (adr r2, 8001644 <display_task+0x4c>)
 800163e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001642:	bf00      	nop
 8001644:	08001655 	.word	0x08001655
 8001648:	08001671 	.word	0x08001671
 800164c:	080016b3 	.word	0x080016b3
 8001650:	080016f5 	.word	0x080016f5
			case 0:{
				UB_LCD_2x16_String(0,0,"Probando    ");
 8001654:	4a4b      	ldr	r2, [pc, #300]	; (8001784 <display_task+0x18c>)
 8001656:	2100      	movs	r1, #0
 8001658:	2000      	movs	r0, #0
 800165a:	f000 fb8b 	bl	8001d74 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"            ");
 800165e:	4a4a      	ldr	r2, [pc, #296]	; (8001788 <display_task+0x190>)
 8001660:	2101      	movs	r1, #1
 8001662:	2000      	movs	r0, #0
 8001664:	f000 fb86 	bl	8001d74 <UB_LCD_2x16_String>
				display.flag = 0;
 8001668:	4b44      	ldr	r3, [pc, #272]	; (800177c <display_task+0x184>)
 800166a:	2200      	movs	r2, #0
 800166c:	711a      	strb	r2, [r3, #4]
			};break;
 800166e:	e070      	b.n	8001752 <display_task+0x15a>
			case 1:{
				if(serial.flag.fin_paquete){
 8001670:	4b46      	ldr	r3, [pc, #280]	; (800178c <display_task+0x194>)
 8001672:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001676:	f003 0320 	and.w	r3, r3, #32
 800167a:	b2db      	uxtb	r3, r3
 800167c:	2b00      	cmp	r3, #0
 800167e:	d00a      	beq.n	8001696 <display_task+0x9e>
					UB_LCD_2x16_String(0,1,serial.comando);
 8001680:	4a43      	ldr	r2, [pc, #268]	; (8001790 <display_task+0x198>)
 8001682:	2101      	movs	r1, #1
 8001684:	2000      	movs	r0, #0
 8001686:	f000 fb75 	bl	8001d74 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 800168a:	4a42      	ldr	r2, [pc, #264]	; (8001794 <display_task+0x19c>)
 800168c:	2100      	movs	r1, #0
 800168e:	2000      	movs	r0, #0
 8001690:	f000 fb70 	bl	8001d74 <UB_LCD_2x16_String>
 8001694:	e009      	b.n	80016aa <display_task+0xb2>
				}
				else{
					UB_LCD_2x16_String(0,1,"Sin paquete     ");
 8001696:	4a40      	ldr	r2, [pc, #256]	; (8001798 <display_task+0x1a0>)
 8001698:	2101      	movs	r1, #1
 800169a:	2000      	movs	r0, #0
 800169c:	f000 fb6a 	bl	8001d74 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 80016a0:	4a3c      	ldr	r2, [pc, #240]	; (8001794 <display_task+0x19c>)
 80016a2:	2100      	movs	r1, #0
 80016a4:	2000      	movs	r0, #0
 80016a6:	f000 fb65 	bl	8001d74 <UB_LCD_2x16_String>
				}
				display.flag = 0;
 80016aa:	4b34      	ldr	r3, [pc, #208]	; (800177c <display_task+0x184>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	711a      	strb	r2, [r3, #4]
			};break;
 80016b0:	e04f      	b.n	8001752 <display_task+0x15a>
			case 2:{
				if(serial.flag.fin_paquete){
 80016b2:	4b36      	ldr	r3, [pc, #216]	; (800178c <display_task+0x194>)
 80016b4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80016b8:	f003 0320 	and.w	r3, r3, #32
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d00a      	beq.n	80016d8 <display_task+0xe0>
					UB_LCD_2x16_String(0,1,serial.cant_bytes);
 80016c2:	4a36      	ldr	r2, [pc, #216]	; (800179c <display_task+0x1a4>)
 80016c4:	2101      	movs	r1, #1
 80016c6:	2000      	movs	r0, #0
 80016c8:	f000 fb54 	bl	8001d74 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 80016cc:	4a31      	ldr	r2, [pc, #196]	; (8001794 <display_task+0x19c>)
 80016ce:	2100      	movs	r1, #0
 80016d0:	2000      	movs	r0, #0
 80016d2:	f000 fb4f 	bl	8001d74 <UB_LCD_2x16_String>
 80016d6:	e009      	b.n	80016ec <display_task+0xf4>
				}
				else{
					UB_LCD_2x16_String(0,1,"Sin paquete     ");
 80016d8:	4a2f      	ldr	r2, [pc, #188]	; (8001798 <display_task+0x1a0>)
 80016da:	2101      	movs	r1, #1
 80016dc:	2000      	movs	r0, #0
 80016de:	f000 fb49 	bl	8001d74 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 80016e2:	4a2c      	ldr	r2, [pc, #176]	; (8001794 <display_task+0x19c>)
 80016e4:	2100      	movs	r1, #0
 80016e6:	2000      	movs	r0, #0
 80016e8:	f000 fb44 	bl	8001d74 <UB_LCD_2x16_String>
				}
				display.flag = 0;
 80016ec:	4b23      	ldr	r3, [pc, #140]	; (800177c <display_task+0x184>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	711a      	strb	r2, [r3, #4]
			};break;
 80016f2:	e02e      	b.n	8001752 <display_task+0x15a>
			case 3:{
				if(serial.flag.fin_paquete){
 80016f4:	4b25      	ldr	r3, [pc, #148]	; (800178c <display_task+0x194>)
 80016f6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80016fa:	f003 0320 	and.w	r3, r3, #32
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	2b00      	cmp	r3, #0
 8001702:	d00a      	beq.n	800171a <display_task+0x122>
					UB_LCD_2x16_String(0,1,serial.datos);
 8001704:	4a26      	ldr	r2, [pc, #152]	; (80017a0 <display_task+0x1a8>)
 8001706:	2101      	movs	r1, #1
 8001708:	2000      	movs	r0, #0
 800170a:	f000 fb33 	bl	8001d74 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 800170e:	4a21      	ldr	r2, [pc, #132]	; (8001794 <display_task+0x19c>)
 8001710:	2100      	movs	r1, #0
 8001712:	2000      	movs	r0, #0
 8001714:	f000 fb2e 	bl	8001d74 <UB_LCD_2x16_String>
 8001718:	e009      	b.n	800172e <display_task+0x136>
				}
				else{
					UB_LCD_2x16_String(0,1,"Sin paquete     ");
 800171a:	4a1f      	ldr	r2, [pc, #124]	; (8001798 <display_task+0x1a0>)
 800171c:	2101      	movs	r1, #1
 800171e:	2000      	movs	r0, #0
 8001720:	f000 fb28 	bl	8001d74 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 8001724:	4a1b      	ldr	r2, [pc, #108]	; (8001794 <display_task+0x19c>)
 8001726:	2100      	movs	r1, #0
 8001728:	2000      	movs	r0, #0
 800172a:	f000 fb23 	bl	8001d74 <UB_LCD_2x16_String>
				}
				display.flag = 0;
 800172e:	4b13      	ldr	r3, [pc, #76]	; (800177c <display_task+0x184>)
 8001730:	2200      	movs	r2, #0
 8001732:	711a      	strb	r2, [r3, #4]
			};break;
 8001734:	e00d      	b.n	8001752 <display_task+0x15a>
			default:{
				UB_LCD_2x16_String(0,0,"Display-fail");
 8001736:	4a1b      	ldr	r2, [pc, #108]	; (80017a4 <display_task+0x1ac>)
 8001738:	2100      	movs	r1, #0
 800173a:	2000      	movs	r0, #0
 800173c:	f000 fb1a 	bl	8001d74 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"            ");
 8001740:	4a11      	ldr	r2, [pc, #68]	; (8001788 <display_task+0x190>)
 8001742:	2101      	movs	r1, #1
 8001744:	2000      	movs	r0, #0
 8001746:	f000 fb15 	bl	8001d74 <UB_LCD_2x16_String>
				display.flag = 0;
 800174a:	4b0c      	ldr	r3, [pc, #48]	; (800177c <display_task+0x184>)
 800174c:	2200      	movs	r2, #0
 800174e:	711a      	strb	r2, [r3, #4]
			};break;
 8001750:	bf00      	nop
			}
			display.flag = 0;
 8001752:	4b0a      	ldr	r3, [pc, #40]	; (800177c <display_task+0x184>)
 8001754:	2200      	movs	r2, #0
 8001756:	711a      	strb	r2, [r3, #4]
			UB_LCD_2x16_String(0,1,"PC              ");
			display.flag = 0;
		}

	}
}
 8001758:	e00c      	b.n	8001774 <display_task+0x17c>
			UB_LCD_2x16_String(0,0,"Conexion        ");
 800175a:	4a13      	ldr	r2, [pc, #76]	; (80017a8 <display_task+0x1b0>)
 800175c:	2100      	movs	r1, #0
 800175e:	2000      	movs	r0, #0
 8001760:	f000 fb08 	bl	8001d74 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(0,1,"PC              ");
 8001764:	4a11      	ldr	r2, [pc, #68]	; (80017ac <display_task+0x1b4>)
 8001766:	2101      	movs	r1, #1
 8001768:	2000      	movs	r0, #0
 800176a:	f000 fb03 	bl	8001d74 <UB_LCD_2x16_String>
			display.flag = 0;
 800176e:	4b03      	ldr	r3, [pc, #12]	; (800177c <display_task+0x184>)
 8001770:	2200      	movs	r2, #0
 8001772:	711a      	strb	r2, [r3, #4]
}
 8001774:	bf00      	nop
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	2000028c 	.word	0x2000028c
 8001780:	200002f0 	.word	0x200002f0
 8001784:	08002560 	.word	0x08002560
 8001788:	08002570 	.word	0x08002570
 800178c:	200002a0 	.word	0x200002a0
 8001790:	200002b6 	.word	0x200002b6
 8001794:	08002580 	.word	0x08002580
 8001798:	08002594 	.word	0x08002594
 800179c:	200002c7 	.word	0x200002c7
 80017a0:	200002d8 	.word	0x200002d8
 80017a4:	080025a8 	.word	0x080025a8
 80017a8:	080025b8 	.word	0x080025b8
 80017ac:	080025cc 	.word	0x080025cc

080017b0 <serial_task>:

	}
}

// Tarea de serial.
void serial_task(void){
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
	if(serial.flag.fin_paquete){
 80017b4:	4b35      	ldr	r3, [pc, #212]	; (800188c <serial_task+0xdc>)
 80017b6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80017ba:	f003 0320 	and.w	r3, r3, #32
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d05a      	beq.n	800187a <serial_task+0xca>
		if(!strcmp(serial.comando,"STR")){
 80017c4:	4932      	ldr	r1, [pc, #200]	; (8001890 <serial_task+0xe0>)
 80017c6:	4833      	ldr	r0, [pc, #204]	; (8001894 <serial_task+0xe4>)
 80017c8:	f7fe fcfe 	bl	80001c8 <strcmp>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d107      	bne.n	80017e2 <serial_task+0x32>
			GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
 80017d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017d6:	4830      	ldr	r0, [pc, #192]	; (8001898 <serial_task+0xe8>)
 80017d8:	f7ff fa00 	bl	8000bdc <GPIO_ToggleBits>
			enviar_comando(":OKK,-,-!");
 80017dc:	482f      	ldr	r0, [pc, #188]	; (800189c <serial_task+0xec>)
 80017de:	f000 f86f 	bl	80018c0 <enviar_comando>
		}
		if(!strcmp(serial.comando,"ATR")){
 80017e2:	492f      	ldr	r1, [pc, #188]	; (80018a0 <serial_task+0xf0>)
 80017e4:	482b      	ldr	r0, [pc, #172]	; (8001894 <serial_task+0xe4>)
 80017e6:	f7fe fcef 	bl	80001c8 <strcmp>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d107      	bne.n	8001800 <serial_task+0x50>
			GPIO_ToggleBits(GPIOD,GPIO_Pin_15);
 80017f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017f4:	4828      	ldr	r0, [pc, #160]	; (8001898 <serial_task+0xe8>)
 80017f6:	f7ff f9f1 	bl	8000bdc <GPIO_ToggleBits>
			enviar_comando(":OKK,-,-!");
 80017fa:	4828      	ldr	r0, [pc, #160]	; (800189c <serial_task+0xec>)
 80017fc:	f000 f860 	bl	80018c0 <enviar_comando>
		}
		if(!strcmp(serial.comando,"SKR")){
 8001800:	4928      	ldr	r1, [pc, #160]	; (80018a4 <serial_task+0xf4>)
 8001802:	4824      	ldr	r0, [pc, #144]	; (8001894 <serial_task+0xe4>)
 8001804:	f7fe fce0 	bl	80001c8 <strcmp>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d107      	bne.n	800181e <serial_task+0x6e>
			GPIO_ToggleBits(GPIOD,GPIO_Pin_14);
 800180e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001812:	4821      	ldr	r0, [pc, #132]	; (8001898 <serial_task+0xe8>)
 8001814:	f7ff f9e2 	bl	8000bdc <GPIO_ToggleBits>
			enviar_comando(":OKK,-,-!");
 8001818:	4820      	ldr	r0, [pc, #128]	; (800189c <serial_task+0xec>)
 800181a:	f000 f851 	bl	80018c0 <enviar_comando>
		}
		if(!strcmp(serial.comando,"INI")){
 800181e:	4922      	ldr	r1, [pc, #136]	; (80018a8 <serial_task+0xf8>)
 8001820:	481c      	ldr	r0, [pc, #112]	; (8001894 <serial_task+0xe4>)
 8001822:	f7fe fcd1 	bl	80001c8 <strcmp>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d107      	bne.n	800183c <serial_task+0x8c>
			sistema.flag.conexion_serial = 1;
 800182c:	4a1f      	ldr	r2, [pc, #124]	; (80018ac <serial_task+0xfc>)
 800182e:	7813      	ldrb	r3, [r2, #0]
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	7013      	strb	r3, [r2, #0]
			enviar_comando(":OKK,-,-!");
 8001836:	4819      	ldr	r0, [pc, #100]	; (800189c <serial_task+0xec>)
 8001838:	f000 f842 	bl	80018c0 <enviar_comando>
		}
		if(!strcmp(serial.comando,"STP")){
 800183c:	491c      	ldr	r1, [pc, #112]	; (80018b0 <serial_task+0x100>)
 800183e:	4815      	ldr	r0, [pc, #84]	; (8001894 <serial_task+0xe4>)
 8001840:	f7fe fcc2 	bl	80001c8 <strcmp>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d107      	bne.n	800185a <serial_task+0xaa>
			sistema.flag.conexion_serial = 0;
 800184a:	4a18      	ldr	r2, [pc, #96]	; (80018ac <serial_task+0xfc>)
 800184c:	7813      	ldrb	r3, [r2, #0]
 800184e:	f36f 0300 	bfc	r3, #0, #1
 8001852:	7013      	strb	r3, [r2, #0]
			enviar_comando(":OKK,-,-!");
 8001854:	4811      	ldr	r0, [pc, #68]	; (800189c <serial_task+0xec>)
 8001856:	f000 f833 	bl	80018c0 <enviar_comando>
		}
		if(!strcmp(serial.comando,"LED")){
 800185a:	4916      	ldr	r1, [pc, #88]	; (80018b4 <serial_task+0x104>)
 800185c:	480d      	ldr	r0, [pc, #52]	; (8001894 <serial_task+0xe4>)
 800185e:	f7fe fcb3 	bl	80001c8 <strcmp>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d108      	bne.n	800187a <serial_task+0xca>
			contador_led = atoi(serial.datos);
 8001868:	4813      	ldr	r0, [pc, #76]	; (80018b8 <serial_task+0x108>)
 800186a:	f000 fd69 	bl	8002340 <atoi>
 800186e:	4602      	mov	r2, r0
 8001870:	4b12      	ldr	r3, [pc, #72]	; (80018bc <serial_task+0x10c>)
 8001872:	601a      	str	r2, [r3, #0]
			enviar_comando(":OKK,-,-!");
 8001874:	4809      	ldr	r0, [pc, #36]	; (800189c <serial_task+0xec>)
 8001876:	f000 f823 	bl	80018c0 <enviar_comando>
		}
	}
	serial.flag.fin_paquete = 0;
 800187a:	4a04      	ldr	r2, [pc, #16]	; (800188c <serial_task+0xdc>)
 800187c:	f892 304c 	ldrb.w	r3, [r2, #76]	; 0x4c
 8001880:	f36f 1345 	bfc	r3, #5, #1
 8001884:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
}
 8001888:	bf00      	nop
 800188a:	bd80      	pop	{r7, pc}
 800188c:	200002a0 	.word	0x200002a0
 8001890:	080025e0 	.word	0x080025e0
 8001894:	200002b6 	.word	0x200002b6
 8001898:	40020c00 	.word	0x40020c00
 800189c:	080025e4 	.word	0x080025e4
 80018a0:	080025f0 	.word	0x080025f0
 80018a4:	080025f4 	.word	0x080025f4
 80018a8:	080025f8 	.word	0x080025f8
 80018ac:	200002f0 	.word	0x200002f0
 80018b0:	080025fc 	.word	0x080025fc
 80018b4:	08002600 	.word	0x08002600
 80018b8:	200002d8 	.word	0x200002d8
 80018bc:	20000294 	.word	0x20000294

080018c0 <enviar_comando>:
	else
		cultivo.flag.control_activo = 0;
}

// Codigo para USART.
void enviar_comando(char *cmd){
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
	uint16_t n = strlen(cmd);
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f7fe fc87 	bl	80001dc <strlen>
 80018ce:	4603      	mov	r3, r0
 80018d0:	81bb      	strh	r3, [r7, #12]
	uint16_t i;
	for(i=0;i<n;i++){
 80018d2:	2300      	movs	r3, #0
 80018d4:	81fb      	strh	r3, [r7, #14]
 80018d6:	e013      	b.n	8001900 <enviar_comando+0x40>
		USART_SendData(USART3, cmd[i]); // Se envia el dato que ingreso.
 80018d8:	89fb      	ldrh	r3, [r7, #14]
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	4413      	add	r3, r2
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	4619      	mov	r1, r3
 80018e4:	480a      	ldr	r0, [pc, #40]	; (8001910 <enviar_comando+0x50>)
 80018e6:	f7ff fc25 	bl	8001134 <USART_SendData>
		while (USART_GetFlagStatus(USART3, USART_FLAG_TC) == RESET); // Se espera a que termine de enviar (NOTAR QUE DICE FLAG).
 80018ea:	bf00      	nop
 80018ec:	2140      	movs	r1, #64	; 0x40
 80018ee:	4808      	ldr	r0, [pc, #32]	; (8001910 <enviar_comando+0x50>)
 80018f0:	f7ff fc8a 	bl	8001208 <USART_GetFlagStatus>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d0f8      	beq.n	80018ec <enviar_comando+0x2c>
	for(i=0;i<n;i++){
 80018fa:	89fb      	ldrh	r3, [r7, #14]
 80018fc:	3301      	adds	r3, #1
 80018fe:	81fb      	strh	r3, [r7, #14]
 8001900:	89fa      	ldrh	r2, [r7, #14]
 8001902:	89bb      	ldrh	r3, [r7, #12]
 8001904:	429a      	cmp	r2, r3
 8001906:	d3e7      	bcc.n	80018d8 <enviar_comando+0x18>
	}
}
 8001908:	bf00      	nop
 800190a:	3710      	adds	r7, #16
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	40004800 	.word	0x40004800

08001914 <USART3_Config>:
static void USART3_Config(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b088      	sub	sp, #32
 8001918:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	/* USART IOs configuration ***********************************/
	/* Enable GPIOC clock */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800191a:	2101      	movs	r1, #1
 800191c:	2008      	movs	r0, #8
 800191e:	f7ff fa61 	bl	8000de4 <RCC_AHB1PeriphClockCmd>
	/* Connect PC10 to USART3_Tx */
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource8, GPIO_AF_USART3);
 8001922:	2207      	movs	r2, #7
 8001924:	2108      	movs	r1, #8
 8001926:	4825      	ldr	r0, [pc, #148]	; (80019bc <USART3_Config+0xa8>)
 8001928:	f7ff f96a 	bl	8000c00 <GPIO_PinAFConfig>
	/* Connect PC11 to USART3_Rx*/
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource9, GPIO_AF_USART3);
 800192c:	2207      	movs	r2, #7
 800192e:	2109      	movs	r1, #9
 8001930:	4822      	ldr	r0, [pc, #136]	; (80019bc <USART3_Config+0xa8>)
 8001932:	f7ff f965 	bl	8000c00 <GPIO_PinAFConfig>
	/* Configure USART3_Tx and USART3_Rx as alternate function */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9;
 8001936:	f44f 7340 	mov.w	r3, #768	; 0x300
 800193a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800193c:	2302      	movs	r3, #2
 800193e:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001940:	2302      	movs	r3, #2
 8001942:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001944:	2300      	movs	r3, #0
 8001946:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001948:	2301      	movs	r3, #1
 800194a:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 800194c:	f107 0318 	add.w	r3, r7, #24
 8001950:	4619      	mov	r1, r3
 8001952:	481a      	ldr	r0, [pc, #104]	; (80019bc <USART3_Config+0xa8>)
 8001954:	f7ff f896 	bl	8000a84 <GPIO_Init>
- No parity
- Hardware flow control disabled (RTS and CTS signals)
- Receive and transmit enabled
	 */
	/* Enable USART3 clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8001958:	2101      	movs	r1, #1
 800195a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800195e:	f7ff fa61 	bl	8000e24 <RCC_APB1PeriphClockCmd>
	USART_InitStructure.USART_BaudRate = 9600;
 8001962:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001966:	60bb      	str	r3, [r7, #8]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8001968:	2300      	movs	r3, #0
 800196a:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 800196c:	2300      	movs	r3, #0
 800196e:	81fb      	strh	r3, [r7, #14]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8001970:	2300      	movs	r3, #0
 8001972:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001974:	2300      	movs	r3, #0
 8001976:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001978:	230c      	movs	r3, #12
 800197a:	827b      	strh	r3, [r7, #18]
	USART_Init(USART3, &USART_InitStructure);
 800197c:	f107 0308 	add.w	r3, r7, #8
 8001980:	4619      	mov	r1, r3
 8001982:	480f      	ldr	r0, [pc, #60]	; (80019c0 <USART3_Config+0xac>)
 8001984:	f7ff fafc 	bl	8000f80 <USART_Init>
	/* Enable USART3 */
	USART_Cmd(USART3, ENABLE);
 8001988:	2101      	movs	r1, #1
 800198a:	480d      	ldr	r0, [pc, #52]	; (80019c0 <USART3_Config+0xac>)
 800198c:	f7ff fbb2 	bl	80010f4 <USART_Cmd>

	//USART1 is more important than USART2, so it has lower sub priority number
	NVIC_InitTypeDef NVIC_InitStruct;

	NVIC_InitStruct.NVIC_IRQChannel = USART3_IRQn;
 8001990:	2327      	movs	r3, #39	; 0x27
 8001992:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8001994:	2301      	movs	r3, #1
 8001996:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 8001998:	2300      	movs	r3, #0
 800199a:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 10;
 800199c:	230a      	movs	r3, #10
 800199e:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStruct);
 80019a0:	1d3b      	adds	r3, r7, #4
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff f80c 	bl	80009c0 <NVIC_Init>

	USART_ITConfig(USART3, USART_IT_RXNE, ENABLE); // Se habilitan las interrupciones cuando se recibe un dato.
 80019a8:	2201      	movs	r2, #1
 80019aa:	f240 5125 	movw	r1, #1317	; 0x525
 80019ae:	4804      	ldr	r0, [pc, #16]	; (80019c0 <USART3_Config+0xac>)
 80019b0:	f7ff fbe2 	bl	8001178 <USART_ITConfig>
}
 80019b4:	bf00      	nop
 80019b6:	3720      	adds	r7, #32
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40020c00 	.word	0x40020c00
 80019c0:	40004800 	.word	0x40004800

080019c4 <USART3_IRQHandler>:

void USART3_IRQHandler(void) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
    //Check if interrupt was because data is received
    if (USART_GetITStatus(USART3, USART_IT_RXNE)) { // Se limpia la bandera de interrupcion (NOTAR QUE DICE IT)
 80019c8:	f240 5125 	movw	r1, #1317	; 0x525
 80019cc:	488d      	ldr	r0, [pc, #564]	; (8001c04 <USART3_IRQHandler+0x240>)
 80019ce:	f7ff fc37 	bl	8001240 <USART_GetITStatus>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	f000 8112 	beq.w	8001bfe <USART3_IRQHandler+0x23a>
        //Do your stuff here
    	serial.aux = USART_ReceiveData(USART3); // Copia el utlimo dato que ingreso.
 80019da:	488a      	ldr	r0, [pc, #552]	; (8001c04 <USART3_IRQHandler+0x240>)
 80019dc:	f7ff fbbc 	bl	8001158 <USART_ReceiveData>
 80019e0:	4603      	mov	r3, r0
 80019e2:	461a      	mov	r2, r3
 80019e4:	4b88      	ldr	r3, [pc, #544]	; (8001c08 <USART3_IRQHandler+0x244>)
 80019e6:	801a      	strh	r2, [r3, #0]

    	if(serial.aux == ':' && !serial.flag.comienzo_paquete){ // Se guarda un paquete si comienza un mensaje con :
 80019e8:	4b87      	ldr	r3, [pc, #540]	; (8001c08 <USART3_IRQHandler+0x244>)
 80019ea:	881b      	ldrh	r3, [r3, #0]
 80019ec:	2b3a      	cmp	r3, #58	; 0x3a
 80019ee:	d12e      	bne.n	8001a4e <USART3_IRQHandler+0x8a>
 80019f0:	4b85      	ldr	r3, [pc, #532]	; (8001c08 <USART3_IRQHandler+0x244>)
 80019f2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80019f6:	f003 0310 	and.w	r3, r3, #16
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d126      	bne.n	8001a4e <USART3_IRQHandler+0x8a>
    		serial.timeout = 100;
 8001a00:	4b81      	ldr	r3, [pc, #516]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001a02:	2264      	movs	r2, #100	; 0x64
 8001a04:	805a      	strh	r2, [r3, #2]
    		serial.contador = 0;
 8001a06:	4b80      	ldr	r3, [pc, #512]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	711a      	strb	r2, [r3, #4]
    		serial.flag.comienzo_paquete = 1;
 8001a0c:	4a7e      	ldr	r2, [pc, #504]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001a0e:	f892 304c 	ldrb.w	r3, [r2, #76]	; 0x4c
 8001a12:	f043 0310 	orr.w	r3, r3, #16
 8001a16:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
    		serial.flag.fin_paquete = 0;
 8001a1a:	4a7b      	ldr	r2, [pc, #492]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001a1c:	f892 304c 	ldrb.w	r3, [r2, #76]	; 0x4c
 8001a20:	f36f 1345 	bfc	r3, #5, #1
 8001a24:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
    		strcpy(serial.buffer,""); // Limpia la string.
 8001a28:	4b78      	ldr	r3, [pc, #480]	; (8001c0c <USART3_IRQHandler+0x248>)
 8001a2a:	781a      	ldrb	r2, [r3, #0]
 8001a2c:	4b76      	ldr	r3, [pc, #472]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001a2e:	715a      	strb	r2, [r3, #5]
    		strcpy(serial.cant_bytes,""); // Limpia la string.
 8001a30:	4b76      	ldr	r3, [pc, #472]	; (8001c0c <USART3_IRQHandler+0x248>)
 8001a32:	781a      	ldrb	r2, [r3, #0]
 8001a34:	4b74      	ldr	r3, [pc, #464]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001a36:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
    		strcpy(serial.comando,""); // Limpia la string.
 8001a3a:	4b74      	ldr	r3, [pc, #464]	; (8001c0c <USART3_IRQHandler+0x248>)
 8001a3c:	781a      	ldrb	r2, [r3, #0]
 8001a3e:	4b72      	ldr	r3, [pc, #456]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001a40:	759a      	strb	r2, [r3, #22]
    		strcpy(serial.datos,""); // Limpia la string.
 8001a42:	4b72      	ldr	r3, [pc, #456]	; (8001c0c <USART3_IRQHandler+0x248>)
 8001a44:	781a      	ldrb	r2, [r3, #0]
 8001a46:	4b70      	ldr	r3, [pc, #448]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001a48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8001a4c:	e0d2      	b.n	8001bf4 <USART3_IRQHandler+0x230>
    	}
    	else if((serial.aux == '!' && serial.flag.comienzo_paquete) || serial.contador == 15){ // Se termina paquete con !
 8001a4e:	4b6e      	ldr	r3, [pc, #440]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001a50:	881b      	ldrh	r3, [r3, #0]
 8001a52:	2b21      	cmp	r3, #33	; 0x21
 8001a54:	d107      	bne.n	8001a66 <USART3_IRQHandler+0xa2>
 8001a56:	4b6c      	ldr	r3, [pc, #432]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001a58:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001a5c:	f003 0310 	and.w	r3, r3, #16
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d103      	bne.n	8001a6e <USART3_IRQHandler+0xaa>
 8001a66:	4b68      	ldr	r3, [pc, #416]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001a68:	791b      	ldrb	r3, [r3, #4]
 8001a6a:	2b0f      	cmp	r3, #15
 8001a6c:	d13a      	bne.n	8001ae4 <USART3_IRQHandler+0x120>
    		strncpy(serial.datos,serial.buffer,17);
 8001a6e:	2211      	movs	r2, #17
 8001a70:	4967      	ldr	r1, [pc, #412]	; (8001c10 <USART3_IRQHandler+0x24c>)
 8001a72:	4868      	ldr	r0, [pc, #416]	; (8001c14 <USART3_IRQHandler+0x250>)
 8001a74:	f000 fc8c 	bl	8002390 <strncpy>
    		strncpy(serial.buffer,"",17);
 8001a78:	2211      	movs	r2, #17
 8001a7a:	4964      	ldr	r1, [pc, #400]	; (8001c0c <USART3_IRQHandler+0x248>)
 8001a7c:	4864      	ldr	r0, [pc, #400]	; (8001c10 <USART3_IRQHandler+0x24c>)
 8001a7e:	f000 fc87 	bl	8002390 <strncpy>
    		serial.flag.fin_datos = 1;
 8001a82:	4a61      	ldr	r2, [pc, #388]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001a84:	f892 304c 	ldrb.w	r3, [r2, #76]	; 0x4c
 8001a88:	f043 0304 	orr.w	r3, r3, #4
 8001a8c:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
    		serial.contador = 0;
 8001a90:	4b5d      	ldr	r3, [pc, #372]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	711a      	strb	r2, [r3, #4]
    		serial.flag.comienzo_paquete = 0;
 8001a96:	4a5c      	ldr	r2, [pc, #368]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001a98:	f892 304c 	ldrb.w	r3, [r2, #76]	; 0x4c
 8001a9c:	f36f 1304 	bfc	r3, #4, #1
 8001aa0:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
    		serial.flag.fin_comando = 0;
 8001aa4:	4a58      	ldr	r2, [pc, #352]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001aa6:	f892 304c 	ldrb.w	r3, [r2, #76]	; 0x4c
 8001aaa:	f36f 0300 	bfc	r3, #0, #1
 8001aae:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
    		serial.flag.fin_cantbytes = 0;
 8001ab2:	4a55      	ldr	r2, [pc, #340]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001ab4:	f892 304c 	ldrb.w	r3, [r2, #76]	; 0x4c
 8001ab8:	f36f 0341 	bfc	r3, #1, #1
 8001abc:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
			serial.flag.fin_datos = 0;
 8001ac0:	4a51      	ldr	r2, [pc, #324]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001ac2:	f892 304c 	ldrb.w	r3, [r2, #76]	; 0x4c
 8001ac6:	f36f 0382 	bfc	r3, #2, #1
 8001aca:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
    		serial.flag.fin_paquete = 1;
 8001ace:	4a4e      	ldr	r2, [pc, #312]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001ad0:	f892 304c 	ldrb.w	r3, [r2, #76]	; 0x4c
 8001ad4:	f043 0320 	orr.w	r3, r3, #32
 8001ad8:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
    		serial.timeout = 0;
 8001adc:	4b4a      	ldr	r3, [pc, #296]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	805a      	strh	r2, [r3, #2]
 8001ae2:	e087      	b.n	8001bf4 <USART3_IRQHandler+0x230>
    	}
    	else if((serial.aux == ',' ) && serial.flag.comienzo_paquete){
 8001ae4:	4b48      	ldr	r3, [pc, #288]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001ae6:	881b      	ldrh	r3, [r3, #0]
 8001ae8:	2b2c      	cmp	r3, #44	; 0x2c
 8001aea:	d161      	bne.n	8001bb0 <USART3_IRQHandler+0x1ec>
 8001aec:	4b46      	ldr	r3, [pc, #280]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001aee:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001af2:	f003 0310 	and.w	r3, r3, #16
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d059      	beq.n	8001bb0 <USART3_IRQHandler+0x1ec>
    		serial.timeout = 100;
 8001afc:	4b42      	ldr	r3, [pc, #264]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001afe:	2264      	movs	r2, #100	; 0x64
 8001b00:	805a      	strh	r2, [r3, #2]
    		if(!serial.flag.fin_comando && !serial.flag.fin_cantbytes && !serial.flag.fin_datos){
 8001b02:	4b41      	ldr	r3, [pc, #260]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001b04:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d121      	bne.n	8001b56 <USART3_IRQHandler+0x192>
 8001b12:	4b3d      	ldr	r3, [pc, #244]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001b14:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001b18:	f003 0302 	and.w	r3, r3, #2
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d119      	bne.n	8001b56 <USART3_IRQHandler+0x192>
 8001b22:	4b39      	ldr	r3, [pc, #228]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001b24:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001b28:	f003 0304 	and.w	r3, r3, #4
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d111      	bne.n	8001b56 <USART3_IRQHandler+0x192>
    			strncpy(serial.comando,serial.buffer,17);
 8001b32:	2211      	movs	r2, #17
 8001b34:	4936      	ldr	r1, [pc, #216]	; (8001c10 <USART3_IRQHandler+0x24c>)
 8001b36:	4838      	ldr	r0, [pc, #224]	; (8001c18 <USART3_IRQHandler+0x254>)
 8001b38:	f000 fc2a 	bl	8002390 <strncpy>
				strncpy(serial.buffer,"",17);
 8001b3c:	2211      	movs	r2, #17
 8001b3e:	4933      	ldr	r1, [pc, #204]	; (8001c0c <USART3_IRQHandler+0x248>)
 8001b40:	4833      	ldr	r0, [pc, #204]	; (8001c10 <USART3_IRQHandler+0x24c>)
 8001b42:	f000 fc25 	bl	8002390 <strncpy>
				serial.flag.fin_comando = 1;
 8001b46:	4a30      	ldr	r2, [pc, #192]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001b48:	f892 304c 	ldrb.w	r3, [r2, #76]	; 0x4c
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
 8001b54:	e028      	b.n	8001ba8 <USART3_IRQHandler+0x1e4>
    		}
    		else if(serial.flag.fin_comando && !serial.flag.fin_cantbytes && !serial.flag.fin_datos){
 8001b56:	4b2c      	ldr	r3, [pc, #176]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001b58:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d020      	beq.n	8001ba8 <USART3_IRQHandler+0x1e4>
 8001b66:	4b28      	ldr	r3, [pc, #160]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001b68:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001b6c:	f003 0302 	and.w	r3, r3, #2
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d118      	bne.n	8001ba8 <USART3_IRQHandler+0x1e4>
 8001b76:	4b24      	ldr	r3, [pc, #144]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001b78:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001b7c:	f003 0304 	and.w	r3, r3, #4
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d110      	bne.n	8001ba8 <USART3_IRQHandler+0x1e4>
    			strncpy(serial.cant_bytes,serial.buffer,17);
 8001b86:	2211      	movs	r2, #17
 8001b88:	4921      	ldr	r1, [pc, #132]	; (8001c10 <USART3_IRQHandler+0x24c>)
 8001b8a:	4824      	ldr	r0, [pc, #144]	; (8001c1c <USART3_IRQHandler+0x258>)
 8001b8c:	f000 fc00 	bl	8002390 <strncpy>
    			strncpy(serial.buffer,"",17);
 8001b90:	2211      	movs	r2, #17
 8001b92:	491e      	ldr	r1, [pc, #120]	; (8001c0c <USART3_IRQHandler+0x248>)
 8001b94:	481e      	ldr	r0, [pc, #120]	; (8001c10 <USART3_IRQHandler+0x24c>)
 8001b96:	f000 fbfb 	bl	8002390 <strncpy>
    			serial.flag.fin_cantbytes = 1;
 8001b9a:	4a1b      	ldr	r2, [pc, #108]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001b9c:	f892 304c 	ldrb.w	r3, [r2, #76]	; 0x4c
 8001ba0:	f043 0302 	orr.w	r3, r3, #2
 8001ba4:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
    		}
			serial.contador = 0;
 8001ba8:	4b17      	ldr	r3, [pc, #92]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	711a      	strb	r2, [r3, #4]
 8001bae:	e021      	b.n	8001bf4 <USART3_IRQHandler+0x230>
		}
    	else if((serial.aux != ':' && serial.aux != '!' ) && serial.flag.comienzo_paquete){
 8001bb0:	4b15      	ldr	r3, [pc, #84]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001bb2:	881b      	ldrh	r3, [r3, #0]
 8001bb4:	2b3a      	cmp	r3, #58	; 0x3a
 8001bb6:	d01d      	beq.n	8001bf4 <USART3_IRQHandler+0x230>
 8001bb8:	4b13      	ldr	r3, [pc, #76]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001bba:	881b      	ldrh	r3, [r3, #0]
 8001bbc:	2b21      	cmp	r3, #33	; 0x21
 8001bbe:	d019      	beq.n	8001bf4 <USART3_IRQHandler+0x230>
 8001bc0:	4b11      	ldr	r3, [pc, #68]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001bc2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001bc6:	f003 0310 	and.w	r3, r3, #16
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d011      	beq.n	8001bf4 <USART3_IRQHandler+0x230>
    		serial.timeout = 100;
 8001bd0:	4b0d      	ldr	r3, [pc, #52]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001bd2:	2264      	movs	r2, #100	; 0x64
 8001bd4:	805a      	strh	r2, [r3, #2]
    		serial.buffer[serial.contador] = serial.aux;
 8001bd6:	4b0c      	ldr	r3, [pc, #48]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001bd8:	791b      	ldrb	r3, [r3, #4]
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4b0a      	ldr	r3, [pc, #40]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001bde:	881b      	ldrh	r3, [r3, #0]
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	4b09      	ldr	r3, [pc, #36]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001be4:	440b      	add	r3, r1
 8001be6:	715a      	strb	r2, [r3, #5]
    		serial.contador++;
 8001be8:	4b07      	ldr	r3, [pc, #28]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001bea:	791b      	ldrb	r3, [r3, #4]
 8001bec:	3301      	adds	r3, #1
 8001bee:	b2da      	uxtb	r2, r3
 8001bf0:	4b05      	ldr	r3, [pc, #20]	; (8001c08 <USART3_IRQHandler+0x244>)
 8001bf2:	711a      	strb	r2, [r3, #4]
    	}

        //Clear interrupt flag
        USART_ClearITPendingBit(USART3, USART_IT_RXNE); // Se limpia la bandera de interrupcion (NOTAR QUE DICE IT)
 8001bf4:	f240 5125 	movw	r1, #1317	; 0x525
 8001bf8:	4802      	ldr	r0, [pc, #8]	; (8001c04 <USART3_IRQHandler+0x240>)
 8001bfa:	f7ff fb7c 	bl	80012f6 <USART_ClearITPendingBit>
    }
}
 8001bfe:	bf00      	nop
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	40004800 	.word	0x40004800
 8001c08:	200002a0 	.word	0x200002a0
 8001c0c:	0800260c 	.word	0x0800260c
 8001c10:	200002a5 	.word	0x200002a5
 8001c14:	200002d8 	.word	0x200002d8
 8001c18:	200002b6 	.word	0x200002b6
 8001c1c:	200002c7 	.word	0x200002c7

08001c20 <TM_RTC_RequestHandler>:
	return *(uint32_t *)((&RTC->BKP0R) + 4 * location);
}

/* Callbacks */
void TM_RTC_RequestHandler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
	sprintf(texto2, "   %d:%d:%d          ",datatime.hours,datatime.minutes,datatime.seconds);

	//UB_LCD_2x16_String(0,0,texto1); // Texto en la linea 1
	UB_LCD_2x16_String(0,1,texto2); // Texto en la linea 2
*/
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
	...

08001c30 <TM_RTC_AlarmAHandler>:

void TM_RTC_AlarmAHandler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
 8001c34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c38:	4807      	ldr	r0, [pc, #28]	; (8001c58 <TM_RTC_AlarmAHandler+0x28>)
 8001c3a:	f7fe ffcf 	bl	8000bdc <GPIO_ToggleBits>
	GPIO_ToggleBits(GPIOD,GPIO_Pin_13);
 8001c3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c42:	4805      	ldr	r0, [pc, #20]	; (8001c58 <TM_RTC_AlarmAHandler+0x28>)
 8001c44:	f7fe ffca 	bl	8000bdc <GPIO_ToggleBits>
	GPIO_ToggleBits(GPIOD,GPIO_Pin_14);
 8001c48:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c4c:	4802      	ldr	r0, [pc, #8]	; (8001c58 <TM_RTC_AlarmAHandler+0x28>)
 8001c4e:	f7fe ffc5 	bl	8000bdc <GPIO_ToggleBits>
}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40020c00 	.word	0x40020c00

08001c5c <TM_RTC_AlarmBHandler>:

void TM_RTC_AlarmBHandler(void) {
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
	/* If user needs this function, then they should be defined separatelly in your project */
}
 8001c60:	bf00      	nop
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
	...

08001c6c <RTC_WKUP_IRQHandler>:

/* Private RTC IRQ handlers */
void RTC_WKUP_IRQHandler(void) {
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
	/* Check for RTC interrupt */
	if (RTC_GetITStatus(RTC_IT_WUT) != RESET) {
 8001c70:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001c74:	f7ff f8f6 	bl	8000e64 <RTC_GetITStatus>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d005      	beq.n	8001c8a <RTC_WKUP_IRQHandler+0x1e>
		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 8001c7e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001c82:	f7ff f923 	bl	8000ecc <RTC_ClearITPendingBit>

		/* Call user function */
		TM_RTC_RequestHandler();
 8001c86:	f7ff ffcb 	bl	8001c20 <TM_RTC_RequestHandler>
	}

	/* Clear EXTI line 22 bit */
	EXTI->PR = 0x00400000;
 8001c8a:	4b03      	ldr	r3, [pc, #12]	; (8001c98 <RTC_WKUP_IRQHandler+0x2c>)
 8001c8c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001c90:	615a      	str	r2, [r3, #20]
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40013c00 	.word	0x40013c00

08001c9c <RTC_Alarm_IRQHandler>:

void RTC_Alarm_IRQHandler(void) {
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
	/* RTC Alarm A check */
	if (RTC_GetITStatus(RTC_IT_ALRA) != RESET) {
 8001ca0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001ca4:	f7ff f8de 	bl	8000e64 <RTC_GetITStatus>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d005      	beq.n	8001cba <RTC_Alarm_IRQHandler+0x1e>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRA);
 8001cae:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001cb2:	f7ff f90b 	bl	8000ecc <RTC_ClearITPendingBit>

		/* Call user function for Alarm A */
		TM_RTC_AlarmAHandler();
 8001cb6:	f7ff ffbb 	bl	8001c30 <TM_RTC_AlarmAHandler>
	}

	/* RTC Alarm B check */
	if (RTC_GetITStatus(RTC_IT_ALRB) != RESET) {
 8001cba:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001cbe:	f7ff f8d1 	bl	8000e64 <RTC_GetITStatus>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d005      	beq.n	8001cd4 <RTC_Alarm_IRQHandler+0x38>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRB);
 8001cc8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001ccc:	f7ff f8fe 	bl	8000ecc <RTC_ClearITPendingBit>

		/* Call user function for Alarm B */
		TM_RTC_AlarmBHandler();
 8001cd0:	f7ff ffc4 	bl	8001c5c <TM_RTC_AlarmBHandler>
	}

	/* Clear EXTI line 17 bit */
	EXTI->PR = 0x00020000;
 8001cd4:	4b02      	ldr	r3, [pc, #8]	; (8001ce0 <RTC_Alarm_IRQHandler+0x44>)
 8001cd6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001cda:	615a      	str	r2, [r3, #20]
}
 8001cdc:	bf00      	nop
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	40013c00 	.word	0x40013c00

08001ce4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ce4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d1c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001ce8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001cea:	e003      	b.n	8001cf4 <LoopCopyDataInit>

08001cec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001cec:	4b0c      	ldr	r3, [pc, #48]	; (8001d20 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001cee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001cf0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001cf2:	3104      	adds	r1, #4

08001cf4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001cf4:	480b      	ldr	r0, [pc, #44]	; (8001d24 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001cf6:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001cf8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001cfa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001cfc:	d3f6      	bcc.n	8001cec <CopyDataInit>
  ldr  r2, =_sbss
 8001cfe:	4a0b      	ldr	r2, [pc, #44]	; (8001d2c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001d00:	e002      	b.n	8001d08 <LoopFillZerobss>

08001d02 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001d02:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001d04:	f842 3b04 	str.w	r3, [r2], #4

08001d08 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001d08:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001d0a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001d0c:	d3f9      	bcc.n	8001d02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d0e:	f000 fa6d 	bl	80021ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d12:	f000 fb19 	bl	8002348 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d16:	f7ff fb73 	bl	8001400 <main>
  bx  lr    
 8001d1a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d1c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001d20:	08002720 	.word	0x08002720
  ldr  r0, =_sdata
 8001d24:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001d28:	2000025c 	.word	0x2000025c
  ldr  r2, =_sbss
 8001d2c:	20000260 	.word	0x20000260
  ldr  r3, = _ebss
 8001d30:	20000420 	.word	0x20000420

08001d34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d34:	e7fe      	b.n	8001d34 <ADC_IRQHandler>
	...

08001d38 <UB_LCD_2x16_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_2x16_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_2x16_InitIO();
 8001d3c:	f000 f83a 	bl	8001db4 <P_LCD_2x16_InitIO>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_INIT_PAUSE);
 8001d40:	480b      	ldr	r0, [pc, #44]	; (8001d70 <UB_LCD_2x16_Init+0x38>)
 8001d42:	f000 fa14 	bl	800216e <P_LCD_2x16_Delay>
  // Init Sequenz starten
  P_LCD_2x16_InitSequenz();
 8001d46:	f000 f8db 	bl	8001f00 <P_LCD_2x16_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_2x16_Cmd(TLCD_CMD_INIT_DISPLAY);
 8001d4a:	2028      	movs	r0, #40	; 0x28
 8001d4c:	f000 f90c 	bl	8001f68 <P_LCD_2x16_Cmd>
  P_LCD_2x16_Cmd(TLCD_CMD_ENTRY_MODE);
 8001d50:	2006      	movs	r0, #6
 8001d52:	f000 f909 	bl	8001f68 <P_LCD_2x16_Cmd>
  // Display einschalten
  P_LCD_2x16_Cmd(TLCD_CMD_DISP_M1);
 8001d56:	200c      	movs	r0, #12
 8001d58:	f000 f906 	bl	8001f68 <P_LCD_2x16_Cmd>
  // Display lschen
  P_LCD_2x16_Cmd(TLCD_CMD_CLEAR);
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	f000 f903 	bl	8001f68 <P_LCD_2x16_Cmd>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001d62:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d66:	f000 fa02 	bl	800216e <P_LCD_2x16_Delay>
}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	000186a0 	.word	0x000186a0

08001d74 <UB_LCD_2x16_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_2x16_String(uint8_t x, uint8_t y, char *ptr)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	603a      	str	r2, [r7, #0]
 8001d7e:	71fb      	strb	r3, [r7, #7]
 8001d80:	460b      	mov	r3, r1
 8001d82:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_2x16_Cursor(x,y);
 8001d84:	79ba      	ldrb	r2, [r7, #6]
 8001d86:	79fb      	ldrb	r3, [r7, #7]
 8001d88:	4611      	mov	r1, r2
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f000 f9ca 	bl	8002124 <P_LCD_2x16_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 8001d90:	e007      	b.n	8001da2 <UB_LCD_2x16_String+0x2e>
    P_LCD_2x16_Data(*ptr);
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f000 f955 	bl	8002046 <P_LCD_2x16_Data>
    ptr++;
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d1f3      	bne.n	8001d92 <UB_LCD_2x16_String+0x1e>
  }
}
 8001daa:	bf00      	nop
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
	...

08001db4 <P_LCD_2x16_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_2x16_InitIO(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8001dba:	2300      	movs	r3, #0
 8001dbc:	73fb      	strb	r3, [r7, #15]
 8001dbe:	e043      	b.n	8001e48 <P_LCD_2x16_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_2X16[lcd_pin].TLCD_CLK, ENABLE);
 8001dc0:	7bfa      	ldrb	r2, [r7, #15]
 8001dc2:	4925      	ldr	r1, [pc, #148]	; (8001e58 <P_LCD_2x16_InitIO+0xa4>)
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	4413      	add	r3, r2
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	440b      	add	r3, r1
 8001dce:	330c      	adds	r3, #12
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff f805 	bl	8000de4 <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_2X16[lcd_pin].TLCD_PIN;
 8001dda:	7bfa      	ldrb	r2, [r7, #15]
 8001ddc:	491e      	ldr	r1, [pc, #120]	; (8001e58 <P_LCD_2x16_InitIO+0xa4>)
 8001dde:	4613      	mov	r3, r2
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	4413      	add	r3, r2
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	440b      	add	r3, r1
 8001de8:	3308      	adds	r3, #8
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001dee:	2301      	movs	r3, #1
 8001df0:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001df2:	2300      	movs	r3, #0
 8001df4:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001df6:	2301      	movs	r3, #1
 8001df8:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_2X16[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 8001dfe:	7bfa      	ldrb	r2, [r7, #15]
 8001e00:	4915      	ldr	r1, [pc, #84]	; (8001e58 <P_LCD_2x16_InitIO+0xa4>)
 8001e02:	4613      	mov	r3, r2
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	4413      	add	r3, r2
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	440b      	add	r3, r1
 8001e0c:	3304      	adds	r3, #4
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	1d3a      	adds	r2, r7, #4
 8001e12:	4611      	mov	r1, r2
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7fe fe35 	bl	8000a84 <GPIO_Init>

    // Default Wert einstellen
    if(LCD_2X16[lcd_pin].TLCD_INIT==Bit_RESET) {
 8001e1a:	7bfa      	ldrb	r2, [r7, #15]
 8001e1c:	490e      	ldr	r1, [pc, #56]	; (8001e58 <P_LCD_2x16_InitIO+0xa4>)
 8001e1e:	4613      	mov	r3, r2
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	4413      	add	r3, r2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	440b      	add	r3, r1
 8001e28:	3310      	adds	r3, #16
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d104      	bne.n	8001e3a <P_LCD_2x16_InitIO+0x86>
      P_LCD_2x16_PinLo(lcd_pin);
 8001e30:	7bfb      	ldrb	r3, [r7, #15]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 f812 	bl	8001e5c <P_LCD_2x16_PinLo>
 8001e38:	e003      	b.n	8001e42 <P_LCD_2x16_InitIO+0x8e>
    }
    else {
      P_LCD_2x16_PinHi(lcd_pin);
 8001e3a:	7bfb      	ldrb	r3, [r7, #15]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f000 f82d 	bl	8001e9c <P_LCD_2x16_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8001e42:	7bfb      	ldrb	r3, [r7, #15]
 8001e44:	3301      	adds	r3, #1
 8001e46:	73fb      	strb	r3, [r7, #15]
 8001e48:	7bfb      	ldrb	r3, [r7, #15]
 8001e4a:	2b05      	cmp	r3, #5
 8001e4c:	d9b8      	bls.n	8001dc0 <P_LCD_2x16_InitIO+0xc>
    }
  }  
}
 8001e4e:	bf00      	nop
 8001e50:	3710      	adds	r7, #16
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	20000010 	.word	0x20000010

08001e5c <P_LCD_2x16_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinLo(TLCD_NAME_t lcd_pin)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRH = LCD_2X16[lcd_pin].TLCD_PIN;
 8001e66:	79fa      	ldrb	r2, [r7, #7]
 8001e68:	490b      	ldr	r1, [pc, #44]	; (8001e98 <P_LCD_2x16_PinLo+0x3c>)
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	4413      	add	r3, r2
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	440b      	add	r3, r1
 8001e74:	3304      	adds	r3, #4
 8001e76:	6819      	ldr	r1, [r3, #0]
 8001e78:	79fa      	ldrb	r2, [r7, #7]
 8001e7a:	4807      	ldr	r0, [pc, #28]	; (8001e98 <P_LCD_2x16_PinLo+0x3c>)
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	4413      	add	r3, r2
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	4403      	add	r3, r0
 8001e86:	3308      	adds	r3, #8
 8001e88:	881b      	ldrh	r3, [r3, #0]
 8001e8a:	834b      	strh	r3, [r1, #26]
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	20000010 	.word	0x20000010

08001e9c <P_LCD_2x16_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinHi(TLCD_NAME_t lcd_pin)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRL = LCD_2X16[lcd_pin].TLCD_PIN;
 8001ea6:	79fa      	ldrb	r2, [r7, #7]
 8001ea8:	490b      	ldr	r1, [pc, #44]	; (8001ed8 <P_LCD_2x16_PinHi+0x3c>)
 8001eaa:	4613      	mov	r3, r2
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	4413      	add	r3, r2
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	440b      	add	r3, r1
 8001eb4:	3304      	adds	r3, #4
 8001eb6:	6819      	ldr	r1, [r3, #0]
 8001eb8:	79fa      	ldrb	r2, [r7, #7]
 8001eba:	4807      	ldr	r0, [pc, #28]	; (8001ed8 <P_LCD_2x16_PinHi+0x3c>)
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	4413      	add	r3, r2
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	4403      	add	r3, r0
 8001ec6:	3308      	adds	r3, #8
 8001ec8:	881b      	ldrh	r3, [r3, #0]
 8001eca:	830b      	strh	r3, [r1, #24]
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr
 8001ed8:	20000010 	.word	0x20000010

08001edc <P_LCD_2x16_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_2x16_Clk(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_2x16_PinHi(TLCD_E);
 8001ee0:	2001      	movs	r0, #1
 8001ee2:	f7ff ffdb 	bl	8001e9c <P_LCD_2x16_PinHi>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);
 8001ee6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001eea:	f000 f940 	bl	800216e <P_LCD_2x16_Delay>
  // Pin-E auf Lo
  P_LCD_2x16_PinLo(TLCD_E);
 8001eee:	2001      	movs	r0, #1
 8001ef0:	f7ff ffb4 	bl	8001e5c <P_LCD_2x16_PinLo>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);  
 8001ef4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ef8:	f000 f939 	bl	800216e <P_LCD_2x16_Delay>
}
 8001efc:	bf00      	nop
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <P_LCD_2x16_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_2x16_InitSequenz(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_2x16_PinHi(TLCD_D4);
 8001f04:	2002      	movs	r0, #2
 8001f06:	f7ff ffc9 	bl	8001e9c <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinHi(TLCD_D5);
 8001f0a:	2003      	movs	r0, #3
 8001f0c:	f7ff ffc6 	bl	8001e9c <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8001f10:	2004      	movs	r0, #4
 8001f12:	f7ff ffa3 	bl	8001e5c <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8001f16:	2005      	movs	r0, #5
 8001f18:	f7ff ffa0 	bl	8001e5c <P_LCD_2x16_PinLo>
  // Erster Init Impuls
  P_LCD_2x16_Clk();
 8001f1c:	f7ff ffde 	bl	8001edc <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001f20:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001f24:	f000 f923 	bl	800216e <P_LCD_2x16_Delay>
  // Zweiter Init Impuls
  P_LCD_2x16_Clk();
 8001f28:	f7ff ffd8 	bl	8001edc <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001f2c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001f30:	f000 f91d 	bl	800216e <P_LCD_2x16_Delay>
  // Dritter Init Impuls
  P_LCD_2x16_Clk();
 8001f34:	f7ff ffd2 	bl	8001edc <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001f38:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001f3c:	f000 f917 	bl	800216e <P_LCD_2x16_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_2x16_PinLo(TLCD_D4);
 8001f40:	2002      	movs	r0, #2
 8001f42:	f7ff ff8b 	bl	8001e5c <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinHi(TLCD_D5);
 8001f46:	2003      	movs	r0, #3
 8001f48:	f7ff ffa8 	bl	8001e9c <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8001f4c:	2004      	movs	r0, #4
 8001f4e:	f7ff ff85 	bl	8001e5c <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8001f52:	2005      	movs	r0, #5
 8001f54:	f7ff ff82 	bl	8001e5c <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8001f58:	f7ff ffc0 	bl	8001edc <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001f5c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001f60:	f000 f905 	bl	800216e <P_LCD_2x16_Delay>
}
 8001f64:	bf00      	nop
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <P_LCD_2x16_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Cmd(uint8_t wert)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_2x16_PinLo(TLCD_RS);
 8001f72:	2000      	movs	r0, #0
 8001f74:	f7ff ff72 	bl	8001e5c <P_LCD_2x16_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001f78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	da03      	bge.n	8001f88 <P_LCD_2x16_Cmd+0x20>
 8001f80:	2005      	movs	r0, #5
 8001f82:	f7ff ff8b 	bl	8001e9c <P_LCD_2x16_PinHi>
 8001f86:	e002      	b.n	8001f8e <P_LCD_2x16_Cmd+0x26>
 8001f88:	2005      	movs	r0, #5
 8001f8a:	f7ff ff67 	bl	8001e5c <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001f8e:	79fb      	ldrb	r3, [r7, #7]
 8001f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d003      	beq.n	8001fa0 <P_LCD_2x16_Cmd+0x38>
 8001f98:	2004      	movs	r0, #4
 8001f9a:	f7ff ff7f 	bl	8001e9c <P_LCD_2x16_PinHi>
 8001f9e:	e002      	b.n	8001fa6 <P_LCD_2x16_Cmd+0x3e>
 8001fa0:	2004      	movs	r0, #4
 8001fa2:	f7ff ff5b 	bl	8001e5c <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001fa6:	79fb      	ldrb	r3, [r7, #7]
 8001fa8:	f003 0320 	and.w	r3, r3, #32
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <P_LCD_2x16_Cmd+0x50>
 8001fb0:	2003      	movs	r0, #3
 8001fb2:	f7ff ff73 	bl	8001e9c <P_LCD_2x16_PinHi>
 8001fb6:	e002      	b.n	8001fbe <P_LCD_2x16_Cmd+0x56>
 8001fb8:	2003      	movs	r0, #3
 8001fba:	f7ff ff4f 	bl	8001e5c <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	f003 0310 	and.w	r3, r3, #16
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d003      	beq.n	8001fd0 <P_LCD_2x16_Cmd+0x68>
 8001fc8:	2002      	movs	r0, #2
 8001fca:	f7ff ff67 	bl	8001e9c <P_LCD_2x16_PinHi>
 8001fce:	e002      	b.n	8001fd6 <P_LCD_2x16_Cmd+0x6e>
 8001fd0:	2002      	movs	r0, #2
 8001fd2:	f7ff ff43 	bl	8001e5c <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8001fd6:	f7ff ff81 	bl	8001edc <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	f003 0308 	and.w	r3, r3, #8
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d003      	beq.n	8001fec <P_LCD_2x16_Cmd+0x84>
 8001fe4:	2005      	movs	r0, #5
 8001fe6:	f7ff ff59 	bl	8001e9c <P_LCD_2x16_PinHi>
 8001fea:	e002      	b.n	8001ff2 <P_LCD_2x16_Cmd+0x8a>
 8001fec:	2005      	movs	r0, #5
 8001fee:	f7ff ff35 	bl	8001e5c <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001ff2:	79fb      	ldrb	r3, [r7, #7]
 8001ff4:	f003 0304 	and.w	r3, r3, #4
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d003      	beq.n	8002004 <P_LCD_2x16_Cmd+0x9c>
 8001ffc:	2004      	movs	r0, #4
 8001ffe:	f7ff ff4d 	bl	8001e9c <P_LCD_2x16_PinHi>
 8002002:	e002      	b.n	800200a <P_LCD_2x16_Cmd+0xa2>
 8002004:	2004      	movs	r0, #4
 8002006:	f7ff ff29 	bl	8001e5c <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	2b00      	cmp	r3, #0
 8002012:	d003      	beq.n	800201c <P_LCD_2x16_Cmd+0xb4>
 8002014:	2003      	movs	r0, #3
 8002016:	f7ff ff41 	bl	8001e9c <P_LCD_2x16_PinHi>
 800201a:	e002      	b.n	8002022 <P_LCD_2x16_Cmd+0xba>
 800201c:	2003      	movs	r0, #3
 800201e:	f7ff ff1d 	bl	8001e5c <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8002022:	79fb      	ldrb	r3, [r7, #7]
 8002024:	f003 0301 	and.w	r3, r3, #1
 8002028:	2b00      	cmp	r3, #0
 800202a:	d003      	beq.n	8002034 <P_LCD_2x16_Cmd+0xcc>
 800202c:	2002      	movs	r0, #2
 800202e:	f7ff ff35 	bl	8001e9c <P_LCD_2x16_PinHi>
 8002032:	e002      	b.n	800203a <P_LCD_2x16_Cmd+0xd2>
 8002034:	2002      	movs	r0, #2
 8002036:	f7ff ff11 	bl	8001e5c <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 800203a:	f7ff ff4f 	bl	8001edc <P_LCD_2x16_Clk>
}
 800203e:	bf00      	nop
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <P_LCD_2x16_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Data(uint8_t wert)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b082      	sub	sp, #8
 800204a:	af00      	add	r7, sp, #0
 800204c:	4603      	mov	r3, r0
 800204e:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_2x16_PinHi(TLCD_RS);
 8002050:	2000      	movs	r0, #0
 8002052:	f7ff ff23 	bl	8001e9c <P_LCD_2x16_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8002056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205a:	2b00      	cmp	r3, #0
 800205c:	da03      	bge.n	8002066 <P_LCD_2x16_Data+0x20>
 800205e:	2005      	movs	r0, #5
 8002060:	f7ff ff1c 	bl	8001e9c <P_LCD_2x16_PinHi>
 8002064:	e002      	b.n	800206c <P_LCD_2x16_Data+0x26>
 8002066:	2005      	movs	r0, #5
 8002068:	f7ff fef8 	bl	8001e5c <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 800206c:	79fb      	ldrb	r3, [r7, #7]
 800206e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002072:	2b00      	cmp	r3, #0
 8002074:	d003      	beq.n	800207e <P_LCD_2x16_Data+0x38>
 8002076:	2004      	movs	r0, #4
 8002078:	f7ff ff10 	bl	8001e9c <P_LCD_2x16_PinHi>
 800207c:	e002      	b.n	8002084 <P_LCD_2x16_Data+0x3e>
 800207e:	2004      	movs	r0, #4
 8002080:	f7ff feec 	bl	8001e5c <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8002084:	79fb      	ldrb	r3, [r7, #7]
 8002086:	f003 0320 	and.w	r3, r3, #32
 800208a:	2b00      	cmp	r3, #0
 800208c:	d003      	beq.n	8002096 <P_LCD_2x16_Data+0x50>
 800208e:	2003      	movs	r0, #3
 8002090:	f7ff ff04 	bl	8001e9c <P_LCD_2x16_PinHi>
 8002094:	e002      	b.n	800209c <P_LCD_2x16_Data+0x56>
 8002096:	2003      	movs	r0, #3
 8002098:	f7ff fee0 	bl	8001e5c <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	f003 0310 	and.w	r3, r3, #16
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d003      	beq.n	80020ae <P_LCD_2x16_Data+0x68>
 80020a6:	2002      	movs	r0, #2
 80020a8:	f7ff fef8 	bl	8001e9c <P_LCD_2x16_PinHi>
 80020ac:	e002      	b.n	80020b4 <P_LCD_2x16_Data+0x6e>
 80020ae:	2002      	movs	r0, #2
 80020b0:	f7ff fed4 	bl	8001e5c <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 80020b4:	f7ff ff12 	bl	8001edc <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 80020b8:	79fb      	ldrb	r3, [r7, #7]
 80020ba:	f003 0308 	and.w	r3, r3, #8
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d003      	beq.n	80020ca <P_LCD_2x16_Data+0x84>
 80020c2:	2005      	movs	r0, #5
 80020c4:	f7ff feea 	bl	8001e9c <P_LCD_2x16_PinHi>
 80020c8:	e002      	b.n	80020d0 <P_LCD_2x16_Data+0x8a>
 80020ca:	2005      	movs	r0, #5
 80020cc:	f7ff fec6 	bl	8001e5c <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 80020d0:	79fb      	ldrb	r3, [r7, #7]
 80020d2:	f003 0304 	and.w	r3, r3, #4
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <P_LCD_2x16_Data+0x9c>
 80020da:	2004      	movs	r0, #4
 80020dc:	f7ff fede 	bl	8001e9c <P_LCD_2x16_PinHi>
 80020e0:	e002      	b.n	80020e8 <P_LCD_2x16_Data+0xa2>
 80020e2:	2004      	movs	r0, #4
 80020e4:	f7ff feba 	bl	8001e5c <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 80020e8:	79fb      	ldrb	r3, [r7, #7]
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <P_LCD_2x16_Data+0xb4>
 80020f2:	2003      	movs	r0, #3
 80020f4:	f7ff fed2 	bl	8001e9c <P_LCD_2x16_PinHi>
 80020f8:	e002      	b.n	8002100 <P_LCD_2x16_Data+0xba>
 80020fa:	2003      	movs	r0, #3
 80020fc:	f7ff feae 	bl	8001e5c <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8002100:	79fb      	ldrb	r3, [r7, #7]
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <P_LCD_2x16_Data+0xcc>
 800210a:	2002      	movs	r0, #2
 800210c:	f7ff fec6 	bl	8001e9c <P_LCD_2x16_PinHi>
 8002110:	e002      	b.n	8002118 <P_LCD_2x16_Data+0xd2>
 8002112:	2002      	movs	r0, #2
 8002114:	f7ff fea2 	bl	8001e5c <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 8002118:	f7ff fee0 	bl	8001edc <P_LCD_2x16_Clk>
}
 800211c:	bf00      	nop
 800211e:	3708      	adds	r7, #8
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <P_LCD_2x16_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen
//--------------------------------------------------------------
void P_LCD_2x16_Cursor(uint8_t x, uint8_t y)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	4603      	mov	r3, r0
 800212c:	460a      	mov	r2, r1
 800212e:	71fb      	strb	r3, [r7, #7]
 8002130:	4613      	mov	r3, r2
 8002132:	71bb      	strb	r3, [r7, #6]
  uint8_t wert;

  if(x>=TLCD_MAXX) x=0;
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	2b0f      	cmp	r3, #15
 8002138:	d901      	bls.n	800213e <P_LCD_2x16_Cursor+0x1a>
 800213a:	2300      	movs	r3, #0
 800213c:	71fb      	strb	r3, [r7, #7]
  if(y>=TLCD_MAXY) y=0;
 800213e:	79bb      	ldrb	r3, [r7, #6]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d901      	bls.n	8002148 <P_LCD_2x16_Cursor+0x24>
 8002144:	2300      	movs	r3, #0
 8002146:	71bb      	strb	r3, [r7, #6]

  wert=(y<<6);
 8002148:	79bb      	ldrb	r3, [r7, #6]
 800214a:	019b      	lsls	r3, r3, #6
 800214c:	73fb      	strb	r3, [r7, #15]
  wert|=x;
 800214e:	7bfa      	ldrb	r2, [r7, #15]
 8002150:	79fb      	ldrb	r3, [r7, #7]
 8002152:	4313      	orrs	r3, r2
 8002154:	73fb      	strb	r3, [r7, #15]
  wert|=0x80;
 8002156:	7bfb      	ldrb	r3, [r7, #15]
 8002158:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800215c:	73fb      	strb	r3, [r7, #15]
  P_LCD_2x16_Cmd(wert);
 800215e:	7bfb      	ldrb	r3, [r7, #15]
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff ff01 	bl	8001f68 <P_LCD_2x16_Cmd>
}
 8002166:	bf00      	nop
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <P_LCD_2x16_Delay>:

//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_2x16_Delay(volatile uint32_t nCount)
{
 800216e:	b480      	push	{r7}
 8002170:	b083      	sub	sp, #12
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  while(nCount--)
 8002176:	bf00      	nop
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	1e5a      	subs	r2, r3, #1
 800217c:	607a      	str	r2, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1fa      	bne.n	8002178 <P_LCD_2x16_Delay+0xa>
  {
  }
}
 8002182:	bf00      	nop
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr

0800218e <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800218e:	b480      	push	{r7}
 8002190:	af00      	add	r7, sp, #0
}
 8002192:	bf00      	nop
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80021a0:	e7fe      	b.n	80021a0 <HardFault_Handler+0x4>

080021a2 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80021a2:	b480      	push	{r7}
 80021a4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80021a6:	e7fe      	b.n	80021a6 <MemManage_Handler+0x4>

080021a8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80021ac:	e7fe      	b.n	80021ac <BusFault_Handler+0x4>

080021ae <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80021ae:	b480      	push	{r7}
 80021b0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80021b2:	e7fe      	b.n	80021b2 <UsageFault_Handler+0x4>

080021b4 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
}
 80021b8:	bf00      	nop
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr

080021c2 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80021c2:	b480      	push	{r7}
 80021c4:	af00      	add	r7, sp, #0
}
 80021c6:	bf00      	nop
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr

080021de <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	af00      	add	r7, sp, #0
	task_scheduler();
 80021e2:	f7ff f959 	bl	8001498 <task_scheduler>
}
 80021e6:	bf00      	nop
 80021e8:	bd80      	pop	{r7, pc}
	...

080021ec <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80021f0:	4a12      	ldr	r2, [pc, #72]	; (800223c <SystemInit+0x50>)
 80021f2:	4b12      	ldr	r3, [pc, #72]	; (800223c <SystemInit+0x50>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f043 0301 	orr.w	r3, r3, #1
 80021fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80021fc:	4b0f      	ldr	r3, [pc, #60]	; (800223c <SystemInit+0x50>)
 80021fe:	2200      	movs	r2, #0
 8002200:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002202:	4a0e      	ldr	r2, [pc, #56]	; (800223c <SystemInit+0x50>)
 8002204:	4b0d      	ldr	r3, [pc, #52]	; (800223c <SystemInit+0x50>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800220c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002210:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002212:	4b0a      	ldr	r3, [pc, #40]	; (800223c <SystemInit+0x50>)
 8002214:	4a0a      	ldr	r2, [pc, #40]	; (8002240 <SystemInit+0x54>)
 8002216:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002218:	4a08      	ldr	r2, [pc, #32]	; (800223c <SystemInit+0x50>)
 800221a:	4b08      	ldr	r3, [pc, #32]	; (800223c <SystemInit+0x50>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002222:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002224:	4b05      	ldr	r3, [pc, #20]	; (800223c <SystemInit+0x50>)
 8002226:	2200      	movs	r2, #0
 8002228:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800222a:	f000 f80d 	bl	8002248 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800222e:	4b05      	ldr	r3, [pc, #20]	; (8002244 <SystemInit+0x58>)
 8002230:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002234:	609a      	str	r2, [r3, #8]
#endif
}
 8002236:	bf00      	nop
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	40023800 	.word	0x40023800
 8002240:	24003010 	.word	0x24003010
 8002244:	e000ed00 	.word	0xe000ed00

08002248 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800224e:	2300      	movs	r3, #0
 8002250:	607b      	str	r3, [r7, #4]
 8002252:	2300      	movs	r3, #0
 8002254:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002256:	4a36      	ldr	r2, [pc, #216]	; (8002330 <SetSysClock+0xe8>)
 8002258:	4b35      	ldr	r3, [pc, #212]	; (8002330 <SetSysClock+0xe8>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002260:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002262:	4b33      	ldr	r3, [pc, #204]	; (8002330 <SetSysClock+0xe8>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800226a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	3301      	adds	r3, #1
 8002270:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d103      	bne.n	8002280 <SetSysClock+0x38>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800227e:	d1f0      	bne.n	8002262 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002280:	4b2b      	ldr	r3, [pc, #172]	; (8002330 <SetSysClock+0xe8>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d002      	beq.n	8002292 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800228c:	2301      	movs	r3, #1
 800228e:	603b      	str	r3, [r7, #0]
 8002290:	e001      	b.n	8002296 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002292:	2300      	movs	r3, #0
 8002294:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d142      	bne.n	8002322 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800229c:	4a24      	ldr	r2, [pc, #144]	; (8002330 <SetSysClock+0xe8>)
 800229e:	4b24      	ldr	r3, [pc, #144]	; (8002330 <SetSysClock+0xe8>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022a6:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80022a8:	4a22      	ldr	r2, [pc, #136]	; (8002334 <SetSysClock+0xec>)
 80022aa:	4b22      	ldr	r3, [pc, #136]	; (8002334 <SetSysClock+0xec>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80022b2:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80022b4:	4a1e      	ldr	r2, [pc, #120]	; (8002330 <SetSysClock+0xe8>)
 80022b6:	4b1e      	ldr	r3, [pc, #120]	; (8002330 <SetSysClock+0xe8>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80022bc:	4a1c      	ldr	r2, [pc, #112]	; (8002330 <SetSysClock+0xe8>)
 80022be:	4b1c      	ldr	r3, [pc, #112]	; (8002330 <SetSysClock+0xe8>)
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022c6:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80022c8:	4a19      	ldr	r2, [pc, #100]	; (8002330 <SetSysClock+0xe8>)
 80022ca:	4b19      	ldr	r3, [pc, #100]	; (8002330 <SetSysClock+0xe8>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80022d2:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80022d4:	4b16      	ldr	r3, [pc, #88]	; (8002330 <SetSysClock+0xe8>)
 80022d6:	4a18      	ldr	r2, [pc, #96]	; (8002338 <SetSysClock+0xf0>)
 80022d8:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80022da:	4a15      	ldr	r2, [pc, #84]	; (8002330 <SetSysClock+0xe8>)
 80022dc:	4b14      	ldr	r3, [pc, #80]	; (8002330 <SetSysClock+0xe8>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022e4:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80022e6:	bf00      	nop
 80022e8:	4b11      	ldr	r3, [pc, #68]	; (8002330 <SetSysClock+0xe8>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d0f9      	beq.n	80022e8 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80022f4:	4b11      	ldr	r3, [pc, #68]	; (800233c <SetSysClock+0xf4>)
 80022f6:	f240 6205 	movw	r2, #1541	; 0x605
 80022fa:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80022fc:	4a0c      	ldr	r2, [pc, #48]	; (8002330 <SetSysClock+0xe8>)
 80022fe:	4b0c      	ldr	r3, [pc, #48]	; (8002330 <SetSysClock+0xe8>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f023 0303 	bic.w	r3, r3, #3
 8002306:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002308:	4a09      	ldr	r2, [pc, #36]	; (8002330 <SetSysClock+0xe8>)
 800230a:	4b09      	ldr	r3, [pc, #36]	; (8002330 <SetSysClock+0xe8>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f043 0302 	orr.w	r3, r3, #2
 8002312:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8002314:	bf00      	nop
 8002316:	4b06      	ldr	r3, [pc, #24]	; (8002330 <SetSysClock+0xe8>)
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	f003 030c 	and.w	r3, r3, #12
 800231e:	2b08      	cmp	r3, #8
 8002320:	d1f9      	bne.n	8002316 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8002322:	bf00      	nop
 8002324:	370c      	adds	r7, #12
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	40023800 	.word	0x40023800
 8002334:	40007000 	.word	0x40007000
 8002338:	07405408 	.word	0x07405408
 800233c:	40023c00 	.word	0x40023c00

08002340 <atoi>:
 8002340:	220a      	movs	r2, #10
 8002342:	2100      	movs	r1, #0
 8002344:	f000 b8ba 	b.w	80024bc <strtol>

08002348 <__libc_init_array>:
 8002348:	b570      	push	{r4, r5, r6, lr}
 800234a:	4e0d      	ldr	r6, [pc, #52]	; (8002380 <__libc_init_array+0x38>)
 800234c:	4c0d      	ldr	r4, [pc, #52]	; (8002384 <__libc_init_array+0x3c>)
 800234e:	1ba4      	subs	r4, r4, r6
 8002350:	10a4      	asrs	r4, r4, #2
 8002352:	2500      	movs	r5, #0
 8002354:	42a5      	cmp	r5, r4
 8002356:	d109      	bne.n	800236c <__libc_init_array+0x24>
 8002358:	4e0b      	ldr	r6, [pc, #44]	; (8002388 <__libc_init_array+0x40>)
 800235a:	4c0c      	ldr	r4, [pc, #48]	; (800238c <__libc_init_array+0x44>)
 800235c:	f000 f8e6 	bl	800252c <_init>
 8002360:	1ba4      	subs	r4, r4, r6
 8002362:	10a4      	asrs	r4, r4, #2
 8002364:	2500      	movs	r5, #0
 8002366:	42a5      	cmp	r5, r4
 8002368:	d105      	bne.n	8002376 <__libc_init_array+0x2e>
 800236a:	bd70      	pop	{r4, r5, r6, pc}
 800236c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002370:	4798      	blx	r3
 8002372:	3501      	adds	r5, #1
 8002374:	e7ee      	b.n	8002354 <__libc_init_array+0xc>
 8002376:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800237a:	4798      	blx	r3
 800237c:	3501      	adds	r5, #1
 800237e:	e7f2      	b.n	8002366 <__libc_init_array+0x1e>
 8002380:	08002718 	.word	0x08002718
 8002384:	08002718 	.word	0x08002718
 8002388:	08002718 	.word	0x08002718
 800238c:	0800271c 	.word	0x0800271c

08002390 <strncpy>:
 8002390:	b570      	push	{r4, r5, r6, lr}
 8002392:	4604      	mov	r4, r0
 8002394:	b902      	cbnz	r2, 8002398 <strncpy+0x8>
 8002396:	bd70      	pop	{r4, r5, r6, pc}
 8002398:	4623      	mov	r3, r4
 800239a:	f811 5b01 	ldrb.w	r5, [r1], #1
 800239e:	f803 5b01 	strb.w	r5, [r3], #1
 80023a2:	1e56      	subs	r6, r2, #1
 80023a4:	b91d      	cbnz	r5, 80023ae <strncpy+0x1e>
 80023a6:	4414      	add	r4, r2
 80023a8:	42a3      	cmp	r3, r4
 80023aa:	d103      	bne.n	80023b4 <strncpy+0x24>
 80023ac:	bd70      	pop	{r4, r5, r6, pc}
 80023ae:	461c      	mov	r4, r3
 80023b0:	4632      	mov	r2, r6
 80023b2:	e7ef      	b.n	8002394 <strncpy+0x4>
 80023b4:	f803 5b01 	strb.w	r5, [r3], #1
 80023b8:	e7f6      	b.n	80023a8 <strncpy+0x18>

080023ba <_strtol_l.isra.0>:
 80023ba:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023be:	4680      	mov	r8, r0
 80023c0:	4689      	mov	r9, r1
 80023c2:	4692      	mov	sl, r2
 80023c4:	461f      	mov	r7, r3
 80023c6:	468b      	mov	fp, r1
 80023c8:	465d      	mov	r5, fp
 80023ca:	980a      	ldr	r0, [sp, #40]	; 0x28
 80023cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80023d0:	f000 f88a 	bl	80024e8 <__locale_ctype_ptr_l>
 80023d4:	4420      	add	r0, r4
 80023d6:	7846      	ldrb	r6, [r0, #1]
 80023d8:	f016 0608 	ands.w	r6, r6, #8
 80023dc:	d10b      	bne.n	80023f6 <_strtol_l.isra.0+0x3c>
 80023de:	2c2d      	cmp	r4, #45	; 0x2d
 80023e0:	d10b      	bne.n	80023fa <_strtol_l.isra.0+0x40>
 80023e2:	782c      	ldrb	r4, [r5, #0]
 80023e4:	2601      	movs	r6, #1
 80023e6:	f10b 0502 	add.w	r5, fp, #2
 80023ea:	b167      	cbz	r7, 8002406 <_strtol_l.isra.0+0x4c>
 80023ec:	2f10      	cmp	r7, #16
 80023ee:	d114      	bne.n	800241a <_strtol_l.isra.0+0x60>
 80023f0:	2c30      	cmp	r4, #48	; 0x30
 80023f2:	d00a      	beq.n	800240a <_strtol_l.isra.0+0x50>
 80023f4:	e011      	b.n	800241a <_strtol_l.isra.0+0x60>
 80023f6:	46ab      	mov	fp, r5
 80023f8:	e7e6      	b.n	80023c8 <_strtol_l.isra.0+0xe>
 80023fa:	2c2b      	cmp	r4, #43	; 0x2b
 80023fc:	bf04      	itt	eq
 80023fe:	782c      	ldrbeq	r4, [r5, #0]
 8002400:	f10b 0502 	addeq.w	r5, fp, #2
 8002404:	e7f1      	b.n	80023ea <_strtol_l.isra.0+0x30>
 8002406:	2c30      	cmp	r4, #48	; 0x30
 8002408:	d127      	bne.n	800245a <_strtol_l.isra.0+0xa0>
 800240a:	782b      	ldrb	r3, [r5, #0]
 800240c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8002410:	2b58      	cmp	r3, #88	; 0x58
 8002412:	d14b      	bne.n	80024ac <_strtol_l.isra.0+0xf2>
 8002414:	786c      	ldrb	r4, [r5, #1]
 8002416:	2710      	movs	r7, #16
 8002418:	3502      	adds	r5, #2
 800241a:	2e00      	cmp	r6, #0
 800241c:	bf0c      	ite	eq
 800241e:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8002422:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8002426:	2200      	movs	r2, #0
 8002428:	fbb1 fef7 	udiv	lr, r1, r7
 800242c:	4610      	mov	r0, r2
 800242e:	fb07 1c1e 	mls	ip, r7, lr, r1
 8002432:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8002436:	2b09      	cmp	r3, #9
 8002438:	d811      	bhi.n	800245e <_strtol_l.isra.0+0xa4>
 800243a:	461c      	mov	r4, r3
 800243c:	42a7      	cmp	r7, r4
 800243e:	dd1d      	ble.n	800247c <_strtol_l.isra.0+0xc2>
 8002440:	1c53      	adds	r3, r2, #1
 8002442:	d007      	beq.n	8002454 <_strtol_l.isra.0+0x9a>
 8002444:	4586      	cmp	lr, r0
 8002446:	d316      	bcc.n	8002476 <_strtol_l.isra.0+0xbc>
 8002448:	d101      	bne.n	800244e <_strtol_l.isra.0+0x94>
 800244a:	45a4      	cmp	ip, r4
 800244c:	db13      	blt.n	8002476 <_strtol_l.isra.0+0xbc>
 800244e:	fb00 4007 	mla	r0, r0, r7, r4
 8002452:	2201      	movs	r2, #1
 8002454:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002458:	e7eb      	b.n	8002432 <_strtol_l.isra.0+0x78>
 800245a:	270a      	movs	r7, #10
 800245c:	e7dd      	b.n	800241a <_strtol_l.isra.0+0x60>
 800245e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8002462:	2b19      	cmp	r3, #25
 8002464:	d801      	bhi.n	800246a <_strtol_l.isra.0+0xb0>
 8002466:	3c37      	subs	r4, #55	; 0x37
 8002468:	e7e8      	b.n	800243c <_strtol_l.isra.0+0x82>
 800246a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800246e:	2b19      	cmp	r3, #25
 8002470:	d804      	bhi.n	800247c <_strtol_l.isra.0+0xc2>
 8002472:	3c57      	subs	r4, #87	; 0x57
 8002474:	e7e2      	b.n	800243c <_strtol_l.isra.0+0x82>
 8002476:	f04f 32ff 	mov.w	r2, #4294967295
 800247a:	e7eb      	b.n	8002454 <_strtol_l.isra.0+0x9a>
 800247c:	1c53      	adds	r3, r2, #1
 800247e:	d108      	bne.n	8002492 <_strtol_l.isra.0+0xd8>
 8002480:	2322      	movs	r3, #34	; 0x22
 8002482:	f8c8 3000 	str.w	r3, [r8]
 8002486:	4608      	mov	r0, r1
 8002488:	f1ba 0f00 	cmp.w	sl, #0
 800248c:	d107      	bne.n	800249e <_strtol_l.isra.0+0xe4>
 800248e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002492:	b106      	cbz	r6, 8002496 <_strtol_l.isra.0+0xdc>
 8002494:	4240      	negs	r0, r0
 8002496:	f1ba 0f00 	cmp.w	sl, #0
 800249a:	d00c      	beq.n	80024b6 <_strtol_l.isra.0+0xfc>
 800249c:	b122      	cbz	r2, 80024a8 <_strtol_l.isra.0+0xee>
 800249e:	3d01      	subs	r5, #1
 80024a0:	f8ca 5000 	str.w	r5, [sl]
 80024a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024a8:	464d      	mov	r5, r9
 80024aa:	e7f9      	b.n	80024a0 <_strtol_l.isra.0+0xe6>
 80024ac:	2430      	movs	r4, #48	; 0x30
 80024ae:	2f00      	cmp	r7, #0
 80024b0:	d1b3      	bne.n	800241a <_strtol_l.isra.0+0x60>
 80024b2:	2708      	movs	r7, #8
 80024b4:	e7b1      	b.n	800241a <_strtol_l.isra.0+0x60>
 80024b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080024bc <strtol>:
 80024bc:	4b08      	ldr	r3, [pc, #32]	; (80024e0 <strtol+0x24>)
 80024be:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80024c0:	681c      	ldr	r4, [r3, #0]
 80024c2:	4d08      	ldr	r5, [pc, #32]	; (80024e4 <strtol+0x28>)
 80024c4:	6a23      	ldr	r3, [r4, #32]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	bf08      	it	eq
 80024ca:	462b      	moveq	r3, r5
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	4613      	mov	r3, r2
 80024d0:	460a      	mov	r2, r1
 80024d2:	4601      	mov	r1, r0
 80024d4:	4620      	mov	r0, r4
 80024d6:	f7ff ff70 	bl	80023ba <_strtol_l.isra.0>
 80024da:	b003      	add	sp, #12
 80024dc:	bd30      	pop	{r4, r5, pc}
 80024de:	bf00      	nop
 80024e0:	2000008c 	.word	0x2000008c
 80024e4:	200000f0 	.word	0x200000f0

080024e8 <__locale_ctype_ptr_l>:
 80024e8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80024ec:	4770      	bx	lr

080024ee <__ascii_mbtowc>:
 80024ee:	b082      	sub	sp, #8
 80024f0:	b901      	cbnz	r1, 80024f4 <__ascii_mbtowc+0x6>
 80024f2:	a901      	add	r1, sp, #4
 80024f4:	b142      	cbz	r2, 8002508 <__ascii_mbtowc+0x1a>
 80024f6:	b14b      	cbz	r3, 800250c <__ascii_mbtowc+0x1e>
 80024f8:	7813      	ldrb	r3, [r2, #0]
 80024fa:	600b      	str	r3, [r1, #0]
 80024fc:	7812      	ldrb	r2, [r2, #0]
 80024fe:	1c10      	adds	r0, r2, #0
 8002500:	bf18      	it	ne
 8002502:	2001      	movne	r0, #1
 8002504:	b002      	add	sp, #8
 8002506:	4770      	bx	lr
 8002508:	4610      	mov	r0, r2
 800250a:	e7fb      	b.n	8002504 <__ascii_mbtowc+0x16>
 800250c:	f06f 0001 	mvn.w	r0, #1
 8002510:	e7f8      	b.n	8002504 <__ascii_mbtowc+0x16>

08002512 <__ascii_wctomb>:
 8002512:	b149      	cbz	r1, 8002528 <__ascii_wctomb+0x16>
 8002514:	2aff      	cmp	r2, #255	; 0xff
 8002516:	bf85      	ittet	hi
 8002518:	238a      	movhi	r3, #138	; 0x8a
 800251a:	6003      	strhi	r3, [r0, #0]
 800251c:	700a      	strbls	r2, [r1, #0]
 800251e:	f04f 30ff 	movhi.w	r0, #4294967295
 8002522:	bf98      	it	ls
 8002524:	2001      	movls	r0, #1
 8002526:	4770      	bx	lr
 8002528:	4608      	mov	r0, r1
 800252a:	4770      	bx	lr

0800252c <_init>:
 800252c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800252e:	bf00      	nop
 8002530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002532:	bc08      	pop	{r3}
 8002534:	469e      	mov	lr, r3
 8002536:	4770      	bx	lr

08002538 <_fini>:
 8002538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800253a:	bf00      	nop
 800253c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800253e:	bc08      	pop	{r3}
 8002540:	469e      	mov	lr, r3
 8002542:	4770      	bx	lr
