{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712751807681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712751807681 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "19_PD_VHDL EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"19_PD_VHDL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712751807701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712751807739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712751807739 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712751807825 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712751807900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712751807900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712751807900 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712751807900 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 1313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712751807903 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 1315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712751807903 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 1317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712751807903 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 1319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712751807903 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 1321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712751807903 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712751807903 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712751807904 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1712751808298 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/gitea/github/es/pcbteach/19_pd_vhdl/db/ip/simple_struct/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/gitea/github/es/pcbteach/19_pd_vhdl/db/ip/simple_struct/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712751808299 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712751808302 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712751808307 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712751808308 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712751808308 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712751808345 ""}  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712751808345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "simple_struct:u0\|DynamicIllumination4Indicators:dynamicillumination4indicators_0\|clkCounter\[1\]  " "Automatically promoted node simple_struct:u0\|DynamicIllumination4Indicators:dynamicillumination4indicators_0\|clkCounter\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712751808345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "simple_struct:u0\|DynamicIllumination4Indicators:dynamicillumination4indicators_0\|clkCounter\[1\]~1 " "Destination node simple_struct:u0\|DynamicIllumination4Indicators:dynamicillumination4indicators_0\|clkCounter\[1\]~1" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712751808345 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712751808345 ""}  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712751808345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "simple_struct:u0\|usart:usart_0\|bit_clk  " "Automatically promoted node simple_struct:u0\|usart:usart_0\|bit_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712751808345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "simple_struct:u0\|usart:usart_0\|bit_clk~0 " "Destination node simple_struct:u0\|usart:usart_0\|bit_clk~0" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712751808345 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712751808345 ""}  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712751808345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "en~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node en~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712751808345 ""}  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712751808345 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712751808527 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712751808527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712751808527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712751808528 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712751808530 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712751808531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712751808531 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712751808531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712751808561 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712751808562 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712751808562 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712751808585 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712751808588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712751808972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712751809112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712751809124 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712751810347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712751810348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712751810582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712751811162 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712751811162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712751811712 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712751811712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712751811715 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712751811814 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712751811824 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712751811962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712751811962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712751812120 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712751812486 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_in\[2\] 3.3-V LVTTL 90 " "Pin keys_in\[2\] uses I/O standard 3.3-V LVTTL at 90" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { keys_in[2] } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_in\[2\]" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712751812666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_in\[3\] 3.3-V LVTTL 91 " "Pin keys_in\[3\] uses I/O standard 3.3-V LVTTL at 91" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { keys_in[3] } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_in\[3\]" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712751812666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD 3.3-V LVTTL 115 " "Pin RXD uses I/O standard 3.3-V LVTTL at 115" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { RXD } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712751812666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA 3.3-V LVTTL 113 " "Pin SDA uses I/O standard 3.3-V LVTTL at 113" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { SDA } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712751812666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL 3.3-V LVTTL 112 " "Pin SCL uses I/O standard 3.3-V LVTTL at 112" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { SCL } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712751812666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712751812666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "en 3.3-V LVTTL 25 " "Pin en uses I/O standard 3.3-V LVTTL at 25" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { en } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "en" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712751812666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_in\[0\] 3.3-V LVTTL 88 " "Pin keys_in\[0\] uses I/O standard 3.3-V LVTTL at 88" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { keys_in[0] } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_in\[0\]" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712751812666 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_in\[1\] 3.3-V LVTTL 89 " "Pin keys_in\[1\] uses I/O standard 3.3-V LVTTL at 89" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { keys_in[1] } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_in\[1\]" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712751812666 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1712751812666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/19_PD_VHDL.fit.smsg " "Generated suppressed messages file D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/19_PD_VHDL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712751812726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5552 " "Peak virtual memory: 5552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712751813017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 15:23:33 2024 " "Processing ended: Wed Apr 10 15:23:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712751813017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712751813017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712751813017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712751813017 ""}
