#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Apr  2 18:30:21 2019
# Process ID: 3804
# Current directory: D:/DSD-II/Exercise5/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7720 D:\DSD-II\Exercise5\project_1\project_1.xpr
# Log file: D:/DSD-II/Exercise5/project_1/vivado.log
# Journal file: D:/DSD-II/Exercise5/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DSD-II/Exercise5/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 783.633 ; gain = 105.082
update_compile_order -fileset sources_1
delete_runs "impl_1"
delete_runs "synth_1"
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/DSD-II/Exercise5/project_1/project_1.runs/synth_1

close [ open D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ExecuteStage.vhd w ]
add_files D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ExecuteStage.vhd
update_compile_order -fileset sources_1
check_syntax
WARNING: [HDL 9-806] Syntax error near ",". [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ExecuteStage.vhd:64]
WARNING: [HDL 9-806] Syntax error near ";". [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ExecuteStage.vhd:66]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd w ]
add_files -fileset sim_1 D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd
update_compile_order -fileset sim_1
set_property top execTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj execTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/AndALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AndALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ExecuteStage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ExecuteStage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/OrALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OrALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Rip_Car_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SLL_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SRA_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SRL_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Xor_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Xor_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execTB
ERROR: [VRFC 10-1412] syntax error near in [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:58]
ERROR: [VRFC 10-91] test_vectors is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:90]
ERROR: [VRFC 10-91] aluop is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:102]
ERROR: [VRFC 10-91] memwrdata is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:103]
ERROR: [VRFC 10-283] actual of formal out port memwrdata cannot be an expression [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:103]
ERROR: [VRFC 10-91] aluop is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:107]
ERROR: [VRFC 10-91] idexa is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:108]
ERROR: [VRFC 10-91] idexb is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:109]
ERROR: [VRFC 10-91] idexwben is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:110]
ERROR: [VRFC 10-91] idexmemrd is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:111]
ERROR: [VRFC 10-91] idexmemwr is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:112]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:39]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 832.559 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 3636f00db3a0471d9fe4c9c6a46236bc --debug typical --relax --mt 2 -L secureip --snapshot execTB_behav xil_defaultlib.execTB -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.execTB in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 835.324 ; gain = 2.621
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
check_syntax
INFO: [Vivado 12-4796] No errors or warning reported.
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj execTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/AndALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AndALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ExecuteStage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ExecuteStage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/OrALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OrALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Rip_Car_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SLL_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SRA_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SRL_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Xor_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Xor_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execTB
ERROR: [VRFC 10-91] test_vector_table is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:107]
ERROR: [VRFC 10-91] test_vector_table is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:108]
ERROR: [VRFC 10-91] test_vector_table is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:109]
ERROR: [VRFC 10-91] test_vector_table is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:110]
ERROR: [VRFC 10-91] test_vector_table is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:111]
ERROR: [VRFC 10-91] test_vector_table is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:112]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd:39]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj execTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/AndALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AndALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ExecuteStage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ExecuteStage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/OrALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OrALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Rip_Car_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SLL_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SRA_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SRL_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Xor_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Xor_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execTB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 3636f00db3a0471d9fe4c9c6a46236bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot execTB_behav xil_defaultlib.execTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture dataflow of entity xil_defaultlib.AndALU [\AndALU(n=32)\]
Compiling architecture dataflow of entity xil_defaultlib.OrALU [\OrALU(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture struct of entity xil_defaultlib.Rip_Car_Adder [\Rip_Car_Adder(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.SLL_ALU [\SLL_ALU(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.SRA_ALU [\SRA_ALU(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.SRL_ALU [\SRL_ALU(n=32)\]
Compiling architecture dataflow of entity xil_defaultlib.Xor_ALU [\Xor_ALU(n=32)\]
Compiling architecture struct of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ExecuteStage [executestage_default]
Compiling architecture behavioral of entity xil_defaultlib.exectb
Built simulation snapshot execTB_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xsim.dir/execTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xsim.dir/execTB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr  2 19:26:39 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  2 19:26:39 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 840.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "execTB_behav -key {Behavioral:sim_1:Functional:execTB} -tclbatch {execTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source execTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 160ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'execTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 852.039 ; gain = 11.152
check_syntax
INFO: [Vivado 12-4796] No errors or warning reported.
check_syntax -fileset sim_1
INFO: [Vivado 12-4796] No errors or warning reported.
launch_simulation
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:execTB' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
rel
ambiguous command name "rel": relaunch_sim relaunch_xsim_kernel
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 855.434 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj execTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/AndALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AndALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ExecuteStage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ExecuteStage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/OrALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OrALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Rip_Car_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SLL_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SRA_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SRL_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Xor_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Xor_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/execTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execTB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 3636f00db3a0471d9fe4c9c6a46236bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot execTB_behav xil_defaultlib.execTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture dataflow of entity xil_defaultlib.AndALU [\AndALU(n=32)\]
Compiling architecture dataflow of entity xil_defaultlib.OrALU [\OrALU(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture struct of entity xil_defaultlib.Rip_Car_Adder [\Rip_Car_Adder(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.SLL_ALU [\SLL_ALU(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.SRA_ALU [\SRA_ALU(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.SRL_ALU [\SRL_ALU(n=32)\]
Compiling architecture dataflow of entity xil_defaultlib.Xor_ALU [\Xor_ALU(n=32)\]
Compiling architecture struct of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ExecuteStage [executestage_default]
Compiling architecture behavioral of entity xil_defaultlib.exectb
Built simulation snapshot execTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 855.434 ; gain = 0.000
close [ open D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd w ]
add_files D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd w ]
add_files -fileset sim_1 D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
