0.6
2019.2
Nov  6 2019
21:57:16
D:/Xilinx/workspace/project_1_B_U19EC027/project_1_B_U19EC027.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Xilinx/workspace/project_1_B_U19EC027/project_1_B_U19EC027.srcs/sources_1/new/half_adder.v,1661106654,verilog,,,,half_adder,,,,,,,,
