7.26. Printing statistics.

=== top ===

   Number of wires:              11620
   Number of wire bits:         188171
   Number of public wires:       11615
   Number of public wire bits:  188166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                134
     $_DFF_P_                      128
     $_MUX_                          6

7.27. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 11452 unused wires.
<suppressed ~11452 debug messages>

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.9. Rerunning OPT passes. (Maybe there is more to do..)

8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.13. Executing OPT_DFF pass (perform DFF optimizations).

8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.16. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend: ./platforms/nangate45/cells_latch.v
Parsing Verilog input from `./platforms/nangate45/cells_latch.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

10. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

10.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\top':
  mapped 128 $_DFF_P_ cells to \DFF_X1 cells.

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.6. Executing OPT_DFF pass (perform DFF optimizations).

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.9. Finished OPT passes. (There is nothing left to do.)

12. Executing ABC pass (technology mapping using ABC).

12.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 1 outputs.

12.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/tamim/OpenROAD-flow-scripts/flow/./objects/nangate45/top/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.11 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "AOI211_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "OAI211_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/home/tamim/OpenROAD-flow-scripts/flow/./objects/nangate45/top/merged.lib" has 88 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 11 dont_use).  Time =     0.15 sec
ABC: Memory =    8.83 MB. Time =     0.15 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + read_constr -v /home/tamim/OpenROAD-flow-scripts/flow/./objects/nangate45/top/abc.constr 
ABC: Setting driving cell to be "BUF_X1".
ABC: Setting output load to be 3.898000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 1000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 1000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 1000 
ABC: Current delay (143.87 ps) does not exceed the target delay (1000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 1000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =      3 (  0.0 %)   Cap =  1.4 ff (  0.0 %)   Area =        4.52 (100.0 %)   Delay =   143.87 ps  (100.0 %)               
ABC: Path  0 --       8 : 0    1 pi       A =   0.00  Df =   2.6   -0.7 ps  S =   5.5 ps  Cin =  0.0 ff  Cout =   0.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      10 : 4    1 AND4_X1  A =   1.60  Df =  58.6  -20.5 ps  S =  12.0 ps  Cin =  0.9 ff  Cout =   1.7 ff  Cmax =  60.3 ff  G =  176  
ABC: Path  2 --      11 : 3    1 NAND3_X1 A =   1.06  Df =  80.1  -22.6 ps  S =  12.2 ps  Cin =  1.6 ff  Cout =   1.9 ff  Cmax =  58.4 ff  G =  118  
ABC: Path  3 --      12 : 3    1 MUX2_X1  A =   1.86  Df = 143.9  -29.5 ps  S =  13.6 ps  Cin =  1.2 ff  Cout =   3.9 ff  Cmax =  60.5 ff  G =  315  
ABC: Start-point = pi7 (\op541.reg_out1).  End-point = po0 (\op2335.in1 [1]).
ABC: + write_blif <abc-temp-dir>/output.blif 

12.1.2. Re-integrating ABC results.
ABC RESULTS:           AND4_X1 cells:        1
ABC RESULTS:           MUX2_X1 cells:        1
ABC RESULTS:          NAND3_X1 cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        1
Removing temp directory.

13. Executing SETUNDEF pass (replace undef values with defined constants).

14. Executing SPLITNETS pass (splitting up multi-bit signals).

15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 60 unused wires.
<suppressed ~47 debug messages>

16. Executing HILOMAP pass (mapping to constant drivers).

17. Executing INSBUF pass (insert buffer cells for connected wires).
Added top.$auto$insbuf.cc:79:execute$611: \R2336 [1] -> \R2336 [0]
Added top.$auto$insbuf.cc:79:execute$612: $auto$hilomap.cc:47:hilomap_worker$609 -> \R2336 [2]
Added top.$auto$insbuf.cc:79:execute$613: $auto$hilomap.cc:47:hilomap_worker$609 -> \R2336 [3]
Added top.$auto$insbuf.cc:79:execute$614: $auto$hilomap.cc:47:hilomap_worker$609 -> \R2336 [4]
Added top.$auto$insbuf.cc:79:execute$615: $auto$hilomap.cc:47:hilomap_worker$609 -> \R2336 [5]
Added top.$auto$insbuf.cc:79:execute$616: $auto$hilomap.cc:47:hilomap_worker$609 -> \R2336 [6]
Added top.$auto$insbuf.cc:79:execute$617: $auto$hilomap.cc:47:hilomap_worker$609 -> \R2336 [7]
Added top.$auto$insbuf.cc:79:execute$618: \R2336 [1] -> \op2335.reg_out1[0]

18. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.\R2336 [7] is used but has no driver.
Warning: Wire top.\R2336 [6] is used but has no driver.
Warning: Wire top.\R2336 [5] is used but has no driver.
Warning: Wire top.\R2336 [4] is used but has no driver.
Warning: Wire top.\R2336 [3] is used but has no driver.
Warning: Wire top.\R2336 [2] is used but has no driver.
Warning: Wire top.\R2336 [1] is used but has no driver.
Warning: Wire top.\R2336 [0] is used but has no driver.
found and reported 8 problems.

19. Printing statistics.

=== top ===

   Number of wires:                294
   Number of wire bits:           2254
   Number of public wires:         162
   Number of public wire bits:    2122
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                141
     AND4_X1                         1
     BUF_X1                          8
     DFF_X1                        128
     LOGIC0_X1                       1
     LOGIC1_X1                       1
     MUX2_X1                         1
     NAND3_X1                        1

   Chip area for module '\top': 590.786000

20. Executing Verilog backend.
Dumping module `\top'.

Warnings: 88 unique messages, 152 total
End of script. Logfile hash: b5915fe6b2, CPU: user 44.56s system 1.33s, MEM: 152.95 MB peak
Yosys 0.9+3621 (git sha1 66769a3f, gcc 7.5.0-3ubuntu1~18.04 -fPIC -Os)
Time spent: 65% 1x flatten (30 sec), 21% 23x opt_clean (9 sec), ...
0:46.21elapsed 99%CPU 156680memKB
mkdir -p ./results/nangate45/top ./logs/nangate45/top ./reports/nangate45/top
cp results/nangate45/top/1_1_yosys.v results/nangate45/top/1_synth.v
mkdir -p ./results/nangate45/top ./logs/nangate45/top ./reports/nangate45/top
cp designs/src/sail/top.sdc results/nangate45/top/1_synth.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/floorplan.tcl) 2>&1 | tee ./logs/nangate45/top/2_1_floorplan.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
number instances in verilog is 141
Info: Added 592 rows of 4369 sites.

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _210_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _272_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _210_/CK (DFF_X1)
   2.76    0.01    0.09    0.09 ^ _210_/Q (DFF_X1)
           0.01    0.00    0.09 ^ _132_/A3 (AND4_X1)
   1.96    0.01    0.06    0.14 ^ _132_/ZN (AND4_X1)
           0.01    0.00    0.14 ^ _133_/A3 (NAND3_X1)
   2.12    0.01    0.02    0.17 v _133_/ZN (NAND3_X1)
           0.01    0.00    0.17 v _134_/S (MUX2_X1)
   1.37    0.01    0.05    0.21 v _134_/Z (MUX2_X1)
           0.01    0.00    0.21 v _272_/D (DFF_X1)
                           0.21   data arrival time

           0.00    1.00    1.00   clock core_clock (rise edge)
                   0.00    1.00   clock network delay (ideal)
                   0.00    1.00   clock reconvergence pessimism
                           1.00 ^ _272_/CK (DFF_X1)
                  -0.04    0.96   library setup time
                           0.96   data required time
-----------------------------------------------------------------------
                           0.96   data required time
                          -0.21   data arrival time
-----------------------------------------------------------------------
                           0.74   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 591 u^2 0% utilization.
0:00.64elapsed 100%CPU 72640memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/io_placement.tcl) 2>&1 | tee ./logs/nangate45/top/2_2_floorplan_io.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_1_floorplan.def
Notice 0: Design: top
Notice 0:     Created 1993 pins.
Notice 0:     Created 141 components and 825 component-terminals.
Notice 0:     Created 2254 nets and 543 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_1_floorplan.def
#Macro blocks found: 0
Warning: using the default boundaries offset (5 microns)
Warning: using the default min distance between IO pins (2 tracks)
WARNING: force pin spread option has no effect when using random pin placement
 > Running IO placement
 * Num of slots          10448
 * Num of I/O            1993
 * Num of I/O w/sink     9
 * Num of I/O w/o sink   1984
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

WARNING: running random pin placement
RandomMode Even
 > IO placement done.
0:00.60elapsed 99%CPU 74824memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/tdms_place.tcl) 2>&1 | tee ./logs/nangate45/top/2_3_tdms_place.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_2_floorplan_io.def
Notice 0: Design: top
Notice 0:     Created 1993 pins.
Notice 0:     Created 141 components and 825 component-terminals.
Notice 0:     Created 2254 nets and 543 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_2_floorplan_io.def
No macros found: Skipping global_placement
0:00.59elapsed 100%CPU 71252memKB
./util/fixIoPins.py --inputDef results/nangate45/top/2_3_floorplan_tdms.def --outputDef results/nangate45/top/2_3_floorplan_tdms.def --margin 70
fixIoPins.py : Fixing Pins in Def file
Replacements made - West:574 South:422 East:575 North:422
fixIoPins.py : Finished
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/macro_place.tcl) 2>&1 | tee ./logs/nangate45/top/2_4_mplace.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_3_floorplan_tdms.def
Notice 0: Design: top
Notice 0:     Created 1993 pins.
Notice 0:     Created 141 components and 825 component-terminals.
Notice 0:     Created 2254 nets and 543 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_3_floorplan_tdms.def
No macros found: Skipping macro_placement
0:00.59elapsed 99%CPU 70856memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/tapcell.tcl) 2>&1 | tee ./logs/nangate45/top/2_5_tapcell.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_4_floorplan_macro.def
Notice 0: Design: top
Notice 0:     Created 1993 pins.
Notice 0:     Created 141 components and 825 component-terminals.
Notice 0:     Created 2254 nets and 543 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_4_floorplan_macro.def
Running tapcell...
Step 1: Cut rows...
[INFO] Macro blocks found: 0
[INFO] #Original rows: 592
[INFO] #Cut rows: 0
Step 2: Insert endcaps...
[INFO] #Endcaps inserted: 1184
Step 3: Insert tapcells...
[INFO] #Tapcells inserted: 1782
Running tapcell... Done!
0:00.91elapsed 100%CPU 85476memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/pdn.tcl) 2>&1 | tee ./logs/nangate45/top/2_6_pdn.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_5_floorplan_tapcell.def
Notice 0: Design: top
Notice 0:     Created 1993 pins.
Notice 0:     Created 3107 components and 6757 component-terminals.
Notice 0:     Created 2254 nets and 543 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_5_floorplan_tapcell.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: ./platforms/nangate45/pdn.cfg
[INFO] [PDNG-0008] Design Name is top
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: metal1 -  width: 0.170  pitch: 2.400  offset: 0.000 
    Straps
      Layer: metal4 -  width: 0.480  pitch: 56.000  offset: 2.000 
      Layer: metal7 -  width: 1.400  pitch: 40.000  offset: 2.000 
    Connect: {metal1 metal4} {metal4 metal7}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY
    Straps
      Layer: metal5 -  width: 0.930  pitch: 10.000  offset: 2.000 
      Layer: metal6 -  width: 0.930  pitch: 10.000  offset: 2.000 
    Connect: {metal4_PIN_ver metal5} {metal5 metal6} {metal6 metal7}
Type: macro, macro_2
    Macro orientation: R90 R270 MXR90 MYR90
    Straps
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_hor metal6} {metal6 metal7}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
0:01.89elapsed 99%CPU 178920memKB
cp results/nangate45/top/2_6_floorplan_pdn.def results/nangate45/top/2_floorplan.def
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/global_place.tcl) 2>&1 | tee ./logs/nangate45/top/3_1_place_gp.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_floorplan.def
Notice 0: Design: top
Notice 0:     Created 1993 pins.
Notice 0:     Created 3107 components and 6757 component-terminals.
Notice 0:     Created 2 special nets and 6214 connections.
Notice 0:     Created 2254 nets and 543 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_floorplan.def
[INFO] DBU = 2000
[INFO] SiteSize = (380, 2800)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (1680360, 1680000)
[INFO] NumInstances = 3107
[INFO] NumPlaceInstances = 141
[INFO] NumFixedInstances = 2966
[INFO] NumDummyInstances = 0
[INFO] NumNets = 2254
[INFO] NumPins = 2536
[INFO] DieAreaLxLy = (0, 0)
[INFO] DieAreaUxUy = (1700260, 1701600)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (1680360, 1680000)
[INFO] CoreArea = 2751980672000
[INFO] NonPlaceInstsArea = 3155824000
[INFO] PlaceInstsArea = 2963240000
[INFO] Util(%) = 0.107800
[INFO] StdInstsArea = 2963240000
[INFO] MacroInstsArea = 0
[InitialPlace]  Iter: 1 CG Error: 1.38354e-05 HPWL: 21719280
[InitialPlace]  Iter: 2 CG Error: 0.000194334 HPWL: 13128784
[InitialPlace]  Iter: 3 CG Error: 0.00145825 HPWL: 12303796
[InitialPlace]  Iter: 4 CG Error: 0.00127439 HPWL: 11276158
[InitialPlace]  Iter: 5 CG Error: 0.000195654 HPWL: 10485123
[InitialPlace]  Iter: 6 CG Error: 1.54339e-05 HPWL: 9723699
[InitialPlace]  Iter: 7 CG Error: 9.55463e-07 HPWL: 9088917
[INFO] FillerInit: NumGCells = 38006
[INFO] FillerInit: NumGNets = 2254
[INFO] FillerInit: NumGPins = 2536
[INFO] TargetDensity = 0.300000
[INFO] AveragePlaceInstArea = 21015886
[INFO] IdealBinArea = 70052952
[INFO] IdealBinCnt = 39284
[INFO] TotalBinArea = 2751980672000
[INFO] BinCnt = (128, 128)
[INFO] BinSize = (12971, 12950)
[INFO] NumBins = 16384
[NesterovSolve] Iter: 1 overflow: 0.768657 HPWL: 6575950
[NesterovSolve] Iter: 10 overflow: 0.736242 HPWL: 6992577
[NesterovSolve] Iter: 20 overflow: 0.686237 HPWL: 6993511
[NesterovSolve] Iter: 30 overflow: 0.65068 HPWL: 6731448
[NesterovSolve] Iter: 40 overflow: 0.611107 HPWL: 6642497
[NesterovSolve] Iter: 50 overflow: 0.600938 HPWL: 6556515
[NesterovSolve] Iter: 60 overflow: 0.564939 HPWL: 6484435
[NesterovSolve] Iter: 70 overflow: 0.55223 HPWL: 6463765
[NesterovSolve] Iter: 80 overflow: 0.538172 HPWL: 6438973
[NesterovSolve] Iter: 90 overflow: 0.527324 HPWL: 6429675
[NesterovSolve] Iter: 100 overflow: 0.547531 HPWL: 6448753
[NesterovSolve] Iter: 110 overflow: 0.563246 HPWL: 6482587
[NesterovSolve] Iter: 120 overflow: 0.539244 HPWL: 6511741
[NesterovSolve] Iter: 130 overflow: 0.559747 HPWL: 6476824
[NesterovSolve] Iter: 140 overflow: 0.555218 HPWL: 6491062
[NesterovSolve] Iter: 150 overflow: 0.60365 HPWL: 6578363
[NesterovSolve] Iter: 160 overflow: 0.57784 HPWL: 6594386
[NesterovSolve] Iter: 170 overflow: 0.610354 HPWL: 6642816
[NesterovSolve] Iter: 180 overflow: 0.685726 HPWL: 6881666
[NesterovSolve] Iter: 190 overflow: 0.675288 HPWL: 6918109
[NesterovSolve] Iter: 200 overflow: 0.647314 HPWL: 6765002
[NesterovSolve] Iter: 210 overflow: 0.658709 HPWL: 6869435
[NesterovSolve] Iter: 220 overflow: 0.609216 HPWL: 6919794
[NesterovSolve] Iter: 230 overflow: 0.581959 HPWL: 6646255
[NesterovSolve] Iter: 240 overflow: 0.572002 HPWL: 6522574
[NesterovSolve] Iter: 250 overflow: 0.496491 HPWL: 6553522
[NesterovSolve] Iter: 260 overflow: 0.498934 HPWL: 6561713
[NesterovSolve] Iter: 270 overflow: 0.474707 HPWL: 6608672
[NesterovSolve] Iter: 280 overflow: 0.438496 HPWL: 6771249
[NesterovSolve] Iter: 290 overflow: 0.423561 HPWL: 6695541
[NesterovSolve] Iter: 300 overflow: 0.375991 HPWL: 6713910
[NesterovSolve] Iter: 310 overflow: 0.338175 HPWL: 6645936
[NesterovSolve] Iter: 320 overflow: 0.279955 HPWL: 6679273
[NesterovSolve] Iter: 330 overflow: 0.290346 HPWL: 6572404
[NesterovSolve] Iter: 340 overflow: 0.246527 HPWL: 6667538
[NesterovSolve] Iter: 350 overflow: 0.239539 HPWL: 6724828
[NesterovSolve] Iter: 360 overflow: 0.214307 HPWL: 6832857
[NesterovSolve] Iter: 370 overflow: 0.173612 HPWL: 7068819
[NesterovSolve] Iter: 380 overflow: 0.134046 HPWL: 7214765
[NesterovSolve] Iter: 390 overflow: 0.108149 HPWL: 7369376
[NesterovSolve] Finished with Overflow: 0.0993605
0:08.18elapsed 99%CPU 109348memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/resize.tcl) 2>&1 | tee ./logs/nangate45/top/3_2_resizer.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/3_1_place_gp.def
Notice 0: Design: top
Notice 0:     Created 1993 pins.
Notice 0:     Created 3107 components and 6757 component-terminals.
Notice 0:     Created 2 special nets and 6214 connections.
Notice 0:     Created 2254 nets and 543 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/3_1_place_gp.def

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _210_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _272_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _210_/CK (DFF_X1)
   0.09    0.09 ^ _210_/Q (DFF_X1)
   0.06    0.15 ^ _132_/ZN (AND4_X1)
   0.02    0.17 v _133_/ZN (NAND3_X1)
   0.05    0.22 v _134_/Z (MUX2_X1)
   0.00    0.22 v _272_/D (DFF_X1)
           0.22   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ _272_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.22   data arrival time
---------------------------------------------------------
           0.74   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 1380 u^2 0% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
3107

==========================================================================
pin_count
--------------------------------------------------------------------------
543

Perform port buffering...
Perform buffer insertion...
Perform resizing after buffer insertion...
Resized 1 instances.
Repair tie lo fanout...
Inserted 6 tie LOGIC0_X1 instances.
Repair tie hi fanout...
Inserted 1 tie LOGIC1_X1 instances.

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _210_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _272_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _210_/CK (DFF_X1)
   3.01    0.01    0.09    0.09 ^ _210_/Q (DFF_X1)
           0.01    0.00    0.09 ^ _132_/A3 (AND4_X1)
   2.93    0.01    0.06    0.15 ^ _132_/ZN (AND4_X1)
           0.01    0.00    0.15 ^ _133_/A3 (NAND3_X1)
   2.25    0.01    0.02    0.17 v _133_/ZN (NAND3_X1)
           0.01    0.00    0.17 v _134_/S (MUX2_X1)
   1.75    0.01    0.05    0.22 v _134_/Z (MUX2_X1)
           0.01    0.00    0.22 v _272_/D (DFF_X1)
                           0.22   data arrival time

           0.00    1.00    1.00   clock core_clock (rise edge)
                   0.00    1.00   clock network delay (ideal)
                   0.00    1.00   clock reconvergence pessimism
                           1.00 ^ _272_/CK (DFF_X1)
                  -0.04    0.96   library setup time
                           0.96   data required time
-----------------------------------------------------------------------
                           0.96   data required time
                          -0.22   data arrival time
-----------------------------------------------------------------------
                           0.74   slack (MET)


Startpoint: _268_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _270_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _268_/CK (DFF_X1)
   1.15    0.01    0.08    0.08 v _268_/Q (DFF_X1)
           0.01    0.00    0.08 v _270_/D (DFF_X1)
                           0.08   data arrival time

           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
                   0.00    0.00   clock reconvergence pessimism
                           0.00 ^ _270_/CK (DFF_X1)
                   0.00    0.00   library hold time
                           0.00   data required time
-----------------------------------------------------------------------
                           0.00   data required time
                          -0.08   data arrival time
-----------------------------------------------------------------------
                           0.08   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_slew_violations
--------------------------------------------------------------------------

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 1383 u^2 0% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
3112

==========================================================================
pin_count
--------------------------------------------------------------------------
548

0:00.81elapsed 100%CPU 99188memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/detail_place.tcl) 2>&1 | tee ./logs/nangate45/top/3_3_opendp.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/3_2_place_resized.def
Notice 0: Design: top
Notice 0:     Created 1993 pins.
Notice 0:     Created 3112 components and 6772 component-terminals.
Notice 0:     Created 2 special nets and 6224 connections.
Notice 0:     Created 2259 nets and 548 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/3_2_place_resized.def
Design Stats
--------------------------------
total instances          3112
multi row instances         0
fixed instances          2966
nets                     2261
design area          687995.2 u^2
fixed area              789.0 u^2
movable area            593.4 u^2
utilization                 0 %
utilization padded          0 %
rows                      592
row height                1.4 u

Placement Analysis
--------------------------------
total displacement      157.2 u
average displacement      0.1 u
max displacement          4.6 u
original HPWL          2901.8 u
legalized HPWL         2928.4 u
delta HPWL                  1 %

Mirrored 87 instances
HPWL before            2928.4 u
HPWL after             2734.8 u
HPWL delta                 -7 %
0:00.87elapsed 100%CPU 198336memKB
cp results/nangate45/top/3_3_place_dp.def results/nangate45/top/3_place.def
cp results/nangate45/top/2_floorplan.sdc results/nangate45/top/3_place.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/cts.tcl) 2>&1 | tee ./logs/nangate45/top/4_1_cts.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/3_place.def
Notice 0: Design: top
Notice 0:     Created 1993 pins.
Notice 0:     Created 3112 components and 6772 component-terminals.
Notice 0:     Created 2 special nets and 6224 connections.
Notice 0:     Created 2259 nets and 548 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/3_place.def
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Import characterization  *
 *****************************
 Reading LUT file "./platforms/nangate45/tritonCTS/lut.txt"
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          52           1          24
    [WARNING] 180 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 4994
    Num keys in characterization LUT: 1677
    Actual min input cap: 8
 Reading solution list file "./platforms/nangate45/tritonCTS/sol_list.txt"
 **********************
 *  Find clock roots  *
 **********************
 User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "clock" found
 Initializing clock net for : "clock"
 Clock net "clock" has 128 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clock...
    Tot. number of sinks: 128
    Number of static layers: 0
 Wire segment unit: 20000 dbu (10 um)
 Original sink region: [(553850, 1605630), (715730, 1664770)]
 Normalized sink region: [(27.6925, 80.2815), (35.7865, 83.2385)]
    Width:  8.094
    Height: 2.957
 [WARNING] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 64
    Sub-region size: 4.047 X 2.957
    Segment length (rounded): 1
    Key: 5029 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Level 2
    Direction: Vertical
    # sinks per sub-region: 32
    Sub-region size: 4.047 X 1.4785
    Segment length (rounded): 1
    Key: 5039 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Level 3
    Direction: Horizontal
    # sinks per sub-region: 16
    Sub-region size: 2.0235 X 1.4785
    Segment length (rounded): 1
    Key: 5039 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Level 4
    Direction: Vertical
    # sinks per sub-region: 8
    Sub-region size: 2.0235 X 0.73925
    Segment length (rounded): 1
    Key: 5039 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 128
 Clock topology of net "clock" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 17273.6 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clock" to DB
    Created 31 clock buffers.
    Minimum number of buffers in the clock path: 5.
    Maximum number of buffers in the clock path: 5.
    Created 31 clock nets.
    Fanout distribution for the current clock = 4:1, 6:3, 7:4, 8:3, 9:1, 10:1, 11:2, 13:1.
    Max level of the clock tree: 4.
 ... End of TritonCTS execution.
Design Stats
--------------------------------
total instances          3143
multi row instances         0
fixed instances          2966
nets                     2292
design area          687995.2 u^2
fixed area              789.0 u^2
movable area            619.2 u^2
utilization                 0 %
utilization padded          0 %
rows                      592
row height                1.4 u

Placement Analysis
--------------------------------
total displacement       29.4 u
average displacement      0.0 u
max displacement          2.4 u
original HPWL          3208.1 u
legalized HPWL         3409.2 u
delta HPWL                  6 %

Repair hold violations...
No hold violations found.
Design Stats
--------------------------------
total instances          3143
multi row instances         0
fixed instances          2966
nets                     2292
design area          687995.2 u^2
fixed area              789.0 u^2
movable area            619.2 u^2
utilization                 0 %
utilization padded          0 %
rows                      592
row height                1.4 u

Placement Analysis
--------------------------------
total displacement        0.0 u
average displacement      0.0 u
max displacement          0.0 u
original HPWL          3409.2 u
legalized HPWL         3409.2 u
delta HPWL                  0 %

0:05.23elapsed 99%CPU 228452memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/fillcell.tcl) 2>&1 | tee ./logs/nangate45/top/4_2_cts_fillcell.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/4_1_cts.def
Notice 0: Design: top
Notice 0:     Created 1993 pins.
Notice 0:     Created 3143 components and 6896 component-terminals.
Notice 0:     Created 2 special nets and 6286 connections.
Notice 0:     Created 2290 nets and 610 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/4_1_cts.def
Placed 91774 filler instances.
0:01.16elapsed 99%CPU 326468memKB
cp results/nangate45/top/4_2_cts_fillcell.def results/nangate45/top/4_cts.def
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/global_route.tcl) 2>&1 | tee ./logs/nangate45/top/5_1_fastroute.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/4_cts.def
Notice 0: Design: top
Notice 0:     Created 1993 pins.
Notice 0:     Created 94917 components and 190444 component-terminals.
Notice 0:     Created 2 special nets and 189834 connections.
Notice 0:     Created 2290 nets and 610 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/4_cts.def
Warning: option -max_routing_layer is deprecated. Use option -layers {min max}
Warning: option -layers_adjustments is deprecated. Use command set_global_routing_layer_adjustment layer adjustment

 *****************
 *   FastRoute   *
 *****************

[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 10
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)

Initializing grid...
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 3545
[INFO] #DB Macros: 0
Initializing grid... Done!
Initializing routing layers...
Initializing routing layers... Done!
Initializing routing tracks...
Initializing routing tracks... Done!
Setting capacities...
Setting capacities... Done!
Setting spacings and widths...
Setting spacings and widths... Done!
Initializing nets...
[INFO] Found 0 clock nets
Checking pin placement...
Checking pin placement... Done!
[INFO] Minimum degree: 2
[INFO] Maximum degree: 14
Initializing nets... Done!
Adjusting grid...
Adjusting grid... Done!
Computing track adjustments...
Computing track adjustments... Done!
Computing obstacles adjustments...
[INFO] Processing 195977 obstacles in layer 1
[INFO] Processing 30 obstacles in layer 4
[INFO] Processing 42 obstacles in layer 7
Computing obstacles adjustments... Done!
Computing user defined adjustments...
Computing user defined adjustments... Done!
Computing user defined layers adjustments...
[INFO] Reducing resources of layer 2 by 50%
[INFO] Reducing resources of layer 3 by 50%
[INFO] Reducing resources of layer 4 by 50%
[INFO] Reducing resources of layer 5 by 50%
[INFO] Reducing resources of layer 6 by 50%
[INFO] Reducing resources of layer 7 by 50%
[INFO] Reducing resources of layer 8 by 50%
[INFO] Reducing resources of layer 9 by 50%
[INFO] Reducing resources of layer 10 by 50%
Computing user defined layers adjustments... Done!
Running FastRoute...

[INFO] WIRELEN : 1655, WIRELEN1 : 0
[INFO] NumSeg  : 337
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 1655, WIRELEN1 : 1655
[INFO] NumSeg  : 337
[INFO] NumShift: 1
[Overflow Report] Total hCap    : 1786362
[Overflow Report] Total vCap    : 1973540
[Overflow Report] Total Usage   : 1655
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 1786362
[Overflow Report] Total vCap    : 1973540
[Overflow Report] Total Usage   : 1655
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 1786362
[Overflow Report] Total vCap    : 1973540
[Overflow Report] Total Usage   : 1655
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 1655
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 1655
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 1655
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.001251 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 1655
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 3.923615 sec
Post Processing Begins 
Warning: option -output_file is deprecated. Use option -guide_file
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 676
[INFO] Via related stiner nodes 41
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 807
    Layer 3 usage: 853
    Layer 4 usage: 0
    Layer 5 usage: 0
    Layer 6 usage: 0
    Layer 7 usage: 0
    Layer 8 usage: 0
    Layer 9 usage: 0
    Layer 10 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 821736
    Layer 3 capacity: 1146132
    Layer 4 capacity: 493284
    Layer 5 capacity: 491660
    Layer 6 capacity: 493284
    Layer 7 capacity: 148570
    Layer 8 capacity: 164428
    Layer 9 capacity: 0
    Layer 10 capacity: 808

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 0.10%
    Layer 3 use percentage: 0.07%
    Layer 4 use percentage: 0.00%
    Layer 5 use percentage: 0.00%
    Layer 6 use percentage: 0.00%
    Layer 7 use percentage: 0.00%
    Layer 8 use percentage: 0.00%
    Layer 9 use percentage: 0.0%
    Layer 10 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0
    Layer 7 overflow: 0
    Layer 8 overflow: 0
    Layer 9 overflow: 0
    Layer 10 overflow: 0

[Overflow Report] Total Usage   : 1660
[Overflow Report] Total Capacity: 3759902
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 1660
[INFO] Final number of vias : 888
[INFO] Final usage 3D       : 4324
Getting results...
Getting results... Done!

Running FastRoute... Done!
[INFO] Total wirelength: 4605 um
Writing guides...
[INFO] Num routed nets: 177
Writing guides... Done!
0:05.19elapsed 100%CPU 285064memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" TritonRoute ./objects/nangate45/top/TritonRoute.param) 2>&1 | tee ./logs/nangate45/top/5_2_TritonRoute.log

reading lef ...

units:       2000
#layers:     21
#macros:     134
#vias:       27
#viarulegen: 19

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components
defIn read 60000 components
defIn read 70000 components
defIn read 80000 components
defIn read 90000 components
defIn read 1000 pins

design:      top
die area:    ( 0 0 ) ( 1700260 1701600 )
trackPts:    20
defvias:     6
#components: 94917
#terminals:  1993
#snets:      2
#nets:       2290

reading guide ...

#guides:     1217
Warning: metal4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
Warning: metal5 does not have viaDef align with layer direction, generating new viaDef via5_FR...
Warning: metal6 does not have viaDef align with layer direction, generating new viaDef via6_FR...
Warning: metal7 does not have viaDef align with layer direction, generating new viaDef via7_FR...
Warning: metal8 does not have viaDef align with layer direction, generating new viaDef via8_FR...
Warning: metal9 does not have viaDef align with layer direction, generating new viaDef via9_FR...
done initConstraintLayerIdx
List of default vias:
  Layer via1
    default via: via1_7
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_FR
  Layer via5
    default via: via5_FR
  Layer via6
    default via: via6_FR
  Layer via7
    default via: via7_FR
  Layer via8
    default via: via8_FR
  Layer via9
    default via: via9_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
  complete 60000 instances
  complete 70000 instances
  complete 80000 instances
  complete 90000 instances
#unique instances = 25

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete 60000 insts
  complete 70000 insts
  complete 80000 insts
  complete 90000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete metal1
  complete via1
  complete metal2
  complete via2
  complete metal3
  complete via3
  complete metal4
  complete via4
  complete metal5
  complete via5
  complete metal6
  complete via6
  complete metal7
  complete via7
  complete metal8
  complete via8
  complete metal9
  complete via9
  complete metal10

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
metal1 shape region query size = 204872
via1 shape region query size = 26685
metal2 shape region query size = 18634
via2 shape region query size = 26685
metal3 shape region query size = 18939
via3 shape region query size = 26685
metal4 shape region query size = 9555
via4 shape region query size = 6300
metal5 shape region query size = 1260
via5 shape region query size = 6300
metal6 shape region query size = 1260
via6 shape region query size = 3150
metal7 shape region query size = 672
via7 shape region query size = 0
metal8 shape region query size = 0
via8 shape region query size = 0
metal9 shape region query size = 0
via9 shape region query size = 0
metal10 shape region query size = 0


start pin access
  complete 34 pins
  complete 13 unique inst patterns
  complete 177 groups
Expt1 runtime (pin-level access point gen): 0.160658
Expt2 runtime (design-level access pattern gen): 0.0182444
#scanned instances     = 94917
#unique  instances     = 25
#stdCellGenAp          = 180
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 162
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 610
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 82.11 (MB), peak = 82.11 (MB)

post process guides ...
GCELLGRID X -1 DO 405 STEP 4200 ;
GCELLGRID Y -1 DO 404 STEP 4200 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete metal1
  complete via1
  complete metal2
  complete via2
  complete metal3
  complete via3
  complete metal4
  complete via4
  complete metal5
  complete via5
  complete metal6
  complete via6
  complete metal7
  complete via7
  complete metal8
  complete via8
  complete metal9
  complete via9
  complete metal10

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete metal1 (guide)
  complete via1 (guide)
  complete metal2 (guide)
  complete via2 (guide)
  complete metal3 (guide)
  complete via3 (guide)
  complete metal4 (guide)
  complete via4 (guide)
  complete metal5 (guide)
  complete via5 (guide)
  complete metal6 (guide)
  complete via6 (guide)
  complete metal7 (guide)
  complete via7 (guide)
  complete metal8 (guide)
  complete via8 (guide)
  complete metal9 (guide)
  complete via9 (guide)
  complete metal10 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
metal1 guide region query size = 460
via1 guide region query size = 0
metal2 guide region query size = 433
via2 guide region query size = 0
metal3 guide region query size = 248
via3 guide region query size = 0
metal4 guide region query size = 0
via4 guide region query size = 0
metal5 guide region query size = 0
via5 guide region query size = 0
metal6 guide region query size = 0
via6 guide region query size = 0
metal7 guide region query size = 0
via7 guide region query size = 0
metal8 guide region query size = 0
via8 guide region query size = 0
metal9 guide region query size = 0
via9 guide region query size = 0
metal10 guide region query size = 0

init gr pin query ...


start track assignment
Done with 433 vertical wires in 9 frboxes and 708 horizontal wires in 9 frboxes.
Done with 37 vertical wires in 9 frboxes and 50 horizontal wires in 9 frboxes.

complete track assignment
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 110.76 (MB), peak = 110.76 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc metal1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 280)
initVia2ViaMinLen_minSpc metal2 (d2d, d2u, u2d, u2u) = (270, 0, 0, 280)
initVia2ViaMinLen_minSpc metal3 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minSpc metal4 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minSpc metal5 (d2d, d2u, u2d, u2u) = (560, 0, 0, 560)
initVia2ViaMinLen_minSpc metal6 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minSpc metal7 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minSpc metal8 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minSpc metal9 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minSpc metal10 (d2d, d2u, u2d, u2u) = (3200, 0, 0, 0)
initVia2ViaMinLen_minimumcut metal1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 280)
initVia2ViaMinLen_minimumcut metal1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal2 (d2d, d2u, u2d, u2u) = (270, 0, 0, 280)
initVia2ViaMinLen_minimumcut metal2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal3 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal4 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal5 (d2d, d2u, u2d, u2u) = (560, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal6 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minimumcut metal6 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal7 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minimumcut metal7 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal8 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minimumcut metal8 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal9 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minimumcut metal9 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal10 (d2d, d2u, u2d, u2u) = (3200, 0, 0, 0)
initVia2ViaMinLen_minimumcut metal10 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 280, 420)
initVia2ViaMinLenNew_minSpc metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 270, 280, 0, 280, 0, 420, 280)
initVia2ViaMinLenNew_minSpc metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (280, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_minSpc metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 280, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minSpc metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minSpc metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minSpc metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minSpc metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minSpc metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minSpc metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3200, 3200, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 280, 420)
initVia2ViaMinLenNew_minimumcut metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 270, 280, 0, 280, 0, 420, 280)
initVia2ViaMinLenNew_minimumcut metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (280, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_minimumcut metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 280, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minimumcut metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minimumcut metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minimumcut metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minimumcut metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minimumcut metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minimumcut metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3200, 3200, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 300, 420)
initVia2ViaMinLenNew_cutSpc metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 300, 280, 0, 280, 0, 420, 320)
initVia2ViaMinLenNew_cutSpc metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (320, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_cutSpc metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 320, 0, 0, 0, 0, 600, 600)
initVia2ViaMinLenNew_cutSpc metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 600, 600)
initVia2ViaMinLenNew_cutSpc metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_cutSpc metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 1680, 1680)
initVia2ViaMinLenNew_cutSpc metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1680, 1680, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_cutSpc metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1680, 1680, 0, 0, 0, 0, 3360, 3360)
initVia2ViaMinLenNew_cutSpc metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3360, 3360, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 110.76 (MB), peak = 110.76 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 121.88 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 151.01 (MB)
    completing 30% with 121 violations
    elapsed time = 00:00:04, memory = 115.19 (MB)
    completing 40% with 121 violations
    elapsed time = 00:00:05, memory = 136.33 (MB)
    completing 50% with 121 violations
    elapsed time = 00:00:06, memory = 165.98 (MB)
    completing 60% with 118 violations
    elapsed time = 00:00:08, memory = 145.27 (MB)
    completing 70% with 118 violations
    elapsed time = 00:00:09, memory = 159.19 (MB)
    completing 80% with 96 violations
    elapsed time = 00:00:10, memory = 131.45 (MB)
    completing 90% with 96 violations
    elapsed time = 00:00:12, memory = 145.62 (MB)
    completing 100% with 41 violations
    elapsed time = 00:00:13, memory = 127.14 (MB)
  number of violations = 52
cpu time = 00:00:53, elapsed time = 00:00:13, memory = 649.47 (MB), peak = 649.47 (MB)
total wire length = 3513 um
total wire length on LAYER metal1 = 1 um
total wire length on LAYER metal2 = 1678 um
total wire length on LAYER metal3 = 1833 um
total wire length on LAYER metal4 = 0 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 957
up-via summary (total 957):

----------------------
 FR_MASTERSLICE      0
         metal1    483
         metal2    474
         metal3      0
         metal4      0
         metal5      0
         metal6      0
         metal7      0
         metal8      0
         metal9      0
----------------------
                   957


start 1st optimization iteration ...
    completing 10% with 52 violations
    elapsed time = 00:00:01, memory = 658.75 (MB)
    completing 20% with 52 violations
    elapsed time = 00:00:02, memory = 682.21 (MB)
    completing 30% with 40 violations
    elapsed time = 00:00:04, memory = 653.85 (MB)
    completing 40% with 40 violations
    elapsed time = 00:00:05, memory = 668.29 (MB)
    completing 50% with 40 violations
    elapsed time = 00:00:07, memory = 693.04 (MB)
    completing 60% with 23 violations
    elapsed time = 00:00:08, memory = 659.36 (MB)
    completing 70% with 23 violations
    elapsed time = 00:00:10, memory = 678.44 (MB)
    completing 80% with 8 violations
    elapsed time = 00:00:11, memory = 656.43 (MB)
    completing 90% with 8 violations
    elapsed time = 00:00:13, memory = 668.80 (MB)
    completing 100% with 2 violations
    elapsed time = 00:00:14, memory = 651.39 (MB)
  number of violations = 2
cpu time = 00:00:57, elapsed time = 00:00:15, memory = 651.39 (MB), peak = 694.94 (MB)
total wire length = 3510 um
total wire length on LAYER metal1 = 2 um
total wire length on LAYER metal2 = 1672 um
total wire length on LAYER metal3 = 1835 um
total wire length on LAYER metal4 = 0 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 965
up-via summary (total 965):

----------------------
 FR_MASTERSLICE      0
         metal1    485
         metal2    480
         metal3      0
         metal4      0
         metal5      0
         metal6      0
         metal7      0
         metal8      0
         metal9      0
----------------------
                   965


start 2nd optimization iteration ...
    completing 10% with 2 violations
    elapsed time = 00:00:00, memory = 651.39 (MB)
    completing 20% with 2 violations
    elapsed time = 00:00:00, memory = 651.39 (MB)
    completing 30% with 2 violations
    elapsed time = 00:00:00, memory = 651.39 (MB)
    completing 40% with 2 violations
    elapsed time = 00:00:00, memory = 651.39 (MB)
    completing 50% with 2 violations
    elapsed time = 00:00:00, memory = 651.39 (MB)
    completing 60% with 2 violations
    elapsed time = 00:00:00, memory = 651.39 (MB)
    completing 70% with 2 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 653.71 (MB), peak = 694.94 (MB)
total wire length = 3510 um
total wire length on LAYER metal1 = 2 um
total wire length on LAYER metal2 = 1670 um
total wire length on LAYER metal3 = 1836 um
total wire length on LAYER metal4 = 0 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 964
up-via summary (total 964):

----------------------
 FR_MASTERSLICE      0
         metal1    485
         metal2    479
         metal3      0
         metal4      0
         metal5      0
         metal6      0
         metal7      0
         metal8      0
         metal9      0
----------------------
                   964


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 653.71 (MB), peak = 694.94 (MB)
total wire length = 3510 um
total wire length on LAYER metal1 = 2 um
total wire length on LAYER metal2 = 1670 um
total wire length on LAYER metal3 = 1836 um
total wire length on LAYER metal4 = 0 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 964
up-via summary (total 964):

----------------------
 FR_MASTERSLICE      0
         metal1    485
         metal2    479
         metal3      0
         metal4      0
         metal5      0
         metal6      0
         metal7      0
         metal8      0
         metal9      0
----------------------
                   964


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 653.71 (MB), peak = 694.94 (MB)
total wire length = 3510 um
total wire length on LAYER metal1 = 2 um
total wire length on LAYER metal2 = 1670 um
total wire length on LAYER metal3 = 1836 um
total wire length on LAYER metal4 = 0 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 964
up-via summary (total 964):

----------------------
 FR_MASTERSLICE      0
         metal1    485
         metal2    479
         metal3      0
         metal4      0
         metal5      0
         metal6      0
         metal7      0
         metal8      0
         metal9      0
----------------------
                   964


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
  number of violations = 0
cpu time = 00:00:06, elapsed time = 00:00:01, memory = 653.71 (MB), peak = 694.94 (MB)
total wire length = 3510 um
total wire length on LAYER metal1 = 2 um
total wire length on LAYER metal2 = 1670 um
total wire length on LAYER metal3 = 1836 um
total wire length on LAYER metal4 = 0 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 964
up-via summary (total 964):

----------------------
 FR_MASTERSLICE      0
         metal1    485
         metal2    479
         metal3      0
         metal4      0
         metal5      0
         metal6      0
         metal7      0
         metal8      0
         metal9      0
----------------------
                   964


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
  number of violations = 0
cpu time = 00:00:06, elapsed time = 00:00:01, memory = 653.71 (MB), peak = 694.94 (MB)
total wire length = 3510 um
total wire length on LAYER metal1 = 2 um
total wire length on LAYER metal2 = 1670 um
total wire length on LAYER metal3 = 1836 um
total wire length on LAYER metal4 = 0 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 964
up-via summary (total 964):

----------------------
 FR_MASTERSLICE      0
         metal1    485
         metal2    479
         metal3      0
         metal4      0
         metal5      0
         metal6      0
         metal7      0
         metal8      0
         metal9      0
----------------------
                   964


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
  number of violations = 0
cpu time = 00:00:06, elapsed time = 00:00:01, memory = 653.71 (MB), peak = 694.94 (MB)
total wire length = 3510 um
total wire length on LAYER metal1 = 2 um
total wire length on LAYER metal2 = 1670 um
total wire length on LAYER metal3 = 1836 um
total wire length on LAYER metal4 = 0 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 964
up-via summary (total 964):

----------------------
 FR_MASTERSLICE      0
         metal1    485
         metal2    479
         metal3      0
         metal4      0
         metal5      0
         metal6      0
         metal7      0
         metal8      0
         metal9      0
----------------------
                   964


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 653.71 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 653.71 (MB)
  number of violations = 0
cpu time = 00:00:06, elapsed time = 00:00:01, memory = 653.71 (MB), peak = 694.94 (MB)
total wire length = 3510 um
total wire length on LAYER metal1 = 2 um
total wire length on LAYER metal2 = 1670 um
total wire length on LAYER metal3 = 1836 um
total wire length on LAYER metal4 = 0 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 964
up-via summary (total 964):

----------------------
 FR_MASTERSLICE      0
         metal1    485
         metal2    479
         metal3      0
         metal4      0
         metal5      0
         metal6      0
         metal7      0
         metal8      0
         metal9      0
----------------------
                   964


complete detail routing
total wire length = 3510 um
total wire length on LAYER metal1 = 2 um
total wire length on LAYER metal2 = 1670 um
total wire length on LAYER metal3 = 1836 um
total wire length on LAYER metal4 = 0 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 964
up-via summary (total 964):

----------------------
 FR_MASTERSLICE      0
         metal1    485
         metal2    479
         metal3      0
         metal4      0
         metal5      0
         metal6      0
         metal7      0
         metal8      0
         metal9      0
----------------------
                   964

cpu time = 00:02:25, elapsed time = 00:00:38, memory = 653.71 (MB), peak = 694.94 (MB)

post processing ...

Runtime taken (hrt): 40.9191
0:40.97elapsed 367%CPU 711620memKB
cp results/nangate45/top/4_cts.sdc results/nangate45/top/5_route.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/final_report.tcl) 2>&1 | tee ./logs/nangate45/top/6_report.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/5_route.def
Notice 0: Design: top
Notice 0:     Created 1993 pins.
Notice 0:     Created 94917 components and 190444 component-terminals.
Notice 0:     Created 2 special nets and 189834 connections.
Notice 0:     Created 2290 nets and 610 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/5_route.def
Notice 0: Split top of 38 T shapes.

==========================================================================
report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _187_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _190_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.00    0.01    0.01 ^ clkbuf_0_clock/Z (BUF_X4)
     2    2.08                           clknet_0_clock (net)
                  0.00    0.00    0.01 ^ clkbuf_1_0_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.04 ^ clkbuf_1_0_0_clock/Z (CLKBUF_X1)
     2    2.18                           clknet_1_0_0_clock (net)
                  0.01    0.00    0.04 ^ clkbuf_2_1_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.07 ^ clkbuf_2_1_0_clock/Z (CLKBUF_X1)
     2    2.32                           clknet_2_1_0_clock (net)
                  0.01    0.00    0.07 ^ clkbuf_3_3_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.10 ^ clkbuf_3_3_0_clock/Z (CLKBUF_X1)
     2    2.38                           clknet_3_3_0_clock (net)
                  0.01    0.00    0.10 ^ clkbuf_4_7_0_clock/A (CLKBUF_X1)
                  0.02    0.04    0.15 ^ clkbuf_4_7_0_clock/Z (CLKBUF_X1)
     7    7.63                           clknet_4_7_0_clock (net)
                  0.02    0.00    0.15 ^ _187_/CK (DFF_X1)
                  0.01    0.09    0.24 ^ _187_/Q (DFF_X1)
     1    1.54                           op506.reg_out1 (net)
                  0.01    0.00    0.24 ^ _190_/D (DFF_X1)
                                  0.24   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.00    0.01    0.01 ^ clkbuf_0_clock/Z (BUF_X4)
     2    2.08                           clknet_0_clock (net)
                  0.00    0.00    0.01 ^ clkbuf_1_0_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.04 ^ clkbuf_1_0_0_clock/Z (CLKBUF_X1)
     2    2.18                           clknet_1_0_0_clock (net)
                  0.01    0.00    0.04 ^ clkbuf_2_1_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.07 ^ clkbuf_2_1_0_clock/Z (CLKBUF_X1)
     2    2.32                           clknet_2_1_0_clock (net)
                  0.01    0.00    0.07 ^ clkbuf_3_2_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.10 ^ clkbuf_3_2_0_clock/Z (CLKBUF_X1)
     2    2.15                           clknet_3_2_0_clock (net)
                  0.01    0.00    0.10 ^ clkbuf_4_5_0_clock/A (CLKBUF_X1)
                  0.04    0.06    0.16 ^ clkbuf_4_5_0_clock/Z (CLKBUF_X1)
    13   14.22                           clknet_4_5_0_clock (net)
                  0.04    0.00    0.16 ^ _190_/CK (DFF_X1)
                          0.00    0.16   clock reconvergence pessimism
                          0.02    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _271_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _272_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.00    0.01    0.01 ^ clkbuf_0_clock/Z (BUF_X4)
     2    2.08                           clknet_0_clock (net)
                  0.00    0.00    0.01 ^ clkbuf_1_0_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.04 ^ clkbuf_1_0_0_clock/Z (CLKBUF_X1)
     2    2.18                           clknet_1_0_0_clock (net)
                  0.01    0.00    0.04 ^ clkbuf_2_1_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.07 ^ clkbuf_2_1_0_clock/Z (CLKBUF_X1)
     2    2.32                           clknet_2_1_0_clock (net)
                  0.01    0.00    0.07 ^ clkbuf_3_2_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.10 ^ clkbuf_3_2_0_clock/Z (CLKBUF_X1)
     2    2.15                           clknet_3_2_0_clock (net)
                  0.01    0.00    0.10 ^ clkbuf_4_4_0_clock/A (CLKBUF_X1)
                  0.03    0.06    0.16 ^ clkbuf_4_4_0_clock/Z (CLKBUF_X1)
    11   12.32                           clknet_4_4_0_clock (net)
                  0.03    0.00    0.16 ^ _271_/CK (DFF_X1)
                  0.01    0.10    0.26 ^ _271_/Q (DFF_X1)
     1    1.48                           op541.reg_out1 (net)
                  0.01    0.00    0.26 ^ _132_/A4 (AND4_X1)
                  0.01    0.06    0.32 ^ _132_/ZN (AND4_X1)
     1    2.95                           _000_ (net)
                  0.01    0.00    0.32 ^ _133_/A3 (NAND3_X1)
                  0.01    0.02    0.34 v _133_/ZN (NAND3_X1)
     1    2.17                           _001_ (net)
                  0.01    0.00    0.34 v _134_/S (MUX2_X1)
                  0.01    0.05    0.39 v _134_/Z (MUX2_X1)
     1    1.72                           op2335.in1[0] (net)
                  0.01    0.00    0.39 v _272_/D (DFF_X1)
                                  0.39   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
                  0.00    0.00    1.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.00    0.01    1.01 ^ clkbuf_0_clock/Z (BUF_X4)
     2    2.08                           clknet_0_clock (net)
                  0.00    0.00    1.01 ^ clkbuf_1_0_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.04 ^ clkbuf_1_0_0_clock/Z (CLKBUF_X1)
     2    2.18                           clknet_1_0_0_clock (net)
                  0.01    0.00    1.04 ^ clkbuf_2_0_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.07 ^ clkbuf_2_0_0_clock/Z (CLKBUF_X1)
     2    2.29                           clknet_2_0_0_clock (net)
                  0.01    0.00    1.07 ^ clkbuf_3_0_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.10 ^ clkbuf_3_0_0_clock/Z (CLKBUF_X1)
     2    2.07                           clknet_3_0_0_clock (net)
                  0.01    0.00    1.10 ^ clkbuf_4_0_0_clock/A (CLKBUF_X1)
                  0.03    0.05    1.16 ^ clkbuf_4_0_0_clock/Z (CLKBUF_X1)
    10   11.43                           clknet_4_0_0_clock (net)
                  0.03    0.00    1.16 ^ _272_/CK (DFF_X1)
                          0.00    1.16   clock reconvergence pessimism
                         -0.03    1.13   library setup time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)



==========================================================================
report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _271_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _272_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.00    0.01    0.01 ^ clkbuf_0_clock/Z (BUF_X4)
     2    2.08                           clknet_0_clock (net)
                  0.00    0.00    0.01 ^ clkbuf_1_0_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.04 ^ clkbuf_1_0_0_clock/Z (CLKBUF_X1)
     2    2.18                           clknet_1_0_0_clock (net)
                  0.01    0.00    0.04 ^ clkbuf_2_1_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.07 ^ clkbuf_2_1_0_clock/Z (CLKBUF_X1)
     2    2.32                           clknet_2_1_0_clock (net)
                  0.01    0.00    0.07 ^ clkbuf_3_2_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.10 ^ clkbuf_3_2_0_clock/Z (CLKBUF_X1)
     2    2.15                           clknet_3_2_0_clock (net)
                  0.01    0.00    0.10 ^ clkbuf_4_4_0_clock/A (CLKBUF_X1)
                  0.03    0.06    0.16 ^ clkbuf_4_4_0_clock/Z (CLKBUF_X1)
    11   12.32                           clknet_4_4_0_clock (net)
                  0.03    0.00    0.16 ^ _271_/CK (DFF_X1)
                  0.01    0.10    0.26 ^ _271_/Q (DFF_X1)
     1    1.48                           op541.reg_out1 (net)
                  0.01    0.00    0.26 ^ _132_/A4 (AND4_X1)
                  0.01    0.06    0.32 ^ _132_/ZN (AND4_X1)
     1    2.95                           _000_ (net)
                  0.01    0.00    0.32 ^ _133_/A3 (NAND3_X1)
                  0.01    0.02    0.34 v _133_/ZN (NAND3_X1)
     1    2.17                           _001_ (net)
                  0.01    0.00    0.34 v _134_/S (MUX2_X1)
                  0.01    0.05    0.39 v _134_/Z (MUX2_X1)
     1    1.72                           op2335.in1[0] (net)
                  0.01    0.00    0.39 v _272_/D (DFF_X1)
                                  0.39   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
                  0.00    0.00    1.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.00    0.01    1.01 ^ clkbuf_0_clock/Z (BUF_X4)
     2    2.08                           clknet_0_clock (net)
                  0.00    0.00    1.01 ^ clkbuf_1_0_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.04 ^ clkbuf_1_0_0_clock/Z (CLKBUF_X1)
     2    2.18                           clknet_1_0_0_clock (net)
                  0.01    0.00    1.04 ^ clkbuf_2_0_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.07 ^ clkbuf_2_0_0_clock/Z (CLKBUF_X1)
     2    2.29                           clknet_2_0_0_clock (net)
                  0.01    0.00    1.07 ^ clkbuf_3_0_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.10 ^ clkbuf_3_0_0_clock/Z (CLKBUF_X1)
     2    2.07                           clknet_3_0_0_clock (net)
                  0.01    0.00    1.10 ^ clkbuf_4_0_0_clock/A (CLKBUF_X1)
                  0.03    0.05    1.16 ^ clkbuf_4_0_0_clock/Z (CLKBUF_X1)
    10   11.43                           clknet_4_0_0_clock (net)
                  0.03    0.00    1.16 ^ _272_/CK (DFF_X1)
                          0.00    1.16   clock reconvergence pessimism
                         -0.03    1.13   library setup time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_check_types -max_slew -violators
--------------------------------------------------------------------------

==========================================================================
report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_202_/CK ^
   0.16
_267_/CK ^
   0.15      0.00       0.02


==========================================================================
report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             5.85e-04   1.23e-05   1.01e-05   6.07e-04  63.2%
Combinational          1.37e-04   2.17e-04   6.65e-07   3.54e-04  36.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.22e-04   2.29e-04   1.08e-05   9.61e-04 100.0%
                          75.1%      23.8%       1.1%

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 687995 u^2 100% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
94917

==========================================================================
pin_count
--------------------------------------------------------------------------
610
[INFO] Deleted 0 routing obstructions
0:05.75elapsed 100%CPU 145804memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" stdbuf -o L klayout -zz -rd design_name=top \
        -rd in_def=./results/nangate45/top/6_final.def \
        -rd in_gds="./platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd seal_gds="" \
        -rd out_gds=results/nangate45/top/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/top/klayout.lyt \
        -rm ./util/def2gds.py) 2>&1 | tee ./logs/nangate45/top/6_1_merge.log
[INFO] Clearing cells...
	AND2_X1
	AND2_X2
	AND2_X4
	AND3_X1
	AND3_X2
	AND3_X4
	AND4_X1
	AND4_X2
	AND4_X4
	ANTENNA_X1
	AOI211_X1
	AOI211_X2
	AOI211_X4
	AOI21_X1
	AOI21_X2
	AOI21_X4
	AOI221_X1
	AOI221_X2
	AOI221_X4
	AOI222_X1
	AOI222_X2
	AOI222_X4
	AOI22_X1
	AOI22_X2
	AOI22_X4
	BUF_X1
	BUF_X16
	BUF_X2
	BUF_X32
	BUF_X4
	BUF_X8
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3
	CLKGATETST_X1
	CLKGATETST_X2
	CLKGATETST_X4
	CLKGATETST_X8
	CLKGATE_X1
	CLKGATE_X2
	CLKGATE_X4
	CLKGATE_X8
	DFFRS_X1
	DFFRS_X2
	DFFR_X1
	DFFR_X2
	DFFS_X1
	DFFS_X2
	DFF_X1
	DFF_X2
	DLH_X1
	DLH_X2
	DLL_X1
	DLL_X2
	FA_X1
	FILLCELL_X1
	FILLCELL_X16
	FILLCELL_X2
	FILLCELL_X32
	FILLCELL_X4
	FILLCELL_X8
	HA_X1
	INV_X1
	INV_X16
	INV_X2
	INV_X32
	INV_X4
	INV_X8
	LOGIC0_X1
	LOGIC1_X1
	MUX2_X1
	MUX2_X2
	NAND2_X1
	NAND2_X2
	NAND2_X4
	NAND3_X1
	NAND3_X2
	NAND3_X4
	NAND4_X1
	NAND4_X2
	NAND4_X4
	NOR2_X1
	NOR2_X2
	NOR2_X4
	NOR3_X1
	NOR3_X2
	NOR3_X4
	NOR4_X1
	NOR4_X2
	NOR4_X4
	OAI211_X1
	OAI211_X2
	OAI211_X4
	OAI21_X1
	OAI21_X2
	OAI21_X4
	OAI221_X1
	OAI221_X2
	OAI221_X4
	OAI222_X1
	OAI222_X2
	OAI222_X4
	OAI22_X1
	OAI22_X2
	OAI22_X4
	OAI33_X1
	OR2_X1
	OR2_X2
	OR2_X4
	OR3_X1
	OR3_X2
	OR3_X4
	OR4_X1
	OR4_X2
	OR4_X4
	SDFFRS_X1
	SDFFRS_X2
	SDFFR_X1
	SDFFR_X2
	SDFFS_X1
	SDFFS_X2
	SDFF_X1
	SDFF_X2
	TBUF_X1
	TBUF_X16
	TBUF_X2
	TBUF_X4
	TBUF_X8
	TINV_X1
	TLAT_X1
	XNOR2_X1
	XNOR2_X2
	XOR2_X1
	XOR2_X2
[INFO] Merging GDS files...
	./platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'top'
[INFO] Checking for missing GDS...
[INFO] All LEF cells have matching GDS cells
[INFO] Writing out GDS 'results/nangate45/top/6_1_merged.gds'
0:02.08elapsed 99%CPU 411004memKB
cp results/nangate45/top/6_1_merged.gds results/nangate45/top/6_final.gds
