vhdtdtfi -lang verilog -prj sample -o E:/Verliog/sample/Sample.tfi -lib work E:/Verliog/sample//Sample.v -module Sample -template E:/Software/ISE14.7/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lib work E:/Verliog/sample/Sample.v -lang verilog -prj sample -o Sample.spl -module Sample -template E:/Software/ISE14.7/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Sample.spl E:/Verliog/sample/Sample.sym 
xst -intstyle ise -ifn "E:/Verliog/sample/Sample.xst" -ofn "E:/Verliog/sample/Sample.syr" 
xst -intstyle ise -ifn "E:/Verliog/sample/Sample.xst" -ofn "E:/Verliog/sample/Sample.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx150-fgg676-2 Sample.ngc Sample.ngd  
map -intstyle ise -p xc6slx150-fgg676-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Sample_map.ncd Sample.ngd Sample.pcf 
xst -intstyle ise -ifn "E:/Verliog/sample/Sample.xst" -ofn "E:/Verliog/sample/Sample.syr" 
xst -intstyle ise -ifn "E:/Verliog/sample/Sample.xst" -ofn "E:/Verliog/sample/Sample.syr" 
