

================================================================
== Vitis HLS Report for 'Linear_layer_ds2_Pipeline_l_scale_outp_i23_l_j22'
================================================================
* Date:           Thu Sep  7 08:44:59 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4630|     4630|  46.300 us|  46.300 us|  4630|  4630|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_scale_outp_i23_l_j22  |     4628|     4628|        22|          1|          1|  4608|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.03>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j22 = alloca i32 1"   --->   Operation 25 'alloca' 'j22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i23 = alloca i32 1"   --->   Operation 26 'alloca' 'i23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v351, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten7"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i23"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %j22"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i13 %indvar_flatten7" [bert_layer.cpp:472]   --->   Operation 33 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.09ns)   --->   "%icmp_ln472 = icmp_eq  i13 %indvar_flatten7_load, i13 4608" [bert_layer.cpp:472]   --->   Operation 34 'icmp' 'icmp_ln472' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.67ns)   --->   "%add_ln472_1 = add i13 %indvar_flatten7_load, i13 1" [bert_layer.cpp:472]   --->   Operation 35 'add' 'add_ln472_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln472 = br i1 %icmp_ln472, void %for.inc60, void %for.end62.exitStub" [bert_layer.cpp:472]   --->   Operation 36 'br' 'br_ln472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j22_load = load i9 %j22" [bert_layer.cpp:473]   --->   Operation 37 'load' 'j22_load' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.66ns)   --->   "%icmp_ln473 = icmp_eq  i9 %j22_load, i9 384" [bert_layer.cpp:473]   --->   Operation 38 'icmp' 'icmp_ln473' <Predicate = (!icmp_ln472)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.96ns)   --->   "%select_ln472 = select i1 %icmp_ln473, i9 0, i9 %j22_load" [bert_layer.cpp:472]   --->   Operation 39 'select' 'select_ln472' <Predicate = (!icmp_ln472)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln473 = zext i9 %select_ln472" [bert_layer.cpp:473]   --->   Operation 40 'zext' 'zext_ln473' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%acc_outp5_V_addr = getelementptr i48 %acc_outp5_V, i64 0, i64 %zext_ln473"   --->   Operation 41 'getelementptr' 'acc_outp5_V_addr' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%acc_outp5_V_1_addr = getelementptr i48 %acc_outp5_V_1, i64 0, i64 %zext_ln473"   --->   Operation 42 'getelementptr' 'acc_outp5_V_1_addr' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%acc_outp5_V_2_addr = getelementptr i48 %acc_outp5_V_2, i64 0, i64 %zext_ln473"   --->   Operation 43 'getelementptr' 'acc_outp5_V_2_addr' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%acc_outp5_V_3_addr = getelementptr i48 %acc_outp5_V_3, i64 0, i64 %zext_ln473"   --->   Operation 44 'getelementptr' 'acc_outp5_V_3_addr' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%acc_outp5_V_4_addr = getelementptr i48 %acc_outp5_V_4, i64 0, i64 %zext_ln473"   --->   Operation 45 'getelementptr' 'acc_outp5_V_4_addr' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%acc_outp5_V_5_addr = getelementptr i48 %acc_outp5_V_5, i64 0, i64 %zext_ln473"   --->   Operation 46 'getelementptr' 'acc_outp5_V_5_addr' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%acc_outp5_V_6_addr = getelementptr i48 %acc_outp5_V_6, i64 0, i64 %zext_ln473"   --->   Operation 47 'getelementptr' 'acc_outp5_V_6_addr' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%acc_outp5_V_7_addr = getelementptr i48 %acc_outp5_V_7, i64 0, i64 %zext_ln473"   --->   Operation 48 'getelementptr' 'acc_outp5_V_7_addr' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%acc_outp5_V_8_addr = getelementptr i48 %acc_outp5_V_8, i64 0, i64 %zext_ln473"   --->   Operation 49 'getelementptr' 'acc_outp5_V_8_addr' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%acc_outp5_V_9_addr = getelementptr i48 %acc_outp5_V_9, i64 0, i64 %zext_ln473"   --->   Operation 50 'getelementptr' 'acc_outp5_V_9_addr' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%acc_outp5_V_10_addr = getelementptr i48 %acc_outp5_V_10, i64 0, i64 %zext_ln473"   --->   Operation 51 'getelementptr' 'acc_outp5_V_10_addr' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%acc_outp5_V_11_addr = getelementptr i48 %acc_outp5_V_11, i64 0, i64 %zext_ln473"   --->   Operation 52 'getelementptr' 'acc_outp5_V_11_addr' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%acc_outp5_V_load = load i9 %acc_outp5_V_addr"   --->   Operation 53 'load' 'acc_outp5_V_load' <Predicate = (!icmp_ln472)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%acc_outp5_V_1_load = load i9 %acc_outp5_V_1_addr"   --->   Operation 54 'load' 'acc_outp5_V_1_load' <Predicate = (!icmp_ln472)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%acc_outp5_V_2_load = load i9 %acc_outp5_V_2_addr"   --->   Operation 55 'load' 'acc_outp5_V_2_load' <Predicate = (!icmp_ln472)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%acc_outp5_V_3_load = load i9 %acc_outp5_V_3_addr"   --->   Operation 56 'load' 'acc_outp5_V_3_load' <Predicate = (!icmp_ln472)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%acc_outp5_V_4_load = load i9 %acc_outp5_V_4_addr"   --->   Operation 57 'load' 'acc_outp5_V_4_load' <Predicate = (!icmp_ln472)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%acc_outp5_V_5_load = load i9 %acc_outp5_V_5_addr"   --->   Operation 58 'load' 'acc_outp5_V_5_load' <Predicate = (!icmp_ln472)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%acc_outp5_V_6_load = load i9 %acc_outp5_V_6_addr"   --->   Operation 59 'load' 'acc_outp5_V_6_load' <Predicate = (!icmp_ln472)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_1 : Operation 60 [2/2] (3.25ns)   --->   "%acc_outp5_V_7_load = load i9 %acc_outp5_V_7_addr"   --->   Operation 60 'load' 'acc_outp5_V_7_load' <Predicate = (!icmp_ln472)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_1 : Operation 61 [2/2] (3.25ns)   --->   "%acc_outp5_V_8_load = load i9 %acc_outp5_V_8_addr"   --->   Operation 61 'load' 'acc_outp5_V_8_load' <Predicate = (!icmp_ln472)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%acc_outp5_V_9_load = load i9 %acc_outp5_V_9_addr"   --->   Operation 62 'load' 'acc_outp5_V_9_load' <Predicate = (!icmp_ln472)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%acc_outp5_V_10_load = load i9 %acc_outp5_V_10_addr"   --->   Operation 63 'load' 'acc_outp5_V_10_load' <Predicate = (!icmp_ln472)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_1 : Operation 64 [2/2] (3.25ns)   --->   "%acc_outp5_V_11_load = load i9 %acc_outp5_V_11_addr"   --->   Operation 64 'load' 'acc_outp5_V_11_load' <Predicate = (!icmp_ln472)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_1 : Operation 65 [1/1] (1.82ns)   --->   "%add_ln473 = add i9 %select_ln472, i9 1" [bert_layer.cpp:473]   --->   Operation 65 'add' 'add_ln473' <Predicate = (!icmp_ln472)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln473 = store i13 %add_ln472_1, i13 %indvar_flatten7" [bert_layer.cpp:473]   --->   Operation 66 'store' 'store_ln473' <Predicate = (!icmp_ln472)> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln473 = store i9 %add_ln473, i9 %j22" [bert_layer.cpp:473]   --->   Operation 67 'store' 'store_ln473' <Predicate = (!icmp_ln472)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%i23_load = load i4 %i23" [bert_layer.cpp:472]   --->   Operation 68 'load' 'i23_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln472 = add i4 %i23_load, i4 1" [bert_layer.cpp:472]   --->   Operation 69 'add' 'add_ln472' <Predicate = (icmp_ln473)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.02ns)   --->   "%select_ln472_1 = select i1 %icmp_ln473, i4 %add_ln472, i4 %i23_load" [bert_layer.cpp:472]   --->   Operation 70 'select' 'select_ln472_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%acc_outp5_V_load = load i9 %acc_outp5_V_addr"   --->   Operation 71 'load' 'acc_outp5_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_2 : Operation 72 [1/2] (3.25ns)   --->   "%acc_outp5_V_1_load = load i9 %acc_outp5_V_1_addr"   --->   Operation 72 'load' 'acc_outp5_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%acc_outp5_V_2_load = load i9 %acc_outp5_V_2_addr"   --->   Operation 73 'load' 'acc_outp5_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_2 : Operation 74 [1/2] (3.25ns)   --->   "%acc_outp5_V_3_load = load i9 %acc_outp5_V_3_addr"   --->   Operation 74 'load' 'acc_outp5_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%acc_outp5_V_4_load = load i9 %acc_outp5_V_4_addr"   --->   Operation 75 'load' 'acc_outp5_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_2 : Operation 76 [1/2] (3.25ns)   --->   "%acc_outp5_V_5_load = load i9 %acc_outp5_V_5_addr"   --->   Operation 76 'load' 'acc_outp5_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_2 : Operation 77 [1/2] (3.25ns)   --->   "%acc_outp5_V_6_load = load i9 %acc_outp5_V_6_addr"   --->   Operation 77 'load' 'acc_outp5_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_2 : Operation 78 [1/2] (3.25ns)   --->   "%acc_outp5_V_7_load = load i9 %acc_outp5_V_7_addr"   --->   Operation 78 'load' 'acc_outp5_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_2 : Operation 79 [1/2] (3.25ns)   --->   "%acc_outp5_V_8_load = load i9 %acc_outp5_V_8_addr"   --->   Operation 79 'load' 'acc_outp5_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_2 : Operation 80 [1/2] (3.25ns)   --->   "%acc_outp5_V_9_load = load i9 %acc_outp5_V_9_addr"   --->   Operation 80 'load' 'acc_outp5_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%acc_outp5_V_10_load = load i9 %acc_outp5_V_10_addr"   --->   Operation 81 'load' 'acc_outp5_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_2 : Operation 82 [1/2] (3.25ns)   --->   "%acc_outp5_V_11_load = load i9 %acc_outp5_V_11_addr"   --->   Operation 82 'load' 'acc_outp5_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_2 : Operation 83 [1/1] (2.78ns)   --->   "%p_Val2_s = mux i48 @_ssdm_op_Mux.ap_auto.12i48.i4, i48 %acc_outp5_V_load, i48 %acc_outp5_V_1_load, i48 %acc_outp5_V_2_load, i48 %acc_outp5_V_3_load, i48 %acc_outp5_V_4_load, i48 %acc_outp5_V_5_load, i48 %acc_outp5_V_6_load, i48 %acc_outp5_V_7_load, i48 %acc_outp5_V_8_load, i48 %acc_outp5_V_9_load, i48 %acc_outp5_V_10_load, i48 %acc_outp5_V_11_load, i4 %select_ln472_1"   --->   Operation 83 'mux' 'p_Val2_s' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%outp0_dp = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %p_Val2_s, i32 24, i32 47"   --->   Operation 84 'partselect' 'outp0_dp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%outp1_dp = trunc i48 %p_Val2_s"   --->   Operation 85 'trunc' 'outp1_dp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.95ns)   --->   "%switch_ln480 = switch i4 %select_ln472_1, void %arrayidx4831.case.11, i4 0, void %arrayidx4831.case.0, i4 1, void %arrayidx4831.case.1, i4 2, void %arrayidx4831.case.2, i4 3, void %arrayidx4831.case.3, i4 4, void %arrayidx4831.case.4, i4 5, void %arrayidx4831.case.5, i4 6, void %arrayidx4831.case.6, i4 7, void %arrayidx4831.case.7, i4 8, void %arrayidx4831.case.8, i4 9, void %arrayidx4831.case.9, i4 10, void %arrayidx4831.case.10" [bert_layer.cpp:480]   --->   Operation 86 'switch' 'switch_ln480' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln473 = store i4 %select_ln472_1, i4 %i23" [bert_layer.cpp:473]   --->   Operation 87 'store' 'store_ln473' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln473 = br void %for.inc57" [bert_layer.cpp:473]   --->   Operation 88 'br' 'br_ln473' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1616 = sext i24 %outp0_dp"   --->   Operation 89 'sext' 'sext_ln1616' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [6/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sext_ln1616"   --->   Operation 90 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1616_2 = sext i24 %outp1_dp"   --->   Operation 91 'sext' 'sext_ln1616_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [6/6] (6.41ns)   --->   "%conv_i2 = sitofp i32 %sext_ln1616_2"   --->   Operation 92 'sitofp' 'conv_i2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 93 [5/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sext_ln1616"   --->   Operation 93 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 94 [5/6] (6.41ns)   --->   "%conv_i2 = sitofp i32 %sext_ln1616_2"   --->   Operation 94 'sitofp' 'conv_i2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 95 [4/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sext_ln1616"   --->   Operation 95 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 96 [4/6] (6.41ns)   --->   "%conv_i2 = sitofp i32 %sext_ln1616_2"   --->   Operation 96 'sitofp' 'conv_i2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 97 [3/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sext_ln1616"   --->   Operation 97 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 98 [3/6] (6.41ns)   --->   "%conv_i2 = sitofp i32 %sext_ln1616_2"   --->   Operation 98 'sitofp' 'conv_i2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln472 = zext i4 %select_ln472_1" [bert_layer.cpp:472]   --->   Operation 99 'zext' 'zext_ln472' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%v351_addr = getelementptr i32 %v351, i64 0, i64 %zext_ln472" [bert_layer.cpp:472]   --->   Operation 100 'getelementptr' 'v351_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [2/2] (2.32ns)   --->   "%v351_load = load i4 %v351_addr" [bert_layer.cpp:472]   --->   Operation 101 'load' 'v351_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 102 [2/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sext_ln1616"   --->   Operation 102 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 103 [2/6] (6.41ns)   --->   "%conv_i2 = sitofp i32 %sext_ln1616_2"   --->   Operation 103 'sitofp' 'conv_i2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 104 [1/2] (2.32ns)   --->   "%v351_load = load i4 %v351_addr" [bert_layer.cpp:472]   --->   Operation 104 'load' 'v351_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 105 [1/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sext_ln1616"   --->   Operation 105 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 106 [1/6] (6.41ns)   --->   "%conv_i2 = sitofp i32 %sext_ln1616_2"   --->   Operation 106 'sitofp' 'conv_i2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln472 = bitcast i32 %v351_load" [bert_layer.cpp:472]   --->   Operation 107 'bitcast' 'bitcast_ln472' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [4/4] (5.70ns)   --->   "%outp0_f = fmul i32 %conv_i, i32 %bitcast_ln472"   --->   Operation 108 'fmul' 'outp0_f' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [4/4] (5.70ns)   --->   "%outp1_f = fmul i32 %conv_i2, i32 %bitcast_ln472"   --->   Operation 109 'fmul' 'outp1_f' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 110 [3/4] (5.70ns)   --->   "%outp0_f = fmul i32 %conv_i, i32 %bitcast_ln472"   --->   Operation 110 'fmul' 'outp0_f' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [3/4] (5.70ns)   --->   "%outp1_f = fmul i32 %conv_i2, i32 %bitcast_ln472"   --->   Operation 111 'fmul' 'outp1_f' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 112 [2/4] (5.70ns)   --->   "%outp0_f = fmul i32 %conv_i, i32 %bitcast_ln472"   --->   Operation 112 'fmul' 'outp0_f' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [2/4] (5.70ns)   --->   "%outp1_f = fmul i32 %conv_i2, i32 %bitcast_ln472"   --->   Operation 113 'fmul' 'outp1_f' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 114 [1/4] (5.70ns)   --->   "%outp0_f = fmul i32 %conv_i, i32 %bitcast_ln472"   --->   Operation 114 'fmul' 'outp0_f' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/4] (5.70ns)   --->   "%outp1_f = fmul i32 %conv_i2, i32 %bitcast_ln472"   --->   Operation 115 'fmul' 'outp1_f' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.88>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %outp0_f" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 116 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 117 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 118 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_39 = trunc i32 %data_V"   --->   Operation 119 'trunc' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 120 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 121 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 122 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 123 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 124 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 125 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %outp1_f" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 126 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 127 'bitselect' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%xs_exp_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 128 'partselect' 'xs_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_41 = trunc i32 %data_V_3"   --->   Operation 129 'trunc' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln346_2 = zext i8 %xs_exp_V_2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 130 'zext' 'zext_ln346_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (1.91ns)   --->   "%add_ln346_2 = add i9 %zext_ln346_2, i9 385" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 131 'add' 'add_ln346_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_2, i32 8"   --->   Operation 132 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (1.91ns)   --->   "%sub_ln1512_2 = sub i8 127, i8 %xs_exp_V_2"   --->   Operation 133 'sub' 'sub_ln1512_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1512_2 = sext i8 %sub_ln1512_2"   --->   Operation 134 'sext' 'sext_ln1512_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1512_2, i9 %add_ln346_2"   --->   Operation 135 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.42>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_39, i1 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 136 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 137 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 138 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 139 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i55 %zext_ln15, i55 %zext_ln1488"   --->   Operation 140 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_56 = shl i55 %zext_ln15, i55 %zext_ln1488"   --->   Operation 141 'shl' 'r_V_56' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24"   --->   Operation 142 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 143 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_56, i32 24, i32 31"   --->   Operation 144 'partselect' 'tmp_s' <Predicate = (!isNeg)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln818, i8 %tmp_s"   --->   Operation 145 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_41, i1 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 146 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 147 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1488_2 = sext i9 %ush_2"   --->   Operation 148 'sext' 'sext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1488_3 = zext i32 %sext_ln1488_2"   --->   Operation 149 'zext' 'zext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_57 = lshr i55 %zext_ln15_2, i55 %zext_ln1488_3"   --->   Operation 150 'lshr' 'r_V_57' <Predicate = (isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_58 = shl i55 %zext_ln15_2, i55 %zext_ln1488_3"   --->   Operation 151 'shl' 'r_V_58' <Predicate = (!isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_743 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V_57, i32 24"   --->   Operation 152 'bitselect' 'tmp_743' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln818_3 = zext i1 %tmp_743"   --->   Operation 153 'zext' 'zext_ln818_3' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_591 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_58, i32 24, i32 31"   --->   Operation 154 'partselect' 'tmp_591' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i8 %zext_ln818_3, i8 %tmp_591"   --->   Operation 155 'select' 'val_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.16>
ST_15 : Operation 156 [1/1] (1.91ns)   --->   "%result_V_20 = sub i8 0, i8 %val"   --->   Operation 156 'sub' 'result_V_20' <Predicate = (p_Result_s)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (1.24ns)   --->   "%result_V = select i1 %p_Result_s, i8 %result_V_20, i8 %val" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 157 'select' 'result_V' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (1.91ns)   --->   "%result_V_23 = sub i8 0, i8 %val_2"   --->   Operation 158 'sub' 'result_V_23' <Predicate = (p_Result_40)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (1.24ns)   --->   "%result_V_24 = select i1 %p_Result_40, i8 %result_V_23, i8 %val_2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 159 'select' 'result_V_24' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln480 = sext i8 %result_V" [bert_layer.cpp:480]   --->   Operation 160 'sext' 'sext_ln480' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [6/6] (6.41ns)   --->   "%conv = sitofp i32 %sext_ln480" [bert_layer.cpp:480]   --->   Operation 161 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln483 = sext i8 %result_V_24" [bert_layer.cpp:483]   --->   Operation 162 'sext' 'sext_ln483' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [6/6] (6.41ns)   --->   "%conv1 = sitofp i32 %sext_ln483" [bert_layer.cpp:483]   --->   Operation 163 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.41>
ST_17 : Operation 164 [5/6] (6.41ns)   --->   "%conv = sitofp i32 %sext_ln480" [bert_layer.cpp:480]   --->   Operation 164 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 165 [5/6] (6.41ns)   --->   "%conv1 = sitofp i32 %sext_ln483" [bert_layer.cpp:483]   --->   Operation 165 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.41>
ST_18 : Operation 166 [4/6] (6.41ns)   --->   "%conv = sitofp i32 %sext_ln480" [bert_layer.cpp:480]   --->   Operation 166 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 167 [4/6] (6.41ns)   --->   "%conv1 = sitofp i32 %sext_ln483" [bert_layer.cpp:483]   --->   Operation 167 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.41>
ST_19 : Operation 168 [3/6] (6.41ns)   --->   "%conv = sitofp i32 %sext_ln480" [bert_layer.cpp:480]   --->   Operation 168 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 169 [3/6] (6.41ns)   --->   "%conv1 = sitofp i32 %sext_ln483" [bert_layer.cpp:483]   --->   Operation 169 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.41>
ST_20 : Operation 170 [2/6] (6.41ns)   --->   "%conv = sitofp i32 %sext_ln480" [bert_layer.cpp:480]   --->   Operation 170 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 171 [2/6] (6.41ns)   --->   "%conv1 = sitofp i32 %sext_ln483" [bert_layer.cpp:483]   --->   Operation 171 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 172 [1/6] (6.41ns)   --->   "%conv = sitofp i32 %sext_ln480" [bert_layer.cpp:480]   --->   Operation 172 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 173 [1/6] (6.41ns)   --->   "%conv1 = sitofp i32 %sext_ln483" [bert_layer.cpp:483]   --->   Operation 173 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 242 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 242 'ret' 'ret_ln0' <Predicate = (icmp_ln472)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_scale_outp_i23_l_j22_str"   --->   Operation 174 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4608, i64 4608, i64 4608"   --->   Operation 175 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%specpipeline_ln474 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:474]   --->   Operation 176 'specpipeline' 'specpipeline_ln474' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln473 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [bert_layer.cpp:473]   --->   Operation 177 'specloopname' 'specloopname_ln473' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln472, i1 0" [bert_layer.cpp:480]   --->   Operation 178 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln480 = zext i10 %shl_ln" [bert_layer.cpp:480]   --->   Operation 179 'zext' 'zext_ln480' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%v252_0_addr = getelementptr i32 %v252_0, i64 0, i64 %zext_ln480" [bert_layer.cpp:480]   --->   Operation 180 'getelementptr' 'v252_0_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%v252_1_addr = getelementptr i32 %v252_1, i64 0, i64 %zext_ln480" [bert_layer.cpp:480]   --->   Operation 181 'getelementptr' 'v252_1_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%v252_2_addr = getelementptr i32 %v252_2, i64 0, i64 %zext_ln480" [bert_layer.cpp:480]   --->   Operation 182 'getelementptr' 'v252_2_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%v252_3_addr = getelementptr i32 %v252_3, i64 0, i64 %zext_ln480" [bert_layer.cpp:480]   --->   Operation 183 'getelementptr' 'v252_3_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "%v252_4_addr = getelementptr i32 %v252_4, i64 0, i64 %zext_ln480" [bert_layer.cpp:480]   --->   Operation 184 'getelementptr' 'v252_4_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%v252_5_addr = getelementptr i32 %v252_5, i64 0, i64 %zext_ln480" [bert_layer.cpp:480]   --->   Operation 185 'getelementptr' 'v252_5_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 186 [1/1] (0.00ns)   --->   "%v252_6_addr = getelementptr i32 %v252_6, i64 0, i64 %zext_ln480" [bert_layer.cpp:480]   --->   Operation 186 'getelementptr' 'v252_6_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "%v252_7_addr = getelementptr i32 %v252_7, i64 0, i64 %zext_ln480" [bert_layer.cpp:480]   --->   Operation 187 'getelementptr' 'v252_7_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "%v252_8_addr = getelementptr i32 %v252_8, i64 0, i64 %zext_ln480" [bert_layer.cpp:480]   --->   Operation 188 'getelementptr' 'v252_8_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 189 [1/1] (0.00ns)   --->   "%v252_9_addr = getelementptr i32 %v252_9, i64 0, i64 %zext_ln480" [bert_layer.cpp:480]   --->   Operation 189 'getelementptr' 'v252_9_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 190 [1/1] (0.00ns)   --->   "%v252_10_addr = getelementptr i32 %v252_10, i64 0, i64 %zext_ln480" [bert_layer.cpp:480]   --->   Operation 190 'getelementptr' 'v252_10_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "%v252_11_addr = getelementptr i32 %v252_11, i64 0, i64 %zext_ln480" [bert_layer.cpp:480]   --->   Operation 191 'getelementptr' 'v252_11_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 192 [1/1] (0.00ns)   --->   "%or_ln483 = or i10 %shl_ln, i10 1" [bert_layer.cpp:483]   --->   Operation 192 'or' 'or_ln483' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln483 = zext i10 %or_ln483" [bert_layer.cpp:483]   --->   Operation 193 'zext' 'zext_ln483' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "%v252_0_addr_1 = getelementptr i32 %v252_0, i64 0, i64 %zext_ln483" [bert_layer.cpp:483]   --->   Operation 194 'getelementptr' 'v252_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "%v252_1_addr_1 = getelementptr i32 %v252_1, i64 0, i64 %zext_ln483" [bert_layer.cpp:483]   --->   Operation 195 'getelementptr' 'v252_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 196 [1/1] (0.00ns)   --->   "%v252_2_addr_1 = getelementptr i32 %v252_2, i64 0, i64 %zext_ln483" [bert_layer.cpp:483]   --->   Operation 196 'getelementptr' 'v252_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%v252_3_addr_1 = getelementptr i32 %v252_3, i64 0, i64 %zext_ln483" [bert_layer.cpp:483]   --->   Operation 197 'getelementptr' 'v252_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "%v252_4_addr_1 = getelementptr i32 %v252_4, i64 0, i64 %zext_ln483" [bert_layer.cpp:483]   --->   Operation 198 'getelementptr' 'v252_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "%v252_5_addr_1 = getelementptr i32 %v252_5, i64 0, i64 %zext_ln483" [bert_layer.cpp:483]   --->   Operation 199 'getelementptr' 'v252_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 200 [1/1] (0.00ns)   --->   "%v252_6_addr_1 = getelementptr i32 %v252_6, i64 0, i64 %zext_ln483" [bert_layer.cpp:483]   --->   Operation 200 'getelementptr' 'v252_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%v252_7_addr_1 = getelementptr i32 %v252_7, i64 0, i64 %zext_ln483" [bert_layer.cpp:483]   --->   Operation 201 'getelementptr' 'v252_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (0.00ns)   --->   "%v252_8_addr_1 = getelementptr i32 %v252_8, i64 0, i64 %zext_ln483" [bert_layer.cpp:483]   --->   Operation 202 'getelementptr' 'v252_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%v252_9_addr_1 = getelementptr i32 %v252_9, i64 0, i64 %zext_ln483" [bert_layer.cpp:483]   --->   Operation 203 'getelementptr' 'v252_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%v252_10_addr_1 = getelementptr i32 %v252_10, i64 0, i64 %zext_ln483" [bert_layer.cpp:483]   --->   Operation 204 'getelementptr' 'v252_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "%v252_11_addr_1 = getelementptr i32 %v252_11, i64 0, i64 %zext_ln483" [bert_layer.cpp:483]   --->   Operation 205 'getelementptr' 'v252_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 206 [1/1] (3.25ns)   --->   "%store_ln480 = store i32 %conv, i10 %v252_10_addr" [bert_layer.cpp:480]   --->   Operation 206 'store' 'store_ln480' <Predicate = (select_ln472_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 207 [1/1] (3.25ns)   --->   "%store_ln483 = store i32 %conv1, i10 %v252_10_addr_1" [bert_layer.cpp:483]   --->   Operation 207 'store' 'store_ln483' <Predicate = (select_ln472_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx5642.exit"   --->   Operation 208 'br' 'br_ln0' <Predicate = (select_ln472_1 == 10)> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (3.25ns)   --->   "%store_ln480 = store i32 %conv, i10 %v252_9_addr" [bert_layer.cpp:480]   --->   Operation 209 'store' 'store_ln480' <Predicate = (select_ln472_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln483 = store i32 %conv1, i10 %v252_9_addr_1" [bert_layer.cpp:483]   --->   Operation 210 'store' 'store_ln483' <Predicate = (select_ln472_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx5642.exit"   --->   Operation 211 'br' 'br_ln0' <Predicate = (select_ln472_1 == 9)> <Delay = 0.00>
ST_22 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln480 = store i32 %conv, i10 %v252_8_addr" [bert_layer.cpp:480]   --->   Operation 212 'store' 'store_ln480' <Predicate = (select_ln472_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln483 = store i32 %conv1, i10 %v252_8_addr_1" [bert_layer.cpp:483]   --->   Operation 213 'store' 'store_ln483' <Predicate = (select_ln472_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx5642.exit"   --->   Operation 214 'br' 'br_ln0' <Predicate = (select_ln472_1 == 8)> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (3.25ns)   --->   "%store_ln480 = store i32 %conv, i10 %v252_7_addr" [bert_layer.cpp:480]   --->   Operation 215 'store' 'store_ln480' <Predicate = (select_ln472_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln483 = store i32 %conv1, i10 %v252_7_addr_1" [bert_layer.cpp:483]   --->   Operation 216 'store' 'store_ln483' <Predicate = (select_ln472_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx5642.exit"   --->   Operation 217 'br' 'br_ln0' <Predicate = (select_ln472_1 == 7)> <Delay = 0.00>
ST_22 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln480 = store i32 %conv, i10 %v252_6_addr" [bert_layer.cpp:480]   --->   Operation 218 'store' 'store_ln480' <Predicate = (select_ln472_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln483 = store i32 %conv1, i10 %v252_6_addr_1" [bert_layer.cpp:483]   --->   Operation 219 'store' 'store_ln483' <Predicate = (select_ln472_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx5642.exit"   --->   Operation 220 'br' 'br_ln0' <Predicate = (select_ln472_1 == 6)> <Delay = 0.00>
ST_22 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln480 = store i32 %conv, i10 %v252_5_addr" [bert_layer.cpp:480]   --->   Operation 221 'store' 'store_ln480' <Predicate = (select_ln472_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 222 [1/1] (3.25ns)   --->   "%store_ln483 = store i32 %conv1, i10 %v252_5_addr_1" [bert_layer.cpp:483]   --->   Operation 222 'store' 'store_ln483' <Predicate = (select_ln472_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx5642.exit"   --->   Operation 223 'br' 'br_ln0' <Predicate = (select_ln472_1 == 5)> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (3.25ns)   --->   "%store_ln480 = store i32 %conv, i10 %v252_4_addr" [bert_layer.cpp:480]   --->   Operation 224 'store' 'store_ln480' <Predicate = (select_ln472_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln483 = store i32 %conv1, i10 %v252_4_addr_1" [bert_layer.cpp:483]   --->   Operation 225 'store' 'store_ln483' <Predicate = (select_ln472_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx5642.exit"   --->   Operation 226 'br' 'br_ln0' <Predicate = (select_ln472_1 == 4)> <Delay = 0.00>
ST_22 : Operation 227 [1/1] (3.25ns)   --->   "%store_ln480 = store i32 %conv, i10 %v252_3_addr" [bert_layer.cpp:480]   --->   Operation 227 'store' 'store_ln480' <Predicate = (select_ln472_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 228 [1/1] (3.25ns)   --->   "%store_ln483 = store i32 %conv1, i10 %v252_3_addr_1" [bert_layer.cpp:483]   --->   Operation 228 'store' 'store_ln483' <Predicate = (select_ln472_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx5642.exit"   --->   Operation 229 'br' 'br_ln0' <Predicate = (select_ln472_1 == 3)> <Delay = 0.00>
ST_22 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln480 = store i32 %conv, i10 %v252_2_addr" [bert_layer.cpp:480]   --->   Operation 230 'store' 'store_ln480' <Predicate = (select_ln472_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 231 [1/1] (3.25ns)   --->   "%store_ln483 = store i32 %conv1, i10 %v252_2_addr_1" [bert_layer.cpp:483]   --->   Operation 231 'store' 'store_ln483' <Predicate = (select_ln472_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx5642.exit"   --->   Operation 232 'br' 'br_ln0' <Predicate = (select_ln472_1 == 2)> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln480 = store i32 %conv, i10 %v252_1_addr" [bert_layer.cpp:480]   --->   Operation 233 'store' 'store_ln480' <Predicate = (select_ln472_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 234 [1/1] (3.25ns)   --->   "%store_ln483 = store i32 %conv1, i10 %v252_1_addr_1" [bert_layer.cpp:483]   --->   Operation 234 'store' 'store_ln483' <Predicate = (select_ln472_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx5642.exit"   --->   Operation 235 'br' 'br_ln0' <Predicate = (select_ln472_1 == 1)> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (3.25ns)   --->   "%store_ln480 = store i32 %conv, i10 %v252_0_addr" [bert_layer.cpp:480]   --->   Operation 236 'store' 'store_ln480' <Predicate = (select_ln472_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 237 [1/1] (3.25ns)   --->   "%store_ln483 = store i32 %conv1, i10 %v252_0_addr_1" [bert_layer.cpp:483]   --->   Operation 237 'store' 'store_ln483' <Predicate = (select_ln472_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx5642.exit"   --->   Operation 238 'br' 'br_ln0' <Predicate = (select_ln472_1 == 0)> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (3.25ns)   --->   "%store_ln480 = store i32 %conv, i10 %v252_11_addr" [bert_layer.cpp:480]   --->   Operation 239 'store' 'store_ln480' <Predicate = (select_ln472_1 == 15) | (select_ln472_1 == 14) | (select_ln472_1 == 13) | (select_ln472_1 == 12) | (select_ln472_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 240 [1/1] (3.25ns)   --->   "%store_ln483 = store i32 %conv1, i10 %v252_11_addr_1" [bert_layer.cpp:483]   --->   Operation 240 'store' 'store_ln483' <Predicate = (select_ln472_1 == 15) | (select_ln472_1 == 14) | (select_ln472_1 == 13) | (select_ln472_1 == 12) | (select_ln472_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx5642.exit"   --->   Operation 241 'br' 'br_ln0' <Predicate = (select_ln472_1 == 15) | (select_ln472_1 == 14) | (select_ln472_1 == 13) | (select_ln472_1 == 12) | (select_ln472_1 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.04ns
The critical path consists of the following:
	'alloca' operation ('j22') [26]  (0 ns)
	'load' operation ('j22_load', bert_layer.cpp:473) on local variable 'j22' [40]  (0 ns)
	'icmp' operation ('icmp_ln473', bert_layer.cpp:473) [45]  (1.66 ns)
	'select' operation ('select_ln472', bert_layer.cpp:472) [46]  (0.968 ns)
	'add' operation ('add_ln473', bert_layer.cpp:473) [214]  (1.82 ns)
	'store' operation ('store_ln473', bert_layer.cpp:473) of variable 'add_ln473', bert_layer.cpp:473 on local variable 'j22' [217]  (1.59 ns)

 <State 2>: 6.04ns
The critical path consists of the following:
	'load' operation ('acc_outp5_V_load') on array 'acc_outp5_V' [67]  (3.25 ns)
	'mux' operation ('__Val2__') [79]  (2.78 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i') [83]  (6.41 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i') [83]  (6.41 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i') [83]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i') [83]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i') [83]  (6.41 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i') [83]  (6.41 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('outp0_f') [84]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('outp0_f') [84]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('outp0_f') [84]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('outp0_f') [84]  (5.7 ns)

 <State 13>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346) [92]  (1.92 ns)
	'select' operation ('ush') [96]  (0.968 ns)

 <State 14>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [99]  (0 ns)
	'select' operation ('val') [104]  (4.42 ns)

 <State 15>: 3.16ns
The critical path consists of the following:
	'sub' operation ('result.V') [105]  (1.92 ns)
	'select' operation ('result.V', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [106]  (1.25 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', bert_layer.cpp:480) [108]  (6.41 ns)

 <State 17>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', bert_layer.cpp:480) [108]  (6.41 ns)

 <State 18>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', bert_layer.cpp:480) [108]  (6.41 ns)

 <State 19>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', bert_layer.cpp:480) [108]  (6.41 ns)

 <State 20>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', bert_layer.cpp:480) [108]  (6.41 ns)

 <State 21>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', bert_layer.cpp:480) [108]  (6.41 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v252_6_addr', bert_layer.cpp:480) [117]  (0 ns)
	'store' operation ('store_ln480', bert_layer.cpp:480) of variable 'conv', bert_layer.cpp:480 on array 'v252_6' [182]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
