============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.17-s071_1
  Generated on:           Apr 28 2025  05:10:20 pm
  Module:                 top
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1550 ps) Setup Check with Pin ac_dut_ac_out_reg[7]/CK->D
          Group: clk
     Startpoint: (R) ac_dut_ac_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) ac_dut_ac_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     158                  
     Required Time:=    4842                  
      Launch Clock:-       0                  
         Data Path:-    3292                  
             Slack:=    1550                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ac_dut_ac_out_reg[2]/CK -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ac_dut_ac_out_reg[2]/Q  -       CK->Q F     DFFRHQX1       6 19.2   329   400     400    (-,-) 
  db_dut_g8__8246/Y       -       A->Y  F     TBUFX4        10 34.2   155   238     638    (-,-) 
  drc_bufs4698/Y          -       A->Y  R     INVX1          3 10.0   164   136     773    (-,-) 
  drc_bufs4618/Y          -       A->Y  F     INVX1          9 25.6   431   279    1052    (-,-) 
  g4391__8428/Y           -       A1->Y F     OA21X1         1  4.5   100   279    1331    (-,-) 
  g4386__2398/Y           -       B->Y  F     OR2X1          3 10.0   184   196    1527    (-,-) 
  g4190__1666/Y           -       B0->Y F     OA21X1         1  4.5   100   157    1684    (-,-) 
  g4123__2346/Y           -       B->Y  F     OR2X1          3 10.0   184   196    1880    (-,-) 
  g4117__4733/Y           -       B0->Y F     OA21X1         1  4.5   100   157    2037    (-,-) 
  g4113__1881/Y           -       B->Y  F     OR2X1          3 10.0   184   196    2233    (-,-) 
  g4110__7098/Y           -       B0->Y F     OA21X1         1  4.5   100   157    2391    (-,-) 
  g4105__2802/Y           -       B->Y  F     OR2X1          3 10.3   188   198    2589    (-,-) 
  g4102__6783/Y           -       B0->Y R     OAI21X1        1  4.8   223   114    2703    (-,-) 
  g4096__6260/Y           -       B0->Y F     OAI2BB1X1      2  7.2   263   221    2924    (-,-) 
  g4093__2398/Y           -       A1->Y F     OA21X1         1  4.8   106   226    3150    (-,-) 
  g4089__6417/Y           -       A1->Y R     OAI211X1       1  4.7   197   142    3292    (-,-) 
  ac_dut_ac_out_reg[7]/D  -       -     R     DFFRHQX1       1    -     -     0    3292    (-,-) 
#------------------------------------------------------------------------------------------------



Path 2: MET (1800 ps) Setup Check with Pin mem_dut_data_out_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    3026                  
             Slack:=    1800                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[2]/CK   -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[2]/Q    -       CK->Q F     SDFFRHQX1      3 10.0   178   318     318    (-,-) 
  g3568__9315/Y              -       A->Y  F     MX2XL         12 34.1  1024   668     986    (-,-) 
  g522__5526/Y               -       A->Y  R     NAND2X1        2  7.5   283   457    1443    (-,-) 
  g606__7482/Y               -       B->Y  F     NOR2X1         4 11.9   228   214    1657    (-,-) 
  g536__1705/Y               -       B->Y  F     AND2X1         8 21.8   371   307    1964    (-,-) 
  g1013__5115/Y              -       A1->Y F     AO22X1         1  4.8   106   286    2249    (-,-) 
  g917__8428/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2437    (-,-) 
  g882__7410/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2681    (-,-) 
  g851__2883/Y               -       B->Y  F     OR4X1          1  4.6   131   345    3026    (-,-) 
  mem_dut_data_out_reg[7]/SI -       -     F     SDFFQX1        1    -     -     0    3026    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 3: MET (1800 ps) Setup Check with Pin mem_dut_data_out_reg[6]/CK->SI
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[6]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    3026                  
             Slack:=    1800                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[2]/CK   -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[2]/Q    -       CK->Q F     SDFFRHQX1      3 10.0   178   318     318    (-,-) 
  g3568__9315/Y              -       A->Y  F     MX2XL         12 34.1  1024   668     986    (-,-) 
  g522__5526/Y               -       A->Y  R     NAND2X1        2  7.5   283   457    1443    (-,-) 
  g606__7482/Y               -       B->Y  F     NOR2X1         4 11.9   228   214    1657    (-,-) 
  g536__1705/Y               -       B->Y  F     AND2X1         8 21.8   371   307    1964    (-,-) 
  g1000__4319/Y              -       A1->Y F     AO22X1         1  4.8   106   286    2249    (-,-) 
  g915__6260/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2437    (-,-) 
  g880__2346/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2681    (-,-) 
  g850__9945/Y               -       B->Y  F     OR4X1          1  4.6   131   345    3026    (-,-) 
  mem_dut_data_out_reg[6]/SI -       -     F     SDFFQX1        1    -     -     0    3026    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 4: MET (1800 ps) Setup Check with Pin mem_dut_data_out_reg[5]/CK->SI
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    3026                  
             Slack:=    1800                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[2]/CK   -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[2]/Q    -       CK->Q F     SDFFRHQX1      3 10.0   178   318     318    (-,-) 
  g3568__9315/Y              -       A->Y  F     MX2XL         12 34.1  1024   668     986    (-,-) 
  g522__5526/Y               -       A->Y  R     NAND2X1        2  7.5   283   457    1443    (-,-) 
  g606__7482/Y               -       B->Y  F     NOR2X1         4 11.9   228   214    1657    (-,-) 
  g536__1705/Y               -       B->Y  F     AND2X1         8 21.8   371   307    1964    (-,-) 
  g951__1705/Y               -       A1->Y F     AO22X1         1  4.8   106   286    2249    (-,-) 
  g896__5122/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2437    (-,-) 
  g864__3680/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2681    (-,-) 
  g854__7410/Y               -       B->Y  F     OR4X1          1  4.6   131   345    3026    (-,-) 
  mem_dut_data_out_reg[5]/SI -       -     F     SDFFQX1        1    -     -     0    3026    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 5: MET (1800 ps) Setup Check with Pin mem_dut_data_out_reg[4]/CK->SI
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[4]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    3026                  
             Slack:=    1800                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[2]/CK   -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[2]/Q    -       CK->Q F     SDFFRHQX1      3 10.0   178   318     318    (-,-) 
  g3568__9315/Y              -       A->Y  F     MX2XL         12 34.1  1024   668     986    (-,-) 
  g522__5526/Y               -       A->Y  R     NAND2X1        2  7.5   283   457    1443    (-,-) 
  g606__7482/Y               -       B->Y  F     NOR2X1         4 11.9   228   214    1657    (-,-) 
  g536__1705/Y               -       B->Y  F     AND2X1         8 21.8   371   307    1964    (-,-) 
  g993__1666/Y               -       A1->Y F     AO22X1         1  4.8   106   286    2249    (-,-) 
  g912__5477/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2437    (-,-) 
  g877__9315/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2681    (-,-) 
  g849__9315/Y               -       B->Y  F     OR4X1          1  4.6   131   345    3026    (-,-) 
  mem_dut_data_out_reg[4]/SI -       -     F     SDFFQX1        1    -     -     0    3026    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 6: MET (1800 ps) Setup Check with Pin mem_dut_data_out_reg[3]/CK->SI
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    3026                  
             Slack:=    1800                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[2]/CK   -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[2]/Q    -       CK->Q F     SDFFRHQX1      3 10.0   178   318     318    (-,-) 
  g3568__9315/Y              -       A->Y  F     MX2XL         12 34.1  1024   668     986    (-,-) 
  g522__5526/Y               -       A->Y  R     NAND2X1        2  7.5   283   457    1443    (-,-) 
  g606__7482/Y               -       B->Y  F     NOR2X1         4 11.9   228   214    1657    (-,-) 
  g536__1705/Y               -       B->Y  F     AND2X1         8 21.8   371   307    1964    (-,-) 
  g1015__4733/Y              -       A1->Y F     AO22X1         1  4.8   106   286    2249    (-,-) 
  g905__9315/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2437    (-,-) 
  g886__5107/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2681    (-,-) 
  g853__1666/Y               -       B->Y  F     OR4X1          1  4.6   131   345    3026    (-,-) 
  mem_dut_data_out_reg[3]/SI -       -     F     SDFFQX1        1    -     -     0    3026    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 7: MET (1800 ps) Setup Check with Pin mem_dut_data_out_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    3026                  
             Slack:=    1800                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[2]/CK   -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[2]/Q    -       CK->Q F     SDFFRHQX1      3 10.0   178   318     318    (-,-) 
  g3568__9315/Y              -       A->Y  F     MX2XL         12 34.1  1024   668     986    (-,-) 
  g522__5526/Y               -       A->Y  R     NAND2X1        2  7.5   283   457    1443    (-,-) 
  g606__7482/Y               -       B->Y  F     NOR2X1         4 11.9   228   214    1657    (-,-) 
  g536__1705/Y               -       B->Y  F     AND2X1         8 21.8   371   307    1964    (-,-) 
  g943__6260/Y               -       A1->Y F     AO22X1         1  4.8   106   286    2249    (-,-) 
  g895__1705/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2437    (-,-) 
  g863__6783/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2681    (-,-) 
  g856__5477/Y               -       B->Y  F     OR4X1          1  4.6   131   345    3026    (-,-) 
  mem_dut_data_out_reg[2]/SI -       -     F     SDFFQX1        1    -     -     0    3026    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 8: MET (1800 ps) Setup Check with Pin mem_dut_data_out_reg[1]/CK->SI
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    3026                  
             Slack:=    1800                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[2]/CK   -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[2]/Q    -       CK->Q F     SDFFRHQX1      3 10.0   178   318     318    (-,-) 
  g3568__9315/Y              -       A->Y  F     MX2XL         12 34.1  1024   668     986    (-,-) 
  g522__5526/Y               -       A->Y  R     NAND2X1        2  7.5   283   457    1443    (-,-) 
  g606__7482/Y               -       B->Y  F     NOR2X1         4 11.9   228   214    1657    (-,-) 
  g536__1705/Y               -       B->Y  F     AND2X1         8 21.8   371   307    1964    (-,-) 
  g966__7410/Y               -       A1->Y F     AO22X1         1  4.8   106   286    2249    (-,-) 
  g903__4733/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2437    (-,-) 
  g870__7098/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2681    (-,-) 
  g852__2346/Y               -       B->Y  F     OR4X1          1  4.6   131   345    3026    (-,-) 
  mem_dut_data_out_reg[1]/SI -       -     F     SDFFQX1        1    -     -     0    3026    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 9: MET (1800 ps) Setup Check with Pin mem_dut_data_out_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_data_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    3026                  
             Slack:=    1800                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[2]/CK   -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[2]/Q    -       CK->Q F     SDFFRHQX1      3 10.0   178   318     318    (-,-) 
  g3568__9315/Y              -       A->Y  F     MX2XL         12 34.1  1024   668     986    (-,-) 
  g522__5526/Y               -       A->Y  R     NAND2X1        2  7.5   283   457    1443    (-,-) 
  g606__7482/Y               -       B->Y  F     NOR2X1         4 11.9   228   214    1657    (-,-) 
  g536__1705/Y               -       B->Y  F     AND2X1         8 21.8   371   307    1964    (-,-) 
  g989__9315/Y               -       A1->Y F     AO22X1         1  4.8   106   286    2249    (-,-) 
  g911__6417/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2437    (-,-) 
  g878__9945/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2681    (-,-) 
  g855__6417/Y               -       B->Y  F     OR4X1          1  4.6   131   345    3026    (-,-) 
  mem_dut_data_out_reg[0]/SI -       -     F     SDFFQX1        1    -     -     0    3026    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 10: MET (1910 ps) Setup Check with Pin ac_dut_ac_out_reg[6]/CK->D
          Group: clk
     Startpoint: (R) ac_dut_ac_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) ac_dut_ac_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      74                  
     Required Time:=    4926                  
      Launch Clock:-       0                  
         Data Path:-    3017                  
             Slack:=    1910                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ac_dut_ac_out_reg[2]/CK -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ac_dut_ac_out_reg[2]/Q  -       CK->Q F     DFFRHQX1       6 19.2   329   400     400    (-,-) 
  db_dut_g8__8246/Y       -       A->Y  F     TBUFX4        10 34.2   155   238     638    (-,-) 
  drc_bufs4698/Y          -       A->Y  R     INVX1          3 10.0   164   136     773    (-,-) 
  drc_bufs4618/Y          -       A->Y  F     INVX1          9 25.6   431   279    1052    (-,-) 
  g4391__8428/Y           -       A1->Y F     OA21X1         1  4.5   100   279    1331    (-,-) 
  g4386__2398/Y           -       B->Y  F     OR2X1          3 10.0   184   196    1527    (-,-) 
  g4190__1666/Y           -       B0->Y F     OA21X1         1  4.5   100   157    1684    (-,-) 
  g4123__2346/Y           -       B->Y  F     OR2X1          3 10.0   184   196    1880    (-,-) 
  g4117__4733/Y           -       B0->Y F     OA21X1         1  4.5   100   157    2037    (-,-) 
  g4113__1881/Y           -       B->Y  F     OR2X1          3 10.0   184   196    2233    (-,-) 
  g4110__7098/Y           -       B0->Y F     OA21X1         1  4.5   100   157    2391    (-,-) 
  g4105__2802/Y           -       B->Y  F     OR2X1          3 10.3   188   198    2589    (-,-) 
  g4100__5526/Y           -       C1->Y R     AOI222X1       1  4.8   322   215    2804    (-,-) 
  g4092__5477/Y           -       B0->Y F     OAI2BB1X1      1  4.7   195   212    3017    (-,-) 
  ac_dut_ac_out_reg[6]/D  -       -     F     DFFRHQX1       1    -     -     0    3017    (-,-) 
#------------------------------------------------------------------------------------------------



Path 11: MET (2179 ps) Late External Delay Assertion at pin pc_out[0]
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    2179                  

Exceptions/Constraints:
  output_delay             2500            btl.sdc_line_6_4_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[0]/CK -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[0]/Q  -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  pc_out[0]               -       -     R     (port)         -    -     -     0     321    (-,-) 
#------------------------------------------------------------------------------------------------



Path 12: MET (2181 ps) Late External Delay Assertion at pin pc_out[1]
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=    2181                  

Exceptions/Constraints:
  output_delay             2500            btl.sdc_line_6_3_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[1]/CK -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[1]/Q  -       CK->Q R     SDFFRHQX1      3  9.6   163   319     319    (-,-) 
  pc_out[1]               -       -     R     (port)         -    -     -     0     319    (-,-) 
#------------------------------------------------------------------------------------------------



Path 13: MET (2181 ps) Late External Delay Assertion at pin pc_out[2]
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=    2181                  

Exceptions/Constraints:
  output_delay             2500            btl.sdc_line_6_2_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[2]/CK -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[2]/Q  -       CK->Q R     SDFFRHQX1      3  9.6   163   319     319    (-,-) 
  pc_out[2]               -       -     R     (port)         -    -     -     0     319    (-,-) 
#------------------------------------------------------------------------------------------------



Path 14: MET (2181 ps) Late External Delay Assertion at pin pc_out[3]
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=    2181                  

Exceptions/Constraints:
  output_delay             2500            btl.sdc_line_6_1_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[3]/CK -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[3]/Q  -       CK->Q R     SDFFRHQX1      3  9.6   163   319     319    (-,-) 
  pc_out[3]               -       -     R     (port)         -    -     -     0     319    (-,-) 
#------------------------------------------------------------------------------------------------



Path 15: MET (2186 ps) Late External Delay Assertion at pin pc_out[4]
          Group: clk
     Startpoint: (R) pc_dut_pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=    2186                  

Exceptions/Constraints:
  output_delay             2500            btl.sdc_line_6 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  pc_dut_pc_out_reg[4]/CK -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  pc_dut_pc_out_reg[4]/Q  -       CK->Q R     SDFFRHQX1      3  8.9   154   314     314    (-,-) 
  pc_out[4]               -       -     R     (port)         -    -     -     0     314    (-,-) 
#------------------------------------------------------------------------------------------------



Path 16: MET (2267 ps) Setup Check with Pin ac_dut_ac_out_reg[5]/CK->D
          Group: clk
     Startpoint: (R) ac_dut_ac_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) ac_dut_ac_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      74                  
     Required Time:=    4926                  
      Launch Clock:-       0                  
         Data Path:-    2659                  
             Slack:=    2267                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ac_dut_ac_out_reg[2]/CK -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ac_dut_ac_out_reg[2]/Q  -       CK->Q F     DFFRHQX1       6 19.2   329   400     400    (-,-) 
  db_dut_g8__8246/Y       -       A->Y  F     TBUFX4        10 34.2   155   238     638    (-,-) 
  drc_bufs4698/Y          -       A->Y  R     INVX1          3 10.0   164   136     773    (-,-) 
  drc_bufs4618/Y          -       A->Y  F     INVX1          9 25.6   431   279    1052    (-,-) 
  g4391__8428/Y           -       A1->Y F     OA21X1         1  4.5   100   279    1331    (-,-) 
  g4386__2398/Y           -       B->Y  F     OR2X1          3 10.0   184   196    1527    (-,-) 
  g4190__1666/Y           -       B0->Y F     OA21X1         1  4.5   100   157    1684    (-,-) 
  g4123__2346/Y           -       B->Y  F     OR2X1          3 10.0   184   196    1880    (-,-) 
  g4117__4733/Y           -       B0->Y F     OA21X1         1  4.5   100   157    2037    (-,-) 
  g4113__1881/Y           -       B->Y  F     OR2X1          3 10.0   184   196    2233    (-,-) 
  g4107__5122/Y           -       C1->Y R     AOI222X1       1  4.8   322   213    2447    (-,-) 
  g4099__8428/Y           -       B0->Y F     OAI2BB1X1      1  4.7   195   212    2659    (-,-) 
  ac_dut_ac_out_reg[5]/D  -       -     F     DFFRHQX1       1    -     -     0    2659    (-,-) 
#------------------------------------------------------------------------------------------------



Path 17: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[25][7]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[25][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4402__1881/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[25][7]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 18: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[25][6]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[25][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4402__1881/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[25][6]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 19: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[25][5]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[25][5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4402__1881/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[25][5]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 20: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[25][4]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[25][4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4402__1881/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[25][4]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 21: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[25][3]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[25][3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4402__1881/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[25][3]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 22: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[25][2]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[25][2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4402__1881/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[25][2]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 23: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[25][1]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[25][1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4402__1881/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[25][1]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 24: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[25][0]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[25][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4402__1881/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[25][0]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 25: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[17][7]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[17][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4398__5122/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[17][7]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 26: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[17][6]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[17][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4398__5122/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[17][6]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 27: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[17][5]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[17][5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4398__5122/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[17][5]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 28: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[17][4]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[17][4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4398__5122/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[17][4]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 29: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[17][3]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[17][3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4398__5122/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[17][3]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 30: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[17][2]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[17][2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4398__5122/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[17][2]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 31: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[17][1]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[17][1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4398__5122/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[17][1]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 32: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[17][0]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[17][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4398__5122/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[17][0]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 33: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[19][7]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[19][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4397__1705/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[19][7]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 34: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[19][6]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[19][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4397__1705/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[19][6]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 35: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[19][5]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[19][5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4397__1705/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[19][5]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 36: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[19][4]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[19][4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4397__1705/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[19][4]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 37: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[19][3]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[19][3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4397__1705/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[19][3]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 38: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[19][2]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[19][2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4397__1705/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[19][2]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 39: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[19][1]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[19][1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4397__1705/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[19][1]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 40: MET (2296 ps) Setup Check with Pin mem_dut_mem_reg[19][0]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[19][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2296                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4397__1705/Y             -       B->Y  F     NAND2X1        8 27.4   894   614    2256    (-,-) 
  mem_dut_mem_reg[19][0]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 41: MET (2298 ps) Setup Check with Pin mem_dut_mem_reg[27][7]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[27][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2298                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4394__3680/Y             -       B->Y  F     NAND2X1        8 27.4   891   614    2256    (-,-) 
  mem_dut_mem_reg[27][7]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 42: MET (2298 ps) Setup Check with Pin mem_dut_mem_reg[27][6]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[27][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2298                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4394__3680/Y             -       B->Y  F     NAND2X1        8 27.4   891   614    2256    (-,-) 
  mem_dut_mem_reg[27][6]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 43: MET (2298 ps) Setup Check with Pin mem_dut_mem_reg[27][5]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[27][5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2298                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4394__3680/Y             -       B->Y  F     NAND2X1        8 27.4   891   614    2256    (-,-) 
  mem_dut_mem_reg[27][5]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 44: MET (2298 ps) Setup Check with Pin mem_dut_mem_reg[27][4]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[27][4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2298                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4394__3680/Y             -       B->Y  F     NAND2X1        8 27.4   891   614    2256    (-,-) 
  mem_dut_mem_reg[27][4]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 45: MET (2298 ps) Setup Check with Pin mem_dut_mem_reg[27][3]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[27][3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2298                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4394__3680/Y             -       B->Y  F     NAND2X1        8 27.4   891   614    2256    (-,-) 
  mem_dut_mem_reg[27][3]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 46: MET (2298 ps) Setup Check with Pin mem_dut_mem_reg[27][2]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[27][2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2298                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4394__3680/Y             -       B->Y  F     NAND2X1        8 27.4   891   614    2256    (-,-) 
  mem_dut_mem_reg[27][2]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 47: MET (2298 ps) Setup Check with Pin mem_dut_mem_reg[27][1]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[27][1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2298                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4394__3680/Y             -       B->Y  F     NAND2X1        8 27.4   891   614    2256    (-,-) 
  mem_dut_mem_reg[27][1]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 48: MET (2298 ps) Setup Check with Pin mem_dut_mem_reg[27][0]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[27][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    2256                  
             Slack:=    2298                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK  -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q   -       CK->Q R     SDFFRHQX1      3  9.9   168   321     321    (-,-) 
  g3572__1666/Y             -       A->Y  R     MX2X1          6 18.2   287   312     633    (-,-) 
  g4477__1705/Y             -       B->Y  F     NAND2BX1       2  6.9   264   229     862    (-,-) 
  g4688__4319/Y             -       AN->Y F     NAND2BX1       5 15.5   524   398    1260    (-,-) 
  g4678__5107/Y             -       B->Y  R     NOR2X1         4 13.1   443   381    1642    (-,-) 
  g4394__3680/Y             -       B->Y  F     NAND2X1        8 27.4   891   614    2256    (-,-) 
  mem_dut_mem_reg[27][0]/SE -       -     F     SDFFQX1        8    -     -     0    2256    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 49: MET (2329 ps) Setup Check with Pin mem_dut_mem_reg[8][7]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[8][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2223                  
             Slack:=    2329                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q  -       CK->Q F     SDFFRHQX1      3  9.9   177   317     317    (-,-) 
  g3572__1666/Y            -       A->Y  F     MX2X1          6 18.2   319   318     635    (-,-) 
  g4478__5122/Y            -       B->Y  R     NOR2X1         2  7.5   268   231     866    (-,-) 
  g4686__6260/Y            -       B->Y  F     NAND2BX1       5 15.5   521   363    1229    (-,-) 
  g4672__6417/Y            -       B->Y  R     NOR2X1         4 13.1   443   380    1609    (-,-) 
  g4403__5115/Y            -       B->Y  F     NAND2X1        8 27.4   894   614    2223    (-,-) 
  mem_dut_mem_reg[8][7]/SE -       -     F     SDFFQX1        8    -     -     0    2223    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 50: MET (2329 ps) Setup Check with Pin mem_dut_mem_reg[8][6]/CK->SE
          Group: clk
     Startpoint: (R) ir_dut_operand_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_dut_mem_reg[8][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    2223                  
             Slack:=    2329                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_dut_operand_reg[4]/CK -       -     R     (arrival)    293    -     0     0       0    (-,-) 
  ir_dut_operand_reg[4]/Q  -       CK->Q F     SDFFRHQX1      3  9.9   177   317     317    (-,-) 
  g3572__1666/Y            -       A->Y  F     MX2X1          6 18.2   319   318     635    (-,-) 
  g4478__5122/Y            -       B->Y  R     NOR2X1         2  7.5   268   231     866    (-,-) 
  g4686__6260/Y            -       B->Y  F     NAND2BX1       5 15.5   521   363    1229    (-,-) 
  g4672__6417/Y            -       B->Y  R     NOR2X1         4 13.1   443   380    1609    (-,-) 
  g4403__5115/Y            -       B->Y  F     NAND2X1        8 27.4   894   614    2223    (-,-) 
  mem_dut_mem_reg[8][6]/SE -       -     F     SDFFQX1        8    -     -     0    2223    (-,-) 
#-------------------------------------------------------------------------------------------------

