# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do RISC-V_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying /home/voidknight/Downloads/Quartus/23.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/voidknight/Downloads/CPU_Q {/home/voidknight/Downloads/CPU_Q/RSArbiter.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:46:39 on Dec 02,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/voidknight/Downloads/CPU_Q" /home/voidknight/Downloads/CPU_Q/RSArbiter.sv 
# -- Compiling module RSArbiter
# 
# Top level modules:
# 	RSArbiter
# End time: 15:46:39 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/voidknight/Downloads/CPU_Q {/home/voidknight/Downloads/CPU_Q/regfileTest.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:46:39 on Dec 02,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/voidknight/Downloads/CPU_Q" /home/voidknight/Downloads/CPU_Q/regfileTest.sv 
# -- Compiling module regfileTest
# 
# Top level modules:
# 	regfileTest
# End time: 15:46:39 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  regfileTest
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" regfileTest 
# Start time: 15:46:40 on Dec 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: /home/voidknight/Downloads/CPU_Q/regfileTest.sv(28): Module 'register_file' is not defined.
#  For instance 'regFile' at path 'regfileTest'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./RISC-V_run_msim_rtl_verilog.do PAUSED at line 12
cd /home/voidknight/Downloads/CPU_Q
# reading modelsim.ini
vlog -reportprogress 300 -work work /home/voidknight/Downloads/CPU_Q/RSTest.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:47:09 on Dec 02,2024
# vlog -reportprogress 300 -work work /home/voidknight/Downloads/CPU_Q/RSTest.sv 
# -- Compiling module RSTest
# 
# Top level modules:
# 	RSTest
# End time: 15:47:09 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 100ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" work.RSTest
# vsim -t 100ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" work.RSTest 
# Start time: 15:46:40 on Dec 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Loading sv_std.std
# Loading work.RSTest(fast)
# Loading work.commonDataBus(fast__1)
# Loading work.ALURS(fast)
# Loading work.ALURStationEntry(fast)
# Loading work.ALUSelect(fast)
# Loading work.srcMux(fast)
# Loading work.srcMux(fast__1)
# Loading work.srcMux(fast__2)
run -all
# ** Error: Assertion error.
#    Time: 13 ns  Scope: RSTest File: /home/voidknight/Downloads/CPU_Q/RSTest.sv Line: 34
# ** Error: Assertion error.
#    Time: 13 ns  Scope: RSTest File: /home/voidknight/Downloads/CPU_Q/RSTest.sv Line: 36
#           x
#           x
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.RSTest(fast)
# Loading work.commonDataBus(fast__1)
# Loading work.ALURS(fast)
# Loading work.ALURStationEntry(fast)
# Loading work.ALUSelect(fast)
# Loading work.srcMux(fast)
# Loading work.srcMux(fast__1)
# Loading work.srcMux(fast__2)
add wave sim:/RSTest/*
run
run
run
run
run
run
run
run
vlog -reportprogress 300 -work work /home/voidknight/Downloads/CPU_Q/RSTest.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:59:30 on Dec 02,2024
# vlog -reportprogress 300 -work work /home/voidknight/Downloads/CPU_Q/RSTest.sv 
# -- Compiling module RSTest
# ** Error: /home/voidknight/Downloads/CPU_Q/RSTest.sv(31): (vlog-2730) Undefined variable: 'writeRequests'.
# End time: 15:59:30 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/voidknight/Downloads/CPU_Q/RSTest.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:59:54 on Dec 02,2024
# vlog -reportprogress 300 -work work /home/voidknight/Downloads/CPU_Q/RSTest.sv 
# -- Compiling module RSTest
# 
# Top level modules:
# 	RSTest
# End time: 15:59:54 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 100ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" work.RSTest
# End time: 16:00:16 on Dec 02,2024, Elapsed time: 0:13:36
# Errors: 0, Warnings: 1
# vsim -t 100ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" work.RSTest 
# Start time: 16:00:16 on Dec 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /home/voidknight/Downloads/CPU_Q/RSTest.sv(14): (vopt-2247) The implicit port connection (.*) did not find a matching port, net, variable or interface instance for port 'selected'.
# ** Error (suppressible): /home/voidknight/Downloads/CPU_Q/RSTest.sv(14): (vopt-2247) The implicit port connection (.*) did not find a matching port, net, variable or interface instance for port 'selectReq'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./RISC-V_run_msim_rtl_verilog.do PAUSED at line 12
vlog -reportprogress 300 -work work /home/voidknight/Downloads/CPU_Q/RSTest.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:01:09 on Dec 02,2024
# vlog -reportprogress 300 -work work /home/voidknight/Downloads/CPU_Q/RSTest.sv 
# -- Compiling module RSTest
# 
# Top level modules:
# 	RSTest
# End time: 16:01:10 on Dec 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -t 100ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" work.RSTest
# vsim -t 100ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" work.RSTest 
# Start time: 16:00:16 on Dec 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=2.
# Loading sv_std.std
# Loading work.RSTest(fast)
# Loading work.commonDataBus(fast__1)
# Loading work.ALURStationEntry(fast)
run -all
#           3
#           7
vlog -reportprogress 300 -work work /home/voidknight/Downloads/CPU_Q/RSTest.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:09:24 on Dec 02,2024
# vlog -reportprogress 300 -work work /home/voidknight/Downloads/CPU_Q/RSTest.sv 
# -- Compiling module RSTest
# 
# Top level modules:
# 	RSTest
# End time: 16:09:24 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.RSTest(fast)
# Loading work.commonDataBus(fast__1)
# Loading work.ALURStationEntry(fast)
run -all
#           3
#           7
# ** Error: Assertion error.
#    Time: 18 ns  Scope: RSTest File: /home/voidknight/Downloads/CPU_Q/RSTest.sv Line: 44
vlog -reportprogress 300 -work work /home/voidknight/Downloads/CPU_Q/RSTest.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:12:25 on Dec 02,2024
# vlog -reportprogress 300 -work work /home/voidknight/Downloads/CPU_Q/RSTest.sv 
# -- Compiling module RSTest
# 
# Top level modules:
# 	RSTest
# End time: 16:12:25 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.RSTest(fast)
# Loading work.commonDataBus(fast__1)
# Loading work.ALURStationEntry(fast)
run -all
#           3
#           7
# Load canceled
vlog -reportprogress 300 -work work /home/voidknight/Downloads/CPU_Q/RSTest.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:20:33 on Dec 02,2024
# vlog -reportprogress 300 -work work /home/voidknight/Downloads/CPU_Q/RSTest.sv 
# -- Compiling module RSTest
# 
# Top level modules:
# 	RSTest
# End time: 16:20:33 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.RSTest(fast)
# Loading work.commonDataBus(fast__1)
# Loading work.ALURStationEntry(fast)
run -all
#           3
#           7
# ** Error: Assertion error.
#    Time: 23 ns  Scope: RSTest File: /home/voidknight/Downloads/CPU_Q/RSTest.sv Line: 54
# ** Error: Assertion error.
#    Time: 23 ns  Scope: RSTest File: /home/voidknight/Downloads/CPU_Q/RSTest.sv Line: 55
