
Loading design for application trce from file p3041_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200ZE
Package:     WLCSP25
Performance: 1
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Wed Jun 15 22:29:44 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o P3041_impl1.twr -gui -msgset C:/Kevan/A3041/P3041/promote.xml P3041_impl1.ncd P3041_impl1.prf 
Design file:     p3041_impl1.ncd
Preference file: p3041_impl1.prf
Device,speed:    LCMXO2-1200ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "FCK" 10.000000 MHz ;
            7 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 33.951ns (weighted slack = 67.902ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[4]  (to FCK +)

   Delay:              15.967ns  (17.5% logic, 82.5% route), 3 logic levels.

 Constraint Details:

     15.967ns physical path delay SLICE_185 to xdac[4]_MGIOL meets
     50.000ns delay constraint less
     -0.273ns skew and
      0.355ns DO_SET requirement (totaling 49.918ns) by 33.951ns

 Physical Path Details:

      Data path SLICE_185 to xdac[4]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R2C13B.CLK to      R2C13B.Q0 SLICE_185 (from FCK)
ROUTE        34     8.825      R2C13B.Q0 to       R9C7C.A1 TCK_1
CTOF_DEL    ---     0.920       R9C7C.A1 to       R9C7C.F1 SLICE_546
ROUTE         3     1.574       R9C7C.F1 to       R9C7D.A0 N_4_0
CTOF_DEL    ---     0.920       R9C7D.A0 to       R9C7D.F0 SLICE_587
ROUTE         1     2.776       R9C7D.F0 to   IOL_B9A.OPOS Frequency_Modulation.xdac_4[4] (to FCK)
                  --------
                   15.967   (17.5% logic, 82.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     5.960      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    5.960   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_41 to xdac[4]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     6.233      R8C12C.Q1 to    IOL_B9A.CLK FCK
                  --------
                    6.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.204ns (weighted slack = 68.408ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[2]  (to FCK +)

   Delay:              15.714ns  (17.8% logic, 82.2% route), 3 logic levels.

 Constraint Details:

     15.714ns physical path delay SLICE_185 to xdac[2]_MGIOL meets
     50.000ns delay constraint less
     -0.273ns skew and
      0.355ns DO_SET requirement (totaling 49.918ns) by 34.204ns

 Physical Path Details:

      Data path SLICE_185 to xdac[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R2C13B.CLK to      R2C13B.Q0 SLICE_185 (from FCK)
ROUTE        34     8.825      R2C13B.Q0 to       R9C7C.A1 TCK_1
CTOF_DEL    ---     0.920       R9C7C.A1 to       R9C7C.F1 SLICE_546
ROUTE         3     1.654       R9C7C.F1 to       R9C7D.B1 N_4_0
CTOF_DEL    ---     0.920       R9C7D.B1 to       R9C7D.F1 SLICE_587
ROUTE         1     2.443       R9C7D.F1 to   IOL_B6C.OPOS Frequency_Modulation.xdac_4[2] (to FCK)
                  --------
                   15.714   (17.8% logic, 82.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     5.960      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    5.960   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_41 to xdac[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     6.233      R8C12C.Q1 to    IOL_B6C.CLK FCK
                  --------
                    6.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.445ns (weighted slack = 68.890ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[3]  (to FCK +)

   Delay:              15.473ns  (18.0% logic, 82.0% route), 3 logic levels.

 Constraint Details:

     15.473ns physical path delay SLICE_185 to xdac[3]_MGIOL meets
     50.000ns delay constraint less
     -0.273ns skew and
      0.355ns DO_SET requirement (totaling 49.918ns) by 34.445ns

 Physical Path Details:

      Data path SLICE_185 to xdac[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R2C13B.CLK to      R2C13B.Q0 SLICE_185 (from FCK)
ROUTE        34     8.825      R2C13B.Q0 to       R9C7C.A1 TCK_1
CTOF_DEL    ---     0.920       R9C7C.A1 to       R9C7C.F1 SLICE_546
ROUTE         3     1.080       R9C7C.F1 to       R9C7C.C0 N_4_0
CTOF_DEL    ---     0.920       R9C7C.C0 to       R9C7C.F0 SLICE_546
ROUTE         1     2.776       R9C7C.F0 to   IOL_B4C.OPOS Frequency_Modulation.xdac_4[3] (to FCK)
                  --------
                   15.473   (18.0% logic, 82.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     5.960      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    5.960   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_41 to xdac[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     6.233      R8C12C.Q1 to    IOL_B4C.CLK FCK
                  --------
                    6.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 36.207ns (weighted slack = 72.414ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        Frequency_Modulation.FHI_0io  (to FCK +)

   Delay:              13.711ns  (13.7% logic, 86.3% route), 2 logic levels.

 Constraint Details:

     13.711ns physical path delay SLICE_185 to TP4_MGIOL meets
     50.000ns delay constraint less
     -0.273ns skew and
      0.355ns DO_SET requirement (totaling 49.918ns) by 36.207ns

 Physical Path Details:

      Data path SLICE_185 to TP4_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R2C13B.CLK to      R2C13B.Q0 SLICE_185 (from FCK)
ROUTE        34     8.422      R2C13B.Q0 to       R2C5B.C0 TCK_1
CTOF_DEL    ---     0.920       R2C5B.C0 to       R2C5B.F0 SLICE_667
ROUTE         1     3.417       R2C5B.F0 to  IOL_T11C.OPOS Frequency_Modulation.un167_txb (to FCK)
                  --------
                   13.711   (13.7% logic, 86.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     5.960      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    5.960   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_41 to TP4_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     6.233      R8C12C.Q1 to   IOL_T11C.CLK FCK
                  --------
                    6.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 36.434ns (weighted slack = 72.868ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[0]  (to FCK +)

   Delay:              13.484ns  (13.9% logic, 86.1% route), 2 logic levels.

 Constraint Details:

     13.484ns physical path delay SLICE_185 to xdac[0]_MGIOL meets
     50.000ns delay constraint less
     -0.273ns skew and
      0.355ns DO_SET requirement (totaling 49.918ns) by 36.434ns

 Physical Path Details:

      Data path SLICE_185 to xdac[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R2C13B.CLK to      R2C13B.Q0 SLICE_185 (from FCK)
ROUTE        34     8.208      R2C13B.Q0 to       R2C7B.A0 TCK_1
CTOF_DEL    ---     0.920       R2C7B.A0 to       R2C7B.F0 SLICE_591
ROUTE         1     3.404       R2C7B.F0 to  IOL_T10C.OPOS Frequency_Modulation.xdac_4[0] (to FCK)
                  --------
                   13.484   (13.9% logic, 86.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     5.960      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    5.960   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_41 to xdac[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     6.233      R8C12C.Q1 to   IOL_T10C.CLK FCK
                  --------
                    6.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 36.434ns (weighted slack = 72.868ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[1]  (to FCK +)

   Delay:              13.484ns  (13.9% logic, 86.1% route), 2 logic levels.

 Constraint Details:

     13.484ns physical path delay SLICE_185 to xdac[1]_MGIOL meets
     50.000ns delay constraint less
     -0.273ns skew and
      0.355ns DO_SET requirement (totaling 49.918ns) by 36.434ns

 Physical Path Details:

      Data path SLICE_185 to xdac[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R2C13B.CLK to      R2C13B.Q0 SLICE_185 (from FCK)
ROUTE        34     8.208      R2C13B.Q0 to       R2C7B.A1 TCK_1
CTOF_DEL    ---     0.920       R2C7B.A1 to       R2C7B.F1 SLICE_591
ROUTE         1     3.404       R2C7B.F1 to  IOL_T10D.OPOS Frequency_Modulation.xdac_4[1] (to FCK)
                  --------
                   13.484   (13.9% logic, 86.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     5.960      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    5.960   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_41 to xdac[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     6.233      R8C12C.Q1 to   IOL_T10D.CLK FCK
                  --------
                    6.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 96.106ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        TCK  (to FCK -)

   Delay:               3.464ns  (54.0% logic, 46.0% route), 2 logic levels.

 Constraint Details:

      3.464ns physical path delay SLICE_185 to SLICE_185 meets
    100.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 99.570ns) by 96.106ns

 Physical Path Details:

      Data path SLICE_185 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R2C13B.CLK to      R2C13B.Q0 SLICE_185 (from FCK)
ROUTE        34     1.592      R2C13B.Q0 to      R2C13B.A0 TCK_1
CTOF_DEL    ---     0.920      R2C13B.A0 to      R2C13B.F0 SLICE_185
ROUTE         1     0.000      R2C13B.F0 to     R2C13B.DI0 TCK_i (to FCK)
                  --------
                    3.464   (54.0% logic, 46.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     5.960      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    5.960   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     5.960      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    5.960   (0.0% logic, 100.0% route), 0 logic levels.

Report:   31.155MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "RCK_c" 0.032000 MHz ;
            2581 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 15606.107ns (weighted slack = 31212.214ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Synchronize_RP.RPS_0io  (from RCK_c -)
   Destination:    FF         Data in        state_6[5]  (to RCK_c +)

   Delay:              18.190ns  (37.0% logic, 63.0% route), 7 logic levels.

 Constraint Details:

     18.190ns physical path delay RP_MGIOL to SLICE_62 meets
    15625.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 15624.297ns) by 15606.107ns

 Physical Path Details:

      Data path RP_MGIOL to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.284   IOL_B11A.CLK to    IOL_B11A.IN RP_MGIOL (from RCK_c)
ROUTE        31     6.889    IOL_B11A.IN to       R8C5D.A1 Synchronize_RP.RPS
CTOF_DEL    ---     0.920       R8C5D.A1 to       R8C5D.F1 SLICE_206
ROUTE         1     2.214       R8C5D.F1 to       R8C4B.A0 next_state_cnst_5_0_.m8_i_2
CTOF_DEL    ---     0.920       R8C4B.A0 to       R8C4B.F0 SLICE_542
ROUTE         1     2.365       R8C4B.F0 to       R8C3A.B1 m8_i
C1TOFCO_DE  ---     1.789       R8C3A.B1 to      R8C3A.FCO SLICE_65
ROUTE         1     0.000      R8C3A.FCO to      R8C3B.FCI state_6_cry[0]
FCITOFCO_D  ---     0.316      R8C3B.FCI to      R8C3B.FCO SLICE_64
ROUTE         1     0.000      R8C3B.FCO to      R8C3C.FCI state_6_cry[2]
FCITOFCO_D  ---     0.316      R8C3C.FCI to      R8C3C.FCO SLICE_63
ROUTE         1     0.000      R8C3C.FCO to      R8C3D.FCI state_6_cry[4]
FCITOF0_DE  ---     1.177      R8C3D.FCI to       R8C3D.F0 SLICE_62
ROUTE         1     0.000       R8C3D.F0 to      R8C3D.DI0 state_6_s[5] (to RCK_c)
                  --------
                   18.190   (37.0% logic, 63.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to RP_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.901       E1.PADDI to   IOL_B11A.CLK RCK_c
                  --------
                   10.901   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.628       E1.PADDI to      R8C3D.CLK RCK_c
                  --------
                   10.628   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15606.306ns (weighted slack = 31212.612ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Synchronize_RP.RPS_0io  (from RCK_c -)
   Destination:    FF         Data in        state_6[4]  (to RCK_c +)

   Delay:              17.991ns  (36.3% logic, 63.7% route), 6 logic levels.

 Constraint Details:

     17.991ns physical path delay RP_MGIOL to SLICE_63 meets
    15625.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 15624.297ns) by 15606.306ns

 Physical Path Details:

      Data path RP_MGIOL to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.284   IOL_B11A.CLK to    IOL_B11A.IN RP_MGIOL (from RCK_c)
ROUTE        31     6.889    IOL_B11A.IN to       R8C5D.A1 Synchronize_RP.RPS
CTOF_DEL    ---     0.920       R8C5D.A1 to       R8C5D.F1 SLICE_206
ROUTE         1     2.214       R8C5D.F1 to       R8C4B.A0 next_state_cnst_5_0_.m8_i_2
CTOF_DEL    ---     0.920       R8C4B.A0 to       R8C4B.F0 SLICE_542
ROUTE         1     2.365       R8C4B.F0 to       R8C3A.B1 m8_i
C1TOFCO_DE  ---     1.789       R8C3A.B1 to      R8C3A.FCO SLICE_65
ROUTE         1     0.000      R8C3A.FCO to      R8C3B.FCI state_6_cry[0]
FCITOFCO_D  ---     0.316      R8C3B.FCI to      R8C3B.FCO SLICE_64
ROUTE         1     0.000      R8C3B.FCO to      R8C3C.FCI state_6_cry[2]
FCITOF1_DE  ---     1.294      R8C3C.FCI to       R8C3C.F1 SLICE_63
ROUTE         1     0.000       R8C3C.F1 to      R8C3C.DI1 state_6_s[4] (to RCK_c)
                  --------
                   17.991   (36.3% logic, 63.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to RP_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.901       E1.PADDI to   IOL_B11A.CLK RCK_c
                  --------
                   10.901   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.628       E1.PADDI to      R8C3C.CLK RCK_c
                  --------
                   10.628   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15606.423ns (weighted slack = 31212.846ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Synchronize_RP.RPS_0io  (from RCK_c -)
   Destination:    FF         Data in        state_6[3]  (to RCK_c +)

   Delay:              17.874ns  (35.8% logic, 64.2% route), 6 logic levels.

 Constraint Details:

     17.874ns physical path delay RP_MGIOL to SLICE_63 meets
    15625.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 15624.297ns) by 15606.423ns

 Physical Path Details:

      Data path RP_MGIOL to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.284   IOL_B11A.CLK to    IOL_B11A.IN RP_MGIOL (from RCK_c)
ROUTE        31     6.889    IOL_B11A.IN to       R8C5D.A1 Synchronize_RP.RPS
CTOF_DEL    ---     0.920       R8C5D.A1 to       R8C5D.F1 SLICE_206
ROUTE         1     2.214       R8C5D.F1 to       R8C4B.A0 next_state_cnst_5_0_.m8_i_2
CTOF_DEL    ---     0.920       R8C4B.A0 to       R8C4B.F0 SLICE_542
ROUTE         1     2.365       R8C4B.F0 to       R8C3A.B1 m8_i
C1TOFCO_DE  ---     1.789       R8C3A.B1 to      R8C3A.FCO SLICE_65
ROUTE         1     0.000      R8C3A.FCO to      R8C3B.FCI state_6_cry[0]
FCITOFCO_D  ---     0.316      R8C3B.FCI to      R8C3B.FCO SLICE_64
ROUTE         1     0.000      R8C3B.FCO to      R8C3C.FCI state_6_cry[2]
FCITOF0_DE  ---     1.177      R8C3C.FCI to       R8C3C.F0 SLICE_63
ROUTE         1     0.000       R8C3C.F0 to      R8C3C.DI0 state_6_s[3] (to RCK_c)
                  --------
                   17.874   (35.8% logic, 64.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to RP_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.901       E1.PADDI to   IOL_B11A.CLK RCK_c
                  --------
                   10.901   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.628       E1.PADDI to      R8C3C.CLK RCK_c
                  --------
                   10.628   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15606.525ns (weighted slack = 31213.050ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Synchronize_RP.RPS_0io  (from RCK_c -)
   Destination:    FF         Data in        state_6[5]  (to RCK_c +)

   Delay:              17.772ns  (37.8% logic, 62.2% route), 7 logic levels.

 Constraint Details:

     17.772ns physical path delay RP_MGIOL to SLICE_62 meets
    15625.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 15624.297ns) by 15606.525ns

 Physical Path Details:

      Data path RP_MGIOL to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.284   IOL_B11A.CLK to    IOL_B11A.IN RP_MGIOL (from RCK_c)
ROUTE        31     6.965    IOL_B11A.IN to       R7C4B.A0 Synchronize_RP.RPS
CTOF_DEL    ---     0.920       R7C4B.A0 to       R7C4B.F0 SLICE_551
ROUTE         1     1.720       R7C4B.F0 to       R8C4B.C0 N_574
CTOF_DEL    ---     0.920       R8C4B.C0 to       R8C4B.F0 SLICE_542
ROUTE         1     2.365       R8C4B.F0 to       R8C3A.B1 m8_i
C1TOFCO_DE  ---     1.789       R8C3A.B1 to      R8C3A.FCO SLICE_65
ROUTE         1     0.000      R8C3A.FCO to      R8C3B.FCI state_6_cry[0]
FCITOFCO_D  ---     0.316      R8C3B.FCI to      R8C3B.FCO SLICE_64
ROUTE         1     0.000      R8C3B.FCO to      R8C3C.FCI state_6_cry[2]
FCITOFCO_D  ---     0.316      R8C3C.FCI to      R8C3C.FCO SLICE_63
ROUTE         1     0.000      R8C3C.FCO to      R8C3D.FCI state_6_cry[4]
FCITOF0_DE  ---     1.177      R8C3D.FCI to       R8C3D.F0 SLICE_62
ROUTE         1     0.000       R8C3D.F0 to      R8C3D.DI0 state_6_s[5] (to RCK_c)
                  --------
                   17.772   (37.8% logic, 62.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to RP_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.901       E1.PADDI to   IOL_B11A.CLK RCK_c
                  --------
                   10.901   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.628       E1.PADDI to      R8C3D.CLK RCK_c
                  --------
                   10.628   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15606.622ns (weighted slack = 31213.244ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Synchronize_RP.RPS_0io  (from RCK_c -)
   Destination:    FF         Data in        state_6[2]  (to RCK_c +)

   Delay:              17.675ns  (35.1% logic, 64.9% route), 5 logic levels.

 Constraint Details:

     17.675ns physical path delay RP_MGIOL to SLICE_64 meets
    15625.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 15624.297ns) by 15606.622ns

 Physical Path Details:

      Data path RP_MGIOL to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.284   IOL_B11A.CLK to    IOL_B11A.IN RP_MGIOL (from RCK_c)
ROUTE        31     6.889    IOL_B11A.IN to       R8C5D.A1 Synchronize_RP.RPS
CTOF_DEL    ---     0.920       R8C5D.A1 to       R8C5D.F1 SLICE_206
ROUTE         1     2.214       R8C5D.F1 to       R8C4B.A0 next_state_cnst_5_0_.m8_i_2
CTOF_DEL    ---     0.920       R8C4B.A0 to       R8C4B.F0 SLICE_542
ROUTE         1     2.365       R8C4B.F0 to       R8C3A.B1 m8_i
C1TOFCO_DE  ---     1.789       R8C3A.B1 to      R8C3A.FCO SLICE_65
ROUTE         1     0.000      R8C3A.FCO to      R8C3B.FCI state_6_cry[0]
FCITOF1_DE  ---     1.294      R8C3B.FCI to       R8C3B.F1 SLICE_64
ROUTE         1     0.000       R8C3B.F1 to      R8C3B.DI1 state_6_s[2] (to RCK_c)
                  --------
                   17.675   (35.1% logic, 64.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to RP_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.901       E1.PADDI to   IOL_B11A.CLK RCK_c
                  --------
                   10.901   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.628       E1.PADDI to      R8C3B.CLK RCK_c
                  --------
                   10.628   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15606.724ns (weighted slack = 31213.448ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Synchronize_RP.RPS_0io  (from RCK_c -)
   Destination:    FF         Data in        state_6[4]  (to RCK_c +)

   Delay:              17.573ns  (37.1% logic, 62.9% route), 6 logic levels.

 Constraint Details:

     17.573ns physical path delay RP_MGIOL to SLICE_63 meets
    15625.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 15624.297ns) by 15606.724ns

 Physical Path Details:

      Data path RP_MGIOL to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.284   IOL_B11A.CLK to    IOL_B11A.IN RP_MGIOL (from RCK_c)
ROUTE        31     6.965    IOL_B11A.IN to       R7C4B.A0 Synchronize_RP.RPS
CTOF_DEL    ---     0.920       R7C4B.A0 to       R7C4B.F0 SLICE_551
ROUTE         1     1.720       R7C4B.F0 to       R8C4B.C0 N_574
CTOF_DEL    ---     0.920       R8C4B.C0 to       R8C4B.F0 SLICE_542
ROUTE         1     2.365       R8C4B.F0 to       R8C3A.B1 m8_i
C1TOFCO_DE  ---     1.789       R8C3A.B1 to      R8C3A.FCO SLICE_65
ROUTE         1     0.000      R8C3A.FCO to      R8C3B.FCI state_6_cry[0]
FCITOFCO_D  ---     0.316      R8C3B.FCI to      R8C3B.FCO SLICE_64
ROUTE         1     0.000      R8C3B.FCO to      R8C3C.FCI state_6_cry[2]
FCITOF1_DE  ---     1.294      R8C3C.FCI to       R8C3C.F1 SLICE_63
ROUTE         1     0.000       R8C3C.F1 to      R8C3C.DI1 state_6_s[4] (to RCK_c)
                  --------
                   17.573   (37.1% logic, 62.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to RP_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.901       E1.PADDI to   IOL_B11A.CLK RCK_c
                  --------
                   10.901   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.628       E1.PADDI to      R8C3C.CLK RCK_c
                  --------
                   10.628   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15606.739ns (weighted slack = 31213.478ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Synchronize_RP.RPS_0io  (from RCK_c -)
   Destination:    FF         Data in        state_6[1]  (to RCK_c +)

   Delay:              17.558ns  (34.7% logic, 65.3% route), 5 logic levels.

 Constraint Details:

     17.558ns physical path delay RP_MGIOL to SLICE_64 meets
    15625.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 15624.297ns) by 15606.739ns

 Physical Path Details:

      Data path RP_MGIOL to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.284   IOL_B11A.CLK to    IOL_B11A.IN RP_MGIOL (from RCK_c)
ROUTE        31     6.889    IOL_B11A.IN to       R8C5D.A1 Synchronize_RP.RPS
CTOF_DEL    ---     0.920       R8C5D.A1 to       R8C5D.F1 SLICE_206
ROUTE         1     2.214       R8C5D.F1 to       R8C4B.A0 next_state_cnst_5_0_.m8_i_2
CTOF_DEL    ---     0.920       R8C4B.A0 to       R8C4B.F0 SLICE_542
ROUTE         1     2.365       R8C4B.F0 to       R8C3A.B1 m8_i
C1TOFCO_DE  ---     1.789       R8C3A.B1 to      R8C3A.FCO SLICE_65
ROUTE         1     0.000      R8C3A.FCO to      R8C3B.FCI state_6_cry[0]
FCITOF0_DE  ---     1.177      R8C3B.FCI to       R8C3B.F0 SLICE_64
ROUTE         1     0.000       R8C3B.F0 to      R8C3B.DI0 state_6_s[1] (to RCK_c)
                  --------
                   17.558   (34.7% logic, 65.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to RP_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.901       E1.PADDI to   IOL_B11A.CLK RCK_c
                  --------
                   10.901   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.628       E1.PADDI to      R8C3B.CLK RCK_c
                  --------
                   10.628   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15606.841ns (weighted slack = 31213.682ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Synchronize_RP.RPS_0io  (from RCK_c -)
   Destination:    FF         Data in        state_6[3]  (to RCK_c +)

   Delay:              17.456ns  (36.7% logic, 63.3% route), 6 logic levels.

 Constraint Details:

     17.456ns physical path delay RP_MGIOL to SLICE_63 meets
    15625.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 15624.297ns) by 15606.841ns

 Physical Path Details:

      Data path RP_MGIOL to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.284   IOL_B11A.CLK to    IOL_B11A.IN RP_MGIOL (from RCK_c)
ROUTE        31     6.965    IOL_B11A.IN to       R7C4B.A0 Synchronize_RP.RPS
CTOF_DEL    ---     0.920       R7C4B.A0 to       R7C4B.F0 SLICE_551
ROUTE         1     1.720       R7C4B.F0 to       R8C4B.C0 N_574
CTOF_DEL    ---     0.920       R8C4B.C0 to       R8C4B.F0 SLICE_542
ROUTE         1     2.365       R8C4B.F0 to       R8C3A.B1 m8_i
C1TOFCO_DE  ---     1.789       R8C3A.B1 to      R8C3A.FCO SLICE_65
ROUTE         1     0.000      R8C3A.FCO to      R8C3B.FCI state_6_cry[0]
FCITOFCO_D  ---     0.316      R8C3B.FCI to      R8C3B.FCO SLICE_64
ROUTE         1     0.000      R8C3B.FCO to      R8C3C.FCI state_6_cry[2]
FCITOF0_DE  ---     1.177      R8C3C.FCI to       R8C3C.F0 SLICE_63
ROUTE         1     0.000       R8C3C.F0 to      R8C3C.DI0 state_6_s[3] (to RCK_c)
                  --------
                   17.456   (36.7% logic, 63.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to RP_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.901       E1.PADDI to   IOL_B11A.CLK RCK_c
                  --------
                   10.901   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.628       E1.PADDI to      R8C3C.CLK RCK_c
                  --------
                   10.628   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15607.040ns (weighted slack = 31214.080ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Synchronize_RP.RPS_0io  (from RCK_c -)
   Destination:    FF         Data in        state_6[2]  (to RCK_c +)

   Delay:              17.257ns  (36.0% logic, 64.0% route), 5 logic levels.

 Constraint Details:

     17.257ns physical path delay RP_MGIOL to SLICE_64 meets
    15625.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 15624.297ns) by 15607.040ns

 Physical Path Details:

      Data path RP_MGIOL to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.284   IOL_B11A.CLK to    IOL_B11A.IN RP_MGIOL (from RCK_c)
ROUTE        31     6.965    IOL_B11A.IN to       R7C4B.A0 Synchronize_RP.RPS
CTOF_DEL    ---     0.920       R7C4B.A0 to       R7C4B.F0 SLICE_551
ROUTE         1     1.720       R7C4B.F0 to       R8C4B.C0 N_574
CTOF_DEL    ---     0.920       R8C4B.C0 to       R8C4B.F0 SLICE_542
ROUTE         1     2.365       R8C4B.F0 to       R8C3A.B1 m8_i
C1TOFCO_DE  ---     1.789       R8C3A.B1 to      R8C3A.FCO SLICE_65
ROUTE         1     0.000      R8C3A.FCO to      R8C3B.FCI state_6_cry[0]
FCITOF1_DE  ---     1.294      R8C3B.FCI to       R8C3B.F1 SLICE_64
ROUTE         1     0.000       R8C3B.F1 to      R8C3B.DI1 state_6_s[2] (to RCK_c)
                  --------
                   17.257   (36.0% logic, 64.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to RP_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.901       E1.PADDI to   IOL_B11A.CLK RCK_c
                  --------
                   10.901   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.628       E1.PADDI to      R8C3B.CLK RCK_c
                  --------
                   10.628   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15607.157ns (weighted slack = 31214.314ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Synchronize_RP.RPS_0io  (from RCK_c -)
   Destination:    FF         Data in        state_6[1]  (to RCK_c +)

   Delay:              17.140ns  (35.5% logic, 64.5% route), 5 logic levels.

 Constraint Details:

     17.140ns physical path delay RP_MGIOL to SLICE_64 meets
    15625.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 15624.297ns) by 15607.157ns

 Physical Path Details:

      Data path RP_MGIOL to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.284   IOL_B11A.CLK to    IOL_B11A.IN RP_MGIOL (from RCK_c)
ROUTE        31     6.965    IOL_B11A.IN to       R7C4B.A0 Synchronize_RP.RPS
CTOF_DEL    ---     0.920       R7C4B.A0 to       R7C4B.F0 SLICE_551
ROUTE         1     1.720       R7C4B.F0 to       R8C4B.C0 N_574
CTOF_DEL    ---     0.920       R8C4B.C0 to       R8C4B.F0 SLICE_542
ROUTE         1     2.365       R8C4B.F0 to       R8C3A.B1 m8_i
C1TOFCO_DE  ---     1.789       R8C3A.B1 to      R8C3A.FCO SLICE_65
ROUTE         1     0.000      R8C3A.FCO to      R8C3B.FCI state_6_cry[0]
FCITOF0_DE  ---     1.177      R8C3B.FCI to       R8C3B.F0 SLICE_64
ROUTE         1     0.000       R8C3B.F0 to      R8C3B.DI0 state_6_s[1] (to RCK_c)
                  --------
                   17.140   (35.5% logic, 64.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to RP_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.901       E1.PADDI to   IOL_B11A.CLK RCK_c
                  --------
                   10.901   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68    10.628       E1.PADDI to      R8C3B.CLK RCK_c
                  --------
                   10.628   (0.0% logic, 100.0% route), 0 logic levels.

Report:   26.465MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "CK" 5.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 38.604ns (weighted slack = 77.208ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           ROM/ROM_0_0_2_1(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              60.693ns  (35.4% logic, 64.6% route), 13 logic levels.

 Constraint Details:

     60.693ns physical path delay ROM/ROM_0_0_2_1 to CPU/SLICE_113 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 38.604ns

 Physical Path Details:

      Data path ROM/ROM_0_0_2_1 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566  EBR_R6C7.CLKA to  EBR_R6C7.DOA0 ROM/ROM_0_0_2_1 (from CK)
ROUTE        35     8.853  EBR_R6C7.DOA0 to      R2C18A.B1 prog_data[4]
CTOF_DEL    ---     0.920      R2C18A.B1 to      R2C18A.F1 CPU/SLICE_585
ROUTE         1     2.288      R2C18A.F1 to      R2C18D.B1 CPU/un637_state_2
CTOF_DEL    ---     0.920      R2C18D.B1 to      R2C18D.F1 CPU/SLICE_364
ROUTE         1     0.999      R2C18D.F1 to      R2C18D.C0 CPU/un637_state
CTOF_DEL    ---     0.920      R2C18D.C0 to      R2C18D.F0 CPU/SLICE_364
ROUTE         2     3.515      R2C18D.F0 to      R3C17B.D1 CPU/un635_state
CTOF_DEL    ---     0.920      R3C17B.D1 to      R3C17B.F1 CPU/SLICE_514
ROUTE         8     2.335      R3C17B.F1 to      R3C16D.A1 CPU/alu_in_x_4_sqmuxa
CTOF_DEL    ---     0.920      R3C16D.A1 to      R3C16D.F1 CPU/SLICE_504
ROUTE         1     0.999      R3C16D.F1 to      R3C16D.C0 CPU/alu_in_x_iv_2[0]
CTOF_DEL    ---     0.920      R3C16D.C0 to      R3C16D.F0 CPU/SLICE_504
ROUTE         4     3.007      R3C16D.F0 to      R3C18B.A0 CPU/alu_in_x_iv_4[0]
CTOF_DEL    ---     0.920      R3C18B.A0 to      R3C18B.F0 CPU/SLICE_412
ROUTE         3     3.002      R3C18B.F0 to      R2C20A.A0 CPU/alu_in_x[0]
CTOOFX_DEL  ---     1.354      R2C20A.A0 to    R2C20A.OFX0 CPU/result_1_7[0]/SLICE_294
ROUTE         1     2.365    R2C20A.OFX0 to      R3C20B.B0 CPU/N_371
CTOOFX_DEL  ---     1.354      R3C20B.B0 to    R3C20B.OFX0 CPU/result_1[0]/SLICE_278
ROUTE         5     8.105    R3C20B.OFX0 to      R9C16A.B0 CPU/alu_out[0]
CTOF_DEL    ---     0.920      R9C16A.B0 to      R9C16A.F0 CPU/SLICE_447
ROUTE         1     2.752      R9C16A.F0 to      R7C14D.C1 CPU/next_flag_z_2_m_0
CTOF_DEL    ---     0.920      R7C14D.C1 to      R7C14D.F1 CPU/SLICE_113
ROUTE         1     0.999      R7C14D.F1 to      R7C14D.C0 CPU/next_flag_z_2_m_5
CTOF_DEL    ---     0.920      R7C14D.C0 to      R7C14D.F0 CPU/SLICE_113
ROUTE         1     0.000      R7C14D.F0 to     R7C14D.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   60.693   (35.4% logic, 64.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to ROM/ROM_0_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.942      R2C13B.F1 to  EBR_R6C7.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.669      R2C13B.F1 to     R7C14D.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.665ns (weighted slack = 79.330ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           ROM/ROM_0_0_1_2(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              59.632ns  (34.5% logic, 65.5% route), 12 logic levels.

 Constraint Details:

     59.632ns physical path delay ROM/ROM_0_0_1_2 to CPU/SLICE_113 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 39.665ns

 Physical Path Details:

      Data path ROM/ROM_0_0_1_2 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566 EBR_R6C14.CLKA to EBR_R6C14.DOA1 ROM/ROM_0_0_1_2 (from CK)
ROUTE        35     7.311 EBR_R6C14.DOA1 to      R2C18B.C0 prog_data[3]
CTOF_DEL    ---     0.920      R2C18B.C0 to      R2C18B.F0 CPU/SLICE_631
ROUTE         2     4.486      R2C18B.F0 to      R2C16A.D1 CPU/un647_state_3
CTOF_DEL    ---     0.920      R2C16A.D1 to      R2C16A.F1 CPU/SLICE_515
ROUTE         2     2.249      R2C16A.F1 to      R2C16A.A0 CPU/un648_state
CTOF_DEL    ---     0.920      R2C16A.A0 to      R2C16A.F0 CPU/SLICE_515
ROUTE         1     3.326      R2C16A.F0 to      R3C18B.B1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920      R3C18B.B1 to      R3C18B.F1 CPU/SLICE_412
ROUTE        15     3.610      R3C18B.F1 to      R4C21C.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920      R4C21C.B0 to      R4C21C.F0 CPU/SLICE_653
ROUTE         2     1.524      R4C21C.F0 to      R3C21C.D1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920      R3C21C.D1 to      R3C21C.F1 CPU/SLICE_485
ROUTE         6     2.351      R3C21C.F1 to      R2C20A.D0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354      R2C20A.D0 to    R2C20A.OFX0 CPU/result_1_7[0]/SLICE_294
ROUTE         1     2.365    R2C20A.OFX0 to      R3C20B.B0 CPU/N_371
CTOOFX_DEL  ---     1.354      R3C20B.B0 to    R3C20B.OFX0 CPU/result_1[0]/SLICE_278
ROUTE         5     8.105    R3C20B.OFX0 to      R9C16A.B0 CPU/alu_out[0]
CTOF_DEL    ---     0.920      R9C16A.B0 to      R9C16A.F0 CPU/SLICE_447
ROUTE         1     2.752      R9C16A.F0 to      R7C14D.C1 CPU/next_flag_z_2_m_0
CTOF_DEL    ---     0.920      R7C14D.C1 to      R7C14D.F1 CPU/SLICE_113
ROUTE         1     0.999      R7C14D.F1 to      R7C14D.C0 CPU/next_flag_z_2_m_5
CTOF_DEL    ---     0.920      R7C14D.C0 to      R7C14D.F0 CPU/SLICE_113
ROUTE         1     0.000      R7C14D.F0 to     R7C14D.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   59.632   (34.5% logic, 65.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to ROM/ROM_0_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.942      R2C13B.F1 to EBR_R6C14.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.669      R2C13B.F1 to     R7C14D.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.770ns (weighted slack = 79.540ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           ROM/ROM_0_0_2_1(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              59.527ns  (34.5% logic, 65.5% route), 12 logic levels.

 Constraint Details:

     59.527ns physical path delay ROM/ROM_0_0_2_1 to CPU/SLICE_113 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 39.770ns

 Physical Path Details:

      Data path ROM/ROM_0_0_2_1 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566  EBR_R6C7.CLKA to  EBR_R6C7.DOA0 ROM/ROM_0_0_2_1 (from CK)
ROUTE        35     8.853  EBR_R6C7.DOA0 to      R2C18A.B0 prog_data[4]
CTOF_DEL    ---     0.920      R2C18A.B0 to      R2C18A.F0 CPU/SLICE_585
ROUTE         2     3.041      R2C18A.F0 to      R2C18D.B0 CPU/un595_state_2
CTOF_DEL    ---     0.920      R2C18D.B0 to      R2C18D.F0 CPU/SLICE_364
ROUTE         2     3.515      R2C18D.F0 to      R3C17B.D1 CPU/un635_state
CTOF_DEL    ---     0.920      R3C17B.D1 to      R3C17B.F1 CPU/SLICE_514
ROUTE         8     2.335      R3C17B.F1 to      R3C16D.A1 CPU/alu_in_x_4_sqmuxa
CTOF_DEL    ---     0.920      R3C16D.A1 to      R3C16D.F1 CPU/SLICE_504
ROUTE         1     0.999      R3C16D.F1 to      R3C16D.C0 CPU/alu_in_x_iv_2[0]
CTOF_DEL    ---     0.920      R3C16D.C0 to      R3C16D.F0 CPU/SLICE_504
ROUTE         4     3.007      R3C16D.F0 to      R3C18B.A0 CPU/alu_in_x_iv_4[0]
CTOF_DEL    ---     0.920      R3C18B.A0 to      R3C18B.F0 CPU/SLICE_412
ROUTE         3     3.002      R3C18B.F0 to      R2C20A.A0 CPU/alu_in_x[0]
CTOOFX_DEL  ---     1.354      R2C20A.A0 to    R2C20A.OFX0 CPU/result_1_7[0]/SLICE_294
ROUTE         1     2.365    R2C20A.OFX0 to      R3C20B.B0 CPU/N_371
CTOOFX_DEL  ---     1.354      R3C20B.B0 to    R3C20B.OFX0 CPU/result_1[0]/SLICE_278
ROUTE         5     8.105    R3C20B.OFX0 to      R9C16A.B0 CPU/alu_out[0]
CTOF_DEL    ---     0.920      R9C16A.B0 to      R9C16A.F0 CPU/SLICE_447
ROUTE         1     2.752      R9C16A.F0 to      R7C14D.C1 CPU/next_flag_z_2_m_0
CTOF_DEL    ---     0.920      R7C14D.C1 to      R7C14D.F1 CPU/SLICE_113
ROUTE         1     0.999      R7C14D.F1 to      R7C14D.C0 CPU/next_flag_z_2_m_5
CTOF_DEL    ---     0.920      R7C14D.C0 to      R7C14D.F0 CPU/SLICE_113
ROUTE         1     0.000      R7C14D.F0 to     R7C14D.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   59.527   (34.5% logic, 65.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to ROM/ROM_0_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.942      R2C13B.F1 to  EBR_R6C7.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.669      R2C13B.F1 to     R7C14D.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 40.107ns (weighted slack = 80.214ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           ROM/ROM_0_0_1_2(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              59.190ns  (34.7% logic, 65.3% route), 12 logic levels.

 Constraint Details:

     59.190ns physical path delay ROM/ROM_0_0_1_2 to CPU/SLICE_113 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 40.107ns

 Physical Path Details:

      Data path ROM/ROM_0_0_1_2 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566 EBR_R6C14.CLKA to EBR_R6C14.DOA1 ROM/ROM_0_0_1_2 (from CK)
ROUTE        35     8.947 EBR_R6C14.DOA1 to      R2C15A.A1 prog_data[3]
CTOF_DEL    ---     0.920      R2C15A.A1 to      R2C15A.F1 CPU/SLICE_519
ROUTE         1     2.208      R2C15A.F1 to      R2C15A.A0 CPU/un608_state_2
CTOF_DEL    ---     0.920      R2C15A.A0 to      R2C15A.F0 CPU/SLICE_519
ROUTE         2     2.449      R2C15A.F0 to      R2C16A.D0 CPU/un609_state
CTOF_DEL    ---     0.920      R2C16A.D0 to      R2C16A.F0 CPU/SLICE_515
ROUTE         1     3.326      R2C16A.F0 to      R3C18B.B1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920      R3C18B.B1 to      R3C18B.F1 CPU/SLICE_412
ROUTE        15     3.610      R3C18B.F1 to      R4C21C.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920      R4C21C.B0 to      R4C21C.F0 CPU/SLICE_653
ROUTE         2     1.524      R4C21C.F0 to      R3C21C.D1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920      R3C21C.D1 to      R3C21C.F1 CPU/SLICE_485
ROUTE         6     2.351      R3C21C.F1 to      R2C20A.D0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354      R2C20A.D0 to    R2C20A.OFX0 CPU/result_1_7[0]/SLICE_294
ROUTE         1     2.365    R2C20A.OFX0 to      R3C20B.B0 CPU/N_371
CTOOFX_DEL  ---     1.354      R3C20B.B0 to    R3C20B.OFX0 CPU/result_1[0]/SLICE_278
ROUTE         5     8.105    R3C20B.OFX0 to      R9C16A.B0 CPU/alu_out[0]
CTOF_DEL    ---     0.920      R9C16A.B0 to      R9C16A.F0 CPU/SLICE_447
ROUTE         1     2.752      R9C16A.F0 to      R7C14D.C1 CPU/next_flag_z_2_m_0
CTOF_DEL    ---     0.920      R7C14D.C1 to      R7C14D.F1 CPU/SLICE_113
ROUTE         1     0.999      R7C14D.F1 to      R7C14D.C0 CPU/next_flag_z_2_m_5
CTOF_DEL    ---     0.920      R7C14D.C0 to      R7C14D.F0 CPU/SLICE_113
ROUTE         1     0.000      R7C14D.F0 to     R7C14D.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   59.190   (34.7% logic, 65.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to ROM/ROM_0_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.942      R2C13B.F1 to EBR_R6C14.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.669      R2C13B.F1 to     R7C14D.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 40.117ns (weighted slack = 80.234ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           ROM/ROM_0_0_1_2(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              59.180ns  (34.7% logic, 65.3% route), 12 logic levels.

 Constraint Details:

     59.180ns physical path delay ROM/ROM_0_0_1_2 to CPU/SLICE_113 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 40.117ns

 Physical Path Details:

      Data path ROM/ROM_0_0_1_2 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566 EBR_R6C14.CLKA to EBR_R6C14.DOA1 ROM/ROM_0_0_1_2 (from CK)
ROUTE        35     7.311 EBR_R6C14.DOA1 to      R2C18B.C0 prog_data[3]
CTOF_DEL    ---     0.920      R2C18B.C0 to      R2C18B.F0 CPU/SLICE_631
ROUTE         2     4.486      R2C18B.F0 to      R2C16A.D1 CPU/un647_state_3
CTOF_DEL    ---     0.920      R2C16A.D1 to      R2C16A.F1 CPU/SLICE_515
ROUTE         2     1.755      R2C16A.F1 to      R2C16D.C1 CPU/un648_state
CTOF_DEL    ---     0.920      R2C16D.C1 to      R2C16D.F1 CPU/SLICE_513
ROUTE         8     2.636      R2C16D.F1 to      R3C16A.B1 CPU/alu_in_x_5_sqmuxa
CTOF_DEL    ---     0.920      R3C16A.B1 to      R3C16A.F1 CPU/SLICE_623
ROUTE         1     2.208      R3C16A.F1 to      R3C16D.A0 CPU/alu_in_x_iv_1[0]
CTOF_DEL    ---     0.920      R3C16D.A0 to      R3C16D.F0 CPU/SLICE_504
ROUTE         4     3.007      R3C16D.F0 to      R3C18B.A0 CPU/alu_in_x_iv_4[0]
CTOF_DEL    ---     0.920      R3C18B.A0 to      R3C18B.F0 CPU/SLICE_412
ROUTE         3     3.002      R3C18B.F0 to      R2C20A.A0 CPU/alu_in_x[0]
CTOOFX_DEL  ---     1.354      R2C20A.A0 to    R2C20A.OFX0 CPU/result_1_7[0]/SLICE_294
ROUTE         1     2.365    R2C20A.OFX0 to      R3C20B.B0 CPU/N_371
CTOOFX_DEL  ---     1.354      R3C20B.B0 to    R3C20B.OFX0 CPU/result_1[0]/SLICE_278
ROUTE         5     8.105    R3C20B.OFX0 to      R9C16A.B0 CPU/alu_out[0]
CTOF_DEL    ---     0.920      R9C16A.B0 to      R9C16A.F0 CPU/SLICE_447
ROUTE         1     2.752      R9C16A.F0 to      R7C14D.C1 CPU/next_flag_z_2_m_0
CTOF_DEL    ---     0.920      R7C14D.C1 to      R7C14D.F1 CPU/SLICE_113
ROUTE         1     0.999      R7C14D.F1 to      R7C14D.C0 CPU/next_flag_z_2_m_5
CTOF_DEL    ---     0.920      R7C14D.C0 to      R7C14D.F0 CPU/SLICE_113
ROUTE         1     0.000      R7C14D.F0 to     R7C14D.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   59.180   (34.7% logic, 65.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to ROM/ROM_0_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.942      R2C13B.F1 to EBR_R6C14.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.669      R2C13B.F1 to     R7C14D.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 40.164ns (weighted slack = 80.328ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           ROM/ROM_0_0_2_1(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/reg_L[0]  (to CK +)

   Delay:              59.133ns  (34.8% logic, 65.2% route), 12 logic levels.

 Constraint Details:

     59.133ns physical path delay ROM/ROM_0_0_2_1 to CPU/SLICE_143 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 40.164ns

 Physical Path Details:

      Data path ROM/ROM_0_0_2_1 to CPU/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566  EBR_R6C7.CLKA to  EBR_R6C7.DOA0 ROM/ROM_0_0_2_1 (from CK)
ROUTE        35     8.853  EBR_R6C7.DOA0 to      R2C18A.B1 prog_data[4]
CTOF_DEL    ---     0.920      R2C18A.B1 to      R2C18A.F1 CPU/SLICE_585
ROUTE         1     2.288      R2C18A.F1 to      R2C18D.B1 CPU/un637_state_2
CTOF_DEL    ---     0.920      R2C18D.B1 to      R2C18D.F1 CPU/SLICE_364
ROUTE         1     0.999      R2C18D.F1 to      R2C18D.C0 CPU/un637_state
CTOF_DEL    ---     0.920      R2C18D.C0 to      R2C18D.F0 CPU/SLICE_364
ROUTE         2     3.515      R2C18D.F0 to      R3C17B.D1 CPU/un635_state
CTOF_DEL    ---     0.920      R3C17B.D1 to      R3C17B.F1 CPU/SLICE_514
ROUTE         8     2.335      R3C17B.F1 to      R3C16D.A1 CPU/alu_in_x_4_sqmuxa
CTOF_DEL    ---     0.920      R3C16D.A1 to      R3C16D.F1 CPU/SLICE_504
ROUTE         1     0.999      R3C16D.F1 to      R3C16D.C0 CPU/alu_in_x_iv_2[0]
CTOF_DEL    ---     0.920      R3C16D.C0 to      R3C16D.F0 CPU/SLICE_504
ROUTE         4     3.007      R3C16D.F0 to      R3C18B.A0 CPU/alu_in_x_iv_4[0]
CTOF_DEL    ---     0.920      R3C18B.A0 to      R3C18B.F0 CPU/SLICE_412
ROUTE         3     3.002      R3C18B.F0 to      R2C20A.A0 CPU/alu_in_x[0]
CTOOFX_DEL  ---     1.354      R2C20A.A0 to    R2C20A.OFX0 CPU/result_1_7[0]/SLICE_294
ROUTE         1     2.365    R2C20A.OFX0 to      R3C20B.B0 CPU/N_371
CTOOFX_DEL  ---     1.354      R3C20B.B0 to    R3C20B.OFX0 CPU/result_1[0]/SLICE_278
ROUTE         5     8.294    R3C20B.OFX0 to      R8C15C.D0 CPU/alu_out[0]
CTOF_DEL    ---     0.920      R8C15C.D0 to      R8C15C.F0 CPU/SLICE_643
ROUTE         1     2.922      R8C15C.F0 to      R7C17A.A0 CPU/alu_out_m_1[0]
CTOF_DEL    ---     0.920      R7C17A.A0 to      R7C17A.F0 CPU/SLICE_143
ROUTE         1     0.000      R7C17A.F0 to     R7C17A.DI0 CPU/un1_cpu_data_in_2_iv[0] (to CK)
                  --------
                   59.133   (34.8% logic, 65.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to ROM/ROM_0_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.942      R2C13B.F1 to  EBR_R6C7.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to CPU/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.669      R2C13B.F1 to     R7C17A.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 40.209ns (weighted slack = 80.418ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           ROM/ROM_0_0_3_0(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              59.088ns  (36.3% logic, 63.7% route), 13 logic levels.

 Constraint Details:

     59.088ns physical path delay ROM/ROM_0_0_3_0 to CPU/SLICE_113 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 40.209ns

 Physical Path Details:

      Data path ROM/ROM_0_0_3_0 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566 EBR_R6C10.CLKA to EBR_R6C10.DOA0 ROM/ROM_0_0_3_0 (from CK)
ROUTE        28     8.097 EBR_R6C10.DOA0 to      R2C17C.B1 prog_data[6]
CTOF_DEL    ---     0.920      R2C17C.B1 to      R2C17C.F1 CPU/SLICE_664
ROUTE         2     0.804      R2C17C.F1 to      R2C17B.D1 CPU/un621_state_2
CTOF_DEL    ---     0.920      R2C17B.D1 to      R2C17B.F1 CPU/SLICE_365
ROUTE         1     0.999      R2C17B.F1 to      R2C17B.C0 CPU/un621_state
CTOF_DEL    ---     0.920      R2C17B.C0 to      R2C17B.F0 CPU/SLICE_365
ROUTE         2     2.404      R2C17B.F0 to      R2C15D.B1 CPU/un622_state
CTOF_DEL    ---     0.920      R2C15D.B1 to      R2C15D.F1 CPU/SLICE_510
ROUTE         8     2.786      R2C15D.F1 to      R4C16A.D1 CPU/alu_in_x_3_sqmuxa
CTOF_DEL    ---     0.920      R4C16A.D1 to      R4C16A.F1 CPU/SLICE_619
ROUTE         1     2.294      R4C16A.F1 to      R3C16D.B0 CPU/alu_in_x_iv_0[0]
CTOF_DEL    ---     0.920      R3C16D.B0 to      R3C16D.F0 CPU/SLICE_504
ROUTE         4     3.007      R3C16D.F0 to      R3C18B.A0 CPU/alu_in_x_iv_4[0]
CTOF_DEL    ---     0.920      R3C18B.A0 to      R3C18B.F0 CPU/SLICE_412
ROUTE         3     3.002      R3C18B.F0 to      R2C20A.A0 CPU/alu_in_x[0]
CTOOFX_DEL  ---     1.354      R2C20A.A0 to    R2C20A.OFX0 CPU/result_1_7[0]/SLICE_294
ROUTE         1     2.365    R2C20A.OFX0 to      R3C20B.B0 CPU/N_371
CTOOFX_DEL  ---     1.354      R3C20B.B0 to    R3C20B.OFX0 CPU/result_1[0]/SLICE_278
ROUTE         5     8.105    R3C20B.OFX0 to      R9C16A.B0 CPU/alu_out[0]
CTOF_DEL    ---     0.920      R9C16A.B0 to      R9C16A.F0 CPU/SLICE_447
ROUTE         1     2.752      R9C16A.F0 to      R7C14D.C1 CPU/next_flag_z_2_m_0
CTOF_DEL    ---     0.920      R7C14D.C1 to      R7C14D.F1 CPU/SLICE_113
ROUTE         1     0.999      R7C14D.F1 to      R7C14D.C0 CPU/next_flag_z_2_m_5
CTOF_DEL    ---     0.920      R7C14D.C0 to      R7C14D.F0 CPU/SLICE_113
ROUTE         1     0.000      R7C14D.F0 to     R7C14D.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   59.088   (36.3% logic, 63.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to ROM/ROM_0_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.942      R2C13B.F1 to EBR_R6C10.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.669      R2C13B.F1 to     R7C14D.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 40.235ns (weighted slack = 80.470ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           ROM/ROM_0_0_2_1(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/reg_A[0]  (to CK +)

   Delay:              59.062ns  (34.8% logic, 65.2% route), 12 logic levels.

 Constraint Details:

     59.062ns physical path delay ROM/ROM_0_0_2_1 to CPU/SLICE_119 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 40.235ns

 Physical Path Details:

      Data path ROM/ROM_0_0_2_1 to CPU/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566  EBR_R6C7.CLKA to  EBR_R6C7.DOA0 ROM/ROM_0_0_2_1 (from CK)
ROUTE        35     8.853  EBR_R6C7.DOA0 to      R2C18A.B1 prog_data[4]
CTOF_DEL    ---     0.920      R2C18A.B1 to      R2C18A.F1 CPU/SLICE_585
ROUTE         1     2.288      R2C18A.F1 to      R2C18D.B1 CPU/un637_state_2
CTOF_DEL    ---     0.920      R2C18D.B1 to      R2C18D.F1 CPU/SLICE_364
ROUTE         1     0.999      R2C18D.F1 to      R2C18D.C0 CPU/un637_state
CTOF_DEL    ---     0.920      R2C18D.C0 to      R2C18D.F0 CPU/SLICE_364
ROUTE         2     3.515      R2C18D.F0 to      R3C17B.D1 CPU/un635_state
CTOF_DEL    ---     0.920      R3C17B.D1 to      R3C17B.F1 CPU/SLICE_514
ROUTE         8     2.335      R3C17B.F1 to      R3C16D.A1 CPU/alu_in_x_4_sqmuxa
CTOF_DEL    ---     0.920      R3C16D.A1 to      R3C16D.F1 CPU/SLICE_504
ROUTE         1     0.999      R3C16D.F1 to      R3C16D.C0 CPU/alu_in_x_iv_2[0]
CTOF_DEL    ---     0.920      R3C16D.C0 to      R3C16D.F0 CPU/SLICE_504
ROUTE         4     3.007      R3C16D.F0 to      R3C18B.A0 CPU/alu_in_x_iv_4[0]
CTOF_DEL    ---     0.920      R3C18B.A0 to      R3C18B.F0 CPU/SLICE_412
ROUTE         3     3.002      R3C18B.F0 to      R2C20A.A0 CPU/alu_in_x[0]
CTOOFX_DEL  ---     1.354      R2C20A.A0 to    R2C20A.OFX0 CPU/result_1_7[0]/SLICE_294
ROUTE         1     2.365    R2C20A.OFX0 to      R3C20B.B0 CPU/N_371
CTOOFX_DEL  ---     1.354      R3C20B.B0 to    R3C20B.OFX0 CPU/result_1[0]/SLICE_278
ROUTE         5     8.530    R3C20B.OFX0 to      R9C14D.C0 CPU/alu_out[0]
CTOF_DEL    ---     0.920      R9C14D.C0 to      R9C14D.F0 CPU/SLICE_403
ROUTE         1     2.615      R9C14D.F0 to      R5C14B.D0 CPU/alu_out_m[0]
CTOF_DEL    ---     0.920      R5C14B.D0 to      R5C14B.F0 CPU/SLICE_119
ROUTE         1     0.000      R5C14B.F0 to     R5C14B.DI0 CPU/un1_cpu_data_in_iv[0] (to CK)
                  --------
                   59.062   (34.8% logic, 65.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to ROM/ROM_0_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.942      R2C13B.F1 to  EBR_R6C7.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to CPU/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.669      R2C13B.F1 to     R5C14B.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 40.320ns (weighted slack = 80.640ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           ROM/ROM_0_0_3_0(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              58.977ns  (36.4% logic, 63.6% route), 13 logic levels.

 Constraint Details:

     58.977ns physical path delay ROM/ROM_0_0_3_0 to CPU/SLICE_113 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 40.320ns

 Physical Path Details:

      Data path ROM/ROM_0_0_3_0 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566 EBR_R6C10.CLKA to EBR_R6C10.DOA0 ROM/ROM_0_0_3_0 (from CK)
ROUTE        28     8.097 EBR_R6C10.DOA0 to      R2C17C.B1 prog_data[6]
CTOF_DEL    ---     0.920      R2C17C.B1 to      R2C17C.F1 CPU/SLICE_664
ROUTE         2     1.614      R2C17C.F1 to      R2C17D.B1 CPU/un621_state_2
CTOF_DEL    ---     0.920      R2C17D.B1 to      R2C17D.F1 CPU/SLICE_374
ROUTE         2     1.040      R2C17D.F1 to      R2C17D.C0 CPU/un661_state_1
CTOF_DEL    ---     0.920      R2C17D.C0 to      R2C17D.F0 CPU/SLICE_374
ROUTE         1     1.720      R2C17D.F0 to      R2C16A.C0 CPU/un661_state
CTOF_DEL    ---     0.920      R2C16A.C0 to      R2C16A.F0 CPU/SLICE_515
ROUTE         1     3.326      R2C16A.F0 to      R3C18B.B1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920      R3C18B.B1 to      R3C18B.F1 CPU/SLICE_412
ROUTE        15     3.610      R3C18B.F1 to      R4C21C.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920      R4C21C.B0 to      R4C21C.F0 CPU/SLICE_653
ROUTE         2     1.524      R4C21C.F0 to      R3C21C.D1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920      R3C21C.D1 to      R3C21C.F1 CPU/SLICE_485
ROUTE         6     2.351      R3C21C.F1 to      R2C20A.D0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354      R2C20A.D0 to    R2C20A.OFX0 CPU/result_1_7[0]/SLICE_294
ROUTE         1     2.365    R2C20A.OFX0 to      R3C20B.B0 CPU/N_371
CTOOFX_DEL  ---     1.354      R3C20B.B0 to    R3C20B.OFX0 CPU/result_1[0]/SLICE_278
ROUTE         5     8.105    R3C20B.OFX0 to      R9C16A.B0 CPU/alu_out[0]
CTOF_DEL    ---     0.920      R9C16A.B0 to      R9C16A.F0 CPU/SLICE_447
ROUTE         1     2.752      R9C16A.F0 to      R7C14D.C1 CPU/next_flag_z_2_m_0
CTOF_DEL    ---     0.920      R7C14D.C1 to      R7C14D.F1 CPU/SLICE_113
ROUTE         1     0.999      R7C14D.F1 to      R7C14D.C0 CPU/next_flag_z_2_m_5
CTOF_DEL    ---     0.920      R7C14D.C0 to      R7C14D.F0 CPU/SLICE_113
ROUTE         1     0.000      R7C14D.F0 to     R7C14D.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   58.977   (36.4% logic, 63.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to ROM/ROM_0_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.942      R2C13B.F1 to EBR_R6C10.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.669      R2C13B.F1 to     R7C14D.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 40.324ns (weighted slack = 80.648ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           ROM/ROM_0_0_2_1(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              58.973ns  (34.9% logic, 65.1% route), 12 logic levels.

 Constraint Details:

     58.973ns physical path delay ROM/ROM_0_0_2_1 to CPU/SLICE_113 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 40.324ns

 Physical Path Details:

      Data path ROM/ROM_0_0_2_1 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566  EBR_R6C7.CLKA to  EBR_R6C7.DOA0 ROM/ROM_0_0_2_1 (from CK)
ROUTE        35     8.853  EBR_R6C7.DOA0 to      R2C18C.B1 prog_data[4]
CTOF_DEL    ---     0.920      R2C18C.B1 to      R2C18C.F1 CPU/SLICE_629
ROUTE         1     2.285      R2C18C.F1 to      R2C16A.A1 CPU/un648_state_1_0
CTOF_DEL    ---     0.920      R2C16A.A1 to      R2C16A.F1 CPU/SLICE_515
ROUTE         2     2.249      R2C16A.F1 to      R2C16A.A0 CPU/un648_state
CTOF_DEL    ---     0.920      R2C16A.A0 to      R2C16A.F0 CPU/SLICE_515
ROUTE         1     3.326      R2C16A.F0 to      R3C18B.B1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920      R3C18B.B1 to      R3C18B.F1 CPU/SLICE_412
ROUTE        15     3.610      R3C18B.F1 to      R4C21C.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920      R4C21C.B0 to      R4C21C.F0 CPU/SLICE_653
ROUTE         2     1.524      R4C21C.F0 to      R3C21C.D1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920      R3C21C.D1 to      R3C21C.F1 CPU/SLICE_485
ROUTE         6     2.351      R3C21C.F1 to      R2C20A.D0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354      R2C20A.D0 to    R2C20A.OFX0 CPU/result_1_7[0]/SLICE_294
ROUTE         1     2.365    R2C20A.OFX0 to      R3C20B.B0 CPU/N_371
CTOOFX_DEL  ---     1.354      R3C20B.B0 to    R3C20B.OFX0 CPU/result_1[0]/SLICE_278
ROUTE         5     8.105    R3C20B.OFX0 to      R9C16A.B0 CPU/alu_out[0]
CTOF_DEL    ---     0.920      R9C16A.B0 to      R9C16A.F0 CPU/SLICE_447
ROUTE         1     2.752      R9C16A.F0 to      R7C14D.C1 CPU/next_flag_z_2_m_0
CTOF_DEL    ---     0.920      R7C14D.C1 to      R7C14D.F1 CPU/SLICE_113
ROUTE         1     0.999      R7C14D.F1 to      R7C14D.C0 CPU/next_flag_z_2_m_5
CTOF_DEL    ---     0.920      R7C14D.C0 to      R7C14D.F0 CPU/SLICE_113
ROUTE         1     0.000      R7C14D.F0 to     R7C14D.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   58.973   (34.9% logic, 65.1% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to ROM/ROM_0_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.942      R2C13B.F1 to  EBR_R6C7.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     8.669      R2C13B.F1 to     R7C14D.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.

Report:    8.144MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "Fast_CK/RIN" 100.000000 MHz ;
            26 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.596ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[3]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[2]  (to Fast_CK/RIN +)

   Delay:               6.974ns  (40.0% logic, 60.0% route), 3 logic levels.

 Constraint Details:

      6.974ns physical path delay Fast_CK/SLICE_174 to Fast_CK/SLICE_173 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 2.596ns

 Physical Path Details:

      Data path Fast_CK/SLICE_174 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R8C11D.CLK to      R8C11D.Q0 Fast_CK/SLICE_174 (from Fast_CK/RIN)
ROUTE         3     2.387      R8C11D.Q0 to      R8C11C.B1 Fast_CK/ANB3
CTOF_DEL    ---     0.920      R8C11C.B1 to      R8C11C.F1 Fast_CK/SLICE_175
ROUTE         3     1.795      R8C11C.F1 to      R8C11B.C1 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R8C11B.C1 to      R8C11B.F1 Fast_CK/SLICE_173
ROUTE         1     0.000      R8C11B.F1 to     R8C11B.DI1 Fast_CK/next_count_3[2] (to Fast_CK/RIN)
                  --------
                    6.974   (40.0% logic, 60.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11D.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.616ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[2]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[2]  (to Fast_CK/RIN +)

   Delay:               6.954ns  (40.1% logic, 59.9% route), 3 logic levels.

 Constraint Details:

      6.954ns physical path delay Fast_CK/SLICE_173 to Fast_CK/SLICE_173 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 2.616ns

 Physical Path Details:

      Data path Fast_CK/SLICE_173 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R8C11B.CLK to      R8C11B.Q1 Fast_CK/SLICE_173 (from Fast_CK/RIN)
ROUTE         4     2.367      R8C11B.Q1 to      R8C11C.A1 Fast_CK/ANB2
CTOF_DEL    ---     0.920      R8C11C.A1 to      R8C11C.F1 Fast_CK/SLICE_175
ROUTE         3     1.795      R8C11C.F1 to      R8C11B.C1 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R8C11B.C1 to      R8C11B.F1 Fast_CK/SLICE_173
ROUTE         1     0.000      R8C11B.F1 to     R8C11B.DI1 Fast_CK/next_count_3[2] (to Fast_CK/RIN)
                  --------
                    6.954   (40.1% logic, 59.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[3]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[1]  (to Fast_CK/RIN +)

   Delay:               6.833ns  (40.9% logic, 59.1% route), 3 logic levels.

 Constraint Details:

      6.833ns physical path delay Fast_CK/SLICE_174 to Fast_CK/SLICE_173 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 2.737ns

 Physical Path Details:

      Data path Fast_CK/SLICE_174 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R8C11D.CLK to      R8C11D.Q0 Fast_CK/SLICE_174 (from Fast_CK/RIN)
ROUTE         3     2.387      R8C11D.Q0 to      R8C11C.B1 Fast_CK/ANB3
CTOF_DEL    ---     0.920      R8C11C.B1 to      R8C11C.F1 Fast_CK/SLICE_175
ROUTE         3     1.654      R8C11C.F1 to      R8C11B.B0 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R8C11B.B0 to      R8C11B.F0 Fast_CK/SLICE_173
ROUTE         1     0.000      R8C11B.F0 to     R8C11B.DI0 Fast_CK/next_count_3[1] (to Fast_CK/RIN)
                  --------
                    6.833   (40.9% logic, 59.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11D.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.757ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[2]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[1]  (to Fast_CK/RIN +)

   Delay:               6.813ns  (41.0% logic, 59.0% route), 3 logic levels.

 Constraint Details:

      6.813ns physical path delay Fast_CK/SLICE_173 to Fast_CK/SLICE_173 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 2.757ns

 Physical Path Details:

      Data path Fast_CK/SLICE_173 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R8C11B.CLK to      R8C11B.Q1 Fast_CK/SLICE_173 (from Fast_CK/RIN)
ROUTE         4     2.367      R8C11B.Q1 to      R8C11C.A1 Fast_CK/ANB2
CTOF_DEL    ---     0.920      R8C11C.A1 to      R8C11C.F1 Fast_CK/SLICE_175
ROUTE         3     1.654      R8C11C.F1 to      R8C11B.B0 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R8C11B.B0 to      R8C11B.F0 Fast_CK/SLICE_173
ROUTE         1     0.000      R8C11B.F0 to     R8C11B.DI0 Fast_CK/next_count_3[1] (to Fast_CK/RIN)
                  --------
                    6.813   (41.0% logic, 59.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.884ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[0]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/CK  (to Fast_CK/RIN +)

   Delay:               6.686ns  (65.1% logic, 34.9% route), 4 logic levels.

 Constraint Details:

      6.686ns physical path delay Fast_CK/SLICE_175 to Fast_CK/SLICE_41 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 2.884ns

 Physical Path Details:

      Data path Fast_CK/SLICE_175 to Fast_CK/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R8C11C.CLK to      R8C11C.Q0 Fast_CK/SLICE_175 (from Fast_CK/RIN)
ROUTE         5     2.335      R8C11C.Q0 to      R8C12A.A1 Fast_CK/CO0
C1TOFCO_DE  ---     1.789      R8C12A.A1 to     R8C12A.FCO Fast_CK/SLICE_43
ROUTE         1     0.000     R8C12A.FCO to     R8C12B.FCI Fast_CK/un1_calib_cry_0
FCITOFCO_D  ---     0.316     R8C12B.FCI to     R8C12B.FCO Fast_CK/SLICE_42
ROUTE         1     0.000     R8C12B.FCO to     R8C12C.FCI Fast_CK/un1_calib_cry_2
FCITOF1_DE  ---     1.294     R8C12C.FCI to      R8C12C.F1 Fast_CK/SLICE_41
ROUTE         1     0.000      R8C12C.F1 to     R8C12C.DI1 Fast_CK/un1_calib_i (to Fast_CK/RIN)
                  --------
                    6.686   (65.1% logic, 34.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11C.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C12C.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.905ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[1]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/CK  (to Fast_CK/RIN +)

   Delay:               6.665ns  (64.6% logic, 35.4% route), 3 logic levels.

 Constraint Details:

      6.665ns physical path delay Fast_CK/SLICE_173 to Fast_CK/SLICE_41 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 2.905ns

 Physical Path Details:

      Data path Fast_CK/SLICE_173 to Fast_CK/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R8C11B.CLK to      R8C11B.Q0 Fast_CK/SLICE_173 (from Fast_CK/RIN)
ROUTE         4     2.362      R8C11B.Q0 to      R8C12B.A0 Fast_CK/ANB1
C0TOFCO_DE  ---     2.057      R8C12B.A0 to     R8C12B.FCO Fast_CK/SLICE_42
ROUTE         1     0.000     R8C12B.FCO to     R8C12C.FCI Fast_CK/un1_calib_cry_2
FCITOF1_DE  ---     1.294     R8C12C.FCI to      R8C12C.F1 Fast_CK/SLICE_41
ROUTE         1     0.000      R8C12C.F1 to     R8C12C.DI1 Fast_CK/un1_calib_i (to Fast_CK/RIN)
                  --------
                    6.665   (64.6% logic, 35.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C12C.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.071ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[2]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/CK  (to Fast_CK/RIN +)

   Delay:               6.499ns  (62.1% logic, 37.9% route), 3 logic levels.

 Constraint Details:

      6.499ns physical path delay Fast_CK/SLICE_173 to Fast_CK/SLICE_41 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 3.071ns

 Physical Path Details:

      Data path Fast_CK/SLICE_173 to Fast_CK/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R8C11B.CLK to      R8C11B.Q1 Fast_CK/SLICE_173 (from Fast_CK/RIN)
ROUTE         4     2.464      R8C11B.Q1 to      R8C12B.B1 Fast_CK/ANB2
C1TOFCO_DE  ---     1.789      R8C12B.B1 to     R8C12B.FCO Fast_CK/SLICE_42
ROUTE         1     0.000     R8C12B.FCO to     R8C12C.FCI Fast_CK/un1_calib_cry_2
FCITOF1_DE  ---     1.294     R8C12C.FCI to      R8C12C.F1 Fast_CK/SLICE_41
ROUTE         1     0.000      R8C12C.F1 to     R8C12C.DI1 Fast_CK/un1_calib_i (to Fast_CK/RIN)
                  --------
                    6.499   (62.1% logic, 37.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C12C.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.122ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[1]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[2]  (to Fast_CK/RIN +)

   Delay:               6.448ns  (43.3% logic, 56.7% route), 3 logic levels.

 Constraint Details:

      6.448ns physical path delay Fast_CK/SLICE_173 to Fast_CK/SLICE_173 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 3.122ns

 Physical Path Details:

      Data path Fast_CK/SLICE_173 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R8C11B.CLK to      R8C11B.Q0 Fast_CK/SLICE_173 (from Fast_CK/RIN)
ROUTE         4     1.861      R8C11B.Q0 to      R8C11C.C1 Fast_CK/ANB1
CTOF_DEL    ---     0.920      R8C11C.C1 to      R8C11C.F1 Fast_CK/SLICE_175
ROUTE         3     1.795      R8C11C.F1 to      R8C11B.C1 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R8C11B.C1 to      R8C11B.F1 Fast_CK/SLICE_173
ROUTE         1     0.000      R8C11B.F1 to     R8C11B.DI1 Fast_CK/next_count_3[2] (to Fast_CK/RIN)
                  --------
                    6.448   (43.3% logic, 56.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.263ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[1]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[1]  (to Fast_CK/RIN +)

   Delay:               6.307ns  (44.3% logic, 55.7% route), 3 logic levels.

 Constraint Details:

      6.307ns physical path delay Fast_CK/SLICE_173 to Fast_CK/SLICE_173 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 3.263ns

 Physical Path Details:

      Data path Fast_CK/SLICE_173 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R8C11B.CLK to      R8C11B.Q0 Fast_CK/SLICE_173 (from Fast_CK/RIN)
ROUTE         4     1.861      R8C11B.Q0 to      R8C11C.C1 Fast_CK/ANB1
CTOF_DEL    ---     0.920      R8C11C.C1 to      R8C11C.F1 Fast_CK/SLICE_175
ROUTE         3     1.654      R8C11C.F1 to      R8C11B.B0 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R8C11B.B0 to      R8C11B.F0 Fast_CK/SLICE_173
ROUTE         1     0.000      R8C11B.F0 to     R8C11B.DI0 Fast_CK/next_count_3[1] (to Fast_CK/RIN)
                  --------
                    6.307   (44.3% logic, 55.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.278ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[0]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[2]  (to Fast_CK/RIN +)

   Delay:               6.292ns  (44.4% logic, 55.6% route), 3 logic levels.

 Constraint Details:

      6.292ns physical path delay Fast_CK/SLICE_175 to Fast_CK/SLICE_173 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 3.278ns

 Physical Path Details:

      Data path Fast_CK/SLICE_175 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R8C11C.CLK to      R8C11C.Q0 Fast_CK/SLICE_175 (from Fast_CK/RIN)
ROUTE         5     1.705      R8C11C.Q0 to      R8C11C.D1 Fast_CK/CO0
CTOF_DEL    ---     0.920      R8C11C.D1 to      R8C11C.F1 Fast_CK/SLICE_175
ROUTE         3     1.795      R8C11C.F1 to      R8C11B.C1 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R8C11B.C1 to      R8C11B.F1 Fast_CK/SLICE_173
ROUTE         1     0.000      R8C11B.F1 to     R8C11B.DI1 Fast_CK/next_count_3[2] (to Fast_CK/RIN)
                  --------
                    6.292   (44.4% logic, 55.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11C.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.325       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    4.325   (0.0% logic, 100.0% route), 0 logic levels.

Report:  135.062MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "FCK" 10.000000 MHz ;     |   10.000 MHz|   31.155 MHz|   3  
                                        |             |             |
FREQUENCY NET "RCK_c" 0.032000 MHz ;    |    0.032 MHz|   26.465 MHz|   7  
                                        |             |             |
FREQUENCY NET "CK" 5.000000 MHz ;       |    5.000 MHz|    8.144 MHz|  13  
                                        |             |             |
FREQUENCY NET "Fast_CK/RIN" 100.000000  |             |             |
MHz ;                                   |  100.000 MHz|  135.062 MHz|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 286879 paths, 11 nets, and 4555 connections (88.70% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Wed Jun 15 22:29:44 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o P3041_impl1.twr -gui -msgset C:/Kevan/A3041/P3041/promote.xml P3041_impl1.ncd P3041_impl1.prf 
Design file:     p3041_impl1.ncd
Preference file: p3041_impl1.prf
Device,speed:    LCMXO2-1200ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "FCK" 10.000000 MHz ;
            7 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        TCK  (to FCK -)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_185 to SLICE_185 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_185 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C13B.CLK to      R2C13B.Q0 SLICE_185 (from FCK)
ROUTE        34     0.369      R2C13B.Q0 to      R2C13B.A0 TCK_1
CTOF_DEL    ---     0.199      R2C13B.A0 to      R2C13B.F0 SLICE_185
ROUTE         1     0.000      R2C13B.F0 to     R2C13B.DI0 TCK_i (to FCK)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.875      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    1.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.875      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    1.875   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 53.538ns (weighted slack = 107.076ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[0]  (to FCK +)

   Delay:               3.596ns  (12.7% logic, 87.3% route), 2 logic levels.

 Constraint Details:

      3.596ns physical path delay SLICE_185 to xdac[0]_MGIOL meets
     -0.037ns DO_HLD and
    -50.000ns delay constraint less
     -0.095ns skew requirement (totaling -49.942ns) by 53.538ns

 Physical Path Details:

      Data path SLICE_185 to xdac[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C13B.CLK to      R2C13B.Q0 SLICE_185 (from FCK)
ROUTE        34     2.192      R2C13B.Q0 to       R2C7B.A0 TCK_1
CTOF_DEL    ---     0.199       R2C7B.A0 to       R2C7B.F0 SLICE_591
ROUTE         1     0.948       R2C7B.F0 to  IOL_T10C.OPOS Frequency_Modulation.xdac_4[0] (to FCK)
                  --------
                    3.596   (12.7% logic, 87.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.875      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    1.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_41 to xdac[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.970      R8C12C.Q1 to   IOL_T10C.CLK FCK
                  --------
                    1.970   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 53.538ns (weighted slack = 107.076ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[1]  (to FCK +)

   Delay:               3.596ns  (12.7% logic, 87.3% route), 2 logic levels.

 Constraint Details:

      3.596ns physical path delay SLICE_185 to xdac[1]_MGIOL meets
     -0.037ns DO_HLD and
    -50.000ns delay constraint less
     -0.095ns skew requirement (totaling -49.942ns) by 53.538ns

 Physical Path Details:

      Data path SLICE_185 to xdac[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C13B.CLK to      R2C13B.Q0 SLICE_185 (from FCK)
ROUTE        34     2.192      R2C13B.Q0 to       R2C7B.A1 TCK_1
CTOF_DEL    ---     0.199       R2C7B.A1 to       R2C7B.F1 SLICE_591
ROUTE         1     0.948       R2C7B.F1 to  IOL_T10D.OPOS Frequency_Modulation.xdac_4[1] (to FCK)
                  --------
                    3.596   (12.7% logic, 87.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.875      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    1.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_41 to xdac[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.970      R8C12C.Q1 to   IOL_T10D.CLK FCK
                  --------
                    1.970   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 53.693ns (weighted slack = 107.386ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        Frequency_Modulation.FHI_0io  (to FCK +)

   Delay:               3.751ns  (12.2% logic, 87.8% route), 2 logic levels.

 Constraint Details:

      3.751ns physical path delay SLICE_185 to TP4_MGIOL meets
     -0.037ns DO_HLD and
    -50.000ns delay constraint less
     -0.095ns skew requirement (totaling -49.942ns) by 53.693ns

 Physical Path Details:

      Data path SLICE_185 to TP4_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C13B.CLK to      R2C13B.Q0 SLICE_185 (from FCK)
ROUTE        34     2.272      R2C13B.Q0 to       R2C5B.C0 TCK_1
CTOF_DEL    ---     0.199       R2C5B.C0 to       R2C5B.F0 SLICE_667
ROUTE         1     1.023       R2C5B.F0 to  IOL_T11C.OPOS Frequency_Modulation.un167_txb (to FCK)
                  --------
                    3.751   (12.2% logic, 87.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.875      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    1.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_41 to TP4_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.970      R8C12C.Q1 to   IOL_T11C.CLK FCK
                  --------
                    1.970   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 54.071ns (weighted slack = 108.142ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[3]  (to FCK +)

   Delay:               4.129ns  (15.9% logic, 84.1% route), 3 logic levels.

 Constraint Details:

      4.129ns physical path delay SLICE_185 to xdac[3]_MGIOL meets
     -0.037ns DO_HLD and
    -50.000ns delay constraint less
     -0.095ns skew requirement (totaling -49.942ns) by 54.071ns

 Physical Path Details:

      Data path SLICE_185 to xdac[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C13B.CLK to      R2C13B.Q0 SLICE_185 (from FCK)
ROUTE        34     2.390      R2C13B.Q0 to       R9C7C.A1 TCK_1
CTOF_DEL    ---     0.199       R9C7C.A1 to       R9C7C.F1 SLICE_546
ROUTE         3     0.248       R9C7C.F1 to       R9C7C.C0 N_4_0
CTOF_DEL    ---     0.199       R9C7C.C0 to       R9C7C.F0 SLICE_546
ROUTE         1     0.836       R9C7C.F0 to   IOL_B4C.OPOS Frequency_Modulation.xdac_4[3] (to FCK)
                  --------
                    4.129   (15.9% logic, 84.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.875      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    1.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_41 to xdac[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.970      R8C12C.Q1 to    IOL_B4C.CLK FCK
                  --------
                    1.970   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 54.075ns (weighted slack = 108.150ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[2]  (to FCK +)

   Delay:               4.133ns  (15.8% logic, 84.2% route), 3 logic levels.

 Constraint Details:

      4.133ns physical path delay SLICE_185 to xdac[2]_MGIOL meets
     -0.037ns DO_HLD and
    -50.000ns delay constraint less
     -0.095ns skew requirement (totaling -49.942ns) by 54.075ns

 Physical Path Details:

      Data path SLICE_185 to xdac[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C13B.CLK to      R2C13B.Q0 SLICE_185 (from FCK)
ROUTE        34     2.390      R2C13B.Q0 to       R9C7C.A1 TCK_1
CTOF_DEL    ---     0.199       R9C7C.A1 to       R9C7C.F1 SLICE_546
ROUTE         3     0.394       R9C7C.F1 to       R9C7D.B1 N_4_0
CTOF_DEL    ---     0.199       R9C7D.B1 to       R9C7D.F1 SLICE_587
ROUTE         1     0.694       R9C7D.F1 to   IOL_B6C.OPOS Frequency_Modulation.xdac_4[2] (to FCK)
                  --------
                    4.133   (15.8% logic, 84.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.875      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    1.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_41 to xdac[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.970      R8C12C.Q1 to    IOL_B6C.CLK FCK
                  --------
                    1.970   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 54.192ns (weighted slack = 108.384ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[4]  (to FCK +)

   Delay:               4.250ns  (15.4% logic, 84.6% route), 3 logic levels.

 Constraint Details:

      4.250ns physical path delay SLICE_185 to xdac[4]_MGIOL meets
     -0.037ns DO_HLD and
    -50.000ns delay constraint less
     -0.095ns skew requirement (totaling -49.942ns) by 54.192ns

 Physical Path Details:

      Data path SLICE_185 to xdac[4]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C13B.CLK to      R2C13B.Q0 SLICE_185 (from FCK)
ROUTE        34     2.390      R2C13B.Q0 to       R9C7C.A1 TCK_1
CTOF_DEL    ---     0.199       R9C7C.A1 to       R9C7C.F1 SLICE_546
ROUTE         3     0.369       R9C7C.F1 to       R9C7D.A0 N_4_0
CTOF_DEL    ---     0.199       R9C7D.A0 to       R9C7D.F0 SLICE_587
ROUTE         1     0.836       R9C7D.F0 to   IOL_B9A.OPOS Frequency_Modulation.xdac_4[4] (to FCK)
                  --------
                    4.250   (15.4% logic, 84.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_41 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.875      R8C12C.Q1 to     R2C13B.CLK FCK
                  --------
                    1.875   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_41 to xdac[4]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.970      R8C12C.Q1 to    IOL_B9A.CLK FCK
                  --------
                    1.970   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "RCK_c" 0.032000 MHz ;
            2581 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              crc[2]  (from RCK_c +)
   Destination:    FF         Data in        crc[2]  (to RCK_c +)

   Delay:               0.824ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.824ns physical path delay SLICE_220 to SLICE_220 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.856ns

 Physical Path Details:

      Data path SLICE_220 to SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R9C8A.CLK to       R9C8A.Q0 SLICE_220 (from RCK_c)
ROUTE         3     0.368       R9C8A.Q0 to       R9C8A.A0 crc[2]
CTOF_DEL    ---     0.199       R9C8A.A0 to       R9C8A.F0 SLICE_220
ROUTE         1     0.000       R9C8A.F0 to      R9C8A.DI0 crc_s_0[2] (to RCK_c)
                  --------
                    0.824   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to      R9C8A.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to      R9C8A.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              crc[5]  (from RCK_c +)
   Destination:    FF         Data in        crc[5]  (to RCK_c +)

   Delay:               0.824ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.824ns physical path delay SLICE_221 to SLICE_221 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.856ns

 Physical Path Details:

      Data path SLICE_221 to SLICE_221:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C8A.CLK to      R10C8A.Q1 SLICE_221 (from RCK_c)
ROUTE         3     0.368      R10C8A.Q1 to      R10C8A.A1 crc[5]
CTOF_DEL    ---     0.199      R10C8A.A1 to      R10C8A.F1 SLICE_221
ROUTE         1     0.000      R10C8A.F1 to     R10C8A.DI1 crc_s_0[5] (to RCK_c)
                  --------
                    0.824   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to     R10C8A.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to     R10C8A.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              crc[8]  (from RCK_c +)
   Destination:    FF         Data in        crc[8]  (to RCK_c +)

   Delay:               0.824ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.824ns physical path delay SLICE_223 to SLICE_223 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.856ns

 Physical Path Details:

      Data path SLICE_223 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C8D.CLK to      R10C8D.Q0 SLICE_223 (from RCK_c)
ROUTE         3     0.368      R10C8D.Q0 to      R10C8D.A0 crc[8]
CTOF_DEL    ---     0.199      R10C8D.A0 to      R10C8D.F0 SLICE_223
ROUTE         1     0.000      R10C8D.F0 to     R10C8D.DI0 crc_s_0[8] (to RCK_c)
                  --------
                    0.824   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to     R10C8D.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to     R10C8D.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              crc[15]  (from RCK_c +)
   Destination:    FF         Data in        crc[15]  (to RCK_c +)

   Delay:               0.824ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.824ns physical path delay SLICE_226 to SLICE_226 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.856ns

 Physical Path Details:

      Data path SLICE_226 to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C7A.CLK to      R10C7A.Q1 SLICE_226 (from RCK_c)
ROUTE         3     0.368      R10C7A.Q1 to      R10C7A.A1 crc[15]
CTOF_DEL    ---     0.199      R10C7A.A1 to      R10C7A.F1 SLICE_226
ROUTE         1     0.000      R10C7A.F1 to     R10C7A.DI1 crc_s_0[15] (to RCK_c)
                  --------
                    0.824   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to     R10C7A.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to     R10C7A.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              crc[4]  (from RCK_c +)
   Destination:    FF         Data in        crc[4]  (to RCK_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_221 to SLICE_221 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_221 to SLICE_221:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C8A.CLK to      R10C8A.Q0 SLICE_221 (from RCK_c)
ROUTE         3     0.369      R10C8A.Q0 to      R10C8A.A0 crc[4]
CTOF_DEL    ---     0.199      R10C8A.A0 to      R10C8A.F0 SLICE_221
ROUTE         1     0.000      R10C8A.F0 to     R10C8A.DI0 crc_s_0[4] (to RCK_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to     R10C8A.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to     R10C8A.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              crc[13]  (from RCK_c +)
   Destination:    FF         Data in        crc[13]  (to RCK_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_225 to SLICE_225 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_225 to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R9C5B.CLK to       R9C5B.Q1 SLICE_225 (from RCK_c)
ROUTE         3     0.369       R9C5B.Q1 to       R9C5B.A1 crc[13]
CTOF_DEL    ---     0.199       R9C5B.A1 to       R9C5B.F1 SLICE_225
ROUTE         1     0.000       R9C5B.F1 to      R9C5B.DI1 crc_s_0[13] (to RCK_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to      R9C5B.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to      R9C5B.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_4[3]  (from RCK_c +)
   Destination:    FF         Data in        state_4[3]  (to RCK_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_258 to SLICE_258 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_258 to SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C5D.CLK to      R10C5D.Q1 SLICE_258 (from RCK_c)
ROUTE         5     0.369      R10C5D.Q1 to      R10C5D.A1 state_4[3]
CTOF_DEL    ---     0.199      R10C5D.A1 to      R10C5D.F1 SLICE_258
ROUTE         1     0.000      R10C5D.F1 to     R10C5D.DI1 state_4_nss[2] (to RCK_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to     R10C5D.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to     R10C5D.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              crc[0]  (from RCK_c +)
   Destination:    FF         Data in        crc[0]  (to RCK_c +)

   Delay:               0.826ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.826ns physical path delay SLICE_219 to SLICE_219 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.858ns

 Physical Path Details:

      Data path SLICE_219 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R9C5A.CLK to       R9C5A.Q0 SLICE_219 (from RCK_c)
ROUTE         6     0.370       R9C5A.Q0 to       R9C5A.A0 crc[0]
CTOF_DEL    ---     0.199       R9C5A.A0 to       R9C5A.F0 SLICE_219
ROUTE         1     0.000       R9C5A.F0 to      R9C5A.DI0 crc_s_0[0] (to RCK_c)
                  --------
                    0.826   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to      R9C5A.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to      R9C5A.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              crc[14]  (from RCK_c +)
   Destination:    FF         Data in        crc[14]  (to RCK_c +)

   Delay:               0.826ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.826ns physical path delay SLICE_226 to SLICE_226 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.858ns

 Physical Path Details:

      Data path SLICE_226 to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C7A.CLK to      R10C7A.Q0 SLICE_226 (from RCK_c)
ROUTE         4     0.370      R10C7A.Q0 to      R10C7A.A0 crc[14]
CTOF_DEL    ---     0.199      R10C7A.A0 to      R10C7A.F0 SLICE_226
ROUTE         1     0.000      R10C7A.F0 to     R10C7A.DI0 crc_s_0[14] (to RCK_c)
                  --------
                    0.826   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to     R10C7A.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to     R10C7A.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_5[0]  (from RCK_c +)
   Destination:    FF         Data in        state_5[0]  (to RCK_c +)

   Delay:               0.826ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.826ns physical path delay SLICE_92 to SLICE_92 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.858ns

 Physical Path Details:

      Data path SLICE_92 to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R5C8D.CLK to       R5C8D.Q0 SLICE_92 (from RCK_c)
ROUTE         6     0.370       R5C8D.Q0 to       R5C8D.A0 CO0_0
CTOF_DEL    ---     0.199       R5C8D.A0 to       R5C8D.F0 SLICE_92
ROUTE         1     0.000       R5C8D.F0 to      R5C8D.DI0 state_6_1_0_iv_i_0[0] (to RCK_c)
                  --------
                    0.826   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to      R5C8D.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        68     3.415       E1.PADDI to      R5C8D.CLK RCK_c
                  --------
                    3.415   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "CK" 5.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              int_bits[1]  (from CK +)
   Destination:    FF         Data in        int_bits[1]  (to CK +)

   Delay:               0.824ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.824ns physical path delay SLICE_227 to SLICE_227 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.856ns

 Physical Path Details:

      Data path SLICE_227 to SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C5A.CLK to       R4C5A.Q0 SLICE_227 (from CK)
ROUTE         3     0.368       R4C5A.Q0 to       R4C5A.A0 int_bits[1]
CTOF_DEL    ---     0.199       R4C5A.A0 to       R4C5A.F0 SLICE_227
ROUTE         1     0.000       R4C5A.F0 to      R4C5A.DI0 Interrupt_Controller.int_bits_24_iv_i[0] (to CK)
                  --------
                    0.824   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to      R4C5A.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to      R4C5A.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              int_bits[6]  (from CK +)
   Destination:    FF         Data in        int_bits[6]  (to CK +)

   Delay:               0.824ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.824ns physical path delay SLICE_229 to SLICE_229 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.856ns

 Physical Path Details:

      Data path SLICE_229 to SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C8C.CLK to       R4C8C.Q0 SLICE_229 (from CK)
ROUTE         3     0.368       R4C8C.Q0 to       R4C8C.A0 int_bits[6]
CTOF_DEL    ---     0.199       R4C8C.A0 to       R4C8C.F0 SLICE_229
ROUTE         1     0.000       R4C8C.F0 to      R4C8C.DI0 Interrupt_Controller.int_bits_24_iv_i[6] (to CK)
                  --------
                    0.824   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to      R4C8C.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to      R4C8C.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              int_bits[7]  (from CK +)
   Destination:    FF         Data in        int_bits[7]  (to CK +)

   Delay:               0.824ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.824ns physical path delay SLICE_229 to SLICE_229 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.856ns

 Physical Path Details:

      Data path SLICE_229 to SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C8C.CLK to       R4C8C.Q1 SLICE_229 (from CK)
ROUTE         3     0.368       R4C8C.Q1 to       R4C8C.A1 int_bits[7]
CTOF_DEL    ---     0.199       R4C8C.A1 to       R4C8C.F1 SLICE_229
ROUTE         1     0.000       R4C8C.F1 to      R4C8C.DI1 Interrupt_Controller.int_bits_24_iv_i[7] (to CK)
                  --------
                    0.824   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to      R4C8C.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to      R4C8C.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              int_bits[2]  (from CK +)
   Destination:    FF         Data in        int_bits[2]  (to CK +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_227 to SLICE_227 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_227 to SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C5A.CLK to       R4C5A.Q1 SLICE_227 (from CK)
ROUTE         3     0.369       R4C5A.Q1 to       R4C5A.A1 int_bits[2]
CTOF_DEL    ---     0.199       R4C5A.A1 to       R4C5A.F1 SLICE_227
ROUTE         1     0.000       R4C5A.F1 to      R4C5A.DI1 Interrupt_Controller.int_bits_24_iv_i[1] (to CK)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to      R4C5A.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to      R4C5A.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              int_bits[4]  (from CK +)
   Destination:    FF         Data in        int_bits[4]  (to CK +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_228 to SLICE_228 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_228 to SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R5C6D.CLK to       R5C6D.Q1 SLICE_228 (from CK)
ROUTE         3     0.369       R5C6D.Q1 to       R5C6D.A1 int_bits[4]
CTOF_DEL    ---     0.199       R5C6D.A1 to       R5C6D.F1 SLICE_228
ROUTE         1     0.000       R5C6D.F1 to      R5C6D.DI1 N_1825_0 (to CK)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to      R5C6D.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to      R5C6D.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              int_bits[3]  (from CK +)
   Destination:    FF         Data in        int_bits[3]  (to CK +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_228 to SLICE_228 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_228 to SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R5C6D.CLK to       R5C6D.Q0 SLICE_228 (from CK)
ROUTE         3     0.369       R5C6D.Q0 to       R5C6D.A0 int_bits[3]
CTOF_DEL    ---     0.199       R5C6D.A0 to       R5C6D.F0 SLICE_228
ROUTE         1     0.000       R5C6D.F0 to      R5C6D.DI0 Interrupt_Controller.int_bits_24_iv_i[2] (to CK)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to      R5C6D.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to      R5C6D.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CPU/reg_L[6]  (from CK +)
   Destination:    FF         Data in        CPU/reg_SP[6]  (to CK +)

   Delay:               0.886ns  (51.5% logic, 48.5% route), 2 logic levels.

 Constraint Details:

      0.886ns physical path delay CPU/SLICE_146 to CPU/SLICE_150 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.918ns

 Physical Path Details:

      Data path CPU/SLICE_146 to CPU/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C18D.CLK to      R7C18D.Q0 CPU/SLICE_146 (from CK)
ROUTE         3     0.430      R7C18D.Q0 to      R7C20D.D0 CPU/reg_L[6]
CTOF_DEL    ---     0.199      R7C20D.D0 to      R7C20D.F0 CPU/SLICE_150
ROUTE         1     0.000      R7C20D.F0 to     R7C20D.DI0 CPU/next_sp_10[6] (to CK)
                  --------
                    0.886   (51.5% logic, 48.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to CPU/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to     R7C18D.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to CPU/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to     R7C20D.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.927ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CPU/flag_I  (from CK +)
   Destination:    FF         Data in        CPU/state[0]  (to CK +)

   Delay:               0.895ns  (50.9% logic, 49.1% route), 2 logic levels.

 Constraint Details:

      0.895ns physical path delay CPU/SLICE_111 to CPU/SLICE_157 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.927ns

 Physical Path Details:

      Data path CPU/SLICE_111 to CPU/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C13D.CLK to     R10C13D.Q0 CPU/SLICE_111 (from CK)
ROUTE        30     0.437     R10C13D.Q0 to     R10C11C.D0 CPU/flag_I
CTOF_DEL    ---     0.199     R10C11C.D0 to     R10C11C.F0 CPU/SLICE_157
ROUTE         2     0.002     R10C11C.F0 to    R10C11C.DI0 CPU/state_ns[18] (to CK)
                  --------
                    0.895   (50.9% logic, 49.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to CPU/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to    R10C13D.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to CPU/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to    R10C11C.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CPU/prog_cntr[8]  (from CK +)
   Destination:    FF         Data in        CPU/prog_cntr[8]  (to CK +)

   Delay:               0.897ns  (50.8% logic, 49.2% route), 2 logic levels.

 Constraint Details:

      0.897ns physical path delay CPU/SLICE_15 to CPU/SLICE_15 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.929ns

 Physical Path Details:

      Data path CPU/SLICE_15 to CPU/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R8C10A.CLK to      R8C10A.Q1 CPU/SLICE_15 (from CK)
ROUTE         8     0.441      R8C10A.Q1 to      R8C10A.C1 prog_addr[8]
CTOF_DEL    ---     0.199      R8C10A.C1 to      R8C10A.F1 CPU/SLICE_15
ROUTE         1     0.000      R8C10A.F1 to     R8C10A.DI1 CPU/prog_cntr_s[8] (to CK)
                  --------
                    0.897   (50.8% logic, 49.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to CPU/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to     R8C10A.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to CPU/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to     R8C10A.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CPU/prog_cntr[10]  (from CK +)
   Destination:    FF         Data in        CPU/prog_cntr[10]  (to CK +)

   Delay:               0.897ns  (50.8% logic, 49.2% route), 2 logic levels.

 Constraint Details:

      0.897ns physical path delay CPU/SLICE_14 to CPU/SLICE_14 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.929ns

 Physical Path Details:

      Data path CPU/SLICE_14 to CPU/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R8C10B.CLK to      R8C10B.Q1 CPU/SLICE_14 (from CK)
ROUTE         8     0.441      R8C10B.Q1 to      R8C10B.C1 prog_addr[10]
CTOF_DEL    ---     0.199      R8C10B.C1 to      R8C10B.F1 CPU/SLICE_14
ROUTE         1     0.000      R8C10B.F1 to     R8C10B.DI1 CPU/prog_cntr_s[10] (to CK)
                  --------
                    0.897   (50.8% logic, 49.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_185 to CPU/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to     R8C10B.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_185 to CPU/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       148     2.776      R2C13B.F1 to     R8C10B.CLK CK
                  --------
                    2.776   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "Fast_CK/RIN" 100.000000 MHz ;
            26 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[3]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[3]  (to Fast_CK/RIN +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay Fast_CK/SLICE_174 to Fast_CK/SLICE_174 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path Fast_CK/SLICE_174 to Fast_CK/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R8C11D.CLK to      R8C11D.Q0 Fast_CK/SLICE_174 (from Fast_CK/RIN)
ROUTE         3     0.369      R8C11D.Q0 to      R8C11D.A0 Fast_CK/ANB3
CTOF_DEL    ---     0.199      R8C11D.A0 to      R8C11D.F0 Fast_CK/SLICE_174
ROUTE         1     0.000      R8C11D.F0 to     R8C11D.DI0 Fast_CK/next_count_3[3] (to Fast_CK/RIN)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11D.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11D.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[2]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[2]  (to Fast_CK/RIN +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay Fast_CK/SLICE_173 to Fast_CK/SLICE_173 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path Fast_CK/SLICE_173 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R8C11B.CLK to      R8C11B.Q1 Fast_CK/SLICE_173 (from Fast_CK/RIN)
ROUTE         4     0.369      R8C11B.Q1 to      R8C11B.A1 Fast_CK/ANB2
CTOF_DEL    ---     0.199      R8C11B.A1 to      R8C11B.F1 Fast_CK/SLICE_173
ROUTE         1     0.000      R8C11B.F1 to     R8C11B.DI1 Fast_CK/next_count_3[2] (to Fast_CK/RIN)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[1]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[1]  (to Fast_CK/RIN +)

   Delay:               0.826ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.826ns physical path delay Fast_CK/SLICE_173 to Fast_CK/SLICE_173 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.858ns

 Physical Path Details:

      Data path Fast_CK/SLICE_173 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R8C11B.CLK to      R8C11B.Q0 Fast_CK/SLICE_173 (from Fast_CK/RIN)
ROUTE         4     0.370      R8C11B.Q0 to      R8C11B.A0 Fast_CK/ANB1
CTOF_DEL    ---     0.199      R8C11B.A0 to      R8C11B.F0 Fast_CK/SLICE_173
ROUTE         1     0.000      R8C11B.F0 to     R8C11B.DI0 Fast_CK/next_count_3[1] (to Fast_CK/RIN)
                  --------
                    0.826   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.904ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[2]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[3]  (to Fast_CK/RIN +)

   Delay:               0.872ns  (52.3% logic, 47.7% route), 2 logic levels.

 Constraint Details:

      0.872ns physical path delay Fast_CK/SLICE_173 to Fast_CK/SLICE_174 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.904ns

 Physical Path Details:

      Data path Fast_CK/SLICE_173 to Fast_CK/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R8C11B.CLK to      R8C11B.Q1 Fast_CK/SLICE_173 (from Fast_CK/RIN)
ROUTE         4     0.416      R8C11B.Q1 to      R8C11D.D0 Fast_CK/ANB2
CTOF_DEL    ---     0.199      R8C11D.D0 to      R8C11D.F0 Fast_CK/SLICE_174
ROUTE         1     0.000      R8C11D.F0 to     R8C11D.DI0 Fast_CK/next_count_3[3] (to Fast_CK/RIN)
                  --------
                    0.872   (52.3% logic, 47.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11D.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.911ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[0]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[0]  (to Fast_CK/RIN +)

   Delay:               0.879ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.879ns physical path delay Fast_CK/SLICE_175 to Fast_CK/SLICE_175 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.911ns

 Physical Path Details:

      Data path Fast_CK/SLICE_175 to Fast_CK/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R8C11C.CLK to      R8C11C.Q0 Fast_CK/SLICE_175 (from Fast_CK/RIN)
ROUTE         5     0.423      R8C11C.Q0 to      R8C11C.D0 Fast_CK/CO0
CTOF_DEL    ---     0.199      R8C11C.D0 to      R8C11C.F0 Fast_CK/SLICE_175
ROUTE         1     0.000      R8C11C.F0 to     R8C11C.DI0 Fast_CK/next_count_3[0] (to Fast_CK/RIN)
                  --------
                    0.879   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11C.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11C.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.911ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[0]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[1]  (to Fast_CK/RIN +)

   Delay:               0.879ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.879ns physical path delay Fast_CK/SLICE_175 to Fast_CK/SLICE_173 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.911ns

 Physical Path Details:

      Data path Fast_CK/SLICE_175 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R8C11C.CLK to      R8C11C.Q0 Fast_CK/SLICE_175 (from Fast_CK/RIN)
ROUTE         5     0.423      R8C11C.Q0 to      R8C11B.D0 Fast_CK/CO0
CTOF_DEL    ---     0.199      R8C11B.D0 to      R8C11B.F0 Fast_CK/SLICE_173
ROUTE         1     0.000      R8C11B.F0 to     R8C11B.DI0 Fast_CK/next_count_3[1] (to Fast_CK/RIN)
                  --------
                    0.879   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11C.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.355ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[3]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/CK  (to Fast_CK/RIN +)

   Delay:               1.323ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      1.323ns physical path delay Fast_CK/SLICE_174 to Fast_CK/SLICE_41 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.355ns

 Physical Path Details:

      Data path Fast_CK/SLICE_174 to Fast_CK/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R8C11D.CLK to      R8C11D.Q0 Fast_CK/SLICE_174 (from Fast_CK/RIN)
ROUTE         3     0.591      R8C11D.Q0 to      R8C12C.B0 Fast_CK/ANB3
CTOF1_DEL   ---     0.475      R8C12C.B0 to      R8C12C.F1 Fast_CK/SLICE_41
ROUTE         1     0.000      R8C12C.F1 to     R8C12C.DI1 Fast_CK/un1_calib_i (to Fast_CK/RIN)
                  --------
                    1.323   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11D.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C12C.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.357ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[0]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[3]  (to Fast_CK/RIN +)

   Delay:               1.325ns  (49.4% logic, 50.6% route), 3 logic levels.

 Constraint Details:

      1.325ns physical path delay Fast_CK/SLICE_175 to Fast_CK/SLICE_174 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.357ns

 Physical Path Details:

      Data path Fast_CK/SLICE_175 to Fast_CK/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R8C11C.CLK to      R8C11C.Q0 Fast_CK/SLICE_175 (from Fast_CK/RIN)
ROUTE         5     0.423      R8C11C.Q0 to      R8C11D.D1 Fast_CK/CO0
CTOF_DEL    ---     0.199      R8C11D.D1 to      R8C11D.F1 Fast_CK/SLICE_174
ROUTE         2     0.247      R8C11D.F1 to      R8C11D.C0 Fast_CK/CO1
CTOF_DEL    ---     0.199      R8C11D.C0 to      R8C11D.F0 Fast_CK/SLICE_174
ROUTE         1     0.000      R8C11D.F0 to     R8C11D.DI0 Fast_CK/next_count_3[3] (to Fast_CK/RIN)
                  --------
                    1.325   (49.4% logic, 50.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11C.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11D.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.358ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[0]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[0]  (to Fast_CK/RIN +)

   Delay:               1.326ns  (49.4% logic, 50.6% route), 3 logic levels.

 Constraint Details:

      1.326ns physical path delay Fast_CK/SLICE_175 to Fast_CK/SLICE_175 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.358ns

 Physical Path Details:

      Data path Fast_CK/SLICE_175 to Fast_CK/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R8C11C.CLK to      R8C11C.Q0 Fast_CK/SLICE_175 (from Fast_CK/RIN)
ROUTE         5     0.423      R8C11C.Q0 to      R8C11C.D1 Fast_CK/CO0
CTOF_DEL    ---     0.199      R8C11C.D1 to      R8C11C.F1 Fast_CK/SLICE_175
ROUTE         3     0.248      R8C11C.F1 to      R8C11C.C0 Fast_CK/un1_count
CTOF_DEL    ---     0.199      R8C11C.C0 to      R8C11C.F0 Fast_CK/SLICE_175
ROUTE         1     0.000      R8C11C.F0 to     R8C11C.DI0 Fast_CK/next_count_3[0] (to Fast_CK/RIN)
                  --------
                    1.326   (49.4% logic, 50.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11C.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11C.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.376ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[1]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[3]  (to Fast_CK/RIN +)

   Delay:               1.344ns  (48.7% logic, 51.3% route), 3 logic levels.

 Constraint Details:

      1.344ns physical path delay Fast_CK/SLICE_173 to Fast_CK/SLICE_174 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.376ns

 Physical Path Details:

      Data path Fast_CK/SLICE_173 to Fast_CK/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R8C11B.CLK to      R8C11B.Q0 Fast_CK/SLICE_173 (from Fast_CK/RIN)
ROUTE         4     0.442      R8C11B.Q0 to      R8C11D.C1 Fast_CK/ANB1
CTOF_DEL    ---     0.199      R8C11D.C1 to      R8C11D.F1 Fast_CK/SLICE_174
ROUTE         2     0.247      R8C11D.F1 to      R8C11D.C0 Fast_CK/CO1
CTOF_DEL    ---     0.199      R8C11D.C0 to      R8C11D.F0 Fast_CK/SLICE_174
ROUTE         1     0.000      R8C11D.F0 to     R8C11D.DI0 Fast_CK/next_count_3[3] (to Fast_CK/RIN)
                  --------
                    1.344   (48.7% logic, 51.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_526 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11B.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_526 to Fast_CK/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.467       R2C3C.F0 to     R8C11D.CLK Fast_CK/RIN
                  --------
                    1.467   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "FCK" 10.000000 MHz ;     |     0.000 ns|     0.857 ns|   2  
                                        |             |             |
FREQUENCY NET "RCK_c" 0.032000 MHz ;    |     0.000 ns|     0.856 ns|   2  
                                        |             |             |
FREQUENCY NET "CK" 5.000000 MHz ;       |     0.000 ns|     0.856 ns|   2  
                                        |             |             |
FREQUENCY NET "Fast_CK/RIN" 100.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.857 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 286879 paths, 11 nets, and 4555 connections (88.70% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

