
src/libstd.c,274
void *memcpy(memcpy21,786
void *memset(memset31,922
int memcmp(38,1026
unsigned int getquotient(50,1207
unsigned int getremainder(99,2075
void __div0(148,2952
unsigned int __udivmodsi4(154,3025
unsigned int __aeabi_uidiv(181,3399
signed int __aeabi_idiv(186,3499

src/common.h,28
#define __COMMON_H__19,767

src/board/board_smart_voice.c,284
#define AUTO_VOLTAGE_CONTROL	24,854
#define ARM_VOLTAGE_CONTROL_SKIP	25,887
#define NXE2000_I2C_GPIO_GRP 27,924
#define NXE2000_I2C_SCL 28,970
#define NXE2000_I2C_SDA 29,1019
#define NXE2000_I2C_SCL_ALT 30,1067
#define NXE2000_I2C_SDA_ALT	31,1116
void pmic_board_init(40,1397

src/board/board_daudio.c,284
#define AUTO_VOLTAGE_CONTROL 24,846
#define ARM_VOLTAGE_CONTROL_SKIP 25,877
#define NXE2000_I2C_GPIO_GRP 27,913
#define NXE2000_I2C_SCL 28,953
#define NXE2000_I2C_SDA 29,1001
#define NXE2000_I2C_SCL_ALT 30,1048
#define NXE2000_I2C_SDA_ALT 31,1092
void pmic_board_init(40,1369

src/board/board_con_svma.c,499
#define AUTO_VOLTAGE_CONTROL 24,854
#define ARM_VOLTAGE_CONTROL_SKIP	25,887
#define NXE2000_I2C_GPIO_GRP	27,923
#define NXE2000_I2C_SCL	28,972
#define NXE2000_I2C_SDA	29,1019
#define NXE2000_I2C_SCL_ALT	30,1066
#define NXE2000_I2C_SDA_ALT	31,1113
#define NXE2000_DEF_DDC1_Q100_VOL	40,1350
#define NXE2000_DEF_DDC2_Q100_VOL	41,1458
#define NXE2000_DEF_DDC3_Q100_VOL	42,1566
#define NXE2000_DEF_DDC4_Q100_VOL	43,1674
#define NXE2000_DEF_DDC5_Q100_VOL	44,1782
void pmic_board_init(46,1891

src/board/board_convergence_daudio.c,499
#define AUTO_VOLTAGE_CONTROL 24,852
#define ARM_VOLTAGE_CONTROL_SKIP	25,885
#define NXE2000_I2C_GPIO_GRP	27,921
#define NXE2000_I2C_SCL	28,970
#define NXE2000_I2C_SDA	29,1017
#define NXE2000_I2C_SCL_ALT	30,1064
#define NXE2000_I2C_SDA_ALT	31,1111
#define NXE2000_DEF_DDC1_Q100_VOL	40,1348
#define NXE2000_DEF_DDC2_Q100_VOL	41,1456
#define NXE2000_DEF_DDC3_Q100_VOL	42,1564
#define NXE2000_DEF_DDC4_Q100_VOL	43,1672
#define NXE2000_DEF_DDC5_Q100_VOL	44,1780
void pmic_board_init(46,1889

src/board/board_raptor.c,203
#define NXE1500_I2C_GPIO_GRP 23,834
#define NXE1500_I2C_SCL 24,868
#define NXE1500_I2C_SDA 25,898
#define NXE1500_I2C_SCL_ALT 26,928
#define NXE1500_I2C_SDA_ALT 27,961
void pmic_board_init(36,1221

src/board/board_ff_voice.c,284
#define AUTO_VOLTAGE_CONTROL	24,854
#define ARM_VOLTAGE_CONTROL_SKIP	25,887
#define NXE2000_I2C_GPIO_GRP 27,924
#define NXE2000_I2C_SCL 28,970
#define NXE2000_I2C_SDA 29,1019
#define NXE2000_I2C_SCL_ALT 30,1067
#define NXE2000_I2C_SDA_ALT	31,1116
void pmic_board_init(40,1397

src/board/board_svt.c,284
#define AUTO_VOLTAGE_CONTROL	24,854
#define ARM_VOLTAGE_CONTROL_SKIP	25,887
#define NXE2000_I2C_GPIO_GRP 27,924
#define NXE2000_I2C_SCL 28,970
#define NXE2000_I2C_SDA 29,1019
#define NXE2000_I2C_SCL_ALT 30,1067
#define NXE2000_I2C_SDA_ALT	31,1116
void pmic_board_init(40,1397

src/board/board_cluster.c,284
#define AUTO_VOLTAGE_CONTROL	24,854
#define ARM_VOLTAGE_CONTROL_SKIP	25,887
#define NXE2000_I2C_GPIO_GRP 27,924
#define NXE2000_I2C_SCL 28,970
#define NXE2000_I2C_SDA 29,1019
#define NXE2000_I2C_SCL_ALT 30,1067
#define NXE2000_I2C_SDA_ALT	31,1116
void pmic_board_init(40,1397

src/board/board_navi.c,284
#define AUTO_VOLTAGE_CONTROL	24,854
#define ARM_VOLTAGE_CONTROL_SKIP	25,887
#define NXE2000_I2C_GPIO_GRP 27,924
#define NXE2000_I2C_SCL 28,970
#define NXE2000_I2C_SDA 29,1019
#define NXE2000_I2C_SCL_ALT 30,1067
#define NXE2000_I2C_SDA_ALT	31,1116
void pmic_board_init(40,1397

src/board/board_zh_blackdragon.c,283
#define AUTO_VOLTAGE_CONTROL	23,833
#define ARM_VOLTAGE_CONTROL_SKIP	24,866
#define NXE2000_I2C_GPIO_GRP 26,903
#define NXE2000_I2C_SCL 27,949
#define NXE2000_I2C_SDA 28,997
#define NXE2000_I2C_SCL_ALT 29,1045
#define NXE2000_I2C_SDA_ALT	30,1095
void pmic_board_init(39,1376

src/board/board_drone.c,263
#define AUTO_VOLTAGE_CONTROL	23,833
#define ARM_VOLTAGE_CONTROL_SKIP	24,866
#define AXP_I2C_GPIO_GRP 26,903
#define AXP_I2C_SCL 27,946
#define AXP_I2C_SDA 28,994
#define AXP_I2C_SCL_ALT	29,1042
#define AXP_I2C_SDA_ALT	30,1088
void pmic_board_init(37,1333

src/board/board_lepus.c,204
#define NXE2000_I2C_GPIO_GRP 23,837
#define NXE2000_I2C_SCL 24,883
#define NXE2000_I2C_SDA 25,933
#define NXE2000_I2C_SCL_ALT 26,983
#define NXE2000_I2C_SDA_ALT 27,1033
void pmic_board_init(36,1310

src/board/board_svm.c,284
#define AUTO_VOLTAGE_CONTROL	24,854
#define ARM_VOLTAGE_CONTROL_SKIP	25,887
#define NXE2000_I2C_GPIO_GRP 27,924
#define NXE2000_I2C_SCL 28,970
#define NXE2000_I2C_SDA 29,1019
#define NXE2000_I2C_SCL_ALT 30,1067
#define NXE2000_I2C_SDA_ALT	31,1116
void pmic_board_init(40,1397

src/board/board_clova.c,284
#define AUTO_VOLTAGE_CONTROL	24,854
#define ARM_VOLTAGE_CONTROL_SKIP	25,887
#define NXE2000_I2C_GPIO_GRP 27,924
#define NXE2000_I2C_SCL 28,970
#define NXE2000_I2C_SDA 29,1019
#define NXE2000_I2C_SCL_ALT 30,1067
#define NXE2000_I2C_SDA_ALT	31,1116
void pmic_board_init(40,1397

src/board/board_zh_dragon.c,283
#define AUTO_VOLTAGE_CONTROL	23,834
#define ARM_VOLTAGE_CONTROL_SKIP	24,867
#define NXE2000_I2C_GPIO_GRP 26,904
#define NXE2000_I2C_SCL 27,950
#define NXE2000_I2C_SDA 28,998
#define NXE2000_I2C_SCL_ALT 29,1046
#define NXE2000_I2C_SDA_ALT	30,1096
void pmic_board_init(39,1377

src/board/board_convergence_svmc.c,499
#define AUTO_VOLTAGE_CONTROL 24,854
#define ARM_VOLTAGE_CONTROL_SKIP	25,887
#define NXE2000_I2C_GPIO_GRP	27,923
#define NXE2000_I2C_SCL	28,972
#define NXE2000_I2C_SDA	29,1019
#define NXE2000_I2C_SCL_ALT	30,1066
#define NXE2000_I2C_SDA_ALT	31,1113
#define NXE2000_DEF_DDC1_Q100_VOL	40,1350
#define NXE2000_DEF_DDC2_Q100_VOL	41,1458
#define NXE2000_DEF_DDC3_Q100_VOL	42,1566
#define NXE2000_DEF_DDC4_Q100_VOL	43,1674
#define NXE2000_DEF_DDC5_Q100_VOL	44,1782
void pmic_board_init(46,1891

src/board/board_avn.c,416
#define MP8845_CORE_I2C_GPIO_GRP 23,833
#define MP8845_CORE_I2C_SCL 24,870
#define MP8845_CORE_I2C_SDA 25,904
#define MP8845_CORE_I2C_SCL_ALT	26,938
#define MP8845_CORE_I2C_SDA_ALT	27,974
#define MP8845_ARM_I2C_GPIO_GRP 29,1011
#define MP8845_ARM_I2C_SCL 30,1047
#define MP8845_ARM_I2C_SDA 31,1079
#define MP8845_ARM_I2C_SCL_ALT	32,1111
#define MP8845_ARM_I2C_SDA_ALT	33,1146
void pmic_board_init(40,1371

src/board/board_allo_display.c,284
#define AUTO_VOLTAGE_CONTROL	24,854
#define ARM_VOLTAGE_CONTROL_SKIP	25,887
#define NXE2000_I2C_GPIO_GRP 27,924
#define NXE2000_I2C_SCL 28,970
#define NXE2000_I2C_SDA 29,1019
#define NXE2000_I2C_SCL_ALT 30,1067
#define NXE2000_I2C_SDA_ALT	31,1116
void pmic_board_init(40,1397

src/board/board_zh_hmdragon.c,270
#define NXE2000_I2C_GPIO_GRP 25,853
#define NXE2000_I2C_SCL 26,899
#define NXE2000_I2C_SDA 27,947
#define NXE2000_I2C_SCL_ALT 28,995
#define NXE2000_I2C_SDA_ALT	29,1045
static void board_set_gpio(32,1102
void pmic_board_init(47,1526
void gpio_board_init(75,2260

src/printf.c,262
static void printchar(21,782
#define PAD_RIGHT 32,931
#define PAD_ZERO 33,951
static int prints(35,971
#define PRINT_BUF_LEN 70,1601
static int printi(73,1681
static int print(117,2428
int printf(183,3868
int empty_printf(195,4020
int sprintf(202,4102

src/subcpu.c,153
#define CPU_BRINGUP_CHECK 22,801
#define CPU_ALIVE_FLAG_ADDR	23,834
int subcpu_on_start(25,874
void subcpu_boot(52,1568
void subcpu_bringup(62,1733

src/arm_gic.c,58
void gic_sgi_caller(21,787
void s5p4418_cpuidle(50,1553

src/services/smcc_helpers.h,1108
#define __SMCC_HELPERS_H__19,773
#define FUNCID_TYPE_SHIFT	24,1039
#define FUNCID_CC_SHIFT	25,1069
#define FUNCID_OEN_SHIFT	26,1098
#define FUNCID_NUM_SHIFT	27,1127
#define FUNCID_TYPE_MASK	29,1156
#define FUNCID_CC_MASK	30,1186
#define FUNCID_OEN_MASK	31,1215
#define FUNCID_NUM_MASK	32,1246
#define FUNCID_TYPE_WIDTH	34,1280
#define FUNCID_CC_WIDTH	35,1309
#define FUNCID_OEN_WIDTH	36,1337
#define FUNCID_NUM_WIDTH	37,1365
#define GET_SMC_CC(39,1395
#define GET_SMC_TYPE(41,1471
#define SMC_64	44,1553
#define SMC_32	45,1573
#define SMC_UNK	46,1593
#define SMC_TYPE_FAST	47,1623
#define SMC_TYPE_STD	48,1649
#define SMC_PREEMPTED	49,1674
#define OEN_ARM_START	54,1966
#define OEN_ARM_END	55,1992
#define OEN_CPU_START	56,2016
#define OEN_CPU_END	57,2042
#define OEN_SIP_START	58,2066
#define OEN_SIP_END	59,2092
#define OEN_OEM_START	60,2116
#define OEN_OEM_END	61,2142
#define OEN_STD_START	62,2166
#define OEN_STD_END	63,2213
#define OEN_TAP_START	64,2237
#define OEN_TAP_END	65,2291
#define OEN_TOS_START	66,2316
#define OEN_TOS_END	67,2360
#define OEN_LIMIT	68,2385

src/services/smc_handler.c,239
#define IS_SMC_TYPE(33,1166
volatile int g_smc_id 36,1238
volatile int g_fiq_flag 37,1268
volatile int g_cpu_kill_num 38,1298
void smc_set_monitor_fiq(44,1590
int smc_monitor_fiq_handler(61,2035
unsigned int bl1_smc_handler(83,2563

src/services/smc_entry.S,441
.global 28,1003
.align 34,1078
.global 35,1087
monitor_vectors:monitor_vectors36,1111
.global 49,1493
.global 51,1524
smc_asm_handler:smc_asm_handler52,1548
unexpected_smc_call:unexpected_smc_call69,1946
.global 75,2014
monitor_mode_init:monitor_mode_init76,2040
set_montior_vector:set_montior_vector143,4676
.global 152,4858
.global 153,4876
psci_power_down_wfi:psci_power_down_wfi154,4904
wfi_spill:wfi_spill157,4971

src/services/std_svc/psci/psci_common.c,33
int psci_validate_mpidr(26,1064

src/services/std_svc/psci/psci_main.h,946
#define __PSCI_MAIN_H__19,770
#define PSCI_VERSION	24,1002
#define PSCI_CPU_SUSPEND_AARCH32	25,1036
#define PSCI_CPU_OFF	26,1080
#define PSCI_CPU_ON_AARCH32	27,1114
#define PSCI_AFFINITY_INFO_AARCH32	28,1154
#define PSCI_AFFINITY_INFO_AARCH64	29,1200
#define PSCI_MIG_AARCH32	30,1246
#define PSCI_MIG_INFO_TYPE	31,1283
#define PSCI_MIG_INFO_UP_CPU_AARCH32	32,1322
#define PSCI_SYSTEM_OFF	33,1370
#define PSCI_SYSTEM_RESET	34,1407
#define PSCI_FEATURES	35,1445
#define PSCI_SYSTEM_SUSPEND_AARCH32	36,1480
#define FUNCID_TYPE_SHIFT	41,1766
#define FUNCID_CC_SHIFT	42,1796
#define FUNCID_OEN_SHIFT	43,1825
#define FUNCID_NUM_SHIFT	44,1854
#define FUNCID_TYPE_MASK	46,1883
#define FUNCID_CC_MASK	47,1913
#define FUNCID_OEN_MASK	48,1942
#define FUNCID_NUM_MASK	49,1973
#define FUNCID_TYPE_WIDTH	51,2007
#define FUNCID_CC_WIDTH	52,2036
#define FUNCID_OEN_WIDTH	53,2064
#define FUNCID_NUM_WIDTH	54,2092
#define SMC_32	56,2122

src/services/std_svc/psci/psci_on.c,31
int psci_cpu_on_start(29,1064

src/services/std_svc/psci/psci_private.h,34
#define __PSCI_PRIVATE_H__19,773

src/services/std_svc/psci/psci_system_off.c,61
void psci_system_off(22,809
void psci_system_reset(31,1048

src/services/std_svc/psci/psci_off.c,62
int psci_cpu_off_handler(30,983
int psci_do_cpu_off(63,1758

src/services/std_svc/psci/psci.h,1392
#define __PSCI_H__19,765
#define PLAT_MAX_PWR_LVL	21,785
#define PSCI_MAJOR_VER	26,991
#define PSCI_MINOR_VER	27,1025
#define PSCI_E_SUCCESS	32,1236
#define PSCI_E_NOT_SUPPORTED	33,1262
#define PSCI_E_INVALID_PARAMS	34,1294
#define PSCI_E_DENIED	35,1327
#define PSCI_E_ALREADY_ON	36,1353
#define PSCI_E_ON_PENDING	37,1382
#define PSCI_E_INTERN_FAIL	38,1411
#define PSCI_E_NOT_PRESENT	39,1441
#define PSCI_E_DISABLED	40,1471
#define PSCI_E_INVALID_ADDRESS	41,1499
#define PSCI_INVALID_PWR_LVL	46,1599
typedef unsigned char plat_local_state_t;51,1729
#define PSCI_LOCAL_STATE_RUN 54,1829
typedef struct psci_power_state 64,2419
	plat_local_state_t pwr_domain_state[pwr_domain_state69,2549
} psci_power_state_t;70,2609
typedef struct plat_psci_ops 76,2923
	void (*cpu_standby)cpu_standby77,2954
	int (*pwr_domain_on)pwr_domain_on78,3006
	void (*pwr_domain_off)pwr_domain_off79,3050
	void (*pwr_domain_suspend)pwr_domain_suspend80,3115
	void (*pwr_domain_on_finish)pwr_domain_on_finish81,3184
	void (*pwr_domain_suspend_finish)pwr_domain_suspend_finish82,3255
	void (*system_off)system_off84,3336
	void (*system_reset)system_reset85,3374
	int (*validate_power_state)validate_power_state86,3414
	int (*validate_ns_entrypoint)validate_ns_entrypoint88,3509
	void (*get_sys_suspend_power_state)get_sys_suspend_power_state89,3575
} plat_psci_ops_t;91,3653

src/services/std_svc/psci/psci_suspend.c,165
#define PSCI_SUSPEND	26,916
#define PSCI_RESUME	27,940
static void suspend_mark(33,1223
int psci_cpu_suspend_start(59,2314
void psci_cpu_suspend_finish(73,2723

src/services/std_svc/psci/psci_main.c,311
#define define_psci_cap(42,1422
unsigned int psci_caps 44,1469
void psci_set_sgi_caller(52,1881
unsigned int psci_version(69,2201
int psci_cpu_on(74,2279
int psci_cpu_off(92,2667
int psci_system_suspend(110,2953
int psci_affinity_info(123,3164
int psci_features(137,3481
int psci_smc_handler(151,3794

src/services/std_svc/std_svc_setup.c,42
unsigned int std_svc_smc_handler(28,1032

src/services/std_svc/std_svc.h,306
#define __STD_SVC_H__19,768
#define ARM_STD_SVC_CALL_COUNT	22,843
#define ARM_STD_SVC_UID	23,886
#define ARM_STD_SVC_VERSION	25,956
#define STD_SVC_VERSION_MAJOR	28,1046
#define STD_SVC_VERSION_MINOR	29,1081
#define PSCI_FID_MASK	32,1197
#define PSCI_FID_VALUE	33,1229
#define is_psci_fid(34,1257

src/services/sip_main.c,194
#define S5PXX18_REG_WRITE	25,895
#define S5PXX18_REG_READ	26,933
#define S5PXX18_REG_BCLK	28,971
static int secure_write(33,1227
static int secure_read(45,1578
int sip_smc_handler(60,1977

src/crc.c,362
#define CRC_POLY 28,877
unsigned int get_fcs(30,920
unsigned int sget_fcs(44,1098
unsigned int __init iget_fcs(57,1313
#define CRC_POLY	72,1538
unsigned int get_fcs(74,1581
unsigned int sget_fcs(89,1779
unsigned int iget_fcs(103,2073
#define CRC_CHKSTRIDE	124,2403
#define CRC_CHKSTRIDE	126,2434
unsigned int calc_crc(129,2467
int crc_check(146,2870

src/startup.S,733
.globl 24,830
.globl 25,851
.global 30,910
.global 31,923
.global 32,942
.global 33,962
.global 34,988
.global 38,1050
vectors:vectors39,1066
header_info:header_info51,1650
buildinfo:buildinfo66,2092
exception_v:exception_v69,2190
reset_handler:reset_handler86,2917
clbss_l:clbss_l128,4262
asm_main:asm_main134,4446
.global 152,4963
run_bl2:run_bl2153,4979
.global 159,5071
run_secure_svc:run_secure_svc160,5094
secondary_startup:secondary_startup192,5669
.global 251,7979
subcpu_wfi:subcpu_wfi252,7998
.align 266,8506
.global 267,8515
.global 270,8666
system_sleep:system_sleep271,8690
disable_mmu:disable_mmu272,8727
physical_start:physical_start291,9354
SystemSleep:SystemSleep304,9720

src/boot/iUSBBOOT.h,9381
#define __NX_OTG_HS_H__20,766
#define CTRUE	24,815
#define CFALSE	25,869
#define VENDORID	27,927
#define PRODUCTID	28,974
#define	HIGH_USB_VER	30,1025
#define	HIGH_MAX_PKT_SIZE_EP0	31,1063
#define	HIGH_MAX_PKT_SIZE_EP1	32,1097
#define	HIGH_MAX_PKT_SIZE_EP2	33,1141
#define	FULL_USB_VER	35,1186
#define	FULL_MAX_PKT_SIZE_EP0	36,1224
#define	FULL_MAX_PKT_SIZE_EP1	37,1275
#define	FULL_MAX_PKT_SIZE_EP2	38,1318
#define RX_FIFO_SIZE	40,1362
#define NPTX_FIFO_START_ADDR	41,1390
#define NPTX_FIFO_SIZE	42,1433
#define PTX_FIFO_SIZE	43,1463
#define	DEVICE_DESCRIPTOR_SIZE	45,1493
#define	CONFIG_DESCRIPTOR_SIZE	46,1530
enum CONFIG_ATTRIBUTES51,1633
	CONF_ATTR_DEFAULT	53,1658
	CONF_ATTR_DEFAULT			= 0x80,x8053,1658
	CONF_ATTR_REMOTE_WAKEUP 54,1687
	CONF_ATTR_REMOTE_WAKEUP 	= 0x20,x2054,1687
	CONF_ATTR_SELFPOWERED	55,1721
	CONF_ATTR_SELFPOWERED		= 0x40x4055,1721
enum ENDPOINT_ATTRIBUTES59,1779
	EP_ADDR_IN	61,1806
	EP_ADDR_IN				= 0x80,x8061,1806
	EP_ADDR_OUT	62,1829
	EP_ADDR_OUT				= 0x00,x0062,1829
	EP_ATTR_CONTROL	64,1854
	EP_ATTR_CONTROL			= 0x00,x0064,1854
	EP_ATTR_ISOCHRONOUS	65,1881
	EP_ATTR_ISOCHRONOUS		= 0x01,x0165,1881
	EP_ATTR_BULK	66,1911
	EP_ATTR_BULK			= 0x02,x0266,1911
	EP_ATTR_INTERRUPT	67,1935
	EP_ATTR_INTERRUPT		= 0x03x0367,1935
enum STANDARD_REQUEST_CODE71,1993
	STANDARD_GET_STATUS	73,2022
	STANDARD_CLEAR_FEATURE	74,2050
	STANDARD_RESERVED_1	75,2080
	STANDARD_SET_FEATURE	76,2108
	STANDARD_RESERVED_2	77,2136
	STANDARD_SET_ADDRESS	78,2164
	STANDARD_GET_DESCRIPTOR	79,2192
	STANDARD_SET_DESCRIPTOR	80,2223
	STANDARD_GET_CONFIGURATION	81,2254
	STANDARD_SET_CONFIGURATION	82,2287
	STANDARD_GET_INTERFACE	83,2320
	STANDARD_SET_INTERFACE	84,2351
	STANDARD_SYNCH_FRAME	85,2382
enum DESCRIPTORTYPE88,2414
	DESCRIPTORTYPE_DEVICE	90,2436
	DESCRIPTORTYPE_CONFIGURATION	91,2466
	DESCRIPTORTYPE_STRING	92,2501
	DESCRIPTORTYPE_INTERFACE	93,2531
	DESCRIPTORTYPE_ENDPOINT	94,2563
#define CONTROL_EP	97,2598
#define BULK_IN_EP	98,2620
#define BULK_OUT_EP	99,2642
struct NX_USB_OTG_GCSR_RegisterSet 105,2691
	volatile U32 GOTGCTL;106,2728
	volatile U32 GOTGINT;107,2804
	volatile U32 GAHBCFG;108,2871
	volatile U32 GUSBCFG;109,2947
	volatile U32 GRSTCTL;110,3023
	volatile U32 GINTSTS;111,3087
	volatile U32 GINTMSK;112,3155
	volatile U32 GRXSTSR;113,3228
	volatile U32 GRXSTSP;114,3307
	volatile U32 GRXFSIZ;115,3385
	volatile U32 GNPTXFSIZ;116,3456
	volatile U32 GNPTXSTS;117,3543
	volatile U32 GReserved0;118,3637
	volatile U32 GReserved1;119,3692
	volatile U32 GReserved2;120,3747
	volatile U32 GUID;121,3802
	volatile U32 GSNPSID;122,3861
	volatile U32 GHWCFG1;123,3926
	volatile U32 GHWCFG2;124,3995
	volatile U32 GHWCFG3;125,4064
	volatile U32 GHWCFG4;126,4133
	volatile U32 GLPMCFG;127,4202
	volatile U32 HPTXFSIZ;129,4341
	volatile U32 DIEPTXF[DIEPTXF130,4428
struct NX_USB_OTG_Host_Channel_RegisterSet 134,4597
	volatile U32 HCCHAR;135,4642
	volatile U32 HCSPLT;136,4725
	volatile U32 HCINT;137,4806
	volatile U32 HCINTMSK;138,4883
	volatile U32 HCTSIZ;139,4967
	volatile U32 HCDMA;140,5048
	volatile U32 HCReserved[HCReserved141,5127
struct NX_USB_OTG_HMCSR_RegisterSet 143,5191
	volatile U32 HCFG;144,5229
	volatile U32 HFIR;145,5299
	volatile U32 HFNUM;146,5370
	volatile U32 HReserved0;147,5461
	volatile U32 HPTXSTS;148,5516
	volatile U32 HAINT;149,5610
	volatile U32 HAINTMSK;150,5690
	volatile U32 HPRT;152,5849
	struct NX_USB_OTG_Host_Channel_RegisterSet HCC[HCC154,6001
struct NX_USB_OTG_Device_EPI_RegisterSet 158,6141
	volatile U32 DIEPCTL;159,6184
	volatile U32 DReserved0;160,6274
	volatile U32 DIEPINT;161,6329
	volatile U32 DReserved1;162,6410
	volatile U32 DIEPTSIZ;163,6465
	volatile U32 DIEPDMA;164,6551
	volatile U32 DTXFSTS;165,6634
	volatile U32 DIEPDMAB;166,6727
struct NX_USB_OTG_Device_EPO_RegisterSet 168,6821
	volatile U32 DOEPCTL;169,6864
	volatile U32 DReserved0;170,6955
	volatile U32 DOEPINT;171,7010
	volatile U32 DReserved1;172,7091
	volatile U32 DOEPTSIZ;173,7146
	volatile U32 DOEPDMA;174,7232
	volatile U32 DReserved2;175,7315
	volatile U32 DOEPDMAB;176,7370
struct NX_USB_OTG_DMCSR_RegisterSet 178,7464
	volatile U32 DCFG;179,7502
	volatile U32 DCTL;180,7574
	volatile U32 DSTS;181,7640
	volatile U32 DReserved0;182,7705
	volatile U32 DIEPMSK;183,7760
	volatile U32 DOEPMSK;184,7854
	volatile U32 DAINT;185,7949
	volatile U32 DAINTMSK;186,8032
	volatile U32 DReserved1;187,8122
	volatile U32 DReserved2;188,8177
	volatile U32 DVBUSDIS;189,8232
	volatile U32 DVBUSPULSE;190,8313
	volatile U32 DTHRCTL;191,8393
	volatile U32 DIEPEMPMSK;192,8471
	volatile U32 DReserved3;193,8571
	volatile U32 DReserved4;194,8626
	volatile U32 DReserved5[DReserved5195,8681
	volatile U32 DReserved6[DReserved6196,8748
	volatile U32 DReserved7[DReserved7197,8815
	struct NX_USB_OTG_Device_EPI_RegisterSet DEPIR[DEPIR198,8882
	struct NX_USB_OTG_Device_EPO_RegisterSet DEPOR[DEPOR199,8955
struct NX_USB_OTG_PHYCTRL_RegisterSet202,9032
	volatile U32 PHYPOR;205,9136
	volatile U32 VBUSINTENB;206,9174
	volatile U32 VBUSPEND;207,9215
	volatile U32 TESTPARM3;208,9255
	volatile U32 TESTPARM4;209,9296
	volatile U32 LINKCTL;210,9337
	volatile U32 TESTPARM6;211,9376
	volatile U32 TESTPARM7;212,9417
	volatile U32 TESTPARM8;213,9458
	volatile U32 TESTPARM9;214,9499
struct NX_USB_OTG_IFCLK_RegisterSet217,9613
	volatile U32 IFCLK_MODE;220,9716
	volatile U32 IFCLKGEN;221,9757
struct NX_USB_OTG_RegisterSet224,9861
	struct NX_USB_OTG_GCSR_RegisterSet  GCSR;226,9893
	struct NX_USB_OTG_HMCSR_RegisterSet HCSR;227,9959
	struct NX_USB_OTG_DMCSR_RegisterSet DCSR;228,10025
	volatile U32 PCGCCTL;230,10166
	volatile U32 EPFifo[EPFifo232,10328
#define WkUpInt	240,10774
#define OEPInt	241,10802
#define IEPInt	242,10828
#define EnumDone	243,10854
#define USBRst	244,10881
#define USBSusp	245,10907
#define RXFLvl	246,10934
#define B_SESSION_VALID	249,10980
#define A_SESSION_VALID	250,11016
#define PTXFE_HALF	253,11073
#define PTXFE_ZERO	254,11102
#define NPTXFE_HALF	255,11131
#define NPTXFE_ZERO	256,11161
#define MODE_SLAVE	257,11191
#define MODE_DMA	258,11220
#define BURST_SINGLE	259,11247
#define BURST_INCR	260,11277
#define BURST_INCR4	261,11306
#define BURST_INCR8	262,11336
#define BURST_INCR16	263,11366
#define GBL_INT_UNMASK	264,11396
#define GBL_INT_MASK	265,11428
#define AHB_MASTER_IDLE	268,11479
#define CORE_SOFT_RESET	269,11514
#define INT_RESUME	272,11610
#define INT_DISCONN	273,11641
#define INT_CONN_ID_STS_CNG	274,11674
#define INT_OUT_EP	275,11713
#define INT_IN_EP	276,11745
#define INT_ENUMDONE	277,11776
#define INT_RESET	278,11809
#define INT_SUSPEND	279,11840
#define INT_TX_FIFO_EMPTY	280,11873
#define INT_RX_FIFO_NOT_EMPTY	281,11909
#define INT_SOF	282,11948
#define INT_DEV_MODE	283,11977
#define INT_HOST_MODE	284,12009
#define GLOBAL_OUT_NAK	287,12070
#define OUT_PKT_RECEIVED	288,12106
#define OUT_TRNASFER_COMPLETED	289,12143
#define SETUP_TRANSACTION_COMPLETED	290,12185
#define SETUP_PKT_RECEIVED	291,12231
#define NORMAL_OPERATION	294,12313
#define SOFT_DISCONNECT	295,12348
#define INT_IN_EP0	298,12442
#define INT_IN_EP1	299,12473
#define INT_IN_EP3	300,12504
#define INT_OUT_EP0	301,12535
#define INT_OUT_EP2	302,12568
#define INT_OUT_EP4	303,12601
#define DEPCTL_EPENA	306,12673
#define DEPCTL_EPDIS	307,12707
#define DEPCTL_SNAK	308,12740
#define DEPCTL_CNAK	309,12773
#define DEPCTL_STALL	310,12806
#define DEPCTL_ISO_TYPE	311,12839
#define DEPCTL_BULK_TYPE	312,12891
#define DEPCTL_INTR_TYPE	313,12936
#define DEPCTL_USBACTEP	314,12986
#define EPEN_CNAK_EP0_64 317,13072
#define EPEN_CNAK_EP0_8 320,13193
#define BACK2BACK_SETUP_RECEIVED	323,13293
#define INTKN_TXFEMP	324,13336
#define NON_ISO_IN_EP_TIMEOUT	325,13370
#define CTRL_OUT_EP_SETUP_PHASE_DONE	326,13411
#define AHB_ERROR	327,13457
#define TRANSFER_DONE	328,13489
	U8 bmRequestType;333,13543
	U8 bRequest;334,13562
	U16 wValue;335,13576
	U16 wIndex;336,13589
	U16 wLength;337,13602
} SetupPacket;338,13616
	USB_HIGH,342,13647
	USB_FULL,343,13658
	USB_LOW344,13669
} USB_SPEED;346,13697
	EP_TYPE_CONTROL,350,13726
	EP_TYPE_CONTROL, EP_TYPE_ISOCHRONOUS,350,13726
	EP_TYPE_CONTROL, EP_TYPE_ISOCHRONOUS, EP_TYPE_BULK,350,13726
	EP_TYPE_CONTROL, EP_TYPE_ISOCHRONOUS, EP_TYPE_BULK, EP_TYPE_INTERRUPT350,13726
} EP_TYPE;351,13797
enum EP0_STATE355,13878
	EP0_STATE_INIT	357,13895
	EP0_STATE_GET_DSCPT	358,13920
	EP0_STATE_GET_INTERFACE	359,13949
	EP0_STATE_GET_CONFIG	360,13981
	EP0_STATE_GET_STATUS	361,14010
typedef struct __attribute__((aligned(4))) tag_USBBOOTSTATUS364,14042
	volatile CBOOL	bDownLoading;366,14105
	CBOOL	bHeaderReceived;367,14135
	U8		*RxBuffAddr;RxBuffAddr368,14159
	S32		iRxSize;369,14177
	S32		iRxHeaderSize;370,14192
	U32		ep0_state;372,14214
	USB_SPEED speed;373,14231
	U32		ctrl_max_pktsize;374,14249
	U32		bulkin_max_pktsize;375,14273
	U32		bulkout_max_pktsize;376,14299
	U8*		Current_ptr;378,14327
	U32		Current_Fifo_Size;379,14346
	U32		Remain_size;380,14371
	U32		up_addr;382,14391
	U32		up_size;383,14406
	U8*		up_ptr;384,14421
	U8		CurConfig;386,14436
	U8		CurInterface;387,14452
	U8		CurSetting;388,14471
	U8		__Reserved;389,14488
	U8* 		DeviceDescriptor;391,14506
	const U8*	ConfigDescriptor;392,14531
} USBBOOTSTATUS;393,14560

src/boot/iSDHCBOOT.c,2366
#define CONFIG_S5P_SDMMC_SRCCLK	25,868
#define CONFIG_S5P_SDMMC_CLOCK	28,936
#define dprintf 32,1002
#define dprintf(34,1039
static struct s5p4418_gpio_reg (*const g_gpio_reg)37,1074
static struct NX_CLKGEN_RegisterSet *const __initdata pgSDClkGenReg[pgSDClkGenReg42,1326
static U32 const __initdata SDResetNum[SDResetNum47,1592
struct NX_SDMMC_RegisterSet *const __initdata pgSDXCReg[pgSDXCReg52,1751
	U32 nPllNum;61,2101
	U32 nFreqHz;62,2115
	U32 nClkDiv;63,2129
	U32 nClkGenDiv;64,2143
} NX_CLKINFO_SDMMC;65,2160
CBOOL __init NX_SDMMC_GetClkParam(67,2181
static CBOOL __init NX_SDMMC_SetClock(106,3129
static U32 __init NX_SDMMC_SendCommandInternal(239,7976
static U32 __init NX_SDMMC_SendStatus(343,11278
static U32 __init NX_SDMMC_SendCommand(397,14064
static U32 __init NX_SDMMC_SendAppCommand(410,14433
static CBOOL __init NX_SDMMC_IdentifyCard(429,15016
#define FAST_BOOT	493,17170
static CBOOL __init NX_SDMMC_SelectCard(593,20520
static CBOOL __init NX_SDMMC_SetCardDetectPullUp(609,21019
static CBOOL __init NX_SDMMC_SetBusWidth(625,21544
static CBOOL __init NX_SDMMC_SetBlockLength(656,22692
CBOOL __init NX_SDMMC_Init(677,23344
CBOOL __init NX_SDMMC_Terminate(759,26176
CBOOL __init NX_SDMMC_Open(779,26867
CBOOL __init NX_SDMMC_Close(815,28065
static CBOOL __init NX_SDMMC_ReadSectorData(823,28355
CBOOL __init NX_SDMMC_ReadSectors(892,30434
void __init NX_SDMMC_Read1Sector_misc(988,34033
#define ANDROID_BOOT_CTRL_MAGIC 1043,36130
#define ANDROID_BOOT_CTRL_VERSION 1044,36203
struct andr_slot_metadata 1046,36240
	u8 priority 1047,36268
	u8 tries_remaining 1048,36286
	u8 successful_boot 1049,36311
	u8 verity_corrupted 1050,36336
	u8 reserved 1051,36362
} __packed;1052,36380
struct andr_bl_control 1054,36393
	char slot_suffix[slot_suffix1055,36418
	u32 magic;1056,36440
	u8 version;1057,36452
	u8 nb_slot 1058,36465
	u8 recovery_tries_remaining 1059,36482
	u8 reserved0[reserved01060,36516
	struct andr_slot_metadata slot_info[slot_info1061,36534
	u8 reserved1[reserved11062,36575
	u32 crc32_le;1063,36593
} __packed;1064,36608
static int ab_select_slot(1066,36621
static CBOOL SDMMCBOOT(1133,38754
void __init NX_SDPADSetALT(1272,43356
void NX_SDPADSetGPIO(1338,47170
static int __init sdmmc_read(1405,50394
unsigned int __init sdmmc_self_boot(1441,51361
int iSDXCBOOT(1477,52262

src/boot/iUSBBOOT.c,1687
#define dprintf(25,851
#define dprintf(27,896
static int __initdata g_selfboot 30,928
static int __initdata g_selfboot_cfg 32,994
static NX_USB20OTG_APB_RegisterSet *const __initdata pUSB20OTGAPBReg 40,1199
static struct NX_USB_OTG_RegisterSet *const __initdata pUOReg 42,1335
static U8 __attribute__((aligned(4))) __initdata gs_DeviceDescriptorFS[gs_DeviceDescriptorFS45,1469
static U8 __attribute__((aligned(4))) __initdata gs_DeviceDescriptorHS[gs_DeviceDescriptorHS67,2594
static U8 __attribute__((aligned(4))) __initdata gs_ConfigDescriptorFS[gs_ConfigDescriptorFS90,3720
static U8 __attribute__((aligned(4))) __initdata gs_ConfigDescriptorHS[gs_ConfigDescriptorHS137,6674
static void __init nx_usb_write_in_fifo(184,9628
static struct sbi_header __initdata *g_TBI;g_TBI196,9930
static USBBOOTSTATUS __initdata *g_USBBootStatus;g_USBBootStatus197,9974
static unsigned int __initdata g_fcs 198,10024
static void __init nx_usb_read_out_fifo(200,10067
static void __init nx_usb_ep0_int_hndlr(215,10442
static void __init nx_usb_transfer_ep0(338,14407
static void __init nx_usb_int_bulkin(392,16450
static void __init nx_usb_int_bulkout(426,17693
static void __init nxp4330_usb_int_bulkout(489,19731
static void __init nx_usb_reset(525,20867
static S32 __init nx_usb_set_init(551,21698
		U32 AID;555,21832
		U16 SID[SID556,21843
		U8 BID[BID557,21857
static void __init nx_usb_pkt_receive(650,25320
static void __init nx_usb_transfer(687,26570
static void __init nx_udc_int_hndlr(732,27804
void __init udelay(780,29030
CBOOL __init iUSBBOOT(787,29148
int normal_usbboot(872,32381
int __init self_load_usbdown(878,32480
int bl2_usbboot(887,32610

src/boot/iSDHCBOOT.h,6156
#define __NX_SDHCBOOT_H__19,767
#define SDXC_CLKGENSRC	30,906
#define SDXC_CLKGENDIV	31,965
#define SDXC_CLKGENDIV_400KHZ	33,1028
#define SDXC_CLKDIV	34,1093
#define SDXC_CLKGENDIV_400KHZ	36,1145
#define SDXC_CLKDIV	37,1210
#define SDXC_CLKGENSRC	40,1269
#define SDXC_CLKGENDIV	41,1327
#define SDXC_CLKGENDIV_400KHZ	42,1383
#define	SDXC_CLKDIV	43,1447
#define BLOCK_LENGTH	46,1483
#define NX_SDMMC_TIMEOUT	48,1514
#define NX_SDMMC_TIMEOUT_IDENTIFY	49,1552
	#define INFINTE_LOOP(52,1606
	#define INFINTE_LOOP(54,1654
#define	NX_SDMMC_STATUS_NOERROR	58,1767
#define	NX_SDMMC_STATUS_ERROR	59,1802
#define	NX_SDMMC_STATUS_CMDBUSY	60,1842
#define	NX_SDMMC_STATUS_CMDTOUT	61,1909
#define	NX_SDMMC_STATUS_RESCRCFAIL	62,1976
#define	NX_SDMMC_STATUS_RESERROR	63,2045
#define	NX_SDMMC_STATUS_RESTOUT	64,2112
#define NX_SDMMC_STATUS_UNKNOWNCMD	65,2179
#define	NX_SDMMC_STATUS_DATABUSY	66,2248
#define	NX_SDMMC_RSPIDX_NONE	69,2397
#define	NX_SDMMC_RSPIDX_R1	70,2430
#define	NX_SDMMC_RSPIDX_R1B	71,2462
#define	NX_SDMMC_RSPIDX_R2	72,2502
#define	NX_SDMMC_RSPIDX_R3	73,2534
#define	NX_SDMMC_RSPIDX_R4	74,2566
#define	NX_SDMMC_RSPIDX_R5	75,2598
#define	NX_SDMMC_RSPIDX_R6	76,2630
#define	NX_SDMMC_RSPIDX_R7	77,2662
#define GO_IDLE_STATE	81,2787
#define SEND_OP_COND	82,2849
#define ALL_SEND_CID	83,2919
#define SET_RELATIVE_ADDR	84,2978
#define SEND_RELATIVE_ADDR	85,3052
#define	SWITCH_FUNC	86,3126
#define SELECT_CARD	87,3197
#define SEND_IF_COND	88,3257
#define SEND_EXT_CSD	89,3326
#define SEND_CSD	90,3396
#define SEND_CID	91,3452
#define STOP_TRANSMISSION	92,3508
#define SEND_STATUS	93,3572
#define SET_BLOCKLEN	94,3631
#define READ_SINGLE_BLOCK	95,3690
#define READ_MULTIPLE_BLOCK	96,3753
#define WRITE_BLOCK	97,3818
#define WRITE_MULTIPLE_BLOCK	98,3877
#define SELECT_PARTITION	99,3942
#define APP_CMD	100,4016
#define SET_BUS_WIDTH	103,4096
#define SD_STATUS	104,4172
#define	SD_SEND_OP_COND	105,4245
#define	SET_CLR_CARD_DETECT	106,4323
#define SEND_SCR	107,4404
#define EXT_CSD_PARTITIONING_SUPPORT	112,4497
#define EXT_CSD_ERASE_GROUP_DEF	113,4547
#define EXT_CSD_PART_CONF	114,4595
#define EXT_CSD_BUS_WIDTH	115,4638
#define EXT_CSD_HS_TIMING	116,4681
#define EXT_CSD_REV	117,4724
#define EXT_CSD_CARD_TYPE	118,4762
#define EXT_CSD_SEC_CNT	119,4804
#define EXT_CSD_HC_ERASE_GRP_SIZE	120,4854
#define EXT_CSD_BOOT_MULT	121,4902
#define EXT_CSD_BOOT_CONFIG 123,4945
#define EXT_CSD_BOOT_BUS_WIDTH 124,4990
#define EXT_CSD_CMD_SET_NORMAL	127,5067
#define EXT_CSD_CMD_SET_SECURE	128,5108
#define EXT_CSD_CMD_SET_CPSECURE	129,5149
#define EXT_CSD_CARD_TYPE_26	131,5192
#define EXT_CSD_CARD_TYPE_52	132,5258
#define EXT_CSD_BUS_WIDTH_1	134,5325
#define EXT_CSD_BUS_WIDTH_4	135,5383
#define EXT_CSD_BUS_WIDTH_8	136,5441
 #define EXT_CSD_NO_BOOT	138,5500
 #define EXT_CSD_BOOT_ACK	139,5536
 #define EXT_CSD_BOOT_PARTITION_NOT_ENABLE	141,5574
 #define EXT_CSD_BOOT_PARTITION_1_ENABLE	142,5626
 #define EXT_CSD_BOOT_PARTITION_2_ENABLE	143,5676
 #define EXT_CSD_BOOT_PARTITION_NO_ACCESS	145,5727
 #define EXT_CSD_BOOT_PARTITION_1_ACCESS	146,5775
 #define EXT_CSD_BOOT_PARTITION_2_ACCESS	147,5822
 #define EXT_CSD_BOOT_BUS_WIDTH_1	149,5870
 #define EXT_CSD_BOOT_BUS_WIDTH_4	150,5912
 #define EXT_CSD_BOOT_BUS_WIDTH_8	151,5954
#define MMC_SWITCH_MODE_CMD_SET	154,5998
#define MMC_SWITCH_MODE_SET_BITS	155,6065
#define MMC_SWITCH_MODE_CLEAR_BITS	158,6194
#define MMC_SWITCH_MODE_WRITE_BYTE	161,6328
typedef struct tag_NX_SDMMC_COMMAND163,6400
	U32		cmdidx;165,6438
	U32		arg;166,6452
	U32		flag;167,6463
	U32		status;168,6475
	U32		response[response169,6489
} NX_SDMMC_COMMAND;170,6508
	NX_SDMMC_CARDTYPE_MMC,175,6625
	NX_SDMMC_CARDTYPE_SDMEM,176,6649
	NX_SDMMC_CARDTYPE_SDIO,177,6675
	NX_SDMMC_CARDTYPE_UNKNOWN178,6700
} NX_SDMMC_CARDTYPE;179,6727
typedef struct tag_SDXCBOOTSTATUS181,6749
	NX_SDMMC_CARDTYPE	CardType;183,6785
	U32			rca;185,6815
	CBOOL		bHighCapacity;186,6863
	U32			SDPort;187,6886
} SDXCBOOTSTATUS;188,6901
	#define NX_SDXC_CTRL_USEINDMAC 194,7113
	#define NX_SDXC_CTRL_READWAIT	195,7157
	#define NX_SDXC_CTRL_DMAMODE_EN	196,7200
	#define NX_SDXC_CTRL_DMARST	197,7244
	#define NX_SDXC_CTRL_FIFORST	198,7285
	#define NX_SDXC_CTRL_CTRLRST	199,7326
	#define NX_SDXC_CLKENA_LOWPWR	202,7446
	#define NX_SDXC_CLKENA_CLKENB	203,7488
	#define NX_SDXC_STATUS_FIFOCOUNT	206,7609
	#define NX_SDXC_STATUS_FSMBUSY	207,7658
	#define NX_SDXC_STATUS_DATABUSY	208,7701
	#define NX_SDXC_STATUS_FIFOFULL	209,7745
	#define NX_SDXC_STATUS_FIFOEMPTY	210,7789
	#define NX_SDXC_CMDFLAG_STARTCMD	213,7912
	#define NX_SDXC_CMDFLAG_USE_HOLD_REG	214,7956
	#define NX_SDXC_CMDFLAG_VOLT_SWITCH	215,8003
	#define NX_SDXC_CMDFLAG_BOOT_MODE	216,8050
	#define NX_SDXC_CMDFLAG_DISABLE_BOOT	217,8095
	#define NX_SDXC_CMDFLAG_EXPECTBOOTACK	218,8142
	#define NX_SDXC_CMDFLAG_ENABLE_BOOT	219,8190
	#define NX_SDXC_CMDFLAG_CCS_EXPECTED	220,8237
	#define NX_SDXC_CMDFLAG_READCEATADEVICE	221,8284
	#define NX_SDXC_CMDFLAG_UPDATECLKONLY	222,8334
	#define NX_SDXC_CMDFLAG_SENDINIT	223,8382
	#define NX_SDXC_CMDFLAG_STOPABORT	224,8426
	#define NX_SDXC_CMDFLAG_WAITPRVDAT	225,8471
	#define NX_SDXC_CMDFLAG_SENDAUTOSTOP	226,8517
	#define NX_SDXC_CMDFLAG_BLOCK	227,8564
	#define NX_SDXC_CMDFLAG_STREAM	228,8606
	#define NX_SDXC_CMDFLAG_TXDATA	229,8649
	#define NX_SDXC_CMDFLAG_RXDATA	230,8692
	#define NX_SDXC_CMDFLAG_CHKRSPCRC	231,8735
	#define NX_SDXC_CMDFLAG_SHORTRSP	232,8780
	#define NX_SDXC_CMDFLAG_LONGRSP	233,8824
	#define NX_SDXC_RINTSTS_SDIO	236,8947
	#define NX_SDXC_RINTSTS_EBE	237,8988
	#define NX_SDXC_RINTSTS_ACD	238,9029
	#define NX_SDXC_RINTSTS_SBE	239,9070
	#define NX_SDXC_RINTSTS_HLE	240,9111
	#define NX_SDXC_RINTSTS_FRUN	241,9152
	#define NX_SDXC_RINTSTS_HTO	242,9193
	#define NX_SDXC_RINTSTS_DRTO	243,9234
	#define NX_SDXC_RINTSTS_RTO	244,9275
	#define NX_SDXC_RINTSTS_DCRC	245,9316
	#define NX_SDXC_RINTSTS_RCRC	246,9357
	#define NX_SDXC_RINTSTS_RXDR	247,9398
	#define NX_SDXC_RINTSTS_TXDR	248,9439
	#define NX_SDXC_RINTSTS_DTO	249,9480
	#define NX_SDXC_RINTSTS_CD	250,9521
	#define NX_SDXC_RINTSTS_RE	251,9561

src/arm_topology.c,294
const unsigned char *plat_get_power_domain_tree_desc(plat_get_power_domain_tree_desc32,1192
#define PLAT_ARM_CLUSTER1_CORE_COUNT	38,1299
#define PLAT_ARM_CLUSTER0_CORE_COUNT	39,1338
#define get_arm_cluster_core_count(41,1378
#define	ARM_CLUSTER_COUNT	45,1511
int arm_check_mpidr(52,1867

src/nxp4330.c,72
#define ROMBOOT_SYSCONFIG	22,795
int __init nxp4330_self_boot(31,1028

src/build_info.c,30
int build_information(21,766

src/CRC32.c,115
U32 get_fcs(22,809
U32 iget_fcs(37,983
#define CHKSTRIDE 55,1214
U32 __calc_crc(56,1234
int CRC_Check(73,1578

src/printf.h,161
#define __K_PRINTF__19,762
#define getchar	24,825
#define putchar	25,855
#define serial_done	27,886
#define serial_busy	28,929
#define serial_empty	29,964

src/main.c,157
#define __SET_GLOBAL_VARIABLES18,746
void delay_ms(26,885
void l2cache_set_enb(34,989
static int __init check_bl1_size(48,1229
void __init main(60,1517

src/configs/nxp4330_clova.h,1632
#define __NXP4330_CLOVA_H__19,774
#define CONFIG_S5P_PLL0_FREQ	25,866
#define CONFIG_S5P_PLL1_FREQ	26,901
#define CONFIG_S5P_PLL2_FREQ	27,937
#define CONFIG_S5P_PLL3_FREQ	28,972
#define CONFIG_S5P_PLLx_DVO0	31,1021
#define CONFIG_S5P_PLLx_DVO1	35,1184
#define CONFIG_S5P_PLLx_DVO2	39,1361
#define CONFIG_S5P_PLLx_DVO3	45,1572
#define CONFIG_S5P_PLLx_DVO4	50,1710
#define CONFIG_DDR3_MEMCLK	55,1880
#define CONFIG_DDR3_CS_NUM	57,1934
#define CONFIG_DDR3_BANK_NUM	58,1988
#define CONFIG_DDR3_ROW_NUM	59,2038
#define CONFIG_DDR3_COLUMN_NUM	60,2071
#define CONFIG_DDR3_BUS_WIDTH	62,2108
#define CONFIG_DDR3_CHIP_PERSIZE	66,2257
#define CONFIG_DDR3_CS_PERSIZE	71,2467
#define CONFIG_DDR3_MEMSIZE	74,2586
#define CONFIG_DRAM_MR1_ODS	89,2979
#define CONFIG_DRAM_MR1_RTT_Nom	90,3047
#define CONFIG_DRAM_MR2_RTT_WR	91,3163
#define CONFIG_DPHY_DRVDS_BYTE0	95,3348
#define CONFIG_DPHY_DRVDS_BYTE1	96,3384
#define CONFIG_DPHY_DRVDS_BYTE2	97,3420
#define CONFIG_DPHY_DRVDS_BYTE3	98,3456
#define CONFIG_DPHY_DRVDS_CK	99,3492
#define CONFIG_DPHY_DRVDS_CKE	100,3525
#define CONFIG_DPHY_DRVDS_CS	101,3559
#define CONFIG_DPHY_DRVDS_CA	102,3592
#define CONFIG_DPHY_ZQ_DDS	104,3626
#define CONFIG_DPHY_ZQ_ODT	105,3657
#define CONFIG_DDR3_WRITE_LVL_EN	108,3734
#define CONFIG_DDR3_READ_DQ_EN	109,3798
#define CONFIG_DDR3_WRITE_DQ_EN	110,3861
#define CONFIG_DDR3_GATE_LVL_EN	111,3925
#define CONFIG_DDR3_LVLTR_EN	113,3990
#define CONFIG_S5P_SERIAL_INDEX	119,4215
#define CONFIG_BAUDRATE	120,4251
#define NXE2000_PMIC_ENABLE123,4332
#define AUTO_VOLTAGE_CONTROL	125,4361
#define ARM_VOLTAGE_CONTROL_SKIP	126,4394

src/configs/s5p4418_svt.h,1540
#define __S5P4418_SVT_H__19,772
#define CONFIG_S5P_PLL0_FREQ	25,862
#define CONFIG_S5P_PLL1_FREQ	26,897
#define CONFIG_S5P_PLL2_FREQ	27,932
#define CONFIG_S5P_PLL3_FREQ	28,967
#define CONFIG_S5P_PLLx_DVO0	31,1016
#define CONFIG_S5P_PLLx_DVO1	35,1179
#define CONFIG_S5P_PLLx_DVO2	39,1356
#define CONFIG_S5P_PLLx_DVO3	45,1567
#define CONFIG_S5P_PLLx_DVO4	50,1705
#define CONFIG_DDR3_MEMCLK	55,1873
#define CONFIG_DDR3_CS_NUM	57,1927
#define CONFIG_DDR3_BANK_NUM	58,1981
#define CONFIG_DDR3_ROW_NUM	59,2031
#define CONFIG_DDR3_COLUMN_NUM	60,2064
#define CONFIG_DDR3_BUS_WIDTH	62,2101
#define CONFIG_DDR3_CHIP_PERSIZE	66,2251
#define CONFIG_DDR3_CS_PERSIZE	71,2461
#define CONFIG_DDR3_MEMSIZE	73,2579
#define CONFIG_DRAM_MR1_ODS	79,2834
#define CONFIG_DRAM_MR1_RTT_Nom	80,2902
#define CONFIG_DRAM_MR2_RTT_WR	81,3018
#define CONFIG_DPHY_DRVDS_BYTE0	84,3167
#define CONFIG_DPHY_DRVDS_BYTE1	85,3203
#define CONFIG_DPHY_DRVDS_BYTE2	86,3239
#define CONFIG_DPHY_DRVDS_BYTE3	87,3275
#define CONFIG_DPHY_DRVDS_CK	88,3311
#define CONFIG_DPHY_DRVDS_CKE	89,3344
#define CONFIG_DPHY_DRVDS_CS	90,3378
#define CONFIG_DPHY_DRVDS_CA	91,3411
#define CONFIG_DPHY_ZQ_DDS	93,3445
#define CONFIG_DPHY_ZQ_ODT	94,3476
#define CONFIG_DDR3_WRITE_LVL_EN	97,3553
#define CONFIG_DDR3_READ_DQ_EN	98,3617
#define CONFIG_DDR3_WRITE_DQ_EN	99,3680
#define CONFIG_DDR3_GATE_LVL_EN	100,3744
#define CONFIG_DDR3_LVLTR_EN	102,3809
#define CONFIG_S5P_SERIAL_INDEX	108,4034
#define CONFIG_BAUDRATE	109,4070
#define NXE2000_PMIC_ENABLE112,4151

src/configs/nxp4330_smart_voice.h,1630
#define __NXP4330_SMART_VOICE_H__19,780
#define CONFIG_S5P_PLL0_FREQ	25,878
#define CONFIG_S5P_PLL1_FREQ	26,913
#define CONFIG_S5P_PLL2_FREQ	27,948
#define CONFIG_S5P_PLL3_FREQ	28,983
#define CONFIG_S5P_PLLx_DVO0	31,1032
#define CONFIG_S5P_PLLx_DVO1	35,1195
#define CONFIG_S5P_PLLx_DVO2	39,1372
#define CONFIG_S5P_PLLx_DVO3	45,1583
#define CONFIG_S5P_PLLx_DVO4	50,1721
#define CONFIG_DDR3_MEMCLK	55,1891
#define CONFIG_DDR3_CS_NUM	57,1945
#define CONFIG_DDR3_BANK_NUM	58,1999
#define CONFIG_DDR3_ROW_NUM	59,2049
#define CONFIG_DDR3_COLUMN_NUM	60,2082
#define CONFIG_DDR3_BUS_WIDTH	62,2119
#define CONFIG_DDR3_CHIP_PERSIZE	66,2269
#define CONFIG_DDR3_CS_PERSIZE	71,2479
#define CONFIG_DDR3_MEMSIZE	73,2597
#define CONFIG_DRAM_MR1_ODS	79,2852
#define CONFIG_DRAM_MR1_RTT_Nom	80,2920
#define CONFIG_DRAM_MR2_RTT_WR	81,3036
#define CONFIG_DPHY_DRVDS_BYTE0	84,3185
#define CONFIG_DPHY_DRVDS_BYTE1	85,3221
#define CONFIG_DPHY_DRVDS_BYTE2	86,3257
#define CONFIG_DPHY_DRVDS_BYTE3	87,3293
#define CONFIG_DPHY_DRVDS_CK	88,3329
#define CONFIG_DPHY_DRVDS_CKE	89,3362
#define CONFIG_DPHY_DRVDS_CS	90,3396
#define CONFIG_DPHY_DRVDS_CA	91,3429
#define CONFIG_DPHY_ZQ_DDS	93,3463
#define CONFIG_DPHY_ZQ_ODT	94,3494
#define CONFIG_DDR3_WRITE_LVL_EN	97,3571
#define CONFIG_DDR3_READ_DQ_EN	98,3635
#define CONFIG_DDR3_WRITE_DQ_EN	99,3698
#define CONFIG_DDR3_GATE_LVL_EN	100,3762
#define CONFIG_DDR3_LVLTR_EN	102,3827
#define CONFIG_S5P_SERIAL_INDEX	108,4052
#define CONFIG_BAUDRATE	109,4088
#define NXE2000_PMIC_ENABLE112,4169
#define AUTO_VOLTAGE_CONTROL	114,4198
#define ARM_VOLTAGE_CONTROL_SKIP	115,4231

src/configs/nxp4330_lepus.h,1624
#define __NXP4330_LEPUS_H__19,774
#define CONFIG_S5P_PLL0_FREQ	25,866
#define CONFIG_S5P_PLL1_FREQ	26,901
#define CONFIG_S5P_PLL2_FREQ	27,936
#define CONFIG_S5P_PLL3_FREQ	28,971
#define CONFIG_S5P_PLLx_DVO0	31,1020
#define CONFIG_S5P_PLLx_DVO1	35,1183
#define CONFIG_S5P_PLLx_DVO2	39,1360
#define CONFIG_S5P_PLLx_DVO3	45,1571
#define CONFIG_S5P_PLLx_DVO4	50,1709
#define CONFIG_DDR3_MEMCLK	55,1879
#define CONFIG_DDR3_CS_NUM	57,1933
#define CONFIG_DDR3_BANK_NUM	58,1987
#define CONFIG_DDR3_ROW_NUM	59,2037
#define CONFIG_DDR3_COLUMN_NUM	60,2070
#define CONFIG_DDR3_BUS_WIDTH	62,2107
#define CONFIG_DDR3_CHIP_PERSIZE	66,2257
#define CONFIG_DDR3_CS_PERSIZE	71,2467
#define CONFIG_DDR3_MEMSIZE	73,2585
#define CONFIG_DRAM_MR1_ODS	79,2840
#define CONFIG_DRAM_MR1_RTT_Nom	80,2908
#define CONFIG_DRAM_MR2_RTT_WR	81,3024
#define CONFIG_DPHY_DRVDS_BYTE0	84,3173
#define CONFIG_DPHY_DRVDS_BYTE1	85,3209
#define CONFIG_DPHY_DRVDS_BYTE2	86,3245
#define CONFIG_DPHY_DRVDS_BYTE3	87,3281
#define CONFIG_DPHY_DRVDS_CK	88,3317
#define CONFIG_DPHY_DRVDS_CKE	89,3350
#define CONFIG_DPHY_DRVDS_CS	90,3384
#define CONFIG_DPHY_DRVDS_CA	91,3417
#define CONFIG_DPHY_ZQ_DDS	93,3451
#define CONFIG_DPHY_ZQ_ODT	94,3482
#define CONFIG_DDR3_WRITE_LVL_EN	97,3559
#define CONFIG_DDR3_READ_DQ_EN	98,3623
#define CONFIG_DDR3_WRITE_DQ_EN	99,3686
#define CONFIG_DDR3_GATE_LVL_EN	100,3750
#define CONFIG_DDR3_LVLTR_EN	102,3815
#define CONFIG_S5P_SERIAL_INDEX	108,4040
#define CONFIG_BAUDRATE	109,4076
#define NXE2000_PMIC_ENABLE112,4157
#define AUTO_VOLTAGE_CONTROL	114,4186
#define ARM_VOLTAGE_CONTROL_SKIP	115,4219

src/configs/nxp4330_allo_display.h,1631
#define __NXP4330_ALLO_DISPLAY_H__19,781
#define CONFIG_S5P_PLL0_FREQ	25,880
#define CONFIG_S5P_PLL1_FREQ	26,915
#define CONFIG_S5P_PLL2_FREQ	27,950
#define CONFIG_S5P_PLL3_FREQ	28,985
#define CONFIG_S5P_PLLx_DVO0	31,1034
#define CONFIG_S5P_PLLx_DVO1	35,1197
#define CONFIG_S5P_PLLx_DVO2	39,1374
#define CONFIG_S5P_PLLx_DVO3	45,1585
#define CONFIG_S5P_PLLx_DVO4	50,1723
#define CONFIG_DDR3_MEMCLK	55,1893
#define CONFIG_DDR3_CS_NUM	57,1947
#define CONFIG_DDR3_BANK_NUM	58,2001
#define CONFIG_DDR3_ROW_NUM	59,2051
#define CONFIG_DDR3_COLUMN_NUM	60,2084
#define CONFIG_DDR3_BUS_WIDTH	62,2121
#define CONFIG_DDR3_CHIP_PERSIZE	66,2271
#define CONFIG_DDR3_CS_PERSIZE	71,2481
#define CONFIG_DDR3_MEMSIZE	73,2599
#define CONFIG_DRAM_MR1_ODS	79,2854
#define CONFIG_DRAM_MR1_RTT_Nom	80,2922
#define CONFIG_DRAM_MR2_RTT_WR	81,3038
#define CONFIG_DPHY_DRVDS_BYTE0	84,3187
#define CONFIG_DPHY_DRVDS_BYTE1	85,3223
#define CONFIG_DPHY_DRVDS_BYTE2	86,3259
#define CONFIG_DPHY_DRVDS_BYTE3	87,3295
#define CONFIG_DPHY_DRVDS_CK	88,3331
#define CONFIG_DPHY_DRVDS_CKE	89,3364
#define CONFIG_DPHY_DRVDS_CS	90,3398
#define CONFIG_DPHY_DRVDS_CA	91,3431
#define CONFIG_DPHY_ZQ_DDS	93,3465
#define CONFIG_DPHY_ZQ_ODT	94,3496
#define CONFIG_DDR3_WRITE_LVL_EN	97,3573
#define CONFIG_DDR3_READ_DQ_EN	98,3637
#define CONFIG_DDR3_WRITE_DQ_EN	99,3700
#define CONFIG_DDR3_GATE_LVL_EN	100,3764
#define CONFIG_DDR3_LVLTR_EN	102,3829
#define CONFIG_S5P_SERIAL_INDEX	108,4054
#define CONFIG_BAUDRATE	109,4090
#define NXE2000_PMIC_ENABLE112,4171
#define AUTO_VOLTAGE_CONTROL	114,4200
#define ARM_VOLTAGE_CONTROL_SKIP	115,4233

src/configs/nxp4330_zh_dragon.h,1628
#define __NXP4330_ZH_DRAGON_H__19,778
#define CONFIG_S5P_PLL0_FREQ	25,874
#define CONFIG_S5P_PLL1_FREQ	26,909
#define CONFIG_S5P_PLL2_FREQ	27,945
#define CONFIG_S5P_PLL3_FREQ	28,980
#define CONFIG_S5P_PLLx_DVO0	31,1029
#define CONFIG_S5P_PLLx_DVO1	35,1192
#define CONFIG_S5P_PLLx_DVO2	39,1369
#define CONFIG_S5P_PLLx_DVO3	45,1580
#define CONFIG_S5P_PLLx_DVO4	50,1718
#define CONFIG_DDR3_MEMCLK	55,1886
#define CONFIG_DDR3_CS_NUM	57,1940
#define CONFIG_DDR3_BANK_NUM	58,1994
#define CONFIG_DDR3_ROW_NUM	59,2044
#define CONFIG_DDR3_COLUMN_NUM	60,2077
#define CONFIG_DDR3_BUS_WIDTH	62,2114
#define CONFIG_DDR3_CHIP_PERSIZE	66,2264
#define CONFIG_DDR3_CS_PERSIZE	71,2474
#define CONFIG_DDR3_MEMSIZE	73,2592
#define CONFIG_DRAM_MR1_ODS	79,2847
#define CONFIG_DRAM_MR1_RTT_Nom	80,2915
#define CONFIG_DRAM_MR2_RTT_WR	81,3031
#define CONFIG_DPHY_DRVDS_BYTE0	84,3180
#define CONFIG_DPHY_DRVDS_BYTE1	85,3216
#define CONFIG_DPHY_DRVDS_BYTE2	86,3252
#define CONFIG_DPHY_DRVDS_BYTE3	87,3288
#define CONFIG_DPHY_DRVDS_CK	88,3324
#define CONFIG_DPHY_DRVDS_CKE	89,3357
#define CONFIG_DPHY_DRVDS_CS	90,3391
#define CONFIG_DPHY_DRVDS_CA	91,3424
#define CONFIG_DPHY_ZQ_DDS	93,3458
#define CONFIG_DPHY_ZQ_ODT	94,3489
#define CONFIG_DDR3_WRITE_LVL_EN	97,3566
#define CONFIG_DDR3_READ_DQ_EN	98,3630
#define CONFIG_DDR3_WRITE_DQ_EN	99,3693
#define CONFIG_DDR3_GATE_LVL_EN	100,3757
#define CONFIG_DDR3_LVLTR_EN	102,3822
#define CONFIG_S5P_SERIAL_INDEX	108,4047
#define CONFIG_BAUDRATE	109,4083
#define NXE2000_PMIC_ENABLE112,4164
#define AUTO_VOLTAGE_CONTROL	114,4193
#define ARM_VOLTAGE_CONTROL_SKIP	115,4226

src/configs/s5p4418_drone.h,1541
#define __S5P4418_DRONE_H__19,774
#define CONFIG_S5P_PLL0_FREQ	25,866
#define CONFIG_S5P_PLL1_FREQ	26,901
#define CONFIG_S5P_PLL2_FREQ	27,936
#define CONFIG_S5P_PLL3_FREQ	28,971
#define CONFIG_S5P_PLLx_DVO0	31,1020
#define CONFIG_S5P_PLLx_DVO1	35,1183
#define CONFIG_S5P_PLLx_DVO2	39,1360
#define CONFIG_S5P_PLLx_DVO3	45,1571
#define CONFIG_S5P_PLLx_DVO4	50,1709
#define CONFIG_DDR3_MEMCLK	55,1877
#define CONFIG_DDR3_CS_NUM	57,1931
#define CONFIG_DDR3_BANK_NUM	58,1985
#define CONFIG_DDR3_ROW_NUM	59,2035
#define CONFIG_DDR3_COLUMN_NUM	60,2068
#define CONFIG_DDR3_BUS_WIDTH	62,2105
#define CONFIG_DDR3_CHIP_PERSIZE	66,2255
#define CONFIG_DDR3_CS_PERSIZE	71,2465
#define CONFIG_DDR3_MEMSIZE	73,2583
#define CONFIG_DRAM_MR1_ODS	79,2838
#define CONFIG_DRAM_MR1_RTT_Nom	80,2906
#define CONFIG_DRAM_MR2_RTT_WR	81,3022
#define CONFIG_DPHY_DRVDS_BYTE0	84,3171
#define CONFIG_DPHY_DRVDS_BYTE1	85,3207
#define CONFIG_DPHY_DRVDS_BYTE2	86,3243
#define CONFIG_DPHY_DRVDS_BYTE3	87,3279
#define CONFIG_DPHY_DRVDS_CK	88,3315
#define CONFIG_DPHY_DRVDS_CKE	89,3348
#define CONFIG_DPHY_DRVDS_CS	90,3382
#define CONFIG_DPHY_DRVDS_CA	91,3415
#define CONFIG_DPHY_ZQ_DDS	93,3449
#define CONFIG_DPHY_ZQ_ODT	94,3480
#define CONFIG_DDR3_WRITE_LVL_EN	97,3557
#define CONFIG_DDR3_READ_DQ_EN	98,3621
#define CONFIG_DDR3_WRITE_DQ_EN	99,3684
#define CONFIG_DDR3_GATE_LVL_EN	100,3748
#define CONFIG_DDR3_LVLTR_EN	102,3813
#define CONFIG_S5P_SERIAL_INDEX	108,4038
#define CONFIG_BAUDRATE	109,4074
#define AXP228_PMIC_ENABLE113,4156

src/configs/nxp4330_cluster.h,1634
#define __NXP4330_CLUSTER_H__19,776
#define CONFIG_S5P_PLL0_FREQ	25,870
#define CONFIG_S5P_PLL1_FREQ	26,905
#define CONFIG_S5P_PLL2_FREQ	27,947
#define CONFIG_S5P_PLL3_FREQ	28,982
#define CONFIG_S5P_PLLx_DVO0	31,1031
#define CONFIG_S5P_PLLx_DVO1	35,1194
#define CONFIG_S5P_PLLx_DVO2	39,1371
#define CONFIG_S5P_PLLx_DVO3	45,1582
#define CONFIG_S5P_PLLx_DVO4	50,1720
#define CONFIG_DDR3_MEMCLK	55,1890
#define CONFIG_DDR3_CS_NUM	57,1944
#define CONFIG_DDR3_BANK_NUM	58,1998
#define CONFIG_DDR3_ROW_NUM	59,2048
#define CONFIG_DDR3_COLUMN_NUM	60,2081
#define CONFIG_DDR3_BUS_WIDTH	62,2118
#define CONFIG_DDR3_CHIP_PERSIZE	66,2267
#define CONFIG_DDR3_CS_PERSIZE	71,2477
#define CONFIG_DDR3_MEMSIZE	74,2596
#define CONFIG_DRAM_MR1_ODS	89,2989
#define CONFIG_DRAM_MR1_RTT_Nom	90,3057
#define CONFIG_DRAM_MR2_RTT_WR	91,3173
#define CONFIG_DPHY_DRVDS_BYTE0	95,3363
#define CONFIG_DPHY_DRVDS_BYTE1	96,3399
#define CONFIG_DPHY_DRVDS_BYTE2	97,3435
#define CONFIG_DPHY_DRVDS_BYTE3	98,3471
#define CONFIG_DPHY_DRVDS_CK	99,3507
#define CONFIG_DPHY_DRVDS_CKE	100,3540
#define CONFIG_DPHY_DRVDS_CS	101,3574
#define CONFIG_DPHY_DRVDS_CA	102,3607
#define CONFIG_DPHY_ZQ_DDS	104,3641
#define CONFIG_DPHY_ZQ_ODT	105,3672
#define CONFIG_DDR3_WRITE_LVL_EN	108,3749
#define CONFIG_DDR3_READ_DQ_EN	109,3813
#define CONFIG_DDR3_WRITE_DQ_EN	110,3876
#define CONFIG_DDR3_GATE_LVL_EN	111,3940
#define CONFIG_DDR3_LVLTR_EN	113,4005
#define CONFIG_S5P_SERIAL_INDEX	119,4230
#define CONFIG_BAUDRATE	120,4266
#define NXE2000_PMIC_ENABLE123,4347
#define AUTO_VOLTAGE_CONTROL	125,4376
#define ARM_VOLTAGE_CONTROL_SKIP	126,4409

src/configs/nxp4330_daudio.h,1629
#define __S5P4418_DAUDIO_H__19,770
#define CONFIG_S5P_PLL0_FREQ 25,863
#define CONFIG_S5P_PLL1_FREQ 26,925
#define CONFIG_S5P_PLL2_FREQ 27,958
#define CONFIG_S5P_PLL3_FREQ 28,991
#define CONFIG_S5P_PLLx_DVO0 31,1038
#define CONFIG_S5P_PLLx_DVO1 35,1234
#define CONFIG_S5P_PLLx_DVO2 39,1430
#define CONFIG_S5P_PLLx_DVO3 44,1688
#define CONFIG_S5P_PLLx_DVO4 48,1872
#define CONFIG_DDR3_MEMCLK 53,2089
#define CONFIG_DDR3_CS_NUM 55,2138
#define CONFIG_DDR3_BANK_NUM 56,2188
#define CONFIG_DDR3_ROW_NUM 57,2232
#define CONFIG_DDR3_COLUMN_NUM 58,2263
#define CONFIG_DDR3_BUS_WIDTH 60,2298
#define CONFIG_DDR3_CHIP_PERSIZE 64,2446
#define CONFIG_DDR3_CS_PERSIZE 69,2725
#define CONFIG_DDR3_MEMSIZE 73,2933
#define CONFIG_DRAM_MR1_ODS 79,3261
#define CONFIG_DRAM_MR1_RTT_Nom 80,3324
#define CONFIG_DRAM_MR2_RTT_WR 83,3491
#define CONFIG_DPHY_DRVDS_BYTE0 87,3686
#define CONFIG_DPHY_DRVDS_BYTE1 88,3720
#define CONFIG_DPHY_DRVDS_BYTE2 89,3754
#define CONFIG_DPHY_DRVDS_BYTE3 90,3788
#define CONFIG_DPHY_DRVDS_CK 91,3822
#define CONFIG_DPHY_DRVDS_CKE 92,3853
#define CONFIG_DPHY_DRVDS_CS 93,3885
#define CONFIG_DPHY_DRVDS_CA 94,3916
#define CONFIG_DPHY_ZQ_DDS 96,3948
#define CONFIG_DPHY_ZQ_ODT 97,3977
#define CONFIG_DDR3_WRITE_LVL_EN 100,4052
#define CONFIG_DDR3_READ_DQ_EN 101,4112
#define CONFIG_DDR3_WRITE_DQ_EN 102,4172
#define CONFIG_DDR3_GATE_LVL_EN 103,4232
#define CONFIG_DDR3_LVLTR_EN 105,4293
#define CONFIG_S5P_SERIAL_INDEX 110,4552
#define CONFIG_BAUDRATE 111,4586
#define NXE2000_PMIC_ENABLE 114,4664
#define AUTO_VOLTAGE_CONTROL 116,4695
#define ARM_VOLTAGE_CONTROL_SKIP 117,4726

src/configs/nxp4330_zh_blackdragon.h,1633
#define __NXP4330_ZH_BLACKDRAGON_H__19,782
#define CONFIG_S5P_PLL0_FREQ	25,883
#define CONFIG_S5P_PLL1_FREQ	26,918
#define CONFIG_S5P_PLL2_FREQ	27,954
#define CONFIG_S5P_PLL3_FREQ	28,989
#define CONFIG_S5P_PLLx_DVO0	31,1038
#define CONFIG_S5P_PLLx_DVO1	35,1201
#define CONFIG_S5P_PLLx_DVO2	39,1378
#define CONFIG_S5P_PLLx_DVO3	45,1589
#define CONFIG_S5P_PLLx_DVO4	50,1727
#define CONFIG_DDR3_MEMCLK	55,1895
#define CONFIG_DDR3_CS_NUM	57,1949
#define CONFIG_DDR3_BANK_NUM	58,2003
#define CONFIG_DDR3_ROW_NUM	59,2053
#define CONFIG_DDR3_COLUMN_NUM	60,2086
#define CONFIG_DDR3_BUS_WIDTH	62,2123
#define CONFIG_DDR3_CHIP_PERSIZE	66,2273
#define CONFIG_DDR3_CS_PERSIZE	71,2483
#define CONFIG_DDR3_MEMSIZE	73,2601
#define CONFIG_DRAM_MR1_ODS	79,2856
#define CONFIG_DRAM_MR1_RTT_Nom	80,2924
#define CONFIG_DRAM_MR2_RTT_WR	81,3040
#define CONFIG_DPHY_DRVDS_BYTE0	84,3189
#define CONFIG_DPHY_DRVDS_BYTE1	85,3225
#define CONFIG_DPHY_DRVDS_BYTE2	86,3261
#define CONFIG_DPHY_DRVDS_BYTE3	87,3297
#define CONFIG_DPHY_DRVDS_CK	88,3333
#define CONFIG_DPHY_DRVDS_CKE	89,3366
#define CONFIG_DPHY_DRVDS_CS	90,3400
#define CONFIG_DPHY_DRVDS_CA	91,3433
#define CONFIG_DPHY_ZQ_DDS	93,3467
#define CONFIG_DPHY_ZQ_ODT	94,3498
#define CONFIG_DDR3_WRITE_LVL_EN	97,3575
#define CONFIG_DDR3_READ_DQ_EN	98,3639
#define CONFIG_DDR3_WRITE_DQ_EN	99,3702
#define CONFIG_DDR3_GATE_LVL_EN	100,3766
#define CONFIG_DDR3_LVLTR_EN	102,3831
#define CONFIG_S5P_SERIAL_INDEX	108,4056
#define CONFIG_BAUDRATE	109,4092
#define NXE2000_PMIC_ENABLE112,4173
#define AUTO_VOLTAGE_CONTROL	114,4202
#define ARM_VOLTAGE_CONTROL_SKIP	115,4235

src/configs/nxp4330_navi.h,1665
#define __NXP4330_NAVI_H__19,773
#define CONFIG_S5P_PLL0_FREQ	25,864
#define CONFIG_S5P_PLL1_FREQ	27,916
#define CONFIG_S5P_PLL1_FREQ	29,958
#define CONFIG_S5P_PLL2_FREQ	31,1000
#define CONFIG_S5P_PLL3_FREQ	32,1035
#define CONFIG_S5P_PLLx_DVO0	35,1084
#define CONFIG_S5P_PLLx_DVO1	39,1247
#define CONFIG_S5P_PLLx_DVO2	43,1424
#define CONFIG_S5P_PLLx_DVO3	49,1635
#define CONFIG_S5P_PLLx_DVO4	54,1773
#define CONFIG_DDR3_MEMCLK	59,1943
#define CONFIG_DDR3_CS_NUM	61,1997
#define CONFIG_DDR3_BANK_NUM	62,2051
#define CONFIG_DDR3_ROW_NUM	63,2101
#define CONFIG_DDR3_COLUMN_NUM	64,2134
#define CONFIG_DDR3_BUS_WIDTH	66,2171
#define CONFIG_DDR3_CHIP_PERSIZE	70,2321
#define CONFIG_DDR3_CS_PERSIZE	75,2531
#define CONFIG_DDR3_MEMSIZE	78,2650
#define CONFIG_DRAM_MR1_ODS	84,2905
#define CONFIG_DRAM_MR1_RTT_Nom	85,2973
#define CONFIG_DRAM_MR2_RTT_WR	86,3089
#define CONFIG_DPHY_DRVDS_BYTE0	89,3238
#define CONFIG_DPHY_DRVDS_BYTE1	90,3274
#define CONFIG_DPHY_DRVDS_BYTE2	91,3310
#define CONFIG_DPHY_DRVDS_BYTE3	92,3346
#define CONFIG_DPHY_DRVDS_CK	93,3382
#define CONFIG_DPHY_DRVDS_CKE	94,3415
#define CONFIG_DPHY_DRVDS_CS	95,3449
#define CONFIG_DPHY_DRVDS_CA	96,3482
#define CONFIG_DPHY_ZQ_DDS	98,3516
#define CONFIG_DPHY_ZQ_ODT	99,3547
#define CONFIG_DDR3_WRITE_LVL_EN	102,3624
#define CONFIG_DDR3_READ_DQ_EN	103,3688
#define CONFIG_DDR3_WRITE_DQ_EN	104,3751
#define CONFIG_DDR3_GATE_LVL_EN	105,3815
#define CONFIG_DDR3_LVLTR_EN	107,3880
#define CONFIG_S5P_SERIAL_INDEX	113,4105
#define CONFIG_BAUDRATE	114,4141
#define NXE2000_PMIC_ENABLE117,4222
#define AUTO_VOLTAGE_CONTROL	119,4251
#define ARM_VOLTAGE_CONTROL_SKIP	120,4284

src/configs/nxp4330_con_svma.h,1635
#define __NXP4330_CON_SVMA_H__19,777
#define CONFIG_S5P_PLL0_FREQ	25,872
#define CONFIG_S5P_PLL1_FREQ	26,907
#define CONFIG_S5P_PLL2_FREQ	27,949
#define CONFIG_S5P_PLL3_FREQ	28,984
#define CONFIG_S5P_PLLx_DVO0	31,1033
#define CONFIG_S5P_PLLx_DVO1	35,1196
#define CONFIG_S5P_PLLx_DVO2	39,1373
#define CONFIG_S5P_PLLx_DVO3	45,1584
#define CONFIG_S5P_PLLx_DVO4	50,1722
#define CONFIG_DDR3_MEMCLK	55,1892
#define CONFIG_DDR3_CS_NUM	57,1946
#define CONFIG_DDR3_BANK_NUM	58,2000
#define CONFIG_DDR3_ROW_NUM	59,2050
#define CONFIG_DDR3_COLUMN_NUM	60,2083
#define CONFIG_DDR3_BUS_WIDTH	62,2120
#define CONFIG_DDR3_CHIP_PERSIZE	66,2270
#define CONFIG_DDR3_CS_PERSIZE	71,2480
#define CONFIG_DDR3_MEMSIZE	74,2599
#define CONFIG_DRAM_MR1_ODS	89,2992
#define CONFIG_DRAM_MR1_RTT_Nom	90,3060
#define CONFIG_DRAM_MR2_RTT_WR	91,3176
#define CONFIG_DPHY_DRVDS_BYTE0	95,3366
#define CONFIG_DPHY_DRVDS_BYTE1	96,3402
#define CONFIG_DPHY_DRVDS_BYTE2	97,3438
#define CONFIG_DPHY_DRVDS_BYTE3	98,3474
#define CONFIG_DPHY_DRVDS_CK	99,3510
#define CONFIG_DPHY_DRVDS_CKE	100,3543
#define CONFIG_DPHY_DRVDS_CS	101,3577
#define CONFIG_DPHY_DRVDS_CA	102,3610
#define CONFIG_DPHY_ZQ_DDS	104,3644
#define CONFIG_DPHY_ZQ_ODT	105,3675
#define CONFIG_DDR3_WRITE_LVL_EN	108,3752
#define CONFIG_DDR3_READ_DQ_EN	109,3816
#define CONFIG_DDR3_WRITE_DQ_EN	110,3879
#define CONFIG_DDR3_GATE_LVL_EN	111,3943
#define CONFIG_DDR3_LVLTR_EN	113,4008
#define CONFIG_S5P_SERIAL_INDEX	119,4233
#define CONFIG_BAUDRATE	120,4269
#define NXE2000_PMIC_ENABLE123,4350
#define AUTO_VOLTAGE_CONTROL	125,4379
#define ARM_VOLTAGE_CONTROL_SKIP	126,4412

src/configs/nxp4330_convergence_svmc.h,1642
#define __NXP4330_CONVERGENCE_SVM_H__19,784
#define CONFIG_S5P_PLL0_FREQ	25,886
#define CONFIG_S5P_PLL1_FREQ	26,921
#define CONFIG_S5P_PLL2_FREQ	27,963
#define CONFIG_S5P_PLL3_FREQ	28,998
#define CONFIG_S5P_PLLx_DVO0	31,1047
#define CONFIG_S5P_PLLx_DVO1	35,1210
#define CONFIG_S5P_PLLx_DVO2	39,1387
#define CONFIG_S5P_PLLx_DVO3	45,1598
#define CONFIG_S5P_PLLx_DVO4	50,1736
#define CONFIG_DDR3_MEMCLK	55,1906
#define CONFIG_DDR3_CS_NUM	57,1960
#define CONFIG_DDR3_BANK_NUM	58,2014
#define CONFIG_DDR3_ROW_NUM	59,2064
#define CONFIG_DDR3_COLUMN_NUM	60,2097
#define CONFIG_DDR3_BUS_WIDTH	62,2134
#define CONFIG_DDR3_CHIP_PERSIZE	66,2284
#define CONFIG_DDR3_CS_PERSIZE	71,2494
#define CONFIG_DDR3_MEMSIZE	74,2613
#define CONFIG_DRAM_MR1_ODS	89,3006
#define CONFIG_DRAM_MR1_RTT_Nom	90,3074
#define CONFIG_DRAM_MR2_RTT_WR	91,3190
#define CONFIG_DPHY_DRVDS_BYTE0	95,3380
#define CONFIG_DPHY_DRVDS_BYTE1	96,3416
#define CONFIG_DPHY_DRVDS_BYTE2	97,3452
#define CONFIG_DPHY_DRVDS_BYTE3	98,3488
#define CONFIG_DPHY_DRVDS_CK	99,3524
#define CONFIG_DPHY_DRVDS_CKE	100,3557
#define CONFIG_DPHY_DRVDS_CS	101,3591
#define CONFIG_DPHY_DRVDS_CA	102,3624
#define CONFIG_DPHY_ZQ_DDS	104,3658
#define CONFIG_DPHY_ZQ_ODT	105,3689
#define CONFIG_DDR3_WRITE_LVL_EN	108,3766
#define CONFIG_DDR3_READ_DQ_EN	109,3830
#define CONFIG_DDR3_WRITE_DQ_EN	110,3893
#define CONFIG_DDR3_GATE_LVL_EN	111,3957
#define CONFIG_DDR3_LVLTR_EN	113,4022
#define CONFIG_S5P_SERIAL_INDEX	119,4247
#define CONFIG_BAUDRATE	120,4283
#define NXE2000_PMIC_ENABLE123,4364
#define AUTO_VOLTAGE_CONTROL	125,4393
#define ARM_VOLTAGE_CONTROL_SKIP	126,4426

src/configs/s5p4418_raptor.h,1543
#define __S5P4418_RAPTOR_H__19,775
#define CONFIG_S5P_PLL0_FREQ	25,868
#define CONFIG_S5P_PLL1_FREQ	26,903
#define CONFIG_S5P_PLL2_FREQ	27,938
#define CONFIG_S5P_PLL3_FREQ	28,973
#define CONFIG_S5P_PLLx_DVO0	31,1022
#define CONFIG_S5P_PLLx_DVO1	35,1185
#define CONFIG_S5P_PLLx_DVO2	39,1362
#define CONFIG_S5P_PLLx_DVO3	45,1573
#define CONFIG_S5P_PLLx_DVO4	50,1711
#define CONFIG_DDR3_MEMCLK	55,1879
#define CONFIG_DDR3_CS_NUM	57,1933
#define CONFIG_DDR3_BANK_NUM	58,1987
#define CONFIG_DDR3_ROW_NUM	59,2037
#define CONFIG_DDR3_COLUMN_NUM	60,2070
#define CONFIG_DDR3_BUS_WIDTH	62,2107
#define CONFIG_DDR3_CHIP_PERSIZE	66,2257
#define CONFIG_DDR3_CS_PERSIZE	71,2467
#define CONFIG_DDR3_MEMSIZE	73,2585
#define CONFIG_DRAM_MR1_ODS	79,2840
#define CONFIG_DRAM_MR1_RTT_Nom	80,2908
#define CONFIG_DRAM_MR2_RTT_WR	81,3024
#define CONFIG_DPHY_DRVDS_BYTE0	84,3173
#define CONFIG_DPHY_DRVDS_BYTE1	85,3209
#define CONFIG_DPHY_DRVDS_BYTE2	86,3245
#define CONFIG_DPHY_DRVDS_BYTE3	87,3281
#define CONFIG_DPHY_DRVDS_CK	88,3317
#define CONFIG_DPHY_DRVDS_CKE	89,3350
#define CONFIG_DPHY_DRVDS_CS	90,3384
#define CONFIG_DPHY_DRVDS_CA	91,3417
#define CONFIG_DPHY_ZQ_DDS	93,3451
#define CONFIG_DPHY_ZQ_ODT	94,3482
#define CONFIG_DDR3_WRITE_LVL_EN	97,3559
#define CONFIG_DDR3_READ_DQ_EN	98,3623
#define CONFIG_DDR3_WRITE_DQ_EN	99,3686
#define CONFIG_DDR3_GATE_LVL_EN	100,3750
#define CONFIG_DDR3_LVLTR_EN	102,3815
#define CONFIG_S5P_SERIAL_INDEX	108,4040
#define CONFIG_BAUDRATE	109,4076
#define NXE1500_PMIC_ENABLE112,4157

src/configs/nxp4330_zh_hmdragon.h,1806
#define __NXP4330_ZH_HMDRAGON_H__19,777
#define CONFIG_S5P_PLL0_FREQ	25,875
#define CONFIG_S5P_PLL1_FREQ	26,910
#define CONFIG_S5P_PLL2_FREQ	27,945
#define CONFIG_S5P_PLL3_FREQ	28,980
#define CONFIG_S5P_SDMMC_CLOCK 32,1051
#define CONFIG_S5P_SDMMC_CLOCK 35,1125
#define CONFIG_S5P_SDMMC_CLOCK 38,1198
#define CONFIG_S5P_SDMMC_CLOCK 41,1260
#define CONFIG_S5P_PLLx_DVO0	45,1330
#define CONFIG_S5P_PLLx_DVO1	49,1493
#define CONFIG_S5P_PLLx_DVO2	53,1670
#define CONFIG_S5P_PLLx_DVO3	59,1881
#define CONFIG_S5P_PLLx_DVO4	64,2019
#define CONFIG_DDR3_MEMCLK	69,2187
#define CONFIG_DDR3_CS_NUM	71,2241
#define CONFIG_DDR3_BANK_NUM	72,2295
#define CONFIG_DDR3_ROW_NUM	73,2345
#define CONFIG_DDR3_COLUMN_NUM	74,2378
#define CONFIG_DDR3_BUS_WIDTH	76,2415
#define CONFIG_DDR3_CHIP_PERSIZE	80,2565
#define CONFIG_DDR3_CS_PERSIZE	85,2775
#define CONFIG_DDR3_MEMSIZE	87,2893
#define CONFIG_DRAM_MR1_ODS	102,3286
#define CONFIG_DRAM_MR1_RTT_Nom	103,3354
#define CONFIG_DRAM_MR2_RTT_WR	104,3470
#define CONFIG_DPHY_DRVDS_BYTE0	107,3619
#define CONFIG_DPHY_DRVDS_BYTE1	108,3655
#define CONFIG_DPHY_DRVDS_BYTE2	109,3691
#define CONFIG_DPHY_DRVDS_BYTE3	110,3727
#define CONFIG_DPHY_DRVDS_CK	111,3763
#define CONFIG_DPHY_DRVDS_CKE	112,3796
#define CONFIG_DPHY_DRVDS_CS	113,3830
#define CONFIG_DPHY_DRVDS_CA	114,3863
#define CONFIG_DPHY_ZQ_DDS	116,3897
#define CONFIG_DPHY_ZQ_ODT	117,3928
#define CONFIG_DDR3_WRITE_LVL_EN	120,4005
#define CONFIG_DDR3_READ_DQ_EN	121,4069
#define CONFIG_DDR3_WRITE_DQ_EN	122,4132
#define CONFIG_DDR3_GATE_LVL_EN	123,4196
#define CONFIG_DDR3_LVLTR_EN	125,4261
#define CONFIG_S5P_SERIAL_INDEX	131,4486
#define CONFIG_BAUDRATE	132,4522
#define NXE2000_PMIC_ENABLE135,4603
#define AUTO_VOLTAGE_CONTROL	137,4632
#define ARM_VOLTAGE_CONTROL_SKIP	138,4665

src/configs/nxp4330_svm.h,1630
#define __NXP4330_SVM_H__19,772
#define CONFIG_S5P_PLL0_FREQ	25,862
#define CONFIG_S5P_PLL1_FREQ	26,897
#define CONFIG_S5P_PLL2_FREQ	27,939
#define CONFIG_S5P_PLL3_FREQ	28,974
#define CONFIG_S5P_PLLx_DVO0	31,1023
#define CONFIG_S5P_PLLx_DVO1	35,1186
#define CONFIG_S5P_PLLx_DVO2	39,1363
#define CONFIG_S5P_PLLx_DVO3	45,1574
#define CONFIG_S5P_PLLx_DVO4	50,1712
#define CONFIG_DDR3_MEMCLK	55,1882
#define CONFIG_DDR3_CS_NUM	57,1936
#define CONFIG_DDR3_BANK_NUM	58,1990
#define CONFIG_DDR3_ROW_NUM	59,2040
#define CONFIG_DDR3_COLUMN_NUM	60,2073
#define CONFIG_DDR3_BUS_WIDTH	62,2110
#define CONFIG_DDR3_CHIP_PERSIZE	66,2259
#define CONFIG_DDR3_CS_PERSIZE	71,2469
#define CONFIG_DDR3_MEMSIZE	74,2588
#define CONFIG_DRAM_MR1_ODS	89,2981
#define CONFIG_DRAM_MR1_RTT_Nom	90,3049
#define CONFIG_DRAM_MR2_RTT_WR	91,3165
#define CONFIG_DPHY_DRVDS_BYTE0	95,3355
#define CONFIG_DPHY_DRVDS_BYTE1	96,3391
#define CONFIG_DPHY_DRVDS_BYTE2	97,3427
#define CONFIG_DPHY_DRVDS_BYTE3	98,3463
#define CONFIG_DPHY_DRVDS_CK	99,3499
#define CONFIG_DPHY_DRVDS_CKE	100,3532
#define CONFIG_DPHY_DRVDS_CS	101,3566
#define CONFIG_DPHY_DRVDS_CA	102,3599
#define CONFIG_DPHY_ZQ_DDS	104,3633
#define CONFIG_DPHY_ZQ_ODT	105,3664
#define CONFIG_DDR3_WRITE_LVL_EN	108,3741
#define CONFIG_DDR3_READ_DQ_EN	109,3805
#define CONFIG_DDR3_WRITE_DQ_EN	110,3868
#define CONFIG_DDR3_GATE_LVL_EN	111,3932
#define CONFIG_DDR3_LVLTR_EN	113,3997
#define CONFIG_S5P_SERIAL_INDEX	119,4222
#define CONFIG_BAUDRATE	120,4258
#define NXE2000_PMIC_ENABLE123,4339
#define AUTO_VOLTAGE_CONTROL	125,4368
#define ARM_VOLTAGE_CONTROL_SKIP	126,4401

src/configs/nxp4330_ff_voice.h,1627
#define __NXP4330_FF_VOICE_H__19,777
#define CONFIG_S5P_PLL0_FREQ	25,872
#define CONFIG_S5P_PLL1_FREQ	26,907
#define CONFIG_S5P_PLL2_FREQ	27,942
#define CONFIG_S5P_PLL3_FREQ	28,977
#define CONFIG_S5P_PLLx_DVO0	31,1026
#define CONFIG_S5P_PLLx_DVO1	35,1189
#define CONFIG_S5P_PLLx_DVO2	39,1366
#define CONFIG_S5P_PLLx_DVO3	45,1577
#define CONFIG_S5P_PLLx_DVO4	50,1715
#define CONFIG_DDR3_MEMCLK	55,1885
#define CONFIG_DDR3_CS_NUM	57,1939
#define CONFIG_DDR3_BANK_NUM	58,1993
#define CONFIG_DDR3_ROW_NUM	59,2043
#define CONFIG_DDR3_COLUMN_NUM	60,2076
#define CONFIG_DDR3_BUS_WIDTH	62,2113
#define CONFIG_DDR3_CHIP_PERSIZE	66,2263
#define CONFIG_DDR3_CS_PERSIZE	71,2473
#define CONFIG_DDR3_MEMSIZE	73,2591
#define CONFIG_DRAM_MR1_ODS	79,2846
#define CONFIG_DRAM_MR1_RTT_Nom	80,2914
#define CONFIG_DRAM_MR2_RTT_WR	81,3030
#define CONFIG_DPHY_DRVDS_BYTE0	84,3179
#define CONFIG_DPHY_DRVDS_BYTE1	85,3215
#define CONFIG_DPHY_DRVDS_BYTE2	86,3251
#define CONFIG_DPHY_DRVDS_BYTE3	87,3287
#define CONFIG_DPHY_DRVDS_CK	88,3323
#define CONFIG_DPHY_DRVDS_CKE	89,3356
#define CONFIG_DPHY_DRVDS_CS	90,3390
#define CONFIG_DPHY_DRVDS_CA	91,3423
#define CONFIG_DPHY_ZQ_DDS	93,3457
#define CONFIG_DPHY_ZQ_ODT	94,3488
#define CONFIG_DDR3_WRITE_LVL_EN	97,3565
#define CONFIG_DDR3_READ_DQ_EN	98,3629
#define CONFIG_DDR3_WRITE_DQ_EN	99,3692
#define CONFIG_DDR3_GATE_LVL_EN	100,3756
#define CONFIG_DDR3_LVLTR_EN	102,3821
#define CONFIG_S5P_SERIAL_INDEX	108,4029
#define CONFIG_BAUDRATE	109,4065
#define NXE2000_PMIC_ENABLE112,4146
#define AUTO_VOLTAGE_CONTROL	114,4175
#define ARM_VOLTAGE_CONTROL_SKIP	115,4208

src/configs/s5p4418_avn_ref.h,1704
#define __S5P4418_AVN_REF_H__19,776
#define CONFIG_S5P_PLL0_FREQ	25,870
#define CONFIG_S5P_PLL1_FREQ	27,922
#define CONFIG_S5P_PLL1_FREQ	29,964
#define CONFIG_S5P_PLL2_FREQ	31,1006
#define CONFIG_S5P_PLL3_FREQ	32,1041
#define CONFIG_S5P_PLLx_DVO0	35,1090
#define CONFIG_S5P_PLLx_DVO1	39,1253
#define CONFIG_S5P_PLLx_DVO2	43,1430
#define CONFIG_S5P_PLLx_DVO3	49,1641
#define CONFIG_S5P_PLLx_DVO4	54,1779
#define CONFIG_DDR3_MEMCLK	59,1947
#define CONFIG_DDR3_CS_NUM	61,2001
#define CONFIG_DDR3_BANK_NUM	62,2055
#define CONFIG_DDR3_ROW_NUM	63,2105
#define CONFIG_DDR3_COLUMN_NUM	64,2138
#define CONFIG_DDR3_BUS_WIDTH	66,2175
#define CONFIG_DDR3_CHIP_PERSIZE	70,2325
#define CONFIG_DDR3_CS_PERSIZE	75,2535
#define CONFIG_DDR3_MEMSIZE	77,2653
#define CONFIG_DRAM_MR1_ODS	83,2908
#define CONFIG_DRAM_MR1_RTT_Nom	84,2976
#define CONFIG_DRAM_MR2_RTT_WR	85,3092
#define CONFIG_DPHY_DRVDS_BYTE0	88,3241
#define CONFIG_DPHY_DRVDS_BYTE1	89,3277
#define CONFIG_DPHY_DRVDS_BYTE2	90,3313
#define CONFIG_DPHY_DRVDS_BYTE3	91,3349
#define CONFIG_DPHY_DRVDS_CK	92,3385
#define CONFIG_DPHY_DRVDS_CKE	93,3418
#define CONFIG_DPHY_DRVDS_CS	94,3452
#define CONFIG_DPHY_DRVDS_CA	95,3485
#define CONFIG_DPHY_ZQ_DDS	97,3519
#define CONFIG_DPHY_ZQ_ODT	98,3550
#define CONFIG_DDR3_WRITE_LVL_EN	101,3627
#define CONFIG_DDR3_READ_DQ_EN	102,3691
#define CONFIG_DDR3_WRITE_DQ_EN	103,3754
#define CONFIG_DDR3_GATE_LVL_EN	104,3818
#define CONFIG_DDR3_LVLTR_EN	106,3883
#define CONFIG_S5P_SERIAL_INDEX	112,4108
#define CONFIG_BAUDRATE	113,4144
#define NXE2000_PMIC_ENABLE116,4225
#define MP8845_PMIC_ENABLE117,4253
#define AUTO_VOLTAGE_CONTROL	119,4281
#define ARM_VOLTAGE_CONTROL_SKIP	120,4314

src/configs/s5p4418_general.h,1627
#define __S5P4418_AVN_REF_H__19,776
#define CONFIG_S5P_PLL0_FREQ	25,870
#define CONFIG_S5P_PLL1_FREQ	26,905
#define CONFIG_S5P_PLL2_FREQ	27,940
#define CONFIG_S5P_PLL3_FREQ	28,975
#define CONFIG_S5P_PLLx_DVO0	31,1024
#define CONFIG_S5P_PLLx_DVO1	35,1271
#define CONFIG_S5P_PLLx_DVO2	39,1553
#define CONFIG_S5P_PLLx_DVO3	45,1954
#define CONFIG_S5P_PLLx_DVO4	50,2189
#define CONFIG_DDR3_MEMCLK	57,2482
#define CONFIG_DDR3_CS_NUM	59,2536
#define CONFIG_DDR3_BANK_NUM	60,2590
#define CONFIG_DDR3_ROW_NUM	61,2640
#define CONFIG_DDR3_COLUMN_NUM	62,2673
#define CONFIG_DDR3_BUS_WIDTH	64,2710
#define CONFIG_DDR3_CHIP_PERSIZE	68,2860
#define CONFIG_DDR3_CS_PERSIZE	73,3070
#define CONFIG_DDR3_MEMSIZE	75,3188
#define CONFIG_DRAM_MR1_ODS	81,3443
#define CONFIG_DRAM_MR1_RTT_Nom	82,3511
#define CONFIG_DRAM_MR2_RTT_WR	83,3627
#define CONFIG_DPHY_DRVDS_BYTE0	86,3776
#define CONFIG_DPHY_DRVDS_BYTE1	87,3812
#define CONFIG_DPHY_DRVDS_BYTE2	88,3848
#define CONFIG_DPHY_DRVDS_BYTE3	89,3884
#define CONFIG_DPHY_DRVDS_CK	90,3920
#define CONFIG_DPHY_DRVDS_CKE	91,3953
#define CONFIG_DPHY_DRVDS_CS	92,3987
#define CONFIG_DPHY_DRVDS_CA	93,4020
#define CONFIG_DPHY_ZQ_DDS	95,4054
#define CONFIG_DPHY_ZQ_ODT	96,4085
#define CONFIG_DDR3_WRITE_LVL_EN	99,4162
#define CONFIG_DDR3_READ_DQ_EN	100,4226
#define CONFIG_DDR3_WRITE_DQ_EN	101,4289
#define CONFIG_DDR3_GATE_LVL_EN	102,4353
#define CONFIG_DDR3_LVLTR_EN	104,4418
#define CONFIG_S5P_SERIAL_INDEX	110,4643
#define CONFIG_BAUDRATE	111,4679
#define MP8845_PMIC_ENABLE114,4760
#define AUTO_VOLTAGE_CONTROL	116,4788
#define ARM_VOLTAGE_CONTROL_SKIP	117,4821

src/configs/nxp4330_convergence_daudio.h,1642
#define __NXP4330_CONVERGENCE_DAUDIO_H__19,785
#define CONFIG_S5P_PLL0_FREQ	25,890
#define CONFIG_S5P_PLL1_FREQ	26,925
#define CONFIG_S5P_PLL2_FREQ	27,960
#define CONFIG_S5P_PLL3_FREQ	28,995
#define CONFIG_S5P_PLLx_DVO0	31,1047
#define CONFIG_S5P_PLLx_DVO1	35,1212
#define CONFIG_S5P_PLLx_DVO2	39,1389
#define CONFIG_S5P_PLLx_DVO3	45,1601
#define CONFIG_S5P_PLLx_DVO4	50,1740
#define CONFIG_DDR3_MEMCLK	55,1911
#define CONFIG_DDR3_CS_NUM	56,1963
#define CONFIG_DDR3_BANK_NUM	57,2015
#define CONFIG_DDR3_ROW_NUM	58,2062
#define CONFIG_DDR3_COLUMN_NUM	59,2094
#define CONFIG_DDR3_BUS_WIDTH	60,2128
#define CONFIG_DDR3_CHIP_PERSIZE	64,2276
#define CONFIG_DDR3_CS_PERSIZE	69,2480
#define CONFIG_DDR3_MEMSIZE	72,2598
#define CONFIG_DRAM_MR1_ODS	87,2986
#define CONFIG_DRAM_MR1_RTT_Nom	88,3052
#define CONFIG_DRAM_MR2_RTT_WR	89,3165
#define CONFIG_DPHY_DRVDS_BYTE0	92,3311
#define CONFIG_DPHY_DRVDS_BYTE1	93,3347
#define CONFIG_DPHY_DRVDS_BYTE2	94,3383
#define CONFIG_DPHY_DRVDS_BYTE3	95,3419
#define CONFIG_DPHY_DRVDS_CK	96,3455
#define CONFIG_DPHY_DRVDS_CKE	97,3488
#define CONFIG_DPHY_DRVDS_CS	98,3522
#define CONFIG_DPHY_DRVDS_CA	99,3555
#define CONFIG_DPHY_ZQ_DDS	101,3589
#define CONFIG_DPHY_ZQ_ODT	102,3621
#define CONFIG_DDR3_WRITE_LVL_EN	105,3699
#define CONFIG_DDR3_READ_DQ_EN	106,3763
#define CONFIG_DDR3_WRITE_DQ_EN	107,3826
#define CONFIG_DDR3_GATE_LVL_EN	108,3890
#define CONFIG_DDR3_LVLTR_EN	110,3955
#define CONFIG_S5P_SERIAL_INDEX	116,4178
#define CONFIG_BAUDRATE	117,4214
#define NXE2000_PMIC_ENABLE120,4296
#define AUTO_VOLTAGE_CONTROL	122,4325
#define ARM_VOLTAGE_CONTROL_SKIP	123,4358

src/test/memtester.c,1534
#define pr_dbg(28,925
#define pr_dbg(30,966
#define MEMTEST_UNSUPPORT_FEATUE	35,1047
#define MEMTEST_SINGLE_DBG	36,1082
#define MEMTEST_CORE_NUMBER	37,1112
char progress[progress40,1161
#define PROGRESSLEN 41,1188
#define PROGRESSOFTEN	42,1213
#define ONE	43,1242
struct test tests[tests45,1270
int use_phys	67,2107
long physaddrbase 68,2126
int __aeabi_idivmod(70,2151
static void fflush(75,2193
int compare_regions(81,2275
int test_stuck_address(111,2918
int test_random_value(156,3941
int test_xor_comparison(177,4318
int test_sub_comparison(191,4548
int test_mul_comparison(205,4778
int test_div_comparison(219,5008
int test_or_comparison(236,5262
int test_and_comparison(250,5491
int test_seqinc_comparison(264,5721
int test_solidbits_comparison(277,5953
int test_checkerboard_comparison(312,6657
int test_blockseq_comparison(347,7382
int test_walkbits0_comparison(380,8039
int test_walkbits1_comparison(417,8828
int test_bitspread_comparison(454,9647
int test_bitflip_comparison(496,10765
int test_8bit_wide_random(535,11555
int test_16bit_wide_random(575,12240
struct memtest_result_info 617,13002
	unsigned int memtest_done[memtest_done618,13031
	unsigned int memtest_flag;619,13063
	unsigned int start_addr;620,13091
	unsigned int end_addr;621,13117
static struct memtest_result_info g_mem_info;624,13145
ulv g_bufa[g_bufa626,13192
ulv g_bufb[g_bufb627,13207
int memtester_main(631,13275
int standard_memtester(682,14475
#define MPTRS 696,14744
void simple_memtest(698,14772

src/test/memtester.h,704
static unsigned int y 20,764
unsigned int rand_r(22,793
unsigned int rand(31,936
void srand(36,985
#define rand32(41,1036
#define rand_ul(42,1110
unsigned int rand_ul(44,1143
#define UL_ONEBITS 51,1228
#define UL_LEN 52,1258
#define CHECKERBOARD1 53,1276
#define CHECKERBOARD2 54,1309
#define UL_BYTE(55,1342
typedef unsigned long ul;58,1416
typedef unsigned long long ull;59,1442
typedef unsigned long volatile ulv;60,1474
typedef unsigned char volatile u8v;61,1510
typedef unsigned short volatile u16v;62,1546
struct test 64,1585
	char *name;name65,1599
	int (*fp)fp66,1612
	ul val;71,1685
} mword8;72,1694
	ul val;76,1746
} mword16;77,1755
#define TEST_NARROW_WRITES79,1767

src/nx_bootheader.h,4552
#define __NX_BOOTHEADER_H__18,541
struct nx_nandbootinfo 20,570
	uint64_t device_addr;21,595
	uint8_t addrstep;23,619
	uint8_t tCOS;24,638
	uint8_t tACC;25,653
	uint8_t tOCH;26,668
	uint8_t pagesize;28,684
	uint8_t tioffset;29,723
	uint8_t copycount;30,786
	uint8_t loaddevicenum;31,838
	uint8_t cryptokey[cryptokey33,895
struct nx_spibootinfo 36,923
	uint64_t device_addr;37,947
	uint8_t addrstep;39,971
	uint8_t _reserved0[_reserved040,990
	uint8_t portnumber;41,1014
	uint8_t _reserved1[_reserved143,1036
	uint8_t loaddevicenum;44,1060
	uint8_t cryptokey[cryptokey46,1085
struct nx_uartbootinfo 49,1113
	uint64_t __reserved;50,1138
	uint32_t _reserved0;52,1161
	uint8_t _reserved1[_reserved154,1184
	uint8_t loaddevicenum;55,1208
	uint8_t cryptokey[cryptokey57,1233
struct nx_sdmmcbootinfo 60,1261
	uint64_t device_addr;61,1287
	uint8_t _reserved0[_reserved063,1311
	uint8_t portnumber;64,1335
	uint8_t _reserved1[_reserved166,1357
	uint8_t loaddevicenum;67,1381
	uint8_t cryptokey[cryptokey69,1406
struct nx_sdfsbootinfo 72,1434
	char bootfileheadername[bootfileheadername73,1459
	uint8_t _reserved0[_reserved075,1522
	uint8_t portnumber;76,1546
	uint8_t _reserved1[_reserved178,1568
	uint8_t loaddevicenum;79,1592
	uint8_t cryptokey[cryptokey81,1617
struct nx_gmacbootinfo 84,1645
	uint8_t macaddr[macaddr85,1670
	uint8_t serverip[serverip86,1691
	uint8_t clientip[clientip87,1713
	uint8_t gateway[gateway88,1735
union nx_devicebootinfo 91,1760
	struct nx_nandbootinfo	nandbi;92,1786
	struct nx_spibootinfo	spibi;93,1818
	struct nx_sdmmcbootinfo sdmmcbi;94,1848
	struct nx_sdfsbootinfo	sdfsbi;95,1882
	struct nx_uartbootinfo	uartbi;96,1914
	struct nx_gmacbootinfo	gmaci;97,1946
struct nx_ddrinitinfo 100,1981
	uint8_t chipnum;101,2005
	uint8_t chiprow;102,2034
	uint8_t buswidth;103,2063
	uint8_t chipcol;104,2093
	uint16_t chipmask;106,2123
	uint16_t chipsize;107,2154
	uint8_t cwl;109,2186
	uint8_t cl;110,2212
	uint8_t mr1_al;111,2237
	uint8_t mr0_wr;112,2285
	uint32_t  _reserved0;114,2333
	uint32_t  readdelay;116,2368
	uint32_t  writedelay;117,2401
	uint32_t  timingpzq;119,2436
	uint32_t  timingaref;120,2469
	uint32_t  timingrow;121,2503
	uint32_t  timingdata;122,2536
	uint32_t  timingpower;123,2570
	uint32_t  _reserved1;124,2605
struct nx_ddr3dev_drvdsinfo 127,2643
	uint8_t mr2_rtt_wr;128,2673
	uint8_t mr1_ods;129,2694
	uint8_t mr1_rtt_nom;130,2712
	uint8_t _reserved0;131,2734
	uint32_t  _reserved1;133,2756
struct nx_lpddr3dev_drvdsinfo 136,2783
	uint8_t mr3_ds 137,2815
	uint8_t mr11_dq_odt 138,2841
	uint8_t mr11_pd_con 139,2867
	uint8_t _reserved0 140,2893
	uint8_t _reserved1[_reserved1142,2920
	uint32_t  _reserved2;143,2944
#define LVLTR_WR_LVL 146,2971
#define LVLTR_CA_CAL 147,3004
#define LVLTR_GT_LVL 148,3037
#define LVLTR_RD_CAL 149,3070
#define LVLTR_WR_CAL 150,3103
union nx_ddrdrvrsinfo 152,3137
	struct nx_ddr3dev_drvdsinfo ddr3drvr;153,3161
	struct nx_lpddr3dev_drvdsinfo lpddr3drvr;154,3200
struct nx_ddrphy_drvdsinfo 157,3247
	uint8_t drvds_byte0;158,3276
	uint8_t drvds_byte1;159,3317
	uint8_t drvds_byte2;160,3358
	uint8_t drvds_byte3;161,3399
	uint8_t drvds_ck;163,3441
	uint8_t drvds_cke;164,3469
	uint8_t drvds_cs;165,3499
	uint8_t drvds_ca;166,3527
	uint8_t zq_dds;168,3604
	uint8_t zq_odt;169,3663
	uint8_t _reserved0[_reserved0170,3680
	uint32_t  _reserved1;172,3705
struct nx_tbbinfo 175,3732
	uint32_t vector[vector176,3752
	uint32_t vector_rel[vector_rel177,3795
	uint32_t _reserved0[_reserved0179,3843
	uint32_t load_size;181,3891
	uint32_t crc32;182,3926
	uint32_t load_addr;184,4003
	uint32_t _reserved320;185,4024
	uint32_t startaddr;187,4093
	uint32_t _reserved321;188,4114
	uint8_t unified;190,4139
	uint8_t bootdev;191,4171
	uint8_t _reserved1[_reserved1192,4203
	uint8_t validslot[validslot194,4250
	uint8_t loadorder[loadorder195,4295
	uint32_t _reserved2[_reserved2197,4341
	union nx_devicebootinfo dbi[dbi199,4389
	uint32_t pll[pll201,4444
	uint32_t pllspread[pllspread202,4484
	uint32_t dvo[dvo204,4531
	struct nx_ddrinitinfo dii;206,4573
	union nx_ddrdrvrsinfo sdramdrvr;208,4623
	struct nx_ddrphy_drvdsinfo phy_dsinfo;210,4678
	uint16_t lvltr_mode;212,4739
	uint16_t flyby_mode;213,4783
	uint8_t _reserved3[_reserved3215,4828
	uint32_t buildinfo;217,4877
	uint32_t signature;220,4960
struct asymmetrickey 223,5037
struct nx_bootheader 228,5177
	struct nx_tbbinfo tbbi;229,5200
	struct asymmetrickey rsa_public;230,5225

src/arch.h,953
#define __ARCH_H__20,766
#define MIDR_IMPL_MASK	25,972
#define MIDR_IMPL_SHIFT	26,1001
#define MIDR_VAR_SHIFT	27,1031
#define MIDR_VAR_BITS	28,1058
#define MIDR_REV_SHIFT	29,1083
#define MIDR_REV_BITS	30,1109
#define MIDR_PN_MASK	31,1134
#define MIDR_PN_SHIFT	32,1162
#define MPIDR_CPU_MASK	37,1368
#define MPIDR_CLUSTER_MASK	38,1410
#define MPIDR_AFFINITY_BITS	39,1478
#define MPIDR_AFFLVL_MASK	40,1508
#define MPIDR_AFF0_SHIFT	41,1539
#define MPIDR_AFF1_SHIFT	42,1566
#define MPIDR_AFF2_SHIFT	43,1593
#define MPIDR_AFF3_SHIFT	44,1621
#define MPIDR_AFFINITY_MASK	45,1649
#define MPIDR_AFFLVL_SHIFT	46,1690
#define MPIDR_AFFLVL0	47,1719
#define MPIDR_AFFLVL1	48,1744
#define MPIDR_AFFLVL2	49,1769
#define MPIDR_AFFLVL3	50,1794
#define MPIDR_AFFLVL0_VAL(51,1819
#define MPIDR_AFFLVL1_VAL(53,1906
#define MPIDR_AFFLVL2_VAL(55,1993
#define MPIDR_AFFLVL3_VAL(57,2080
#define MPIDR_MAX_AFFLVL	64,2348
#define FIRST_MPIDR	67,2455

src/bl1.h,4388
#define __BL1_H__19,764
#define HEADER_ID 24,823
#define LVLTR_WR_LVL 26,924
#define LVLTR_CA_CAL 27,957
#define LVLTR_GT_LVL 28,990
#define LVLTR_RD_CAL 29,1023
#define LVLTR_WR_CAL 30,1056
	BOOT_FROM_USB 33,1097
	BOOT_FROM_USB   = 0UL,UL33,1097
	BOOT_FROM_SPI 34,1121
	BOOT_FROM_SPI   = 1UL,UL34,1121
	BOOT_FROM_NAND 35,1145
	BOOT_FROM_NAND  = 2UL,UL35,1145
	BOOT_FROM_SDMMC 36,1169
	BOOT_FROM_SDMMC = 3UL,UL36,1169
	BOOT_FROM_SDFS 37,1193
	BOOT_FROM_SDFS  = 4UL,UL37,1193
	BOOT_FROM_UART 38,1217
	BOOT_FROM_UART  = 5ULUL38,1217
	ROMBOOT_FROM_SDFS 42,1251
	ROMBOOT_FROM_USBH 43,1275
	ROMBOOT_FROM_UART 44,1299
	ROMBOOT_FROM_SPI 45,1323
	ROMBOOT_FROM_MMC 46,1347
	ROMBOOT_FROM_USB 47,1371
	ROMBOOT_FROM_NAND 48,1395
struct nx_nandboot_info51,1422
	uint8_t  addrstep;53,1448
	uint8_t  tcos;54,1468
	uint8_t  tacc;55,1484
	uint8_t  toch;56,1500
	uint32_t pagesize 58,1522
	uint32_t loaddevice 59,1567
	uint8_t  pagesize;61,1599
	uint8_t  tioffset;62,1637
	uint8_t  copycount;63,1699
	uint8_t  loaddevice;64,1750
	uint32_t crc32;66,1809
struct nx_spiboot_info69,1830
	uint8_t  addrstep;71,1855
	uint8_t  _reserved0[_reserved072,1875
	uint8_t  portnumber;73,1900
	uint32_t _reserved1 75,1923
	uint32_t loaddevice 76,1951
	uint32_t crc32;78,1979
struct nx_uartboot_info81,2000
	uint32_t _reserved0;83,2026
	uint32_t _reserved1 85,2049
	uint32_t loaddevice 86,2077
	uint32_t crc32;88,2105
struct nx_sdmmcboot_info91,2126
	uint8_t  portnumber;94,2159
	uint8_t  _reserved0[_reserved095,2181
	uint8_t  _reserved0[_reserved097,2212
	uint8_t  portnumber;98,2237
	uint32_t _reserved1 101,2267
	uint32_t loaddevice 102,2295
	uint32_t crc32;104,2323
struct nx_ddr3dev_drvds_info107,2344
	uint8_t  mr2_rtt_wr;109,2375
	uint8_t  mr1_ods;110,2397
	uint8_t  mr1_rtt_nom;111,2416
	uint8_t  _reserved0;112,2439
struct nx_lpddr3dev_drvds_info115,2465
	uint8_t  mr3_ds 117,2498
	uint8_t  mr11_dq_odt 118,2525
	uint8_t  mr11_pd_con 119,2552
	uint8_t  _reserved0 120,2579
	uint8_t  _reserved1;122,2607
	uint8_t  _reserved2;123,2629
	uint8_t  _reserved3;124,2651
struct nx_ddrphy_drvds_info127,2677
	uint8_t  drvds_byte0;129,2707
	uint8_t  drvds_byte1;130,2747
	uint8_t  drvds_byte2;131,2787
	uint8_t  drvds_byte3;132,2827
	uint8_t  drvds_ck;134,2868
	uint8_t  drvds_cke;135,2895
	uint8_t  drvds_cs;136,2924
	uint8_t  drvds_ca;137,2951
	uint8_t  zq_dds;139,3027
	uint8_t  zq_odt;140,3084
	uint8_t  _reserved0[_reserved0141,3102
struct nx_sdfsboot_info144,3131
	char file_name[file_name146,3157
union nx_deviceboot_info149,3213
	struct nx_nandboot_info  nandbi;151,3240
	struct nx_spiboot_info   spibi;152,3274
	struct nx_sdmmcboot_info sdmmcbi;153,3307
	struct nx_sdfsboot_info  sdfsbi;154,3342
	struct nx_uartboot_info  uartbi;155,3376
struct nx_ddrinit_info158,3414
	uint8_t  chipnum;160,3439
	uint8_t  chiprow;161,3467
	uint8_t  buswidth;162,3495
	uint8_t  chipcol;163,3524
	uint16_t chipmask;165,3553
	uint16_t chipbase;166,3582
	uint8_t  cwl;169,3618
	uint8_t  wl;170,3643
	uint8_t  rl;171,3667
	uint8_t  ddrrl;172,3691
	uint8_t  cwl;174,3724
	uint8_t  cl;175,3749
	uint8_t  mr1_al;176,3773
	uint8_t  mr0_wr;177,3819
	uint32_t readdelay;180,3872
	uint32_t writedelay;181,3902
	uint32_t timingpzq;183,3934
	uint32_t timingaref;184,3964
	uint32_t timingrow;185,3995
	uint32_t timingdata;186,4025
	uint32_t timingpower;187,4056
struct sbi_header190,4092
	uint32_t vector[vector192,4112
	uint32_t vector_rel[vector_rel193,4151
	uint32_t device_addr;195,4195
	uint32_t load_size;197,4229
	uint32_t load_addr;198,4260
	uint32_t launch_addr;199,4291
	union nx_deviceboot_info dbi;200,4324
	uint32_t pll[pll202,4371
	uint32_t pll_spread[pll_spread203,4407
	uint32_t dvo[dvo207,4503
	struct nx_ddrinit_info dii;209,4540
	struct nx_ddr3dev_drvds_info	ddr3_dsinfo;212,4614
	struct nx_lpddr3dev_drvds_info	lpddr3_dsinfo;215,4703
	struct nx_ddrphy_drvds_info	phy_dsinfo;217,4766
	uint16_t lvltr_mode;219,4825
	uint16_t flyby_mode;220,4865
	uint32_t bl2_start;222,4906
	uint32_t gatecycle;223,4937
	uint32_t gatecode;224,4968
	uint32_t rdvwmc;225,4998
	uint32_t wrvwmc;226,5026
	uint32_t entrypoint;227,5054
	uint32_t memtestaddr;232,5145
	uint32_t memtestsize;233,5178
	uint32_t memtesttrycount;234,5211
	uint32_t build_info;236,5248
	uint32_t signature;238,5281

src/type.h,1154
#define __TYPE_H__19,765
#define PTR 22,800
#define PTR 24,831
typedef char				int8_t;27,870
typedef short				int16_t;28,934
typedef int				int32_t;29,1001
typedef long long			int64_t;30,1066
typedef unsigned char			uint8_t;31,1136
typedef unsigned short			uint16_t;32,1205
typedef unsigned int			uint32_t;33,1277
typedef unsigned long long		uint64_t;34,1347
#define u8	36,1423
#define u16	37,1451
#define u32	38,1481
#define u64	39,1509
#define s8	41,1544
#define s16	42,1563
#define s32	43,1584
#define s64	44,1603
#define true	46,1629
#define false	47,1647
#define TRUE	49,1668
#define FALSE	50,1686
#define IO_ADDRESS(52,1706
#define mmio_read_32(54,1735
#define mmio_read_16(55,1799
#define mmio_read_8(56,1863
#define mmio_write_32(58,1927
#define mmio_write_16(59,2025
#define mmio_write_8(60,2123
#define mmio_set_32(62,2222
#define mmio_set_16(63,2319
#define mmio_set_8(64,2416
#define mmio_clear_32(66,2513
#define mmio_clear_16(67,2611
#define mmio_clear_8(68,2709
#define readb(70,2808
#define readw(71,2848
#define readl(72,2889
#define writeb(74,2931
#define writew(75,3010
#define writel(76,3112

src/armv7_libs.S,1152
.global 24,886
pll_change:pll_change25,905
pll_change_loop:pll_change_loop27,1016
.global 42,1436
Invalidate_entire_branch_predictor:Invalidate_entire_branch_predictor43,1479
.global 49,1748
InvalidateDataCache:InvalidateDataCache50,1776
loop1:loop160,2243
loop2:loop279,3316
loop3:loop382,3405
skip:skip91,3805
finished:finished96,3919
.global 106,4186
flushICache:flushICache107,4206
.global 114,4323
enableICache:enableICache115,4344
.global 125,4564
cache_delay_ms:cache_delay_ms126,4587
subs_repeat:subs_repeat128,4615
.global 142,4904
set_nonsecure_mode:set_nonsecure_mode143,4931
.global 149,5036
set_secure_mode:set_secure_mode150,5060
.global 156,5162
armv7_get_cpuid:armv7_get_cpuid157,5186
.global 162,5321
arm9_get_mpidr:arm9_get_mpidr163,5344
.global 167,5409
arm9_set_auxctrl:arm9_set_auxctrl168,5434
.global 172,5504
arm9_get_auxctrl:arm9_get_auxctrl173,5529
.global 177,5597
arm9_get_scr:arm9_get_scr178,5618
.global 182,5688
arm9_set_scr:arm9_set_scr183,5709
.global 187,5778
armv7_set_fiq_cpsr:armv7_set_fiq_cpsr188,5805
.global 192,5865
set_svc_mode:set_svc_mode193,5886

src/main.h,24
#define __MAIN_H__2,19

src/devices/gic.c,290
unsigned char* gicc_get_baseaddr(25,1020
unsigned int gicc_get_iar(30,1105
void gicc_set_ctrl(38,1437
void gicc_set_eoir(43,1526
unsigned char* gicd_get_baseaddr(52,1870
void gicd_set_enable(60,2181
void gicd_set_group(65,2274
void gicd_set_sgir(70,2366
void gic_disp_init(79,2676

src/devices/ema.c,444
unsigned int __initdata g_cahce_ema;21,795
#define AUTO_DETECT_EMA 28,963
#define AUTO_DETECT_EMA 30,1001
#define EMA_VALUE 32,1040
struct asv_tb_info 35,1151
	int ids;36,1172
	int ro;37,1182
static struct asv_tb_info __initdata asv_tables[asv_tables40,1195
#define ASV_ARRAY_SIZE 48,1423
static inline unsigned int __init MtoL(50,1496
int __init is_ema3(63,1725
void __init cache_setup_ema(110,2874
void ema_information(156,3931

src/devices/freq.h,180
#define OSC_HZ	4,57
#define OSC_KHZ	5,87
#define OSC_MHZ	6,121
#define CLKSRC_PLL_0	8,157
#define CLKSRC_PLL_1	9,183
#define CLKSRC_PLL_2	10,209
#define CLKSRC_PLL_3	11,235

src/devices/serial.h,1072
#define __SERIAL_H__2,21
struct s5p4418_uart_reg4,43
	volatile unsigned int dr;6,69
	volatile unsigned int rsr_ecr;7,125
	volatile unsigned int fr;9,293
	volatile unsigned int reserved1;10,349
	volatile unsigned int ilpr;11,406
	volatile unsigned int ibrd;12,482
	volatile unsigned int fbrd;13,552
	volatile unsigned int LCR_H;14,627
	volatile unsigned int CR;15,695
	volatile unsigned int ifls;16,755
	volatile unsigned int imsc;17,836
	volatile unsigned int rts;18,914
	volatile unsigned int mts;19,988
	volatile unsigned int icr;20,1064
	volatile unsigned int dmacr;21,1132
	volatile unsigned int tcr;24,1350
	volatile unsigned int itip;25,1416
	volatile unsigned int itop;26,1493
	volatile unsigned int tdr;27,1571
	volatile unsigned int periphid0;30,1788
	volatile unsigned int periphid1;31,1855
	volatile unsigned int periphid2;32,1922
	volatile unsigned int periphid3;33,1989
	volatile unsigned int pcellid0;34,2056
	volatile unsigned int pcellid1;35,2122
	volatile unsigned int pcellid2;36,2188
	volatile unsigned int pcellid3;37,2254

src/devices/gic.h,701
#define __GIC_H__19,764
#define GICC_BASEADDR	21,783
#define GICD_BASEADDR	22,817
#define GIC_CPUIF_CTRL	24,852
#define GIC_CPUIF_PRIORTY	25,880
#define GIC_CPUIF_IAR	26,912
#define GIC_CPUIF_EOIR	27,941
#define GIC_CPUIF_PPR	28,970
#define GIC_CPUIF_HPPIR	29,998
#define GIC_CPUIF_AIAR	30,1028
#define GIC_CPUIF_AEOIR	31,1057
#define GIC_DIST_CTRL	33,1088
#define GIC_DIST_GROUP	34,1115
#define GIC_DIST_SENABLE	35,1144
#define GIC_DIST_CENABLE	36,1221
#define GIC_DIST_SPEND	38,1298
#define GIC_DIST_CPEND	39,1345
#define GIC_DIST_CACTI	40,1392
#define GIC_DIST_TARGET	42,1440
#define GIC_DIST_SGIR	43,1471
#define GIC_DIST_CPENDSGIR	44,1500
#define GIC_DIST_SPENDSGIR	45,1533

src/devices/CRYPTO.c,906
U32 erk[erk28,900
U32 drk[drk29,913
int nr;30,954
U32 FSb[FSb37,1146
U32 FT0[FT038,1160
U32 FT1[FT139,1174
U32 FT2[FT240,1188
U32 FT3[FT341,1202
U32 RSb[RSb45,1247
U32 RT0[RT046,1261
U32 RT1[RT147,1275
U32 RT2[RT248,1289
U32 RT3[RT349,1303
U32 RCON[RCON53,1341
int do_init 57,1386
#define ROTR8(61,1437
#define XTIME(63,1508
#define MUL(64,1574
void aes_gen_tables(66,1643
#define GET_UINT32(130,2927
#define PUT_UINT32(138,3122
int KT_init 148,3365
U32 KT0[KT0150,3383
U32 KT1[KT1151,3397
U32 KT2[KT2152,3411
U32 KT3[KT3153,3425
int aes_set_key(157,3474
void aes_decrypt(245,5053
#define AES_RROUND(256,5329
U8 key[key321,7483
void Decrypt(324,7596
static struct NX_ECID_RegisterSet *const pECIDReg 336,7799
static struct NX_CLKGEN_RegisterSet *const pCryptoClkGenReg 338,7907
static NX_CRYPTO_RegisterSet *const pCrypto 340,8031
void Decrypt(343,8131

src/devices/i2c_gpio.c,865
#define dev_error	23,830
#define STRETCHING_TIMEOUT	25,862
#define I2C_DELAY_TIME	26,894
#define I2C_READ_BIT	28,922
#define I2C_WRITE_BIT	29,947
static int g_started;31,974
static unsigned char g_i2c_gpio_grp;32,996
static unsigned char g_i2c_gpio_scl;33,1033
static unsigned char g_i2c_gpio_sda;34,1070
static struct s5p4418_gpio_reg (*const g_gpio_reg)36,1108
static inline void i2c_delay(39,1232
static void sda_low(46,1377
static void scl_low(51,1482
static int sda_read(56,1587
static int scl_read(63,1780
static int i2c_gpio_send_start(71,2025
static int i2c_gpio_send_stop(135,3558
static int i2c_read_bit(170,4188
static int i2c_write_bit(193,4658
static int i2c_write_byte(227,5295
static int i2c_read_byte(267,6066
int i2c_gpio_read(295,6532
int i2c_gpio_write(342,7763
void i2c_gpio_deinit(385,8793
void i2c_gpio_init(417,10467

src/devices/resetcon.h,299
#define __RESETCON_H__2,23
#undef  NUMBER_OF_RESET_MODULE_PIN5,88
#define NUMBER_OF_RESET_MODULE_PIN	6,123
struct s5p4418_resetgen_reg 9,169
	volatile unsigned int regrst[regrst10,199
	RSTCON_ASSERT	15,281
	RSTCON_ASSERT	= 0UL,UL15,281
	RSTCON_NEGATE	16,303
	RSTCON_NEGATE	= 1ULUL16,303

src/devices/dpc.c,219
#define DPC_BASEADDR	20,770
#define DPCCTRL0	22,804
static void* dpc_get_baseaddr(24,829
void dpc_set_enable_all(30,937
int dpc_get_pending_all(43,1208
void dpc_clear_pending_all(49,1354
int  dpc_enabled(60,1589

src/devices/clkpwr.h,1323
#define __CLKPWR_H__2,21
struct	s5p4418_clkpwr_reg4,43
		volatile unsigned int clk_mode_reg0;6,71
		volatile unsigned int reserved_0;7,148
		volatile unsigned int pllset[pllset8,198
		volatile unsigned int reserved_1[reserved_19,278
		volatile unsigned int dvo[dvo10,339
		volatile unsigned int reserved_2[reserved_211,421
		volatile unsigned int pllset_sscg[pllset_sscg12,482
		volatile unsigned int reserved_3[reserved_313,544
		volatile unsigned int gpio_wakeup_rise_enb;15,680
		volatile unsigned int gpio_wakeup_fall_enb;16,781
		volatile unsigned int gpio_rst_enb;17,882
		volatile unsigned int gpio_wakeup_enb;18,963
		volatile unsigned int gpio_int_enb;19,1046
		volatile unsigned int gpio_int_pend;20,1126
		volatile unsigned int reset_status;21,1205
		volatile unsigned int int_enable;22,1281
		volatile unsigned int int_pend;23,1359
		volatile unsigned int pwr_cont;24,1434
		volatile unsigned int pwr_mode;25,1508
		volatile unsigned int reserved_5;26,1579
		volatile unsigned int scratch[scratch27,1647
		volatile unsigned int sysrst_config;28,1724
		volatile unsigned char reserved_6[reserved_629,1816
		volatile unsigned int pad_strength_gpio[pad_strength_gpio30,1902
		volatile unsigned int resetved_7[resetved_735,2230
		volatile unsigned int pad_strength_bus;36,2308

src/devices/serial.c,561
#define CONFIG_S5P_SERIAL_SRCCLK	20,770
#define CONFIG_S5P_SERIAL_DIVID	21,806
static struct s5p4418_uart_reg *g_uart_reg;g_uart_reg24,867
static const unsigned int g_alt_num[g_alt_num26,912
static const unsigned int g_uart_smc[g_uart_smc38,1318
static int serial_clkgen_get_baseaddr(49,1885
static int serial_get_baseaddr(63,2194
static int serial_get_resetnum(76,2507
int serial_init(90,2872
char serial_getch(148,5327
void serial_putch(155,5505
int serial_is_uart_tx_done(162,5690
int serial_is_tx_empty(170,5928
int serial_is_busy(176,6072

src/devices/pmic/pmic.h,26
#define __PMIC_H__19,765

src/devices/pmic/pmic.c,28
void pmic_initalize(26,895

src/devices/pmic/nxe1500.c,94
int nxe1500_write(7,102
int nxe1500_read(12,220
unsigned char nxe1500_get_dcdc_step(17,336

src/devices/pmic/nxe1500.h,519
#define __NXE1500_H__19,763
#define NXE1500_DEF_DDCx_VOL_MIN 21,786
#define NXE1500_DEF_DDCx_VOL_MAX 22,860
#define NXE1500_DEF_DDCx_VOL_STEP 23,934
#define NXE1500_DEF_DDC1_VOL 25,1012
#define NXE1500_DEF_DDC2_VOL 26,1129
#define NXE1500_DEF_DDC3_VOL 27,1246
#define NXE1500_DEF_DDC4_VOL 28,1363
#define NXE1500_REG_DC1VOL 30,1482
#define NXE1500_REG_DC2VOL 31,1527
#define NXE1500_REG_DC3VOL 32,1572
#define NXE1500_REG_DC4VOL 33,1617
#define NXE1500_REG_DC5VOL 34,1662
#define I2C_ADDR_NXE1500 36,1708

src/devices/pmic/axp228.c,122
unsigned char axp228_get_dcdc_step(24,846
int axp228_write(42,1216
int axp228_read(47,1332
inline void axp228(55,1530

src/devices/pmic/mp8845.h,273
#define __PMIC_MP8845_H__19,767
#define MP8845C_REG_VSEL 21,794
#define MP8845C_REG_SYSCNTL1 22,839
#define MP8845C_REG_SYSCNTL2 23,884
#define MP8845C_REG_ID1 24,929
#define MP8845C_REG_ID2 25,974
#define MP8845C_REG_STATUS 26,1019
#define I2C_ADDR_MP8845 28,1065

src/devices/pmic/axp228.h,856
#define __PMIC_AXP228_H__19,767
#define AXP228_DEF_DDC1_VOL_MIN 21,794
#define AXP228_DEF_DDC1_VOL_MAX 22,865
#define AXP228_DEF_DDC234_VOL_MIN 24,937
#define AXP228_DEF_DDC24_VOL_MAX 25,1009
#define AXP228_DEF_DDC3_VOL_MAX 26,1081
#define AXP228_DEF_DDC5_VOL_MIN 27,1153
#define AXP228_DEF_DDC5_VOL_MAX 28,1225
#define AXP228_DEF_DDC1_VOL_STEP 30,1298
#define AXP228_DEF_DDC234_VOL_STEP 31,1372
#define AXP228_DEF_DDC5_VOL_STEP 32,1445
#define AXP228_DEF_DDC2_VOL 34,1519
#define AXP228_DEF_DDC3_VOL 35,1633
#define AXP228_DEF_DDC4_VOL 36,1746
#define AXP228_DEF_DDC5_VOL 37,1859
#define AXP228_REG_DC1VOL 39,1973
#define AXP228_REG_DC2VOL 40,2018
#define AXP228_REG_DC3VOL 41,2063
#define AXP228_REG_DC4VOL 42,2108
#define AXP228_REG_DC5VOL 43,2153
#define DCDC_SYS 45,2199
#define DCDC_DDR 46,2263
#define I2C_ADDR_AXP228 48,2328

src/devices/pmic/mp8845.c,544
const unsigned char MP8845_mV_list[MP8845_mV_list24,845
#define MP8845_VOUT_ARRAY_SIZE 32,960
struct vdd_core_tb_info 36,1133
	unsigned char ids;37,1159
	unsigned char ro;38,1179
	U16 mV;39,1198
const struct vdd_core_tb_info vdd_core_tables[vdd_core_tables42,1211
#define VDD_CORE_ARRAY_SIZE 49,1496
static inline unsigned int MtoL(52,1639
int get_asv_index(65,1864
int mp8845_write(102,2704
int mp8845_read(107,2820
#undef  MP8845_SYSCCNTL2_CORE116,3065
#define MP8845_SYSCCNTL2_CORE	117,3095
inline void pmic_mp8845(120,3136

src/devices/pmic/nxe2000.h,726
#define __PMIC_NXE2000_H__19,768
#define NXE2000_DEF_DDCx_VOL_MIN 21,796
#define NXE2000_DEF_DDCx_VOL_MAX 22,870
#define NXE2000_DEF_DDCx_VOL_STEP 23,944
#define NXE2000_DEF_DDC1_VOL 25,1020
#define NXE2000_DEF_DDC2_VOL 26,1137
#define NXE2000_DEF_DDC3_VOL 27,1254
#define NXE2000_DEF_DDC4_VOL 28,1371
#define NXE2000_DEF_DDC5_VOL 29,1488
#define NXE2000_REG_DC1VOL 31,1606
#define NXE2000_REG_DC2VOL 32,1651
#define NXE2000_REG_DC3VOL 33,1696
#define NXE2000_REG_DC4VOL 34,1741
#define NXE2000_REG_DC5VOL 35,1786
#define NXE2000_DEF_LDOx_VOL_MIN	37,1832
#define NXE2000_DEF_LDOx_VOL_MAX	38,1899
#define NXE2000_DEF_LDOx_VOL_STEP	39,1966
#define NXE2000_REG_LDO7VOL	41,2034
#define I2C_ADDR_NXE2000 43,2069

src/devices/pmic/nxe2000.c,200
unsigned char nxe2000_get_ldo7_step(24,847
unsigned char nxe2000_get_dcdc_step(40,1300
int nxe2000_write(57,1726
int nxe2000_read(62,1844
inline void nxe2000(71,2050
inline void nxe2000(97,2831

src/devices/gpio.h,1275
#define __GPIO_H__2,19
enum gpio_group 4,39
	gpio_a,5,57
	gpio_a,	gpio_b,5,57
	gpio_a,	gpio_b, gpio_c,5,57
	gpio_a,	gpio_b, gpio_c, gpio_d,5,57
	gpio_a,	gpio_b, gpio_c, gpio_d, gpio_e,5,57
struct	s5p4418_gpio_reg 8,102
	volatile unsigned int out;9,128
	volatile unsigned int outenb;10,186
	volatile unsigned int detmode[detmode11,254
	volatile unsigned int intenb;12,329
	volatile unsigned int det;13,400
	volatile unsigned int pad;14,464
	volatile unsigned int puenb;15,526
	volatile unsigned int altfn[altfn16,594
	volatile unsigned int detmodeex;17,676
	volatile unsigned int reserved[reserved19,760
	volatile unsigned int detenb;20,809
	volatile unsigned int slew;22,886
	volatile unsigned int slew_disalbe_default;23,943
	volatile unsigned int drv1;24,1025
	volatile unsigned int drv1_disable_default;25,1096
	volatile unsigned int drv0;26,1192
	volatile unsigned int drv0_disable_default;27,1263
	volatile unsigned int pullsel;28,1359
	volatile unsigned int pullsel_disable_default;29,1437
	volatile unsigned int pullenb;30,1536
	volatile unsigned int pullenb_disable_default;31,1611
	volatile unsigned int input_mux_select0;32,1717
	volatile unsigned int input_mux_select1;33,1769
	volatile unsigned char reserved1[reserved134,1821

src/devices/i2c_gpio.h,131
#define __I2C_GPIO_H__2,23
#define I2C_INIT(12,398
#define I2C_READ(13,495
#define I2C_WRITE(14,572
#define I2C_DEINIT	15,651

src/devices/clock.c,126
int clock_is_stable(30,1013
int clock_initialize(49,1642
void s5p4418_change_pll(102,3352
void clock_information(135,4690

src/devices/clkgen.h,111
struct	s5p4418_clkgen_reg3,22
	volatile unsigned int	clkenb;5,50
	volatile unsigned int	clkgen[clkgen6,117

src/devices/memory/memory.c,30
int memory_initialize(21,790

src/devices/memory/memory.h,28
#define __MEMORY_H__19,767

src/devices/memory/ddr3/ddr3_ac_timing.h,2902
#define __DDR3_AC_TIMING_H__20,776
#define DDR3_MEMCLK_533Mhz	23,834
#define DDR3_MEMCLK_666Mhz	24,872
#define DDR3_MEMCLK_800Mhz	25,910
#define DDR3_MEMSIZE_1GB	28,984
#define DDR3_MEMSIZE_512MB	29,1022
#define DDR3_MEMSIZE_256MB	30,1062
#define DDR3_MEMORY_CLOCK	33,1150
#define DDR3_CS_PERSIZE	36,1254
#define DDR3_CS_MEMMASK	37,1310
#define DDR3_TOTAL_MEMSIZE	38,1418
#define DDR3_CS_NUM	40,1490
#define DDR3_BUS_WIDTH	41,1532
#define DDR3_ROW_NUM	42,1580
#define DDR3_COL_NUM	43,1704
#define DDR3_BANK_NUM	44,1814
#define DDR3_CS0_BASEADDR	45,1894
#define DDR3_CS1_BASEADDR	46,1966
#define RDFETCH	48,2031
#define nCWL	52,2156
#define nCL	53,2205
#define MR0_nWR 55,2279
#define tPZQ	57,2302
#define tREFIPB	59,2325
#define tREFI	60,2348
#define tRRD	62,2371
#define tRP	63,2390
#define tRCD	64,2408
#define tRC	65,2427
#define tRAS	66,2446
#define tWTR	68,2466
#define tWR	69,2485
#define tRTP	70,2503
#define tPPD	71,2522
#define W2W_C2C	72,2541
#define R2R_C2C	73,2563
#define tDQSCK	74,2585
#define tFAW	76,2607
#define tXSR	77,2627
#define tXP	78,2648
#define tCKE	79,2666
#define tMRD	80,2685
#define tADR	82,2705
#define tWLO	83,2747
#define nCW	85,2817
#define nCL	86,2865
#define MR0_nWR	88,2939
#define tPZQ	90,2962
#define tREFIPB	92,2985
#define tREFI	93,3008
#define tRRD	95,3031
#define tRP	96,3050
#define tRCD	97,3068
#define tRC	98,3087
#define tRAS	99,3106
#define tWTR	101,3126
#define tWR	102,3145
#define tRTP	103,3163
#define tPPD	104,3182
#define W2W_C2C	105,3244
#define R2R_C2C	106,3266
#define tDQSCK	107,3288
#define tFAW	109,3327
#define tXSR	110,3346
#define tXP	111,3367
#define tCKE	112,3385
#define tMRD	113,3404
#define tADR	115,3424
#define tWLO	116,3466
#define nCWL	118,3536
#define nCL	119,3585
#define MR0_nWR	121,3659
#define tPZQ	123,3682
#define tREFIPB	125,3705
#define tREFI	126,3728
#define tRRD	128,3751
#define tRP	129,3770
#define tRCD	130,3788
#define tRC	131,3807
#define tRAS	132,3825
#define tWTR	134,3845
#define tWR	135,3864
#define tRTP	136,3882
#define tPPD	137,3901
#define W2W_C2C	138,3962
#define R2R_C2C	139,3984
#define tDQSCK	140,4006
#define tFAW	142,4045
#define tXSR	143,4064
#define tXP	144,4085
#define tCKE	145,4103
#define tMRD	146,4122
#define tADR	148,4142
#define tWLO	149,4184
#define tRFC	156,4416
#define tRFC	158,4485
#define tRFC	160,4554
#define tRFC	162,4581
#define tRFC	168,4765
#define tRFC	170,4834
#define tRFC	172,4903
#define tRFC	174,4930
#define tRFC	180,5114
#define tRFC	182,5183
#define tRFC	184,5252
#define tRFC	186,5279
#define	tRFC	190,5365
#define MR1_nAL 194,5441
#define nAL 197,5561
#define nAL 199,5608
#define nWL 202,5643
#define nRL 203,5681
#define MR2_nCWL 205,5719
#define	nMR1_AL	207,5787
#define nMR1_ODS	208,5807
#define nMR1_RTT_Nom	209,5827
#define nMR2_RTT_WR	211,5852

src/devices/memory/ddr3/ddr3_sdram.c,1573
#define DDR_NEW_LEVELING_TRAINING 25,856
#define DDR_WRITE_LEVELING_EN 28,929
#define DDR_GATE_LEVELING_EN 29,973
#define DDR_READ_DQ_CALIB_EN 30,1052
#define DDR_WRITE_DQ_CALIB_EN 31,1096
#define DDR_READ_DQ_MARGIN_VIEW 33,1141
#define DDR_WRITE_DQ_MARGIN_VIEW 34,1185
#define DDR_WRITE_LEVELING_EN 38,1297
#define DDR_GATE_LEVELING_EN 39,1341
#define DDR_READ_DQ_CALIB_EN 40,1420
#define DDR_WRITE_DQ_CALIB_EN 41,1464
#define DDR_READ_DQ_MARGIN_VIEW 43,1509
#define DDR_WRITE_DQ_MARGIN_VIEW 44,1553
#define MEM_CALIBRATION_INFO 47,1637
#define CFG_ODT_ENB 49,1673
#define nop(51,1718
struct s5p4418_drex_sdram_reg *const g_drex_reg 53,1780
struct s5p4418_ddrphy_reg *const g_ddrphy_reg 55,1907
struct dram_device_info g_ddr3_info;58,2029
unsigned int g_ddr_lockvalue;60,2067
unsigned int g_GateCycle;61,2097
unsigned int g_GateCode;62,2123
unsigned int g_RDvwmc;63,2148
unsigned int g_WRvwmc;64,2171
static void get_dram_information(66,2195
void ddr3_save_information(105,3657
void DMC_Delay(126,4233
void send_directcmd(135,4360
void enter_self_refresh(143,4584
void exit_self_refresh(222,7001
unsigned int GetVWMC_Offset(292,9134
unsigned int GetVWMC_Compensation(315,9583
void gate_leveling_information(368,10506
int ddr_gate_leveling(443,13433
void read_dq_calibration_information(556,17346
int ddr_read_dq_calibration(658,20969
void write_dq_calibration_information(768,24473
int ddr_write_dq_calibration(861,27981
static void membase_calcurate(973,31781
static int resetgen_sequence(996,32542
int ddr3_initialize(1032,33941

src/devices/memory/ddr3/ddr3_sdram.h,3086
#define	__DDR3_SDRAM_H__19,771
struct ddr3_init_info 21,797
	unsigned char  chip_num;22,821
	unsigned char  chip_row;23,855
	unsigned char  bus_width;24,889
	unsigned char  chip_col;25,924
	unsigned char  chip_base;27,959
	unsigned short chip_mask;29,987
	unsigned short chip_size;30,1022
	unsigned char  cwl;32,1058
	unsigned char  cl;33,1088
	unsigned char  mr1_al;34,1117
	unsigned char  mr0_wr;35,1150
	unsigned int read_delay;37,1184
	unsigned int write_delay;38,1218
	unsigned int timing_pzq;40,1254
	unsigned int timing_aref;41,1288
	unsigned int timing_row;42,1323
	unsigned int timing_data;43,1357
	unsigned int timing_power;44,1392
struct dram_device_info 47,1432
	unsigned char bank_num;48,1458
	unsigned char row_num;49,1483
	unsigned char column_num;50,1507
	unsigned int column_size;52,1535
	unsigned int row_size;53,1562
	unsigned long bank_size;54,1586
	unsigned long chip_size;55,1612
	unsigned long sdram_size;56,1638
	SDRAM_MODE_REG_MR0 61,1684
	SDRAM_MODE_REG_MR1 62,1714
	SDRAM_MODE_REG_MR2 63,1744
	SDRAM_MODE_REG_MR3 64,1774
	SDRAM_MODE_REG_MR11	66,1827
	SDRAM_MODE_REG_MAX_MRn 67,1854
	SDRAM_MODE_REG_MAX_MRn  = 0xFFxFF67,1854
} SDRAM_MODE_REG;68,1886
struct SDRAM_MR0 70,1905
	volatile unsigned short BL	71,1924
	volatile unsigned short CL0	72,2044
	volatile unsigned short BT	73,2202
	volatile unsigned short CL1	74,2301
	volatile unsigned short SBZ0	75,2362
	volatile unsigned short DLL	76,2406
	volatile unsigned short WR	77,2476
	volatile unsigned short PD	78,2609
	volatile unsigned short SBZ1	79,2711
struct SDRAM_MR1 81,2764
	volatile unsigned short DLL	82,2783
	volatile unsigned short ODS0	83,2861
	volatile unsigned short RTT_Nom0	84,2989
	volatile unsigned short AL	85,3037
	volatile unsigned short ODS1	86,3151
	volatile unsigned short RTT_Nom1	87,3224
	volatile unsigned short WL	88,3272
	volatile unsigned short SBZ0	89,3358
	volatile unsigned short RTT_Nom2	90,3402
	volatile unsigned short SBZ1	91,3581
	volatile unsigned short TDQS	92,3626
	volatile unsigned short QOff	93,3700
	volatile unsigned short SBZ2	94,3777
struct SDRAM_MR2 97,3831
	volatile unsigned short SBZ0	98,3850
	volatile unsigned short CWL	99,3894
	volatile unsigned short ASR	100,4097
	volatile unsigned short SRT	101,4209
	volatile unsigned short SBZ1	102,4333
	volatile unsigned short RTT_WR	103,4377
	volatile unsigned short SBZ2	104,4490
struct SDRAM_MR3 107,4544
	volatile unsigned short MPR_RF	108,4563
	volatile unsigned short MPR	109,4674
	volatile unsigned short SBZ0	110,4777
struct LPDDR3_MR0 113,4830
	volatile unsigned short DAI	114,4850
	volatile unsigned short _RFU0	115,4954
	volatile unsigned short RZQI	116,5003
	volatile unsigned short _RFU1	117,5067
	volatile unsigned short WL	118,5112
	volatile unsigned short RL3	119,5155
	volatile unsigned short _reserved	120,5198
union SDRAM_MR 123,5256
	struct SDRAM_MR0    MR0;124,5273
	struct SDRAM_MR1    MR1;125,5299
	struct SDRAM_MR2    MR2;126,5325
	struct SDRAM_MR3    MR3;127,5351
	volatile unsigned short Reg;129,5378

src/devices/memory/ddrphy.h,1063
#define __DDR_PHY_H__2,22
    RD_DESKEW_CODE 5,52
    RD_DESKEW_CODE          = 0x1,x15,52
    RD_DESKEW_CLEAR 6,87
    RD_DESKEW_CLEAR         = 0x2,x26,87
    WR_DESKEW_CODE 7,122
    WR_DESKEW_CODE          = 0x3,x37,122
    WR_DESKEW_CLEAR 8,157
    WR_DESKEW_CLEAR         = 0x4,x48,157
    VWM_LEFT 10,193
    VWM_LEFT                = 0x5,x510,193
    VWM_RIGHT 11,264
    VWM_RIGHT               = 0x6,x611,264
    VWM_CENTER 12,336
    VWM_CENTER              = 0x7,x712,336
    RD_VWMC 14,410
    RD_VWMC                 = 0x8,x814,410
    WR_VWMC 15,488
    WR_VWMC                 = 0x9,x915,488
    DM_VWMC 16,567
    DM_VWMC                 = 0xA,xA16,567
    GATE_VWMC 17,643
    GATE_VWMC               = 0xB,xB17,643
    VWM_FAIL_STATUS 18,721
    VWM_FAIL_STATUS         = 0xC,xC18,721
    GATE_CENTER_CYCLE 20,801
    GATE_CENTER_CYCLE       = 0xD,xD20,801
    GATE_CENTER_CODE 21,872
    GATE_CENTER_CODE        = 0xE,xE21,872
struct  s5p4418_ddrphy_reg 24,939
	unsigned int PHY_CON[PHY_CON25,968

src/devices/memory/lpddr3/lpddr3_sdram.c,2074
#define DDR_NEW_LEVELING_TRAINING 25,860
#define DDR_CA_CALIBRATION_EN 28,933
#define DDR_CA_SWAP_MODE 29,995
#define DDR_CA_AUTO_CALIB 30,1039
#define DDR_GATE_LEVELING_EN 32,1102
#define DDR_READ_DQ_CALIB_EN 33,1181
#define DDR_WRITE_DQ_CALIB_EN 34,1225
#define DDR_GATE_LVL_COMPENSATION_EN 36,1270
#define DDR_READ_DQ_COMPENSATION_EN 37,1343
#define DDR_WRITE_DQ_COMPENSATION_EN 38,1387
#define DDR_RESET_GATE_LVL 40,1432
#define DDR_RESET_READ_DQ 41,1476
#define DDR_RESET_WRITE_DQ 42,1520
#define DDR_CA_CALIBRATION_EN 46,1632
#define DDR_CA_AUTO_CALIB 47,1694
#define DDR_GATE_LEVELING_EN 49,1757
#define DDR_READ_DQ_CALIB_EN 50,1836
#define DDR_WRITE_DQ_CALIB_EN 51,1880
#define DDR_GATE_LVL_COMPENSATION_EN 53,1925
#define DDR_READ_DQ_COMPENSATION_EN 54,1998
#define DDR_WRITE_DQ_COMPENSATION_EN 55,2042
#define DDR_RESET_GATE_LVL 57,2087
#define DDR_RESET_READ_DQ 58,2131
#define DDR_RESET_WRITE_DQ 59,2175
#define CFG_DDR_LOW_FREQ 62,2259
#define CFG_ODT_ENB 63,2303
#define MEM_CALIBRATION_INFO	65,2348
#define nop(67,2383
struct s5p4418_drex_sdram_reg *const g_drex_reg 69,2445
struct s5p4418_ddrphy_reg *const g_ddrphy_reg 71,2572
struct dram_device_info g_ddr3_info;74,2694
unsigned int g_ddr_lockvalue;76,2732
unsigned int g_GateCycle;77,2762
unsigned int g_GateCode;78,2788
unsigned int g_RDvwmc;79,2813
unsigned int g_WRvwmc;80,2836
static void get_dram_information(82,2860
void DMC_Delay(120,4304
inline void send_directcmd(129,4431
void enter_self_refresh(139,4763
void exit_self_refresh(214,7012
unsigned int GetVWMC_Offset(260,8375
unsigned int GetVWMC_Compensation(283,8824
int ddr_ca_calibration(333,9682
void gate_leveling_information(507,15989
int ddr_gate_leveling(580,18887
void read_dq_calibration_information(684,22624
int ddr_read_dq_calibration(786,26243
void write_dq_calibration_information(911,30524
int ddr_write_dq_calibration(1004,34030
static int resetgen_sequence(1116,37800
void low_frequency_first(1153,39227
void low_frequency_second(1177,40077
int lpddr3_initialize(1207,41316

src/devices/memory/lpddr3/lpddr3_sdram.h,4421
#define __LPDDR3_SDRAM_H__19,773
#define RESP_MR41 21,801
#define RESP_MR48 22,826
#define MASK_MR41 24,852
#define MASK_MR48 25,877
struct lpddr3_init_info 27,903
	unsigned char  chip_num;28,929
	unsigned char  chip_row;29,963
	unsigned char  bus_width;30,997
	unsigned char  chip_col;31,1032
	unsigned short chip_mask;33,1067
	unsigned short chip_size;34,1102
	unsigned char  cwl;36,1138
	unsigned char  cl;37,1168
	unsigned char  mr1_al;38,1197
	unsigned char  mr0_wr;39,1230
	unsigned int read_delay;41,1264
	unsigned int write_delay;42,1298
	unsigned int timing_pzq;44,1334
	unsigned int tiing_aref;45,1368
	unsigned int timing_row;46,1402
	unsigned int timing_data;47,1436
	unsigned int timing_power;48,1471
struct dram_device_info 51,1511
	unsigned char bank_num;52,1537
	unsigned char row_num;53,1562
	unsigned char column_num;54,1586
	unsigned int column_size;56,1614
	unsigned int row_size;57,1641
	unsigned long bank_size;58,1665
	unsigned long chip_size;59,1691
	unsigned long sdram_size;60,1717
	SDRAM_MODE_REG_MR0 65,1763
	SDRAM_MODE_REG_MR1 66,1793
	SDRAM_MODE_REG_MR2 67,1823
	SDRAM_MODE_REG_MR3 68,1853
	SDRAM_MODE_REG_MR10	70,1906
	SDRAM_MODE_REG_MR11	71,1933
	SDRAM_MODE_REG_MR16	72,1960
	SDRAM_MODE_REG_MR17	73,1987
	SDRAM_MODE_REG_MR32	74,2014
	SDRAM_MODE_REG_MR41	75,2041
	SDRAM_MODE_REG_MR42	76,2068
	SDRAM_MODE_REG_MR48	77,2095
	SDRAM_MODE_REG_MR63	78,2122
	SDRAM_MODE_REG_MAX_MRn 79,2149
	SDRAM_MODE_REG_MAX_MRn  = 0xFFxFF79,2149
} SDRAM_MODE_REG;80,2181
struct SDRAM_MR0 82,2200
	volatile unsigned short BL	83,2219
	volatile unsigned short CL0	84,2338
	volatile unsigned short BT	85,2496
	volatile unsigned short CL1	86,2594
	volatile unsigned short SBZ0	87,2655
	volatile unsigned short DLL	88,2699
	volatile unsigned short WR	89,2769
	volatile unsigned short PD	90,2901
	volatile unsigned short SBZ1	91,3002
struct SDRAM_MR1 93,3055
	volatile unsigned short DLL	94,3074
	volatile unsigned short ODS0	95,3152
	volatile unsigned short RTT_Nom0	96,3280
	volatile unsigned short AL	97,3327
	volatile unsigned short ODS1	98,3440
	volatile unsigned short RTT_Nom1	99,3513
	volatile unsigned short WL	100,3560
	volatile unsigned short SBZ0	101,3645
	volatile unsigned short RTT_Nom2	102,3689
	volatile unsigned short SBZ1	103,3867
	volatile unsigned short TDQS	104,3912
	volatile unsigned short QOff	105,3986
	volatile unsigned short SBZ2	106,4063
struct SDRAM_MR2 109,4117
	volatile unsigned short SBZ0	110,4136
	volatile unsigned short CWL	111,4180
	volatile unsigned short ASR	112,4383
	volatile unsigned short SRT	113,4495
	volatile unsigned short SBZ1	114,4619
	volatile unsigned short RTT_WR	115,4663
	volatile unsigned short SBZ2	116,4776
struct SDRAM_MR3 119,4830
	volatile unsigned short MPR_RF	120,4849
	volatile unsigned short MPR	121,4960
	volatile unsigned short SBZ0	122,5063
struct LPDDR3_MR0 125,5116
	volatile unsigned short DAI	126,5136
	volatile unsigned short _RFU0	127,5240
	volatile unsigned short RZQI	128,5289
	volatile unsigned short _RFU1	129,5353
	volatile unsigned short WL	130,5398
	volatile unsigned short RL3	131,5440
	volatile unsigned short _reserved	132,5483
struct LPDDR3_MR1 135,5540
	volatile unsigned short BL	136,5560
	volatile unsigned short _RFU0	137,5606
	volatile unsigned short WR	138,5655
	volatile unsigned short _reserved	139,5701
struct LPDDR3_MR2 142,5758
	volatile unsigned short RL_WL	143,5778
	volatile unsigned short WRE	144,5827
	volatile unsigned short _RFU0	145,5870
	volatile unsigned short WL_SEL	146,5915
	volatile unsigned short WR_LVL	147,5961
	volatile unsigned short _reserved	148,6007
struct LPDDR3_MR3 151,6064
	volatile unsigned short DS	152,6084
	volatile unsigned short _RFU0	153,6130
	volatile unsigned short _reserved	154,6179
struct LPDDR3_MR11 157,6236
	volatile unsigned short DQ_ODT	158,6257
	volatile unsigned short PD_CON	159,6307
	volatile unsigned short _RFU0	160,6353
	volatile unsigned short _reserved	161,6402
union SDRAM_MR 164,6459
	struct SDRAM_MR0    MR0;165,6476
	struct SDRAM_MR1    MR1;166,6502
	struct SDRAM_MR2    MR2;167,6528
	struct SDRAM_MR3    MR3;168,6554
	struct LPDDR3_MR0   LP_MR0;170,6581
	struct LPDDR3_MR1   LP_MR1;171,6610
	struct LPDDR3_MR2   LP_MR2;172,6639
	struct LPDDR3_MR3   LP_MR3;173,6668
	struct LPDDR3_MR11  LP_MR11;174,6697
	volatile unsigned short Reg;176,6728

src/devices/memory/lpddr3/lpddr3_ac_timing.h,2709
#define __LPDDR3_AC_TIMING_H__20,778
#define LPDDR3_MEMCLK_533MHZ	23,840
#define LPDDR3_MEMCLK_666MHZ	24,871
#define LPDDR3_MEMCLK_800MHZ	25,902
#define LPDDR3_MEMSIZE_1GB	28,969
#define LPDDR3_MEMSIZE_512MB	29,1009
#define LPDDR3_MEMSIZE_256MB	30,1061
#define LPDDR3_MEM_CLK	33,1163
#define LPDDR3_CS_PERSIZE	36,1267
#define LPDDR3_CS_PERMASK	37,1328
#define LPDDR3_TOTAL_MEMSIZE	38,1439
#define LPDDR3_CS_NUM	40,1493
#define LPDDR3_BUS_WIDTH	41,1539
#define LPDDR3_ROW_NUM	42,1590
#define LPDDR3_COL_NUM	43,1718
#define LPDDR3_BANK_NUM	44,1832
#define LPDDR3_CS0_BASEADDR	45,1917
#define LPDDR3_CS1_BASEADDR	46,1952
#define RDFETCH	48,2023
#define MR3_DS	50,2081
#define MR11_DQ_ODT	51,2118
#define MR11_PD_CTL	52,2163
#define nCWL	56,2277
#define nCL	57,2326
#define MR1_nWR	59,2400
#define MR1_AL	61,2446
#define tPZQ	63,2468
#define tREFI	64,2490
#define tRRD	67,2535
#define tRP	68,2554
#define tRCD	69,2572
#define tRC	70,2591
#define tRAS	71,2610
#define tWTR	73,2631
#define tWR	74,2650
#define tRTP	75,2668
#define tPPD	76,2687
#define W2W_C2C	77,2706
#define R2R_C2C	78,2728
#define tDQSCK	79,2750
#define tWL	80,2771
#define tRL	81,2789
#define tFAW	83,2808
#define tXSR	84,2828
#define tXP	85,2848
#define tCKE	86,2866
#define tMRD	87,2885
#define tADR	90,2948
#define tWLO	91,2990
#define nCW	96,3112
#define nCL	97,3160
#define MR1_nWR	99,3234
#define MR1_AL	101,3280
#define tPZQ	103,3302
#define tREFI	104,3324
#define tRRD	107,3369
#define tRP	108,3388
#define tRCD	109,3406
#define tRC	110,3425
#define tRAS	111,3444
#define tWTR	113,3464
#define tWR	114,3483
#define tRTP	115,3501
#define tPPD	116,3520
#define W2W_C2C	117,3581
#define R2R_C2C	118,3603
#define tDQSCK	119,3625
#define tWL	120,3665
#define tRL	121,3683
#define tFAW	123,3702
#define tXSR	124,3722
#define tXP	125,3742
#define tCKE	126,3760
#define tMRD	127,3779
#define tADR	130,3842
#define tWLO	131,3884
#define nCWL	135,4005
#define nCL	136,4054
#define MR1_nWR	138,4128
#define MR1_AL	140,4174
#define tPZQ	142,4196
#define tREFI	143,4218
#define tRRD	146,4263
#define tRP	147,4282
#define tRCD	148,4300
#define tRC	149,4319
#define tRAS	150,4338
#define tWTR	152,4358
#define tWR	153,4377
#define tRTP	154,4395
#define tPPD	155,4414
#define W2W_C2C	156,4475
#define R2R_C2C	157,4497
#define tDQSCK	158,4519
#define tWL	159,4559
#define tRL	160,4577
#define tFAW	162,4596
#define tXSR	163,4622
#define tXP	164,4649
#define tCKE	165,4667
#define tMRD	166,4686
#define tADR	169,4749
#define tWLO	170,4791
#define tRFC	176,5041
#define tRFC	178,5114
#define tRFC	180,5140
#define nWL 183,5186
#define nRL 184,5217

src/devices/memory/drex.h,3007
#define __DREX_H__2,19
struct s5p4418_drex_qos 4,39
	volatile unsigned int QOSCONTROL;5,65
	volatile unsigned int _Reserved;6,100
struct s5p4418_drex_actiming 9,138
	volatile unsigned int TIMINGROW;10,169
	volatile unsigned int TIMINGDATA;11,244
	volatile unsigned int TIMINGPOWER;12,321
struct s5p4418_drex_bp 15,412
	volatile unsigned int BP_CONTROL;16,437
	volatile unsigned int BP_CONFIG_R;17,511
	volatile unsigned int BP_CONFIG_W;18,601
	volatile unsigned int _Reserved;19,692
struct  s5p4418_drex_sdram_reg 22,745
	volatile unsigned int CONCONTROL;23,778
	volatile unsigned int MEMCONTROL;24,825
	volatile unsigned int MEMCONFIG[MEMCONFIG25,872
	volatile unsigned int DIRECTCMD;26,928
	volatile unsigned int PRECHCONFIG;27,974
	volatile unsigned int PHYCONTROL[PHYCONTROL28,1022
	volatile unsigned int PWRDNCONFIG;29,1079
	volatile unsigned int TIMINGPZQ;30,1127
	volatile unsigned int TIMINGAREF;31,1173
	volatile unsigned int TIMINGROW;32,1220
	volatile unsigned int TIMINGDATA;33,1266
	volatile unsigned int TIMINGPOWER;34,1313
	volatile unsigned int PHYSTATUS;35,1361
	volatile unsigned int PAD_0[PAD_036,1407
	volatile unsigned int CHIPSTATUS;37,1453
	volatile unsigned int PAD_1[PAD_138,1500
	volatile unsigned int MRSTATUS;39,1553
	volatile unsigned int PAD_2[PAD_240,1599
	struct s5p4418_drex_qos QOSCONTROL[QOSCONTROL41,1652
	volatile unsigned int PAD_19[PAD_1942,1712
	volatile unsigned int WRTRA_CONFIG;44,1766
	volatile unsigned int RDLVL_CONFIG;45,1815
	volatile unsigned int PAD_20[PAD_2046,1864
	volatile unsigned int BRBRSVCONTROL;48,1911
	volatile unsigned int BRBRSVCONFIG;49,1962
	volatile unsigned int BRBQOSCONFIG;50,2012
	volatile unsigned int MEMBASECONFIG[MEMBASECONFIG51,2062
	volatile unsigned int PAD_21[PAD_2152,2124
	volatile unsigned int WRLVL_CONFIG[WRLVL_CONFIG54,2180
	volatile unsigned int WRLVL_STATUS;55,2241
	volatile unsigned int PAD_22[PAD_2256,2291
	volatile unsigned int CTRL_IO_RDATA;58,2347
	volatile unsigned int PAD_23[PAD_2359,2398
	volatile unsigned int CACAL_CONFIG[CACAL_CONFIG61,2454
	volatile unsigned int CACAL_STATUS;62,2515
	SDRAM_CMD_MRS	66,2584
	SDRAM_CMD_MRS		= 0x0,x066,2584
	SDRAM_CMD_EMRS	67,2638
	SDRAM_CMD_EMRS		= 0x0,x067,2638
	SDRAM_CMD_PALL	68,2662
	SDRAM_CMD_PALL		= 0x1,x168,2662
	SDRAM_CMD_PRE	69,2714
	SDRAM_CMD_PRE		= 0x2,x269,2714
	SDRAM_CMD_REFS	70,2764
	SDRAM_CMD_REFS		= 0x4,x470,2764
	SDRAM_CMD_REFA	71,2809
	SDRAM_CMD_REFA		= 0x5,x571,2809
	SDRAM_CMD_CKEL	73,2928
	SDRAM_CMD_CKEL		= 0x6,x673,2928
	SDRAM_CMD_NOP	74,2988
	SDRAM_CMD_NOP		= 0x7,x774,2988
	SDRAM_CMD_REFSX	75,3057
	SDRAM_CMD_REFSX		= 0x8,x875,3057
	SDRAM_CMD_MRR	76,3113
	SDRAM_CMD_MRR		= 0x9,x976,3113
	SDRAM_CMD_ZQINIT	77,3166
	SDRAM_CMD_ZQINIT	= 0xa,xa77,3166
	SDRAM_CMD_ZQOPER	78,3219
	SDRAM_CMD_ZQOPER	= 0xb,xb78,3219
	SDRAM_CMD_ZQCS	79,3272
	SDRAM_CMD_ZQCS		= 0xc,xc79,3272
	SDRAM_CMD_SRR	80,3325
	SDRAM_CMD_SRR		= 0xd	xd80,3325
} SDRAM_CMD;81,3374

src/devices/sysbus.h,3354
#define __SYS_BUS_H__19,763
#define IO_ADDRESS(37,1063
#define readb(39,1105
#define readw(40,1170
#define readl(41,1235
#define readb(43,1306
#define readw(44,1352
#define readl(45,1399
#define writeb(48,1459
#define writew(49,1538
#define writel(50,1618
#define writeb(52,1704
#define writew(53,1757
#define writel(54,1811
#define u8 56,1872
#define u16 57,1907
#define u32 58,1943
#define u64 59,1979
#define NX_DREX_PORT_3_W_BRB_EN_SHFT 64,2112
#define NX_DREX_PORT_2_W_BRB_EN_SHFT 65,2156
#define NX_DREX_PORT_1_W_BRB_EN_SHFT 66,2200
#define NX_DREX_PORT_0_W_BRB_EN_SHFT 67,2244
#define NX_DREX_PORT_3_R_BRB_EN_SHFT 68,2288
#define NX_DREX_PORT_2_R_BRB_EN_SHFT 69,2332
#define NX_DREX_PORT_1_R_BRB_EN_SHFT 70,2376
#define NX_DREX_PORT_0_R_BRB_EN_SHFT 71,2420
#define NX_DREX_PORT_3_W_BRB_TH_SHFT 73,2465
#define NX_DREX_PORT_2_W_BRB_TH_SHFT 74,2510
#define NX_DREX_PORT_1_W_BRB_TH_SHFT 75,2555
#define NX_DREX_PORT_0_W_BRB_TH_SHFT 76,2600
#define NX_DREX_PORT_3_R_BRB_TH_SHFT 77,2645
#define NX_DREX_PORT_2_R_BRB_TH_SHFT 78,2690
#define NX_DREX_PORT_1_R_BRB_TH_SHFT 79,2734
#define NX_DREX_PORT_0_R_BRB_TH_SHFT 80,2778
#define PERIBUS_SI_SLOT_TOP 85,2917
#define NX_DREX_QOS_NUMBER 87,2962
#define NX_DREX_QOS_OFFSET 89,3008
#define NX_DREX_BRBRSV_CTRL_OFFSET 90,3055
#define NX_DREX_BRBRSV_CFG_OFFSET 91,3103
#define NX_PA_BASE_REG_TIEOFF 93,3152
#define NX_PA_BASE_REG_DREX 94,3205
#define NX_PA_BASE_REG_DDRPHY 95,3258
#define NX_VA_BASE_REG_TIEOFF 97,3312
#define NX_VA_BASE_REG_DREX 98,3386
#define NX_VA_BASE_REG_DDRPHY 99,3458
#define NX_PL301_QOS_TRDMARK_OFFSET 101,3533
#define NX_PL301_QOS_CTRL_OFFSET 102,3581
#define NX_PL301_AR_OFFSET 103,3629
#define NX_PL301_AW_OFFSET 104,3677
#define NX_PA_BASE_REG_PL301_BOTT 106,3726
#define NX_PA_BASE_REG_PL301_TOP 107,3779
#define NX_PA_BASE_REG_PL301_DISP 108,3832
#define NX_VA_BASE_REG_PL301_BOTT 110,3886
#define NX_VA_BASE_REG_PL301_TOP 111,3964
#define NX_VA_BASE_REG_PL301_DISP 112,4041
#define NX_BASE_ADDR_BOTT_QOS_TRDMARK 114,4120
#define NX_BASE_ADDR_BOTT_QOS_CTRL 115,4222
#define NX_BASE_ADDR_BOTT_AR 116,4321
#define NX_BASE_ADDR_BOTT_AW 117,4414
#define NX_BASE_ADDR_TOP_QOS_TRDMARK 119,4508
#define NX_BASE_ADDR_TOP_QOS_CTRL 120,4609
#define NX_BASE_ADDR_TOP_AR 121,4707
#define NX_BASE_ADDR_TOP_AW 122,4799
#define NX_BASE_ADDR_DISP_QOS_TRDMARK 124,4892
#define NX_BASE_ADDR_DISP_QOS_CTRL 125,4994
#define NX_BASE_ADDR_DISP_AR 126,5093
#define NX_BASE_ADDR_DISP_AW 127,5186
#define SI_IF_NUM_POS 129,5280
#define SLOT_NUM_POS 130,5326
#define TOPBUS_SI_SLOT_DMAC0 135,5494
#define TOPBUS_SI_SLOT_MP2TS 136,5540
#define TOPBUS_SI_SLOT_DMAC1 137,5586
#define TOPBUS_SI_SLOT_REMAP 138,5632
#define TOPBUS_SI_SLOT_SDMMC 139,5678
#define TOPBUS_SI_SLOT_USBOTG 140,5724
#define TOPBUS_SI_SLOT_USBHOST0 141,5770
#define TOPBUS_SI_SLOT_USBHOST1 142,5816
#define BOTBUS_SI_SLOT_1ST_ARM 145,5904
#define BOTBUS_SI_SLOT_2ND_ARM 146,5950
#define BOTBUS_SI_SLOT_MALI 147,5996
#define BOTBUS_SI_SLOT_TOP 148,6042
#define BOTBUS_SI_SLOT_DEINTERLACE 149,6088
#define BOTBUS_SI_SLOT_1ST_CODA 150,6134
#define BOTBUS_SI_SLOT_2ND_CODA 151,6180
#define BOTBUS_SI_SLOT_SCALER 152,6226
#define DISBUS_SI_SLOT_1ST_DISPLAY 155,6315
#define DISBUS_SI_SLOT_2ND_DISPLAY 156,6361
#define DISBUS_SI_SLOT_GMAC 157,6407

src/devices/dpc.h,25
#define __DPC_H__19,764

src/devices/clock.h,9440
#define __CLOCK_H__2,20
#define PLL_P_BITPOS	4,41
#define PLL_M_BITPOS	5,67
#define PLL_S_BITPOS	6,92
#define PLL_K_BITPOS	7,117
#define CLKSRC_BITPOS	9,144
#define DVO0_BITPOS	10,170
#define DVO1_BITPOS	11,194
#define DVO2_BITPOS	12,218
#define DVO3_BITPOS	13,243
#define GET_PLL01(15,269
#define GET_PLL23(20,498
#define GET_PLL23K(25,727
#define GET_PLL01_FREQ(28,844
#define GET_PLL23_FREQ(29,898
#define GET_PLL23K_FREQ(30,952
#define SYSPLLCH 33,1032
#define PLL01_PMS_1800MHZ_P	36,1117
#define PLL01_PMS_1800MHZ_M	37,1148
#define PLL01_PMS_1800MHZ_S	38,1181
#define PLL01_PMS_1700MHZ_P	40,1213
#define PLL01_PMS_1700MHZ_M	41,1244
#define PLL01_PMS_1700MHZ_S	42,1277
#define PLL01_PMS_1600MHZ_P	44,1309
#define PLL01_PMS_1600MHZ_M	45,1375
#define PLL01_PMS_1600MHZ_S	46,1408
#define PLL01_PMS_1500MHZ_P	48,1440
#define PLL01_PMS_1500MHZ_M	49,1471
#define PLL01_PMS_1500MHZ_S	50,1504
#define PLL01_PMS_1400MHZ_P	52,1536
#define PLL01_PMS_1400MHZ_M	53,1578
#define PLL01_PMS_1400MHZ_S	54,1626
#define PLL01_PMS_1300MHZ_P	56,1669
#define PLL01_PMS_1300MHZ_M	57,1700
#define PLL01_PMS_1300MHZ_S	58,1733
#define PLL01_PMS_1200MHZ_P	60,1765
#define PLL01_PMS_1200MHZ_M	61,1796
#define PLL01_PMS_1200MHZ_S	62,1829
#define PLL01_PMS_1100MHZ_P	64,1861
#define PLL01_PMS_1100MHZ_M	65,1892
#define PLL01_PMS_1100MHZ_S	66,1925
#define PLL01_PMS_1000MHZ_P	68,1957
#define PLL01_PMS_1000MHZ_M	69,1988
#define PLL01_PMS_1000MHZ_S	70,2021
#define PLL01_PMS_999MHZ_P	72,2053
#define PLL01_PMS_999MHZ_M	73,2083
#define PLL01_PMS_999MHZ_S	74,2115
#define PLL01_PMS_933MHZ_P	76,2146
#define PLL01_PMS_933MHZ_M	77,2176
#define PLL01_PMS_933MHZ_S	78,2208
#define PLL01_PMS_920MHZ_P	80,2239
#define PLL01_PMS_920MHZ_M	81,2269
#define PLL01_PMS_920MHZ_S	82,2301
#define PLL01_PMS_910MHZ_P	84,2332
#define PLL01_PMS_910MHZ_M	85,2362
#define PLL01_PMS_910MHZ_S	86,2394
#define PLL01_PMS_900MHZ_P	88,2425
#define PLL01_PMS_900MHZ_M	89,2455
#define PLL01_PMS_900MHZ_S	90,2487
#define PLL01_PMS_890MHZ_P	92,2518
#define PLL01_PMS_890MHZ_M	93,2548
#define PLL01_PMS_890MHZ_S	94,2580
#define PLL01_PMS_880MHZ_P	96,2611
#define PLL01_PMS_880MHZ_M	97,2641
#define PLL01_PMS_880MHZ_S	98,2673
#define PLL01_PMS_870MHZ_P	100,2704
#define PLL01_PMS_870MHZ_M	101,2734
#define PLL01_PMS_870MHZ_S	102,2766
#define PLL01_PMS_860MHZ_P	104,2797
#define PLL01_PMS_860MHZ_M	105,2827
#define PLL01_PMS_860MHZ_S	106,2859
#define PLL01_PMS_850MHZ_P	108,2890
#define PLL01_PMS_850MHZ_M	109,2920
#define PLL01_PMS_850MHZ_S	110,2952
#define PLL01_PMS_840MHZ_P	112,2983
#define PLL01_PMS_840MHZ_M	113,3013
#define PLL01_PMS_840MHZ_S	114,3045
#define PLL01_PMS_830MHZ_P	116,3076
#define PLL01_PMS_830MHZ_M	117,3106
#define PLL01_PMS_830MHZ_S	118,3138
#define PLL01_PMS_820MHZ_P	120,3169
#define PLL01_PMS_820MHZ_M	121,3199
#define PLL01_PMS_820MHZ_S	122,3231
#define PLL01_PMS_810MHZ_P	124,3262
#define PLL01_PMS_810MHZ_M	125,3292
#define PLL01_PMS_810MHZ_S	126,3324
#define PLL01_PMS_800MHZ_P	128,3355
#define PLL01_PMS_800MHZ_M	129,3385
#define PLL01_PMS_800MHZ_S	130,3417
#define PLL01_PMS_780MHZ_P	132,3448
#define PLL01_PMS_780MHZ_M	133,3478
#define PLL01_PMS_780MHZ_S	134,3510
#define PLL01_PMS_760MHZ_P	136,3541
#define PLL01_PMS_760MHZ_M	137,3571
#define PLL01_PMS_760MHZ_S	138,3603
#define PLL01_PMS_740MHZ_P	140,3634
#define PLL01_PMS_740MHZ_M	141,3664
#define PLL01_PMS_740MHZ_S	142,3696
#define PLL01_PMS_742MHZ_P	145,3742
#define PLL01_PMS_742MHZ_M	146,3772
#define PLL01_PMS_742MHZ_S	147,3804
#define PLL01_PMS_720MHZ_P	149,3835
#define PLL01_PMS_720MHZ_M	150,3865
#define PLL01_PMS_720MHZ_S	151,3897
#define PLL01_PMS_700MHZ_P	153,3928
#define PLL01_PMS_700MHZ_M	154,3958
#define PLL01_PMS_700MHZ_S	155,3990
#define PLL01_PMS_690MHZ_P	157,4021
#define PLL01_PMS_690MHZ_M	158,4051
#define PLL01_PMS_690MHZ_S	159,4083
#define PLL01_PMS_680MHZ_P	161,4114
#define PLL01_PMS_680MHZ_M	162,4144
#define PLL01_PMS_680MHZ_S	163,4176
#define PLL01_PMS_666MHZ_P	165,4207
#define PLL01_PMS_666MHZ_M	166,4237
#define PLL01_PMS_666MHZ_S	167,4269
#define PLL01_PMS_600MHZ_P	169,4300
#define PLL01_PMS_600MHZ_M	170,4330
#define PLL01_PMS_600MHZ_S	171,4362
#define PLL01_PMS_550MHZ_P	173,4393
#define PLL01_PMS_550MHZ_M	174,4423
#define PLL01_PMS_550MHZ_S	175,4455
#define PLL01_PMS_533MHZ_P	177,4486
#define PLL01_PMS_533MHZ_M	178,4516
#define PLL01_PMS_533MHZ_S	179,4548
#define PLL01_PMS_400MHZ_P	181,4579
#define PLL01_PMS_400MHZ_M	182,4609
#define PLL01_PMS_400MHZ_S	183,4641
#define PLL23_PMS_933MHZ_P	187,4695
#define PLL23_PMS_933MHZ_M	188,4725
#define PLL23_PMS_933MHZ_S	189,4757
#define PLL23_PMS_933MHZ_K	190,4787
#define PLL23_PMS_920MHZ_P	192,4818
#define PLL23_PMS_920MHZ_M	193,4848
#define PLL23_PMS_920MHZ_S	194,4880
#define PLL23_PMS_920MHZ_K	195,4910
#define PLL23_PMS_910MHZ_P	197,4941
#define PLL23_PMS_910MHZ_M	198,4971
#define PLL23_PMS_910MHZ_S	199,5003
#define PLL23_PMS_910MHZ_K	200,5033
#define PLL23_PMS_900MHZ_P	202,5064
#define PLL23_PMS_900MHZ_M	203,5094
#define PLL23_PMS_900MHZ_S	204,5126
#define PLL23_PMS_900MHZ_K	205,5156
#define PLL23_PMS_890MHZ_P	207,5187
#define PLL23_PMS_890MHZ_M	208,5217
#define PLL23_PMS_890MHZ_S	209,5249
#define PLL23_PMS_890MHZ_K	210,5279
#define PLL23_PMS_800MHZ_P	212,5310
#define PLL23_PMS_800MHZ_M	213,5340
#define PLL23_PMS_800MHZ_S	214,5372
#define PLL23_PMS_800MHZ_K	215,5402
#define PLL23_PMS_790MHZ_P	217,5433
#define PLL23_PMS_790MHZ_M	218,5463
#define PLL23_PMS_790MHZ_S	219,5495
#define PLL23_PMS_790MHZ_K	220,5525
#define PLL23_PMS_760MHZ_P	222,5556
#define PLL23_PMS_760MHZ_M	223,5586
#define PLL23_PMS_760MHZ_S	224,5618
#define PLL23_PMS_760MHZ_K	225,5648
#define PLL23_PMS_750MHZ_P	227,5679
#define PLL23_PMS_750MHZ_M	228,5709
#define PLL23_PMS_750MHZ_S	229,5741
#define PLL23_PMS_750MHZ_K	230,5771
#define PLL23_PMS_740MHZ_P	232,5802
#define PLL23_PMS_740MHZ_M	233,5832
#define PLL23_PMS_740MHZ_S	234,5864
#define PLL23_PMS_740MHZ_K	235,5894
#define PLL23_PMS_730MHZ_P	237,5925
#define PLL23_PMS_730MHZ_M	238,5955
#define PLL23_PMS_730MHZ_S	239,5987
#define PLL23_PMS_730MHZ_K	240,6017
#define PLL23_PMS_720MHZ_P	242,6048
#define PLL23_PMS_720MHZ_M	243,6078
#define PLL23_PMS_720MHZ_S	244,6110
#define PLL23_PMS_720MHZ_K	245,6140
#define PLL23_PMS_710MHZ_P	247,6171
#define PLL23_PMS_710MHZ_M	248,6201
#define PLL23_PMS_710MHZ_S	249,6233
#define PLL23_PMS_710MHZ_K	250,6263
#define PLL23_PMS_700MHZ_P	252,6294
#define PLL23_PMS_700MHZ_M	253,6324
#define PLL23_PMS_700MHZ_S	254,6356
#define PLL23_PMS_700MHZ_K	255,6386
#define PLL23_PMS_677MHZ_P	257,6417
#define PLL23_PMS_677MHZ_M	258,6447
#define PLL23_PMS_677MHZ_S	259,6479
#define PLL23_PMS_677MHZ_K	260,6509
#define PLL23_PMS_666MHZ_P	263,6550
#define PLL23_PMS_666MHZ_M	264,6580
#define PLL23_PMS_666MHZ_S	265,6612
#define PLL23_PMS_666MHZ_K	266,6642
#define PLL23_PMS_666MHZ_P	268,6678
#define PLL23_PMS_666MHZ_M	269,6708
#define PLL23_PMS_666MHZ_S	270,6740
#define PLL23_PMS_666MHZ_K	271,6770
#define PLL23_PMS_614MHZ_P	274,6808
#define PLL23_PMS_614MHZ_M	275,6838
#define PLL23_PMS_614MHZ_S	276,6870
#define PLL23_PMS_614MHZ_K	277,6900
#define PLL23_PMS_600MHZ_P	279,6935
#define PLL23_PMS_600MHZ_M	280,6965
#define PLL23_PMS_600MHZ_S	281,6997
#define PLL23_PMS_600MHZ_K	282,7027
#define PLL23_PMS_550MHZ_P	284,7058
#define PLL23_PMS_550MHZ_M	285,7088
#define PLL23_PMS_550MHZ_S	286,7120
#define PLL23_PMS_550MHZ_K	287,7150
#define PLL23_PMS_500MHZ_P	289,7181
#define PLL23_PMS_500MHZ_M	290,7211
#define PLL23_PMS_500MHZ_S 291,7243
#define PLL23_PMS_500MHZ_K 292,7274
#define PLL23_PMS_400MHZ_P	294,7306
#define PLL23_PMS_400MHZ_M	295,7336
#define PLL23_PMS_400MHZ_S	296,7368
#define PLL23_PMS_400MHZ_K	297,7398
#define PLL23_PMS_360MHZ_P	299,7429
#define PLL23_PMS_360MHZ_M	300,7459
#define PLL23_PMS_360MHZ_S	301,7491
#define PLL23_PMS_360MHZ_K	302,7521
#define PLL23_PMS_333MHZ_P	304,7552
#define PLL23_PMS_333MHZ_M	305,7582
#define PLL23_PMS_333MHZ_S	306,7614
#define PLL23_PMS_333MHZ_K	307,7644
#define PLL23_PMS_300MHZ_P	309,7675
#define PLL23_PMS_300MHZ_M	310,7705
#define PLL23_PMS_300MHZ_S	311,7737
#define PLL23_PMS_300MHZ_K	312,7767
#define PLL23_PMS_295MHZ_P	314,7798
#define PLL23_PMS_295MHZ_M	315,7828
#define PLL23_PMS_295MHZ_S	316,7860
#define PLL23_PMS_295MHZ_K	317,7890
#define PLL23_PMS_266MHZ_P	319,7921
#define PLL23_PMS_266MHZ_M	320,7951
#define PLL23_PMS_266MHZ_S	321,7983
#define PLL23_PMS_266MHZ_K	322,8013
#define PLL23_PMS_250MHZ_P	324,8044
#define PLL23_PMS_250MHZ_M	325,8074
#define PLL23_PMS_250MHZ_S	326,8106
#define PLL23_PMS_250MHZ_K	327,8136
#define PLL23_PMS_240MHZ_P	329,8167
#define PLL23_PMS_240MHZ_M	330,8197
#define PLL23_PMS_240MHZ_S	331,8229
#define PLL23_PMS_240MHZ_K	332,8259
#define PLL23_PMS_200MHZ_P	334,8290
#define PLL23_PMS_200MHZ_M	335,8320
#define PLL23_PMS_200MHZ_S	336,8352
#define PLL23_PMS_200MHZ_0	337,8382
#define PLL23_PMS_125MHZ_P	339,8413
#define PLL23_PMS_125MHZ_M	340,8443
#define PLL23_PMS_125MHZ_S	341,8475
#define PLL23_PMS_125MHZ_K	342,8505
#define PLL23_PMS_100MHZ_P	344,8536
#define PLL23_PMS_100MHZ_M	345,8566
#define PLL23_PMS_100MHZ_S	346,8598
#define PLL23_PMS_100MHZ_K	347,8628
#define PLL23_PMS_50MHZ_P	349,8659
#define PLL23_PMS_50MHZ_M	350,8688
#define PLL23_PMS_50MHZ_S	351,8719
#define PLL23_PMS_50MHZ_K	352,8748

src/devices/clkpwr.c,276
struct s5p4418_clkpwr_reg* g_clkpwr_reg6,87
static unsigned int g_osc_khz;8,188
int clkpwr_get_baseaddr(12,255
void clkpwr_set_oscfreq(17,326
int clkpwr_get_pllfreq(22,401
int clkpwr_get_srcpll(44,1088
int clkpwr_get_divide_value(51,1266
int clock_set_mem_pll(65,1732

src/devices/resetcon.c,157
static unsigned int reset_idx[reset_idx20,765
struct s5p4418_resetgen_reg *const g_rstgen_reg 26,877
void reset_con(29,994
void common_resetgen(40,1305

src/devices/sysbus.c,786
#define CFG_DREX_PORT0_QOS_ENB 27,935
#define CFG_DREX_PORT1_QOS_ENB 28,981
#define CFG_BUS_RECONFIG_ENB 29,1027
#define CFG_BUS_RECONFIG_DREXQOS 31,1126
#define CFG_BUS_RECONFIG_TOPBUSSI 32,1172
#define CFG_BUS_RECONFIG_TOPBUSQOS 33,1218
#define CFG_BUS_RECONFIG_BOTTOMBUSSI 34,1264
#define CFG_BUS_RECONFIG_BOTTOMBUSQOS 35,1310
#define CFG_BUS_RECONFIG_DISPBUSSI 36,1356
void setBusConfig(40,1440
const u8 g_DrexBRB_RD[g_DrexBRB_RD104,3644
const u8 g_DrexBRB_WR[g_DrexBRB_WR109,3743
const u16 g_DrexQoS[g_DrexQoS114,3842
const u8 g_TopBusSI[g_TopBusSI120,3985
const u8 g_TopQoSSI[g_TopQoSSI133,4309
const u8 g_BottomBusSI[g_BottomBusSI146,4687
const u8 g_BottomQoSSI[g_BottomQoSSI159,5022
const u8 g_DispBusSI[g_DispBusSI171,5366
void setBusConfig(179,5580

src/devices/gpio.c,202
static struct s5p4418_gpio_reg (*const g_gpio_reg)23,790
void gpio_set_alt_function(26,910
void gpio_set_pad_function(41,1373
void gpio_set_output_value(50,1675
void gpio_set_output_enable(61,1935

src/s5p4418.h,374
#define __S5P4418_H__2,22
#define ARCH_S5P44185,74
#define SUPPORT_KERNEL_3_4	9,157
#define SUPPORT_KERNEL_3_4	11,194
#define CONFIG_BUS_RECONFIG	15,253
#define CONFIG_SUSPEND_RESUME	16,285
#define CONFIG_SET_MEM_TRANING_FROM_NSIH	17,319
#define CONFIG_MMU_ENABLE	18,362
#define CONFIG_CACHE_L2X0	19,392
#define MEM_TYPE_DDR324,489
#define MEM_TYPE_LPDDR2327,540

src/nx_reg_base.h,5256
#define __NX_REG_BASE_H__19,767
#define NX_BASE_REG_PA_RSTCON 28,1032
#define NX_BASE_REG_PA_DREX 29,1081
#define NX_BASE_REG_PA_DDRPHY 30,1130
#define NX_PA_BASE_REG_PL301_DISP 32,1185
#define NX_PA_BASE_REG_PL301_BOTT 33,1265
#define NX_PA_BASE_REG_PL301_TOP 34,1345
#define NX_PL301_QOS_TRDMARK_OFFSET 36,1426
#define NX_PL301_QOS_CTRL_OFFSET 37,1474
#define NX_PL301_AR_OFFSET 38,1522
#define NX_PL301_AW_OFFSET 39,1570
#define NX_BASE_REG_PL301_DISP_QOS_TRDMARK 41,1619
#define NX_BASE_REG_PL301_DISP_QOS_CTRL 42,1721
#define NX_BASE_REG_PL301_DISP_AR 43,1820
#define NX_BASE_REG_PL301_DISP_AW 44,1913
#define NX_BASE_REG_PL301_BOTT_QOS_TRDMARK 46,2007
#define NX_BASE_REG_PL301_BOTT_QOS_CTRL 47,2109
#define NX_BASE_REG_PL301_BOTT_AR 48,2208
#define NX_BASE_REG_PL301_BOTT_AW 49,2301
#define NX_BASE_REG_PL301_TOP_QOS_TRDMARK 51,2395
#define NX_BASE_REG_PL301_TOP_QOS_CTRL 52,2496
#define NX_BASE_REG_PL301_TOP_AR 53,2594
#define NX_BASE_REG_PL301_TOP_AW 54,2686
    U32 QOSCONTROL;58,2803
    U32 PAD_0;59,2823
} NX_DREX_QOS;61,2839
    U32 CONCONTROL;65,2878
    U32 MEMCONTROL;66,2914
    U32 MEMCONFIG[MEMCONFIG67,2950
    U32 DIRECTCMD;68,2993
    U32 PRECHCONFIG;69,3029
    U32 PHYCONTROL[PHYCONTROL70,3065
    U32 PWRDNCONFIG;71,3108
    U32 TIMINGPZQ;72,3144
    U32 TIMINGAREF;73,3180
    U32 TIMINGROW;74,3216
    U32 TIMINGDATA;75,3252
    U32 TIMINGPOWER;76,3288
    U32 PHYSTATUS;77,3324
    U32 PAD_0[PAD_078,3360
    U32 CHIPSTATUS;79,3396
    U32 PAD_1[PAD_180,3432
    U32 MRSTATUS;81,3475
    U32 PAD_2[PAD_282,3511
    NX_DREX_QOS QOS[QOS83,3554
    U32 PAD_19[PAD_1984,3597
    U32 WRTRA_CONFIG;86,3641
    U32 RDLVL_CONFIG;87,3677
    U32 PAD_20[PAD_2088,3713
    U32 BRBRSVCONTROL;90,3750
    U32 BRBRSVCONFIG;91,3787
    U32 BRBQOSCONFIG;92,3824
    U32 MEMBASECONFIG[MEMBASECONFIG93,3861
    U32 PAD_21[PAD_2194,3906
    U32 WRLVL_CONFIG[WRLVL_CONFIG96,3952
    U32 WRLVL_STATUS[WRLVL_STATUS97,3997
    U32 PAD_22[PAD_2298,4034
    U32 CTRL_IO_RDATA;100,4080
    U32 PAD_23[PAD_23101,4117
    U32 CACAL_CONFIG[CACAL_CONFIG103,4163
    U32 CACAL_STATUS;104,4208
} NX_DREX_REG, *PNX_DREX_REG;PNX_DREX_REG106,4246
    U32 PHY_CON[PHY_CON109,4294
} NX_DDRPHY_REG, *PNX_DDRPHY_REG;PNX_DDRPHY_REG110,4315
#define PHY_STARPOINT 114,4372
#define PHY_INC 115,4402
#define PHY_DQSDLY 116,4433
#define PHY_DIFDQS 117,4463
#define PHY_DLLON 118,4493
#define PHY_START 119,4523
#define PHY_OFFSETD 121,4568
#define PHY_OFFSETC 122,4599
#define PHY_REF 123,4629
#define PHY_SHIFTC 124,4659
#define RD_FETCH 126,4703
#define QOS_FASTEN 127,4760
#define CHIP1_EMPTY 128,4794
#define CHIP0_EMPTY 129,4827
#define AREFEN 130,4860
#define DQ_PULLDOWNDIS 131,4916
#define IO_PD_CON 132,4972
#define CHIP0_BASE 140,5192
#define CHIP0_MASK 141,5223
#define CHIP0_MAP 142,5254
#define CHIP0_COLADBITS 143,5285
#define CHIP0_ROWADBITS 144,5341
#define CHIP0_BANK 145,5371
#define DREX_T_RFC_SHIFT 147,5414
#define DREX_T_RRD_SHIFT 148,5445
#define DREX_T_RP_SHIFT 149,5476
#define DREX_T_RCD_SHIFT 150,5507
#define DREX_T_RC_SHIFT 151,5538
#define DREX_T_RAS_SHIFT 152,5568
#define DREX_T_WTR_SHIFT 155,5613
#define DREX_T_WR_SHIFT 156,5644
#define DREX_T_RTP_SHIFT 157,5675
#define DREX_T_CL_SHIFT 158,5706
#define DREX_T_WL_SHIFT 159,5737
#define DREX_T_RL_SHIFT 160,5767
#define DIRCMD_TYPE_SHIFT 163,5816
#define DIRCMD_TYPE_MASK 164,5853
    #define DIRCMD_MRS_EMRS 165,5891
    #define DIRCMD_PALL 166,5929
    #define DIRCMD_PRE 167,5967
    #define DIRCMD_DPD 168,6005
    #define DIRCMD_REFS 169,6043
    #define DIRCMD_REFA 170,6081
    #define DIRCMD_CKEL 171,6119
    #define DIRCMD_NOP 172,6157
    #define DIRCMD_REFSX 173,6195
    #define DIRCMD_MRR 174,6233
    #define DIRCMD_ZQINIT 175,6271
    #define DIRCMD_ZQOPER 176,6309
    #define DIRCMD_ZQCS 177,6347
#define DIRCMD_CHIP_SHIFT 179,6386
#define DIRCMD_CHIP_MASK 180,6423
    #define DIRCMD_CHIP_1 181,6461
    #define DIRCMD_CHIP_0 182,6499
#define DIRCMD_BANK_SHIFT 184,6538
#define DIRCMD_BANK_MASK 185,6575
#define DIRCMD_ADDR_SHIFT 187,6614
#define DIRCMD_ADDR_MASK 188,6650
#define DIRCMD_MRS_MODE_SHIFT 190,6690
#define DIRCMD_MRS_MODE_MASK 191,6727
    #define DIRCMD_MR0 192,6765
    #define DIRCMD_MR1 193,6803
    #define DIRCMD_MR2 194,6841
    #define DIRCMD_MR3 195,6879
#define DIRCMD_MRS_DATA_SHIFT 197,6918
#define DIRCMD_MRS_DATA_MASK 198,6956
#define PHYCON12 204,7021
#define ctrl_startpoint 205,7084
#define ctrl_inc 206,7115
#define ctrl_start 207,7146
#define ctrl_dllon 208,7176
#define ctrl_ref 209,7206
#define PHYCON5 211,7237
#define PHYCON8 212,7270
#define PHYCON1 213,7303
#define PHYCON2 214,7335
#define OFF 215,7367
#define ON 216,7399
#define C5_DEFAULT_RD 217,7438
#define C5_VWM_S_FAIL_RD 218,7470
#define PHYCON14 219,7502
#define PHYCON32 220,7535
#define PHYCON33 221,7568
#define PHYCON34 222,7601
#define PHYCON16 223,7634
#define PHYCON17 224,7667
#define PHYCON18 225,7700
#define PHYCON12 226,7733
#define PHYCON13 227,7766
#define PHYCON26 228,7799
#define PHYCON24 229,7832
#define PHYCON42 230,7865
#define PHYCON0 231,7898
#define DDR3_CON0 232,7930

src/bclk-dfs.c,243
#define SGI_IRQ_8	23,829
int s5p4418_bclk_dfs_handler(39,1253
static int cpu_up_force(61,1851
static int cpu_down_force(75,2328
static void send_directcmd(89,2600
static void sram_set_auto_refresh(97,2922
void s5p4418_bclk_dfs(124,3721

src/plat_pm.h,29
#define __PLAT_PM_H__19,768

src/nx_pyrope.h,1985
#define NX_ARM_H19,758
#define Mode_USR 25,873
#define Mode_FIQ 26,906
#define Mode_IRQ 27,939
#define Mode_SVC 28,972
#define MODE_MON	29,1005
#define Mode_ABT 30,1028
#define Mode_UNDEF 31,1061
#define Mode_SYS 32,1094
#define A_Bit 34,1128
#define I_Bit 35,1217
#define F_Bit 36,1304
#define BIT1_XP 41,1603
#define BIT1_U 42,1666
#define BIT1_L4 43,1748
#define BIT1_RR 44,1823
#define BIT1_V 45,1916
#define BIT1_I 46,1998
#define BIT1_Z 47,2072
#define BIT1_R 48,2142
#define BIT1_S 49,2209
#define BIT1_B 50,2279
#define BIT1_C 51,2360
#define BIT1_A 52,2434
#define BIT1_M 53,2517
#define PRIMARY_CPU 55,2589
#define L2CC_PL310 59,2781
#define L1_COHERENT 61,2821
#define L1_NONCOHERENT 62,2936
#define L1_DEVICE 63,3032
#define CPU_CLKSRC 65,3123
#define BUS_CLKSRC 66,3153
#define DDR_CLKSRC 67,3183
#define G3D_CLKSRC 68,3213
#define MPG_CLKSRC 69,3243
#define USBD_VID 71,3274
#define USBD_PID 72,3309
#define GPIO_GROUP_A 74,3345
#define GPIO_GROUP_B 75,3375
#define GPIO_GROUP_C 76,3405
#define GPIO_GROUP_D 77,3435
#define GPIO_GROUP_E 78,3465
#define POLY 80,3496
#define SUSPEND_SIGNATURE 83,3562
#define USBREBOOT_SIGNATURE 84,3628
#define SDFSBOOT 87,3675
#define UARTBOOT 88,3709
#define SPIBOOT 89,3743
#define SDBOOT 90,3777
#define USBBOOT 91,3811
#define NANDEC 92,3845
#define BOOTMODE 95,3881
#define NANDTYPE 97,3917
#define NANDPAGE 98,3951
#define SELCS 99,3985
#define SELSDEX 100,4019
#define eMMCBOOTMODE 102,4055
#define SDXCPARTITION 103,4089
#define eMMCBOOT 104,4123
#define UARTBAUD 106,4159
#define SERIALFLASHADDR 108,4195
#define OTG_SESSION_CHECK 110,4230
#define DECRYPT 112,4265
#define ICACHE 113,4299
#define BASEADDR_SRAM 116,4335
#define INTERNAL_SRAM_SIZE 120,4465
#define INTERNAL_SRAM_SIZE 123,4554
#define INTERNAL_SRAM_SIZE 126,4643
#define SECONDBOOT_STACK 128,4706
#define BASEADDR_NFMEM 130,4746
#define BASEADDR_DDRSDRAM 131,4791
#define DIRECT_IO 133,4837

src/non_secure.c,94
#define TIEOFFREG26	20,770
#define TIEOFFREG29	21,797
void __init tieoff_set_secure(23,825

src/plat_pm.c,400
static void smp_enable(38,1246
static void dmb(51,1411
static int core_get_standby_wfi(62,1578
int s5p4418_cpu_check(77,1905
int s5p4418_cpu_on(103,2803
void s5p4418_cpu_off_wfi_ready(155,4113
int s5p4418_cpu_off(179,4793
void s5p4418_reset_cpu(221,5782
int s5p4418_resume_check(251,6585
void s5p4418_resume(266,6904
static void suspend_vdd_pwroff(311,8645
void s5p4418_suspend(356,11058

src/sysheader.h,1952
#define __SYS_HEADER_H__19,766
#define SYSMSG	114,2714
#define SYSMSG	116,2742
#define MEMMSG 121,2825
#define MEMMSG	123,2854
#define DBGOUT 128,2917
#define DBGOUT	130,2946
#define LOG_LEVEL	133,2982
#define LOG_LEVEL_NONE	135,3006
#define LOG_LEVEL_ERROR	136,3033
#define LOG_LEVEL_NOTICE	137,3062
#define LOG_LEVEL_WARNING	138,3091
#define LOG_LEVEL_INFO	139,3121
#define LOG_LEVEL_VERBOSE	140,3149
# define NOTICE(144,3241
# define NOTICE(146,3300
# define ERROR(150,3426
# define ERROR(152,3484
# define WARN(156,3611
# define WARN(158,3668
# define INFO(162,3791
# define INFO(164,3848
# define VERBOSE(168,3974
# define VERBOSE(170,4034
#define BL1_SDRAMBOOT_LOADADDR	173,4102
#define BL1_SDMMCBOOT_DEVADDR	174,4148
#define BL1_SDMMCBOOT_BOOTLOADER_A	176,4209
#define BL1_SDMMCBOOT_BOOTLOADER_B	177,4309
#define MISC_SDMMC_DEVADDR 178,4409
#define MISC_SDMMC_SLOT_OFFSET 179,4491
#define OTA_AB_UPDATE_SUFFIX_A 180,4547
#define OTA_AB_UPDATE_SUFFIX_B 181,4615
#define BL1_SDMMCBOOT_LOADSIZE	183,4690
#define SRAM_MAXSIZE	184,4733
#define BL1_STACKSIZE	185,4767
#define BL2_LOADADDR	187,4800
#define __section(189,4836
#define __init	190,4891
#define __initdata	191,4929
#define __initcode	192,4970
struct sbi_header *const __initdata psbi 200,5237
struct sbi_header *const __initdata ptbi 202,5326
struct NX_GPIO_RegisterSet (*const __initdata pReg_GPIO)204,5415
struct NX_ALIVE_RegisterSet *const pReg_Alive 206,5547
struct NX_TIEOFF_RegisterSet *const __initdata pReg_Tieoff 208,5663
struct NX_ECID_RegisterSet *const pReg_ECID 210,5794
struct NX_CLKPWR_RegisterSet *const __initdata pReg_ClkPwr 212,5906
struct NX_RSTCON_RegisterSet *const __initdata pReg_RstCon 214,6037
struct NX_DREXSDRAM_RegisterSet *const pReg_Drex 216,6168
struct NX_DDRPHY_RegisterSet *const pReg_DDRPHY 218,6298
struct NX_RTC_RegisterSet *const pReg_RTC 220,6424
struct NX_WDT_RegisterSet *const pReg_WDT 223,6533

src/nx_type.h,666
#define __NX_TYPE_H__19,763
typedef char			S8;30,1213
typedef short			S16;31,1272
typedef int				S32;32,1334
typedef unsigned char	U8;33,1395
typedef unsigned short	U16;34,1458
typedef unsigned int	U32;35,1523
#define S8_MIN	37,1587
#define S8_MAX	38,1639
#define S16_MIN	39,1691
#define S16_MAX	40,1747
#define S32_MIN	41,1802
#define S32_MAX	42,1864
#define U8_MIN	44,1926
#define U8_MAX	45,1978
#define U16_MIN	46,2032
#define U16_MAX	47,2086
#define U32_MIN	48,2143
#define U32_MAX	49,2199
typedef S32	CBOOL;60,2624
#define CTRUE	61,2692
#define CFALSE	62,2745
#define CNULL	72,3137
#define NX_CASSERT(83,3571
#define NX_CASSERT(85,3644

src/plat_load.c,123
static int plat_usbload(22,815
static void plat_launch(31,966
static int plat_next_load(48,1408
void plat_load(75,1940

src/libstd.h,26
#define __LIBSTD_H__2,21

prototype/base/nx_bit_accessor.h,35
#define _NX_BIT_ACCESSOR_H_18,610

prototype/base/nx_prototype.h,5955
#define __NX_PROTOTYPE_H__23,846
#define ReadIO32(31,997
#define ReadIO16(32,1065
#define ReadIO8(33,1133
#define WriteIO32(35,1202
#define WriteIO16(36,1299
#define WriteIO8(37,1396
#define SetIO32(39,1494
#define SetIO16(40,1591
#define SetIO8(41,1688
#define ClearIO32(43,1786
#define ClearIO16(44,1883
#define ClearIO8(45,1980
#define Devmodel_ReadIO32(48,2103
#define Devmodel_WriteIO32(49,2193
#define _GET_MACRO_LIST_1(179,8488
#define _GET_MACRO_LIST_2(180,8552
#define _GET_MACRO_LIST_3(181,8648
#define _GET_MACRO_LIST_4(182,8752
#define _GET_MACRO_LIST_5(183,8856
#define _GET_MACRO_LIST_6(184,8960
#define _GET_MACRO_LIST_7(185,9064
#define _GET_MACRO_LIST_8(186,9168
#define _GET_MACRO_LIST_9(187,9272
#define _GET_MACRO_LIST_10(188,9376
#define _GET_MACRO_LIST_11(189,9480
#define _GET_MACRO_LIST_12(190,9585
#define _GET_MACRO_LIST_13(191,9690
#define _GET_MACRO_LIST_14(192,9795
#define _GET_MACRO_LIST_15(193,9900
#define _GET_MACRO_LIST_16(194,10005
#define _GET_MACRO_LIST_17(195,10110
#define _GET_MACRO_LIST_18(196,10215
#define _GET_MACRO_LIST_19(197,10320
#define _GET_MACRO_LIST_20(198,10425
#define _GET_MACRO_LIST_21(199,10530
#define _GET_MACRO_LIST_22(200,10635
#define _GET_MACRO_LIST_23(201,10740
#define _GET_MACRO_LIST_24(202,10845
#define _GET_MACRO_LIST_25(203,10950
#define _GET_MACRO_LIST_26(204,11055
#define _GET_MACRO_LIST_27(205,11160
#define _GET_MACRO_LIST_28(206,11265
#define _GET_MACRO_LIST_29(207,11370
#define _GET_MACRO_LIST_30(208,11475
#define _GET_MACRO_LIST_31(209,11580
#define _GET_MACRO_LIST_32(210,11685
#define _GET_MACRO_LIST_33(211,11790
#define _GET_MACRO_LIST_34(212,11895
#define _GET_MACRO_LIST_35(213,12000
#define _GET_MACRO_LIST_36(214,12105
#define _GET_MACRO_LIST_37(215,12210
#define _GET_MACRO_LIST_38(216,12315
#define _GET_MACRO_LIST_39(217,12420
#define _GET_MACRO_LIST_40(218,12525
#define _GET_MACRO_LIST_41(219,12630
#define _GET_MACRO_LIST_42(220,12735
#define _GET_MACRO_LIST_43(221,12840
#define _GET_MACRO_LIST_44(222,12945
#define _GET_MACRO_LIST_45(223,13050
#define _GET_MACRO_LIST_46(224,13155
#define _GET_MACRO_LIST_47(225,13260
#define _GET_MACRO_LIST_48(226,13365
#define _GET_MACRO_LIST_49(227,13470
#define _GET_MACRO_LIST_50(228,13575
#define _GET_MACRO_LIST_51(229,13680
#define _GET_MACRO_LIST_52(230,13785
#define _GET_MACRO_LIST_53(231,13890
#define _GET_MACRO_LIST_54(232,13995
#define _GET_MACRO_LIST_55(233,14100
#define _GET_MACRO_LIST_56(234,14205
#define _GET_MACRO_LIST_57(235,14310
#define _GET_MACRO_LIST_58(236,14415
#define _GET_MACRO_LIST_59(237,14520
#define _GET_MACRO_LIST_60(238,14625
#define _GET_MACRO_LIST_61(239,14730
#define _GET_MACRO_LIST_62(240,14835
#define _GET_MACRO_LIST_63(241,14940
#define _GET_MACRO_LIST_64(242,15045
#define _GET_MACRO_LIST_65(243,15150
#define _GET_MACRO_LIST_66(244,15255
#define _GET_MACRO_LIST_67(245,15360
#define _GET_MACRO_LIST_68(246,15465
#define _GET_MACRO_LIST_69(247,15570
#define _GET_MACRO_LIST_70(248,15675
#define _GET_MACRO_LIST_71(249,15780
#define _GET_MACRO_LIST_72(250,15885
#define _GET_MACRO_LIST_73(251,15990
#define _GET_MACRO_LIST_74(252,16095
#define _GET_MACRO_LIST_75(253,16200
#define _GET_MACRO_LIST_76(254,16305
#define _GET_MACRO_LIST_77(255,16410
#define _GET_MACRO_LIST_78(256,16515
#define _GET_MACRO_LIST_79(257,16620
#define _GET_MACRO_LIST_80(258,16725
#define _GET_MACRO_LIST_81(259,16830
#define _GET_MACRO_LIST_82(260,16935
#define _GET_MACRO_LIST_83(261,17040
#define _GET_MACRO_LIST_84(262,17145
#define _GET_MACRO_LIST_85(263,17250
#define _GET_MACRO_LIST_86(264,17355
#define _GET_MACRO_LIST_87(265,17460
#define _GET_MACRO_LIST_88(266,17565
#define _GET_MACRO_LIST_89(267,17670
#define _GET_MACRO_LIST_90(268,17775
#define _GET_MACRO_LIST_91(269,17880
#define _GET_MACRO_LIST_92(270,17985
#define _GET_MACRO_LIST_93(271,18090
#define _GET_MACRO_LIST_94(272,18195
#define _GET_MACRO_LIST_95(273,18300
#define _GET_MACRO_LIST_96(274,18405
#define _GET_MACRO_LIST_97(275,18510
#define _GET_MACRO_LIST_98(276,18615
#define _GET_MACRO_LIST_99(277,18720
#define _GET_MACRO_LIST_100(278,18825
#define _GET_MACRO_LIST_ALPHA_1(281,18954
#define _GET_MACRO_LIST_ALPHA_2(282,19031
#define _GET_MACRO_LIST_ALPHA_3(283,19135
#define _GET_MACRO_LIST_ALPHA_4(284,19253
#define _GET_MACRO_LIST_ALPHA_5(285,19371
#define _GET_MACRO_LIST_ALPHA_6(286,19489
#define _GET_MACRO_LIST_ALPHA_7(287,19607
#define _GET_MACRO_LIST_ALPHA_8(288,19725
#define _GET_MACRO_LIST_ALPHA_9(289,19843
#define _GET_MACRO_LIST_ALPHA_10(290,19961
#define _GET_MACRO_LIST_ALPHA_11(291,20079
#define _GET_MACRO_LIST_ALPHA_12(292,20197
#define _GET_MACRO_LIST_ALPHA_13(293,20315
#define _GET_MACRO_LIST_ALPHA_14(294,20433
#define _GET_MACRO_LIST_ALPHA_15(295,20551
#define CAT(297,20670
#define _GET_MACRO_LIST(298,20707
#define _GET_MACRO_LIST_ALPHA(299,20805
#define PHY_BASEADDR_LIST(301,20910
#define PHY_BASEADDR_WITH_CHANNEL_LIST(302,21047
#define INTNUM_LIST(303,21196
#define INTNUM_WITH_CHANNEL_LIST(304,21333
#define DMAINDEX_LIST(305,21482
#define DMAINDEX_WITH_CHANNEL_LIST(306,21619
#define PADINDEX_LIST(307,21768
#define PADINDEX_WITH_CHANNEL_LIST(308,21899
#define CLOCKINDEX_LIST(309,22042
#define RESETINDEX_LIST(310,22179
#define TIEOFFINDEX_WITH_CHANNEL_LIST(312,22356
#define PHY_BASEADDR_LIST_ALPHA(314,22511
#define PHY_BASEADDR_WITH_CHANNEL_LIST_ALPHA(315,22662
#define INTNUM_LIST_ALPHA(316,22825
#define INTNUM_WITH_CHANNEL_LIST_ALPHA(317,22976
#define DMAINDEX_LIST_ALPHA(318,23139
#define DMAINDEX_WITH_CHANNEL_LIST_ALPHA(319,23290
#define PADINDEX_LIST_ALPHA(320,23453
#define PADINDEX_WITH_CHANNEL_LIST_ALPHA(321,23598
#define CLOCKINDEX_LIST_ALPHA(322,23755
#define RESETINDEX_LIST_ALPHA(323,23906
#define TIEOFFINDEX_LIST_ALPHA(325,24097
#define NX_BIT_GETBIT_RANGE32(327,24262
#define NX_BIT_SETBIT_RANGE32(328,24367

prototype/base/nx_bit_accessor.c,256
U32 NX_BIT_SetBitRange32(20,613
U32 NX_BIT_SetBit32(38,1032
U16 NX_BIT_SetBitRange16(51,1315
U16 NX_BIT_SetBit16(57,1512
 U32 NX_BIT_GetBitRange32(62,1679
CBOOL NX_BIT_GetBit32(74,1964
U16 NX_BIT_GetBitRange16(80,2115
CBOOL NX_BIT_GetBit16(86,2282

prototype/base/nx_debug.h,884
#define	__NX_DEBUG_H__19,627
	#define _NX_PLATFORM_30,1005
		#define	NX_DEBUG_BREAK(34,1093
	#define _NX_PLATFORM_45,1389
	#define	NX_DEBUG_BREAK(49,1477
	#define _NX_PLATFORM_60,1794
		#define	NX_DEBUG_BREAK	66,1905
	#define _NX_PLATFORM_77,2229
	#define	NX_DEBUG_BREAK(81,2317
	#define _NX_PLATFORM_96,2718
	#define	NX_DEBUG_BREAK(103,2883
	#define _NX_COMPILE_MODE_120,3332
	#define _NX_COMPILE_MODE_128,3489
		#define	NX_TRACE(143,3923
		#define TEXT(146,3988
		#define NX_TRACE(147,4014
			#define NX_DBG_TRACE(151,4108
			#define NX_DBG_TRACE(161,4307
		#define NX_TRACE(175,4801
	#define NX_TRACE(178,4862
	#define TEXT197,5369
	#define NX_ASSERT(220,5870
	#define NX_ASSERT(230,6197
	#define NX_CHECK(247,6707
	#define NX_CHECK(257,7032
	#define NX_DEBUG_CODE(282,7612
	#define NX_DEBUG_CODE(284,7652
#define NX_DISABLE_UNUSED_VAR_WARNING(289,7789

prototype/base/nx_clockcontrol.h,422
#define __NX_CLOCKCONTROL_H__19,624
	NX_PCLKMODE_DYNAMIC 33,946
	NX_PCLKMODE_DYNAMIC = 0UL,UL33,946
	NX_PCLKMODE_ALWAYS	34,1051
	NX_PCLKMODE_ALWAYS	= 1UL	UL34,1051
} NX_PCLKMODE 35,1124
	NX_BCLKMODE_DISABLE	40,1194
	NX_BCLKMODE_DISABLE	= 0UL,UL40,1194
	NX_BCLKMODE_DYNAMIC	41,1245
	NX_BCLKMODE_DYNAMIC	= 2UL,UL41,1245
	NX_BCLKMODE_ALWAYS	42,1330
	NX_BCLKMODE_ALWAYS	= 3UL	UL42,1330
} NX_BCLKMODE 43,1403

prototype/base/nx_chip.h,46957
#define __NX_CHIP_P2120_H__37,1154
#define NUMBER_OF_SIMIO_MODULE 73,2471
#define PHY_BASEADDR_SIMIO_MODULE 74,2508
#define NUMBER_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE	76,2555
#define PHY_BASEADDR_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE	77,2614
#define NUMBER_OF_MCUSTOP_MODULE	79,2686
#define PHY_BASEADDR_MCUSTOP_MODULE	80,2722
#define NUMBER_OF_AXISRAM_MODULE	82,2771
#define PHY_BASEADDR_AXISRAM_MODULE	83,2807
#define NUMBER_OF_DMA_MODULE	85,2856
#define PHY_BASEADDR_DMA0_MODULE	86,2888
#define PHY_BASEADDR_DMA1_MODULE	89,2935
#define NUMBER_OF_DREX_MODULE	91,2981
#define PHY_BASEADDR_DREX_MODULE_CH0_APB	92,3014
#define PHY_BASEADDR_DREX_MODULE_CH1_APB	93,3067
#define NUMBER_OF_CLKPWR_MODULE	95,3121
#define PHY_BASEADDR_CLKPWR_MODULE	96,3156
#define NUMBER_OF_INTC_MODULE	98,3204
#define PHY_BASEADDR_INTC_MODULE	99,3237
#define NUMBER_OF_pl01115_Uart_modem_MODULE	101,3283
#define PHY_BASEADDR_pl01115_Uart_modem_MODULE	102,3330
#define NUMBER_OF_UART_MODULE	104,3390
#define PHY_BASEADDR_UART0_MODULE	105,3423
#define PHY_BASEADDR_UART1_MODULE	108,3471
#define NUMBER_OF_pl01115_Uart_nodma_MODULE	110,3518
#define PHY_BASEADDR_pl01115_Uart_nodma0_MODULE	111,3565
#define PHY_BASEADDR_pl01115_Uart_nodma1_MODULE	114,3627
#define PHY_BASEADDR_pl01115_Uart_nodma2_MODULE	117,3689
#define NUMBER_OF_SSP_MODULE	119,3750
#define PHY_BASEADDR_SSP0_MODULE	120,3782
#define PHY_BASEADDR_SSP1_MODULE	123,3829
#define PHY_BASEADDR_SSP2_MODULE	126,3876
#define NUMBER_OF_I2C_MODULE	128,3922
#define PHY_BASEADDR_I2C0_MODULE	129,3954
#define PHY_BASEADDR_I2C1_MODULE	132,4001
#define PHY_BASEADDR_I2C2_MODULE	135,4048
#define NUMBER_OF_I2S_MODULE	137,4094
#define PHY_BASEADDR_I2S0_MODULE	138,4126
#define PHY_BASEADDR_I2S1_MODULE	141,4173
#define PHY_BASEADDR_I2S2_MODULE	144,4220
#define NUMBER_OF_DEINTERLACE_MODULE	146,4266
#define PHY_BASEADDR_DEINTERLACE_MODULE	147,4306
#define NUMBER_OF_SCALER_MODULE	149,4359
#define PHY_BASEADDR_SCALER_MODULE	150,4394
#define NUMBER_OF_AC97_MODULE	152,4442
#define PHY_BASEADDR_AC97_MODULE	153,4475
#define NUMBER_OF_SPDIFRX_MODULE	155,4521
#define PHY_BASEADDR_SPDIFRX_MODULE	156,4557
#define NUMBER_OF_SPDIFTX_MODULE	158,4606
#define PHY_BASEADDR_SPDIFTX_MODULE	159,4642
#define NUMBER_OF_TIMER_MODULE	161,4691
#define PHY_BASEADDR_TIMER_MODULE	162,4725
#define NUMBER_OF_PWM_MODULE	164,4772
#define PHY_BASEADDR_PWM_MODULE	165,4804
#define NUMBER_OF_CLKGEN_MODULE	167,4849
#define PHY_BASEADDR_CLKGEN0_MODULE	168,4885
#define PHY_BASEADDR_CLKGEN1_MODULE	171,4935
#define PHY_BASEADDR_CLKGEN2_MODULE	174,4985
#define PHY_BASEADDR_CLKGEN3_MODULE	177,5035
#define PHY_BASEADDR_CLKGEN4_MODULE	180,5085
#define PHY_BASEADDR_CLKGEN5_MODULE	183,5135
#define NUMBER_OF_WDT_MODULE	185,5184
#define PHY_BASEADDR_WDT_MODULE	186,5216
#define NUMBER_OF_MPEGTSI_MODULE	188,5261
#define PHY_BASEADDR_MPEGTSI_MODULE	189,5297
#define NUMBER_OF_DISPLAYTOP_MODULE	191,5346
#define PHY_BASEADDR_DISPLAYTOP_MODULE	192,5385
#define NUMBER_OF_VIP_MODULE	194,5437
#define PHY_BASEADDR_VIP0_MODULE	196,5475
#define PHY_BASEADDR_VIP1_MODULE	197,5520
#define PHY_BASEADDR_VIP0_MODULE	199,5571
#define PHY_BASEADDR_VIP1_MODULE	200,5616
#define NUMBER_OF_MIPI_MODULE	203,5669
#define PHY_BASEADDR_MIPI_MODULE	204,5702
#define NUMBER_OF_MALI400_MODULE	206,5748
#define PHY_BASEADDR_MALI400_MODULE	207,5784
#define NUMBER_OF_ADC_MODULE	209,5833
#define PHY_BASEADDR_ADC_MODULE	210,5865
#define NUMBER_OF_PPM_MODULE	212,5910
#define PHY_BASEADDR_PPM_MODULE	213,5942
#define NUMBER_OF_SDMMC_MODULE	215,5987
#define PHY_BASEADDR_SDMMC0_MODULE	216,6021
#define PHY_BASEADDR_SDMMC1_MODULE	219,6070
#define PHY_BASEADDR_SDMMC2_MODULE	222,6119
#define NUMBER_OF_CODA960_MODULE	224,6167
#define PHY_BASEADDR_CODA960_MODULE_APB0	225,6203
#define PHY_BASEADDR_CODA960_MODULE_APB1	226,6256
#define PHY_BASEADDR_CODA960_MODULE_APB2	227,6309
#define PHY_BASEADDR_CODA960_MODULE_APB3	228,6362
#define NUMBER_OF_DWC_GMAC_MODULE	230,6416
#define PHY_BASEADDR_DWC_GMAC_MODULE_APB0	231,6453
#define PHY_BASEADDR_DWC_GMAC_MODULE_APB1	232,6507
#define NUMBER_OF_USB20OTG_MODULE	234,6562
#define PHY_BASEADDR_USB20OTG_MODULE_AHBS0	235,6599
#define PHY_BASEADDR_USB20OTG_MODULE_APB	236,6654
#define NUMBER_OF_USB20HOST_MODULE	238,6708
#define PHY_BASEADDR_USB20HOST_MODULE_EHCI_S_ABH	239,6746
#define PHY_BASEADDR_USB20HOST_MODULE_OHCI_S_ABH	240,6807
#define PHY_BASEADDR_USB20HOST_MODULE_APB	241,6868
#define NUMBER_OF_CAN_MODULE	243,6923
#define PHY_BASEADDR_CAN0_MODULE	244,6955
#define PHY_BASEADDR_CAN1_MODULE	247,7002
#define NUMBER_OF_ECID_MODULE	249,7048
#define PHY_BASEADDR_ECID_MODULE	250,7081
#define NUMBER_OF_RSTCON_MODULE	252,7127
#define PHY_BASEADDR_RSTCON_MODULE	253,7162
#define NUMBER_OF_A3BM_AXI_TOP_MASTER_BUS_MODULE	255,7210
#define PHY_BASEADDR_A3BM_AXI_TOP_MASTER_BUS_MODULE	256,7262
#define NUMBER_OF_A3BM_AXI_BOTTOM_MASTER_BUS_MODULE	258,7327
#define PHY_BASEADDR_A3BM_AXI_BOTTOM_MASTER_BUS_MODULE_S3	259,7382
#define PHY_BASEADDR_A3BM_AXI_BOTTOM_MASTER_BUS_MODULE_APB_BOTTOMBUS	260,7445
#define NUMBER_OF_A3BM_AXI_PERI_BUS_MODULE	262,7527
#define PHY_BASEADDR_A3BM_AXI_PERI_BUS_MODULE	263,7573
#define NUMBER_OF_A3BM_AXI_DISPLAY_BUS_MODULE	265,7632
#define PHY_BASEADDR_A3BM_AXI_DISPLAY_BUS_MODULE	266,7681
#define NUMBER_OF_GPIO_MODULE	268,7743
#define PHY_BASEADDR_GPIOA_MODULE	269,7776
#define PHY_BASEADDR_GPIOB_MODULE	272,7824
#define PHY_BASEADDR_GPIOC_MODULE	275,7872
#define PHY_BASEADDR_GPIOD_MODULE	278,7920
#define PHY_BASEADDR_GPIOE_MODULE	281,7968
#define NUMBER_OF_CRYPTO_MODULE	283,8015
#define PHY_BASEADDR_CRYPTO_MODULE	284,8050
#define NUMBER_OF_PDM_MODULE	286,8098
#define PHY_BASEADDR_PDM_MODULE	287,8130
#define NUMBER_OF_TIEOFF_MODULE	289,8175
#define PHY_BASEADDR_TIEOFF_MODULE	290,8210
#define PHY_BASEADDR_CLKGEN6_MODULE	293,8259
#define PHY_BASEADDR_CLKGEN7_MODULE	296,8309
#define PHY_BASEADDR_CLKGEN8_MODULE	299,8359
#define PHY_BASEADDR_CLKGEN9_MODULE	302,8409
#define PHY_BASEADDR_CLKGEN10_MODULE	305,8459
#define PHY_BASEADDR_CLKGEN11_MODULE	308,8510
#define PHY_BASEADDR_CLKGEN12_MODULE	311,8561
#define PHY_BASEADDR_CLKGEN13_MODULE	314,8612
#define PHY_BASEADDR_CLKGEN14_MODULE	317,8663
#define PHY_BASEADDR_CLKGEN15_MODULE	320,8714
#define PHY_BASEADDR_CLKGEN16_MODULE	323,8765
#define PHY_BASEADDR_CLKGEN17_MODULE	326,8816
#define PHY_BASEADDR_CLKGEN18_MODULE	329,8867
#define PHY_BASEADDR_CLKGEN19_MODULE	332,8918
#define PHY_BASEADDR_CLKGEN20_MODULE	335,8969
#define PHY_BASEADDR_CLKGEN21_MODULE	338,9020
#define PHY_BASEADDR_CLKGEN22_MODULE	341,9071
#define PHY_BASEADDR_CLKGEN23_MODULE	344,9122
#define PHY_BASEADDR_CLKGEN24_MODULE	347,9173
#define PHY_BASEADDR_CLKGEN25_MODULE	350,9224
#define PHY_BASEADDR_CLKGEN26_MODULE	353,9275
#define PHY_BASEADDR_CLKGEN27_MODULE	356,9326
#define PHY_BASEADDR_CLKGEN28_MODULE	359,9377
#define PHY_BASEADDR_CLKGEN29_MODULE	362,9428
#define PHY_BASEADDR_CLKGEN30_MODULE	366,9485
#define PHY_BASEADDR_CLKGEN31_MODULE	367,9534
#define PHY_BASEADDR_CLKGEN30_MODULE	369,9589
#define PHY_BASEADDR_CLKGEN31_MODULE	370,9638
#define PHY_BASEADDR_CLKGEN32_MODULE	374,9696
#define PHY_BASEADDR_CLKGEN33_MODULE	377,9747
#define PHY_BASEADDR_CLKGEN34_MODULE	380,9798
#define PHY_BASEADDR_CLKGEN35_MODULE	383,9849
#define PHY_BASEADDR_CLKGEN36_MODULE	386,9900
#define PHY_BASEADDR_CLKGEN37_MODULE	389,9951
#define PHY_BASEADDR_CLKGEN38_MODULE	392,10002
#define PHY_BASEADDR_CLKGEN39_MODULE	395,10053
#define NX_INTC_NUM_OF_INT	422,10794
INTNUM_OF_MCUSTOP_MODULE	430,11014
,INTNUM_OF_DMA0_MODULE	431,11044
,INTNUM_OF_DMA1_MODULE	432,11072
,INTNUM_OF_CLKPWR_MODULE_INTREQPWR	433,11100
,INTNUM_OF_CLKPWR_MODULE_ALIVEIRQ	434,11140
,INTNUM_OF_CLKPWR_MODULE_RTCIRQ	435,11179
,INTNUM_OF_pl01115_Uart_modem_MODULE	436,11216
,INTNUM_OF_UART0_MODULE	437,11258
,INTNUM_OF_UART1_MODULE	438,11287
,INTNUM_OF_pl01115_Uart_nodma0_MODULE	439,11316
,INTNUM_OF_pl01115_Uart_nodma1_MODULE	440,11359
,INTNUM_OF_pl01115_Uart_nodma2_MODULE	441,11403
,INTNUM_OF_SSP0_MODULE	442,11447
,INTNUM_OF_SSP1_MODULE	443,11476
,INTNUM_OF_SSP2_MODULE	444,11505
,INTNUM_OF_I2C0_MODULE	445,11534
,INTNUM_OF_I2C1_MODULE	446,11563
,INTNUM_OF_I2C2_MODULE	447,11592
,INTNUM_OF_DEINTERLACE_MODULE	448,11621
,INTNUM_OF_SCALER_MODULE	449,11657
,INTNUM_OF_AC97_MODULE	450,11688
,INTNUM_OF_SPDIFRX_MODULE	451,11717
,INTNUM_OF_SPDIFTX_MODULE	452,11749
,INTNUM_OF_TIMER_MODULE_INT0	453,11781
,INTNUM_OF_TIMER_MODULE_INT1	454,11816
,INTNUM_OF_TIMER_MODULE_INT2	455,11851
,INTNUM_OF_TIMER_MODULE_INT3	456,11886
,INTNUM_OF_PWM_MODULE_INT0	457,11921
,INTNUM_OF_PWM_MODULE_INT1	458,11954
,INTNUM_OF_PWM_MODULE_INT2	459,11987
,INTNUM_OF_PWM_MODULE_INT3	460,12020
,INTNUM_OF_WDT_MODULE	461,12053
,INTNUM_OF_MPEGTSI_MODULE	462,12081
,INTNUM_OF_DISPLAYTOP_MODULE_DUALDISPLAY_PRIMIRQ	463,12113
,INTNUM_OF_DISPLAYTOP_MODULE_DUALDISPLAY_SECONDIRQ	464,12168
,INTNUM_OF_DISPLAYTOP_MODULE_RESCONV_IRQ	465,12225
,INTNUM_OF_DISPLAYTOP_MODULE_HDMI_IRQ	466,12272
,INTNUM_OF_VIP0_MODULE	468,12322
,INTNUM_OF_VIP1_MODULE	469,12351
,INTNUM_OF_VIP0_MODULE	471,12386
,INTNUM_OF_VIP1_MODULE	472,12415
,INTNUM_OF_MIPI_MODULE	474,12451
,INTNUM_OF_MALI400_MODULE	475,12480
,INTNUM_OF_ADC_MODULE	476,12512
,INTNUM_OF_PPM_MODULE	477,12540
,INTNUM_OF_SDMMC0_MODULE	478,12568
,INTNUM_OF_SDMMC1_MODULE	479,12599
,INTNUM_OF_SDMMC2_MODULE	480,12630
,INTNUM_OF_CODA960_MODULE_HOST_INTRPT	481,12661
,INTNUM_OF_CODA960_MODULE_JPG_INTRPT	482,12705
,INTNUM_OF_DWC_GMAC_MODULE	483,12748
,INTNUM_OF_USB20OTG_MODULE	484,12781
,INTNUM_OF_USB20HOST_MODULE	485,12814
,INTNUM_OF_CAN0_MODULE	486,12848
,INTNUM_OF_CAN1_MODULE	487,12877
,INTNUM_OF_GPIOA_MODULE	488,12906
,INTNUM_OF_GPIOB_MODULE	489,12936
,INTNUM_OF_GPIOC_MODULE	490,12966
,INTNUM_OF_GPIOD_MODULE	491,12996
,INTNUM_OF_GPIOE_MODULE	492,13026
,INTNUM_OF_CRYPTO_MODULE	493,13056
,INTNUM_OF_PDM_MODULE	494,13087
#define NUMBER_OF_RESET_MODULE_PIN 508,13508
RESETINDEX_OF_AC97_MODULE_PRESETn 511,13574
RESETINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nCPURESET1 513,13647
RESETINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nCPURESET2 515,13749
RESETINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nCPURESET3 517,13851
RESETINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nWDRESET1 519,13953
RESETINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nWDRESET2 521,14054
RESETINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nWDRESET3 523,14155
RESETINDEX_OF_CRYPTO_MODULE_i_nRST 525,14245
RESETINDEX_OF_DEINTERLACE_MODULE_i_nRST 527,14313
RESETINDEX_OF_DISPLAYTOP_MODULE_i_Top_nRST 529,14385
RESETINDEX_OF_DISPLAYTOP_MODULE_i_DualDisplay_nRST 531,14460
RESETINDEX_OF_DISPLAYTOP_MODULE_i_ResConv_nRST 533,14544
RESETINDEX_OF_DISPLAYTOP_MODULE_i_LCDIF_nRST 535,14624
RESETINDEX_OF_DISPLAYTOP_MODULE_i_HDMI_nRST 537,14702
RESETINDEX_OF_DISPLAYTOP_MODULE_i_HDMI_VIDEO_nRST 539,14779
RESETINDEX_OF_DISPLAYTOP_MODULE_i_HDMI_SPDIF_nRST 541,14862
RESETINDEX_OF_DISPLAYTOP_MODULE_i_HDMI_TMDS_nRST 543,14945
RESETINDEX_OF_DISPLAYTOP_MODULE_i_HDMI_PHY_nRST 545,15027
RESETINDEX_OF_DISPLAYTOP_MODULE_i_LVDS_nRST 547,15108
RESETINDEX_OF_ECID_MODULE_i_nRST 549,15181
RESETINDEX_OF_I2C0_MODULE_PRESETn 551,15240
RESETINDEX_OF_I2C1_MODULE_PRESETn 553,15300
RESETINDEX_OF_I2C2_MODULE_PRESETn 555,15360
RESETINDEX_OF_I2S0_MODULE_PRESETn 557,15420
RESETINDEX_OF_I2S1_MODULE_PRESETn 559,15480
RESETINDEX_OF_I2S2_MODULE_PRESETn 561,15540
RESETINDEX_OF_DREX_MODULE_CRESETn 563,15601
RESETINDEX_OF_DREX_MODULE_ARESETn 565,15662
RESETINDEX_OF_DREX_MODULE_nPRST 567,15723
RESETINDEX_OF_MIPI_MODULE_i_nRST 569,15782
RESETINDEX_OF_MIPI_MODULE_i_DSI_I_PRESETn 571,15842
RESETINDEX_OF_MIPI_MODULE_i_CSI_I_PRESETn 573,15911
RESETINDEX_OF_MIPI_MODULE_i_PHY_S_RESETN 575,15980
RESETINDEX_OF_MIPI_MODULE_i_PHY_M_RESETN 577,16048
RESETINDEX_OF_MPEGTSI_MODULE_i_nRST 579,16119
RESETINDEX_OF_PDM_MODULE_i_nRST 581,16181
RESETINDEX_OF_TIMER_MODULE_PRESETn 583,16248
RESETINDEX_OF_PWM_MODULE_PRESETn 585,16316
RESETINDEX_OF_SCALER_MODULE_i_nRST 587,16378
RESETINDEX_OF_SDMMC0_MODULE_i_nRST 589,16441
RESETINDEX_OF_SDMMC1_MODULE_i_nRST 591,16504
RESETINDEX_OF_SDMMC2_MODULE_i_nRST 593,16567
RESETINDEX_OF_SPDIFRX_MODULE_PRESETn 595,16632
RESETINDEX_OF_SPDIFTX_MODULE_PRESETn 597,16705
RESETINDEX_OF_SSP0_MODULE_PRESETn 599,16768
RESETINDEX_OF_SSP0_MODULE_nSSPRST 601,16828
RESETINDEX_OF_SSP1_MODULE_PRESETn 603,16888
RESETINDEX_OF_SSP1_MODULE_nSSPRST 605,16948
RESETINDEX_OF_SSP2_MODULE_PRESETn 607,17008
RESETINDEX_OF_SSP2_MODULE_nSSPRST 609,17068
RESETINDEX_OF_UART0_MODULE_nUARTRST 611,17129
RESETINDEX_OF_pl01115_Uart_modem_MODULE_nUARTRST 613,17193
RESETINDEX_OF_UART1_MODULE_nUARTRST 615,17269
RESETINDEX_OF_pl01115_Uart_nodma0_MODULE_nUARTRST 617,17333
RESETINDEX_OF_pl01115_Uart_nodma1_MODULE_nUARTRST 619,17411
RESETINDEX_OF_pl01115_Uart_nodma2_MODULE_nUARTRST 621,17489
RESETINDEX_OF_USB20HOST_MODULE_i_nRST 623,17571
RESETINDEX_OF_USB20OTG_MODULE_i_nRST 625,17640
RESETINDEX_OF_WDT_MODULE_PRESETn 627,17703
RESETINDEX_OF_WDT_MODULE_nPOR 629,17762
RESETINDEX_OF_ADC_MODULE_nRST 631,17818
RESETINDEX_OF_CODA960_MODULE_i_areset_n 633,17878
RESETINDEX_OF_CODA960_MODULE_i_preset_n 635,17948
RESETINDEX_OF_CODA960_MODULE_i_creset_n 637,18018
RESETINDEX_OF_DWC_GMAC_MODULE_aresetn_i 639,18090
RESETINDEX_OF_MALI400_MODULE_nRST 641,18160
RESETINDEX_OF_PPM_MODULE_i_nRST 643,18220
RESETINDEX_OF_VIP1_MODULE_i_nRST 646,18293
RESETINDEX_OF_VIP0_MODULE_i_nRST 648,18352
RESETINDEX_OF_VIP1_MODULE_i_nRST 651,18426
RESETINDEX_OF_VIP0_MODULE_i_nRST 653,18485
#define NUMBER_OF_CLKGEN_MODULE 661,18750
CLOCKINDEX_OF_Inst_TIMER01_MODULE 663,18792
,CLOCKINDEX_OF_Inst_TIMER02_MODULE 664,18830
,CLOCKINDEX_OF_Inst_TIMER03_MODULE 665,18869
,CLOCKINDEX_OF_Inst_PWM01_MODULE 666,18908
,CLOCKINDEX_OF_Inst_PWM02_MODULE 667,18945
,CLOCKINDEX_OF_Inst_PWM03_MODULE 668,18982
,CLOCKINDEX_OF_I2C0_MODULE 669,19019
,CLOCKINDEX_OF_I2C1_MODULE 670,19050
,CLOCKINDEX_OF_I2C2_MODULE 671,19081
,CLOCKINDEX_OF_MIPI_MODULE 672,19112
,CLOCKINDEX_OF_DWC_GMAC_MODULE 673,19143
,CLOCKINDEX_OF_SPDIFTX_MODULE 674,19179
,CLOCKINDEX_OF_MPEGTSI_MODULE 675,19214
,CLOCKINDEX_OF_PWM_MODULE 676,19249
,CLOCKINDEX_OF_TIMER_MODULE 677,19280
,CLOCKINDEX_OF_I2S0_MODULE 678,19313
,CLOCKINDEX_OF_I2S1_MODULE 679,19345
,CLOCKINDEX_OF_I2S2_MODULE 680,19377
,CLOCKINDEX_OF_SDMMC0_MODULE 681,19409
,CLOCKINDEX_OF_SDMMC1_MODULE 682,19443
,CLOCKINDEX_OF_SDMMC2_MODULE 683,19477
,CLOCKINDEX_OF_MALI400_MODULE 684,19511
,CLOCKINDEX_OF_UART0_MODULE 685,19546
,CLOCKINDEX_OF_UART1_MODULE 686,19579
,CLOCKINDEX_OF_pl01115_Uart_modem_MODULE 687,19612
,CLOCKINDEX_OF_pl01115_Uart_nodma0_MODULE 688,19658
,CLOCKINDEX_OF_pl01115_Uart_nodma1_MODULE 689,19705
,CLOCKINDEX_OF_pl01115_Uart_nodma2_MODULE 690,19752
,CLOCKINDEX_OF_DEINTERLACE_MODULE 691,19799
,CLOCKINDEX_OF_PPM_MODULE 692,19838
,CLOCKINDEX_OF_VIP0_MODULE 693,19869
,CLOCKINDEX_OF_VIP1_MODULE 694,19901
,CLOCKINDEX_OF_USB20HOST_MODULE 695,19933
,CLOCKINDEX_OF_CODA960_MODULE 696,19970
,CLOCKINDEX_OF_CRYPTO_MODULE 697,20005
,CLOCKINDEX_OF_SCALER_MODULE 698,20039
,CLOCKINDEX_OF_PDM_MODULE 699,20073
,CLOCKINDEX_OF_SSP0_MODULE 700,20104
,CLOCKINDEX_OF_SSP1_MODULE 701,20136
,CLOCKINDEX_OF_SSP2_MODULE 702,20168
DMAINDEX_OF_pl01115_Uart_modem_MODULE_UARTTXDMA	717,20617
,DMAINDEX_OF_pl01115_Uart_modem_MODULE_UARTRXDMA	718,20670
,DMAINDEX_OF_UART0_MODULE_UARTTXDMA	719,20724
,DMAINDEX_OF_UART0_MODULE_UARTRXDMA	720,20765
,DMAINDEX_OF_UART1_MODULE_UARTTXDMA	721,20806
,DMAINDEX_OF_UART1_MODULE_UARTRXDMA	722,20847
,DMAINDEX_OF_SSP0_MODULE_SSPTXDMA	723,20888
,DMAINDEX_OF_SSP0_MODULE_SSPRXDMA	724,20927
,DMAINDEX_OF_SSP1_MODULE_SSPTXDMA	725,20966
,DMAINDEX_OF_SSP1_MODULE_SSPRXDMA	726,21005
,DMAINDEX_OF_SSP2_MODULE_SSPTXDMA	727,21044
,DMAINDEX_OF_SSP2_MODULE_SSPRXDMA	728,21084
,DMAINDEX_OF_I2S0_MODULE_I2STXDMA	729,21124
,DMAINDEX_OF_I2S0_MODULE_I2SRXDMA	730,21164
,DMAINDEX_OF_I2S1_MODULE_I2STXDMA	731,21204
,DMAINDEX_OF_I2S1_MODULE_I2SRXDMA	732,21244
,DMAINDEX_OF_I2S2_MODULE_I2STXDMA	733,21284
,DMAINDEX_OF_I2S2_MODULE_I2SRXDMA	734,21324
,DMAINDEX_OF_AC97_MODULE_PCMOUTDMA	735,21364
,DMAINDEX_OF_AC97_MODULE_PCMINDMA	736,21405
,DMAINDEX_OF_AC97_MODULE_MICINDMA	737,21445
,DMAINDEX_OF_SPDIFRX_MODULE	738,21485
,DMAINDEX_OF_SPDIFTX_MODULE	739,21519
,DMAINDEX_OF_MPEGTSI_MODULE_MPTSIDMA0	740,21553
,DMAINDEX_OF_MPEGTSI_MODULE_MPTSIDMA1	741,21597
,DMAINDEX_OF_MPEGTSI_MODULE_MPTSIDMA2	742,21641
,DMAINDEX_OF_MPEGTSI_MODULE_MPTSIDMA3	743,21685
,DMAINDEX_OF_CRYPTO_MODULE_CRYPDMA_BR	744,21729
,DMAINDEX_OF_CRYPTO_MODULE_CRYPDMA_BW	745,21773
,DMAINDEX_OF_CRYPTO_MODULE_CRYPDMA_HR	746,21817
,DMAINDEX_OF_PDM_MODULE	747,21861
#define	PADINDEX_OF_USB20OTG_i_IdPin	777,22586
#define	PADINDEX_OF_USB20OTG_io_VBUS	778,22644
#define	PADINDEX_OF_USB20OTG_io_DM	779,22702
#define	PADINDEX_OF_USB20OTG_io_DP	780,22758
#define	PADINDEX_OF_USB20OTG_io_RKELVIN	781,22814
#define	PADINDEX_OF_USB20HOST_io_DP0	782,22875
#define	PADINDEX_OF_USB20HOST_io_DM0	783,22933
#define	PADINDEX_OF_USB20HOST_io_RKELVIN	784,22991
#define	PADINDEX_OF_USB20HOST_io_STROBE1	785,23053
#define	PADINDEX_OF_USB20HOST_io_DATA1	786,23115
#define	PADINDEX_OF_GPIOA_GPIO_0_	787,23175
#define	PADINDEX_OF_DISPLAYTOP_o_DualDisplay_PADPrimVCLK	788,23252
#define	PADINDEX_OF_CLKPWR_i_PADTESTMODE_4_	789,23352
#define	PADINDEX_OF_GPIOA_GPIO_1_	790,23439
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_0_	791,23516
#define	PADINDEX_OF_GPIOA_GPIO_2_	792,23618
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_1_	793,23695
#define	PADINDEX_OF_CLKPWR_i_PADTESTMODE_0_	794,23797
#define	PADINDEX_OF_GPIOA_GPIO_3_	795,23884
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_2_	796,23961
#define	PADINDEX_OF_CLKPWR_i_PADTESTMODE_1_	797,24063
#define	PADINDEX_OF_GPIOA_GPIO_4_	798,24150
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_3_	799,24227
#define	PADINDEX_OF_CLKPWR_i_PADTESTMODE_2_	800,24329
#define	PADINDEX_OF_GPIOA_GPIO_5_	801,24416
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_4_	802,24493
#define	PADINDEX_OF_CLKPWR_i_PADTESTMODE_3_	803,24595
#define	PADINDEX_OF_GPIOA_GPIO_6_	804,24682
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_5_	805,24759
#define	PADINDEX_OF_GPIOA_GPIO_7_	806,24861
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_6_	807,24938
#define	PADINDEX_OF_GPIOA_GPIO_8_	808,25040
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_7_	809,25117
#define	PADINDEX_OF_GPIOA_GPIO_9_	810,25219
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_8_	811,25296
#define	PADINDEX_OF_GPIOA_GPIO_10_	812,25398
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_9_	813,25477
#define	PADINDEX_OF_GPIOA_GPIO_11_	814,25580
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_10_	815,25659
#define	PADINDEX_OF_GPIOA_GPIO_12_	816,25763
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_11_	817,25842
#define	PADINDEX_OF_GPIOA_GPIO_13_	818,25946
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_12_	819,26025
#define	PADINDEX_OF_GPIOA_GPIO_14_	820,26129
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_13_	821,26208
#define	PADINDEX_OF_GPIOA_GPIO_15_	822,26312
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_14_	823,26391
#define	PADINDEX_OF_GPIOA_GPIO_16_	824,26495
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_15_	825,26574
#define	PADINDEX_OF_GPIOA_GPIO_17_	826,26678
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_16_	827,26757
#define	PADINDEX_OF_GPIOA_GPIO_18_	828,26861
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_17_	829,26940
#define	PADINDEX_OF_GPIOA_GPIO_19_	830,27044
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_18_	831,27123
#define	PADINDEX_OF_GPIOA_GPIO_20_	832,27227
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_19_	833,27306
#define	PADINDEX_OF_GPIOA_GPIO_21_	834,27410
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_20_	835,27489
#define	PADINDEX_OF_GPIOA_GPIO_22_	836,27593
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_21_	837,27672
#define	PADINDEX_OF_GPIOA_GPIO_23_	838,27776
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_22_	839,27855
#define	PADINDEX_OF_GPIOA_GPIO_24_	840,27959
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_23_	841,28038
#define	PADINDEX_OF_GPIOA_GPIO_25_	842,28142
#define	PADINDEX_OF_DISPLAYTOP_o_DualDisplay_PrimPADnVSync	843,28221
#define	PADINDEX_OF_GPIOA_GPIO_26_	844,28324
#define	PADINDEX_OF_DISPLAYTOP_o_DualDisplay_PrimPADnHSync	845,28403
#define	PADINDEX_OF_GPIOA_GPIO_27_	846,28506
#define	PADINDEX_OF_DISPLAYTOP_o_DualDisplay_PrimPADDE	847,28585
#define	PADINDEX_OF_GPIOA_GPIO_28_	848,28684
#define	PADINDEX_OF_VIP1_i_ExtCLK	849,28763
#define	PADINDEX_OF_I2S2_I2SCODCLK	850,28841
#define	PADINDEX_OF_I2S1_I2SCODCLK	851,28920
#define	PADINDEX_OF_GPIOA_GPIO_30_	852,28999
#define	PADINDEX_OF_VIP1_i_VD_0_	853,29078
#define	PADINDEX_OF_MCUSTOP_SDEX_0_	854,29155
#define	PADINDEX_OF_I2S1_I2SBCLK	855,29235
#define	PADINDEX_OF_GPIOB_GPIO_0_	856,29312
#define	PADINDEX_OF_VIP1_i_VD_1_	857,29389
#define	PADINDEX_OF_MCUSTOP_SDEX_1_	858,29465
#define	PADINDEX_OF_I2S1_I2SLRCLK	859,29544
#define	PADINDEX_OF_GPIOB_GPIO_2_	860,29621
#define	PADINDEX_OF_VIP1_i_VD_2_	861,29698
#define	PADINDEX_OF_MCUSTOP_SDEX_2_	862,29774
#define	PADINDEX_OF_I2S2_I2SBCLK	863,29853
#define	PADINDEX_OF_GPIOB_GPIO_4_	864,29929
#define	PADINDEX_OF_VIP1_i_VD_3_	865,30006
#define	PADINDEX_OF_MCUSTOP_SDEX_3_	866,30082
#define	PADINDEX_OF_I2S2_I2SLRCLK	867,30161
#define	PADINDEX_OF_GPIOB_GPIO_6_	868,30238
#define	PADINDEX_OF_VIP1_i_VD_4_	869,30315
#define	PADINDEX_OF_MCUSTOP_SDEX_4_	870,30391
#define	PADINDEX_OF_I2S1_I2SSDO	871,30470
#define	PADINDEX_OF_GPIOB_GPIO_8_	872,30545
#define	PADINDEX_OF_VIP1_i_VD_5_	873,30622
#define	PADINDEX_OF_MCUSTOP_SDEX_5_	874,30698
#define	PADINDEX_OF_I2S2_I2SSDO	875,30777
#define	PADINDEX_OF_GPIOB_GPIO_9_	876,30852
#define	PADINDEX_OF_VIP1_i_VD_6_	877,30929
#define	PADINDEX_OF_MCUSTOP_SDEX_6_	878,31005
#define	PADINDEX_OF_I2S1_I2SSDI	879,31084
#define	PADINDEX_OF_GPIOB_GPIO_10_	880,31159
#define	PADINDEX_OF_VIP1_i_VD_7_	881,31238
#define	PADINDEX_OF_MCUSTOP_SDEX_7_	882,31315
#define	PADINDEX_OF_I2S2_I2SSDI	883,31395
#define	PADINDEX_OF_GPIOA_GPIO_29_	884,31471
#define	PADINDEX_OF_SDMMC0_SDMMC_CCLK	885,31550
#define	PADINDEX_OF_GPIOA_GPIO_31_	886,31632
#define	PADINDEX_OF_SDMMC0_SDMMC_CMD	887,31711
#define	PADINDEX_OF_GPIOB_GPIO_1_	888,31792
#define	PADINDEX_OF_SDMMC0_SDMMC_CDATA_0_	889,31869
#define	PADINDEX_OF_GPIOB_GPIO_3_	890,31954
#define	PADINDEX_OF_SDMMC0_SDMMC_CDATA_1_	891,32031
#define	PADINDEX_OF_GPIOB_GPIO_5_	892,32116
#define	PADINDEX_OF_SDMMC0_SDMMC_CDATA_2_	893,32193
#define	PADINDEX_OF_GPIOB_GPIO_7_	894,32278
#define	PADINDEX_OF_SDMMC0_SDMMC_CDATA_3_	895,32355
#define	PADINDEX_OF_MCUSTOP_CLE	896,32440
#define	PADINDEX_OF_MCUSTOP_CLE1	897,32516
#define	PADINDEX_OF_GPIOB_GPIO_11_	898,32593
#define	PADINDEX_OF_MCUSTOP_ALE	899,32672
#define	PADINDEX_OF_MCUSTOP_ALE1	900,32748
#define	PADINDEX_OF_GPIOB_GPIO_12_	901,32825
#define	PADINDEX_OF_MCUSTOP_SD_0_	902,32904
#define	PADINDEX_OF_GPIOB_GPIO_13_	903,32982
#define	PADINDEX_OF_MCUSTOP_RnB	904,33061
#define	PADINDEX_OF_MCUSTOP_RnB1	905,33137
#define	PADINDEX_OF_GPIOB_GPIO_14_	906,33214
#define	PADINDEX_OF_MCUSTOP_SD_1_	907,33293
#define	PADINDEX_OF_GPIOB_GPIO_15_	908,33371
#define	PADINDEX_OF_MCUSTOP_nNFOE	909,33450
#define	PADINDEX_OF_MCUSTOP_nNFOE1	910,33528
#define	PADINDEX_OF_GPIOB_GPIO_16_	911,33607
#define	PADINDEX_OF_MCUSTOP_SD_2_	912,33686
#define	PADINDEX_OF_GPIOB_GPIO_17_	913,33764
#define	PADINDEX_OF_MCUSTOP_nNFWE	914,33843
#define	PADINDEX_OF_MCUSTOP_nNFWE1	915,33921
#define	PADINDEX_OF_GPIOB_GPIO_18_	916,34000
#define	PADINDEX_OF_MCUSTOP_SD_3_	917,34079
#define	PADINDEX_OF_GPIOB_GPIO_19_	918,34157
#define	PADINDEX_OF_MCUSTOP_nNCS_0_	919,34236
#define	PADINDEX_OF_MCUSTOP_SD_4_	920,34293
#define	PADINDEX_OF_GPIOB_GPIO_20_	921,34371
#define	PADINDEX_OF_MCUSTOP_nNCS_1_	922,34450
#define	PADINDEX_OF_MCUSTOP_SD_5_	923,34507
#define	PADINDEX_OF_GPIOB_GPIO_21_	924,34585
#define	PADINDEX_OF_MCUSTOP_SD_6_	925,34664
#define	PADINDEX_OF_GPIOB_GPIO_22_	926,34742
#define	PADINDEX_OF_MCUSTOP_SD_7_	927,34821
#define	PADINDEX_OF_GPIOB_GPIO_23_	928,34899
#define	PADINDEX_OF_MCUSTOP_SD_8_	929,34978
#define	PADINDEX_OF_GPIOB_GPIO_24_	930,35056
#define	PADINDEX_OF_MPEGTSI_TDATA0_0_	931,35135
#define	PADINDEX_OF_MCUSTOP_SD_9_	932,35217
#define	PADINDEX_OF_GPIOB_GPIO_25_	933,35295
#define	PADINDEX_OF_MPEGTSI_TDATA0_1_	934,35374
#define	PADINDEX_OF_MCUSTOP_SD_10_	935,35456
#define	PADINDEX_OF_GPIOB_GPIO_26_	936,35535
#define	PADINDEX_OF_MPEGTSI_TDATA0_2_	937,35614
#define	PADINDEX_OF_ECID_PAD_BONDING_ID_2_	938,35696
#define	PADINDEX_OF_MCUSTOP_SD_11_	939,35783
#define	PADINDEX_OF_GPIOB_GPIO_27_	940,35862
#define	PADINDEX_OF_MPEGTSI_TDATA0_3_	941,35941
#define	PADINDEX_OF_MCUSTOP_SD_12_	942,36023
#define	PADINDEX_OF_GPIOB_GPIO_28_	943,36102
#define	PADINDEX_OF_MPEGTSI_TDATA0_4_	944,36181
#define	PADINDEX_OF_pl01115_Uart_nodma1_UARTRXD	945,36263
#define	PADINDEX_OF_MCUSTOP_SD_13_	946,36355
#define	PADINDEX_OF_GPIOB_GPIO_29_	947,36434
#define	PADINDEX_OF_MPEGTSI_TDATA0_5_	948,36513
#define	PADINDEX_OF_pl01115_Uart_nodma1_UARTTXD	949,36595
#define	PADINDEX_OF_MCUSTOP_SD_14_	950,36687
#define	PADINDEX_OF_GPIOB_GPIO_30_	951,36766
#define	PADINDEX_OF_MPEGTSI_TDATA0_6_	952,36845
#define	PADINDEX_OF_pl01115_Uart_nodma2_UARTRXD	953,36927
#define	PADINDEX_OF_MCUSTOP_SD_15_	954,37019
#define	PADINDEX_OF_GPIOB_GPIO_31_	955,37098
#define	PADINDEX_OF_MPEGTSI_TDATA0_7_	956,37177
#define	PADINDEX_OF_pl01115_Uart_nodma2_UARTTXD	957,37259
#define	PADINDEX_OF_MCUSTOP_o_ADDR_0_	958,37351
#define	PADINDEX_OF_GPIOC_GPIO_0_	959,37432
#define	PADINDEX_OF_MCUSTOP_o_ADDR_1_	960,37509
#define	PADINDEX_OF_GPIOC_GPIO_1_	961,37590
#define	PADINDEX_OF_MCUSTOP_o_ADDR_2_	962,37667
#define	PADINDEX_OF_GPIOC_GPIO_2_	963,37748
#define	PADINDEX_OF_MCUSTOP_o_ADDR_3_	964,37825
#define	PADINDEX_OF_GPIOC_GPIO_3_	965,37906
#define	PADINDEX_OF_DISPLAYTOP_io_HDMI_CEC	966,37983
#define	PADINDEX_OF_SDMMC0_SDMMC_nRST	967,38069
#define	PADINDEX_OF_MCUSTOP_o_ADDR_4_	968,38150
#define	PADINDEX_OF_GPIOC_GPIO_4_	969,38231
#define	PADINDEX_OF_pl01115_Uart_modem_nUARTDCD	970,38308
#define	PADINDEX_OF_SDMMC0_SDMMC_CARD_nInt	971,38399
#define	PADINDEX_OF_MCUSTOP_o_ADDR_5_	972,38485
#define	PADINDEX_OF_GPIOC_GPIO_5_	973,38566
#define	PADINDEX_OF_pl01115_Uart_modem_nUARTCTS	974,38643
#define	PADINDEX_OF_SDMMC0_SDMMC_CARD_WritePrt	975,38734
#define	PADINDEX_OF_MCUSTOP_o_ADDR_6_	976,38824
#define	PADINDEX_OF_GPIOC_GPIO_6_	977,38905
#define	PADINDEX_OF_pl01115_Uart_modem_nUARTRTS	978,38982
#define	PADINDEX_OF_SDMMC0_SDMMC_CARD_nDetect	979,39073
#define	PADINDEX_OF_MCUSTOP_o_ADDR_7_	980,39162
#define	PADINDEX_OF_GPIOC_GPIO_7_	981,39243
#define	PADINDEX_OF_pl01115_Uart_modem_nUARTDSR	982,39320
#define	PADINDEX_OF_SDMMC1_SDMMC_nRST	983,39411
#define	PADINDEX_OF_MCUSTOP_o_ADDR_8_	984,39492
#define	PADINDEX_OF_GPIOC_GPIO_8_	985,39573
#define	PADINDEX_OF_pl01115_Uart_modem_nUARTDTR	986,39650
#define	PADINDEX_OF_SDMMC1_SDMMC_CARD_nInt	987,39741
#define	PADINDEX_OF_MCUSTOP_o_ADDR_9_	988,39827
#define	PADINDEX_OF_GPIOC_GPIO_9_	989,39908
#define	PADINDEX_OF_SSP2_SSPCLK_IO	990,39985
#define	PADINDEX_OF_PDM_o_Strobe	991,40063
#define	PADINDEX_OF_MCUSTOP_o_ADDR_10_	992,40139
#define	PADINDEX_OF_GPIOC_GPIO_10_	993,40222
#define	PADINDEX_OF_SSP2_SSPFSS	994,40301
#define	PADINDEX_OF_MCUSTOP_nNCS_2_	995,40377
#define	PADINDEX_OF_MCUSTOP_o_ADDR_11_	996,40457
#define	PADINDEX_OF_GPIOC_GPIO_11_	997,40540
#define	PADINDEX_OF_SSP2_SSPRXD	998,40619
#define	PADINDEX_OF_USB20OTG_o_DrvVBUS	999,40695
#define	PADINDEX_OF_MCUSTOP_o_ADDR_12_	1000,40778
#define	PADINDEX_OF_GPIOC_GPIO_12_	1001,40861
#define	PADINDEX_OF_SSP2_SSPTXD	1002,40940
#define	PADINDEX_OF_SDMMC2_SDMMC_nRST	1003,41016
#define	PADINDEX_OF_MCUSTOP_o_ADDR_13_	1004,41098
#define	PADINDEX_OF_GPIOC_GPIO_13_	1005,41181
#define	PADINDEX_OF_PWM_TOUT1	1006,41260
#define	PADINDEX_OF_SDMMC2_SDMMC_CARD_nInt	1007,41334
#define	PADINDEX_OF_GPIOD_GPIO_18_	1008,41421
#define	PADINDEX_OF_UART0_UARTTXD	1009,41500
#define	PADINDEX_OF_pl01115_Uart_nodma0_SMCAYEN	1010,41578
#define	PADINDEX_OF_SDMMC2_SDMMC_CARD_WritePrt	1011,41670
#define	PADINDEX_OF_GPIOD_GPIO_19_	1012,41761
#define	PADINDEX_OF_pl01115_Uart_modem_UARTTXD	1013,41840
#define	PADINDEX_OF_UART0_SMCAYEN	1014,41931
#define	PADINDEX_OF_SDMMC2_SDMMC_CARD_nDetect	1015,42009
#define	PADINDEX_OF_GPIOD_GPIO_20_	1016,42099
#define	PADINDEX_OF_UART1_UARTTXD	1017,42178
#define	PADINDEX_OF_CAN0_o_TX	1018,42256
#define	PADINDEX_OF_SDMMC1_SDMMC_CARD_WritePrt	1019,42330
#define	PADINDEX_OF_GPIOD_GPIO_21_	1020,42421
#define	PADINDEX_OF_pl01115_Uart_nodma0_UARTTXD	1021,42500
#define	PADINDEX_OF_CAN1_o_TX	1022,42592
#define	PADINDEX_OF_SDMMC1_SDMMC_CARD_nDetect	1023,42666
#define	PADINDEX_OF_GPIOD_GPIO_22_	1024,42756
#define	PADINDEX_OF_SDMMC1_SDMMC_CCLK	1025,42835
#define	PADINDEX_OF_GPIOD_GPIO_23_	1026,42917
#define	PADINDEX_OF_SDMMC1_SDMMC_CMD	1027,42996
#define	PADINDEX_OF_GPIOD_GPIO_24_	1028,43077
#define	PADINDEX_OF_SDMMC1_SDMMC_CDATA_0_	1029,43156
#define	PADINDEX_OF_GPIOD_GPIO_25_	1030,43242
#define	PADINDEX_OF_SDMMC1_SDMMC_CDATA_1_	1031,43321
#define	PADINDEX_OF_GPIOD_GPIO_26_	1032,43407
#define	PADINDEX_OF_SDMMC1_SDMMC_CDATA_2_	1033,43486
#define	PADINDEX_OF_GPIOD_GPIO_27_	1034,43572
#define	PADINDEX_OF_SDMMC1_SDMMC_CDATA_3_	1035,43651
#define	PADINDEX_OF_MCUSTOP_nSWAIT	1036,43737
#define	PADINDEX_OF_GPIOC_GPIO_25_	1037,43816
#define	PADINDEX_OF_SPDIFTX_SPDIF_DATA	1038,43895
#define	PADINDEX_OF_MCUSTOP_nSOE	1039,43978
#define	PADINDEX_OF_GPIOE_GPIO_30_	1040,44055
#define	PADINDEX_OF_MCUSTOP_nSWE	1041,44134
#define	PADINDEX_OF_GPIOE_GPIO_31_	1042,44211
#define	PADINDEX_OF_MCUSTOP_RDnWR	1043,44290
#define	PADINDEX_OF_GPIOC_GPIO_26_	1044,44368
#define	PADINDEX_OF_PDM_i_Data0	1045,44447
#define	PADINDEX_OF_MCUSTOP_nSDQM1	1046,44523
#define	PADINDEX_OF_GPIOC_GPIO_27_	1047,44602
#define	PADINDEX_OF_PDM_i_Data1	1048,44681
#define	PADINDEX_OF_MCUSTOP_nSCS_0_	1049,44757
#define	PADINDEX_OF_GPIOC_GPIO_28_	1050,44814
#define	PADINDEX_OF_MCUSTOP_nSCS_1_	1051,44893
#define	PADINDEX_OF_pl01115_Uart_modem_nUARTRI	1052,44973
#define	PADINDEX_OF_GPIOC_GPIO_29_	1053,45064
#define	PADINDEX_OF_SSP0_SSPCLK_IO	1054,45143
#define	PADINDEX_OF_GPIOC_GPIO_30_	1055,45222
#define	PADINDEX_OF_SSP0_SSPFSS	1056,45301
#define	PADINDEX_OF_GPIOC_GPIO_31_	1057,45377
#define	PADINDEX_OF_SSP0_SSPTXD	1058,45456
#define	PADINDEX_OF_GPIOD_GPIO_0_	1059,45532
#define	PADINDEX_OF_SSP0_SSPRXD	1060,45609
#define	PADINDEX_OF_PWM_TOUT3	1061,45684
#define	PADINDEX_OF_GPIOD_GPIO_1_	1062,45757
#define	PADINDEX_OF_PWM_TOUT0	1063,45834
#define	PADINDEX_OF_MCUSTOP_o_ADDR_25_	1064,45907
#define	PADINDEX_OF_GPIOD_GPIO_2_	1065,45989
#define	PADINDEX_OF_I2C0_SCL	1066,46066
#define	PADINDEX_OF_pl01115_Uart_nodma1_SMCAYEN	1067,46138
#define	PADINDEX_OF_GPIOD_GPIO_3_	1068,46229
#define	PADINDEX_OF_I2C0_SDA	1069,46306
#define	PADINDEX_OF_pl01115_Uart_nodma2_SMCAYEN	1070,46378
#define	PADINDEX_OF_GPIOD_GPIO_4_	1071,46469
#define	PADINDEX_OF_I2C1_SCL	1072,46546
#define	PADINDEX_OF_GPIOD_GPIO_5_	1073,46618
#define	PADINDEX_OF_I2C1_SDA	1074,46695
#define	PADINDEX_OF_GPIOD_GPIO_6_	1075,46767
#define	PADINDEX_OF_I2C2_SCL	1076,46844
#define	PADINDEX_OF_GPIOD_GPIO_7_	1077,46916
#define	PADINDEX_OF_I2C2_SDA	1078,46993
#define	PADINDEX_OF_GPIOD_GPIO_8_	1079,47065
#define	PADINDEX_OF_PPM_i_PPMIn	1080,47142
#define	PADINDEX_OF_GPIOD_GPIO_9_	1081,47217
#define	PADINDEX_OF_I2S0_I2SSDO	1082,47294
#define	PADINDEX_OF_AC97_ACSDATAOUT	1083,47369
#define	PADINDEX_OF_GPIOD_GPIO_10_	1084,47448
#define	PADINDEX_OF_I2S0_I2SBCLK	1085,47527
#define	PADINDEX_OF_AC97_ACBITCLK	1086,47604
#define	PADINDEX_OF_GPIOD_GPIO_11_	1087,47682
#define	PADINDEX_OF_I2S0_I2SSDI	1088,47761
#define	PADINDEX_OF_AC97_ACSDATAIN	1089,47837
#define	PADINDEX_OF_GPIOD_GPIO_12_	1090,47916
#define	PADINDEX_OF_I2S0_I2SLRCLK	1091,47995
#define	PADINDEX_OF_AC97_ACSYNC	1092,48073
#define	PADINDEX_OF_GPIOD_GPIO_13_	1093,48149
#define	PADINDEX_OF_I2S0_I2SCODCLK	1094,48228
#define	PADINDEX_OF_AC97_nACRESET	1095,48307
#define	PADINDEX_OF_GPIOD_GPIO_14_	1096,48385
#define	PADINDEX_OF_UART0_UARTRXD	1097,48464
#define	PADINDEX_OF_pl01115_Uart_modem_SMCAYEN	1098,48542
#define	PADINDEX_OF_GPIOD_GPIO_15_	1099,48633
#define	PADINDEX_OF_pl01115_Uart_modem_UARTRXD	1100,48712
#define	PADINDEX_OF_UART1_SMCAYEN	1101,48803
#define	PADINDEX_OF_GPIOD_GPIO_16_	1102,48881
#define	PADINDEX_OF_UART1_UARTRXD	1103,48960
#define	PADINDEX_OF_CAN0_i_RX	1104,49038
#define	PADINDEX_OF_GPIOD_GPIO_17_	1105,49112
#define	PADINDEX_OF_pl01115_Uart_nodma0_UARTRXD	1106,49191
#define	PADINDEX_OF_CAN1_i_RX	1107,49283
#define	PADINDEX_OF_USB20OTG_i_VBUS	1108,49357
#define	PADINDEX_OF_DISPLAYTOP_i_HDMI_hotplug_5V	1109,49414
#define	PADINDEX_OF_MCUSTOP_o_ADDR_14_	1110,49484
#define	PADINDEX_OF_GPIOC_GPIO_14_	1111,49567
#define	PADINDEX_OF_PWM_TOUT2	1112,49646
#define	PADINDEX_OF_VIP1_i_ExtCLK2	1113,49720
#define	PADINDEX_OF_MCUSTOP_o_ADDR_15_	1114,49799
#define	PADINDEX_OF_GPIOC_GPIO_15_	1115,49882
#define	PADINDEX_OF_MPEGTSI_TSCLK0	1116,49961
#define	PADINDEX_OF_VIP1_i_ExtHSYNC2	1117,50040
#define	PADINDEX_OF_MCUSTOP_o_ADDR_16_	1118,50121
#define	PADINDEX_OF_GPIOC_GPIO_16_	1119,50204
#define	PADINDEX_OF_MPEGTSI_TSYNC0	1120,50283
#define	PADINDEX_OF_VIP1_i_ExtVSYNC2	1121,50362
#define	PADINDEX_OF_MCUSTOP_o_ADDR_17_	1122,50443
#define	PADINDEX_OF_GPIOC_GPIO_17_	1123,50526
#define	PADINDEX_OF_MPEGTSI_TDP0	1124,50605
#define	PADINDEX_OF_VIP1_i_VD2_0_	1125,50682
#define	PADINDEX_OF_MCUSTOP_o_ADDR_18_	1126,50760
#define	PADINDEX_OF_GPIOC_GPIO_18_	1127,50843
#define	PADINDEX_OF_SDMMC2_SDMMC_CCLK	1128,50922
#define	PADINDEX_OF_VIP1_i_VD2_1_	1129,51004
#define	PADINDEX_OF_MCUSTOP_o_ADDR_19_	1130,51082
#define	PADINDEX_OF_GPIOC_GPIO_19_	1131,51165
#define	PADINDEX_OF_SDMMC2_SDMMC_CMD	1132,51244
#define	PADINDEX_OF_VIP1_i_VD2_2_	1133,51325
#define	PADINDEX_OF_MCUSTOP_o_ADDR_20_	1134,51403
#define	PADINDEX_OF_GPIOC_GPIO_20_	1135,51486
#define	PADINDEX_OF_SDMMC2_SDMMC_CDATA_0_	1136,51565
#define	PADINDEX_OF_VIP1_i_VD2_3_	1137,51651
#define	PADINDEX_OF_MCUSTOP_o_ADDR_21_	1138,51729
#define	PADINDEX_OF_GPIOC_GPIO_21_	1139,51812
#define	PADINDEX_OF_SDMMC2_SDMMC_CDATA_1_	1140,51891
#define	PADINDEX_OF_VIP1_i_VD2_4_	1141,51977
#define	PADINDEX_OF_MCUSTOP_o_ADDR_22_	1142,52055
#define	PADINDEX_OF_GPIOC_GPIO_22_	1143,52138
#define	PADINDEX_OF_SDMMC2_SDMMC_CDATA_2_	1144,52217
#define	PADINDEX_OF_VIP1_i_VD2_5_	1145,52303
#define	PADINDEX_OF_MCUSTOP_o_ADDR_23_	1146,52381
#define	PADINDEX_OF_GPIOC_GPIO_23_	1147,52464
#define	PADINDEX_OF_SDMMC2_SDMMC_CDATA_3_	1148,52543
#define	PADINDEX_OF_VIP1_i_VD2_6_	1149,52629
#define	PADINDEX_OF_MCUSTOP_LATADDR	1150,52707
#define	PADINDEX_OF_GPIOC_GPIO_24_	1151,52787
#define	PADINDEX_OF_SPDIFRX_SPDIFIN	1152,52866
#define	PADINDEX_OF_VIP1_i_VD2_7_	1153,52946
#define	PADINDEX_OF_GPIOD_GPIO_28_	1154,53024
#define	PADINDEX_OF_VIP0_i_VD_0_	1155,53103
#define	PADINDEX_OF_MPEGTSI_TDATA1_0_	1156,53180
#define	PADINDEX_OF_MCUSTOP_o_ADDR_24_	1157,53262
#define	PADINDEX_OF_GPIOD_GPIO_29_	1158,53345
#define	PADINDEX_OF_VIP0_i_VD_1_	1159,53424
#define	PADINDEX_OF_MPEGTSI_TDATA1_1_	1160,53501
#define	PADINDEX_OF_GPIOD_GPIO_30_	1161,53583
#define	PADINDEX_OF_VIP0_i_VD_2_	1162,53662
#define	PADINDEX_OF_MPEGTSI_TDATA1_2_	1163,53739
#define	PADINDEX_OF_GPIOD_GPIO_31_	1164,53821
#define	PADINDEX_OF_VIP0_i_VD_3_	1165,53900
#define	PADINDEX_OF_MPEGTSI_TDATA1_3_	1166,53977
#define	PADINDEX_OF_GPIOE_GPIO_0_	1167,54059
#define	PADINDEX_OF_VIP0_i_VD_4_	1168,54136
#define	PADINDEX_OF_MPEGTSI_TDATA1_4_	1169,54212
#define	PADINDEX_OF_GPIOE_GPIO_1_	1170,54293
#define	PADINDEX_OF_VIP0_i_VD_5_	1171,54370
#define	PADINDEX_OF_MPEGTSI_TDATA1_5_	1172,54446
#define	PADINDEX_OF_GPIOE_GPIO_2_	1173,54527
#define	PADINDEX_OF_VIP0_i_VD_6_	1174,54604
#define	PADINDEX_OF_MPEGTSI_TDATA1_6_	1175,54680
#define	PADINDEX_OF_GPIOE_GPIO_3_	1176,54761
#define	PADINDEX_OF_VIP0_i_VD_7_	1177,54838
#define	PADINDEX_OF_MPEGTSI_TDATA1_7_	1178,54914
#define	PADINDEX_OF_GPIOE_GPIO_4_	1179,54995
#define	PADINDEX_OF_VIP0_i_ExtCLK	1180,55072
#define	PADINDEX_OF_MPEGTSI_TSCLK1	1181,55149
#define	PADINDEX_OF_GPIOE_GPIO_5_	1182,55227
#define	PADINDEX_OF_VIP0_i_ExtHSYNC	1183,55304
#define	PADINDEX_OF_MPEGTSI_TSYNC1	1184,55383
#define	PADINDEX_OF_GPIOE_GPIO_6_	1185,55461
#define	PADINDEX_OF_VIP0_i_ExtVSYNC	1186,55538
#define	PADINDEX_OF_MPEGTSI_TDP1	1187,55617
#define	PADINDEX_OF_ECID_PAD_EFUSE_FSOURCE	1188,55693
#define	PADINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_nTRST	1189,55757
#define	PADINDEX_OF_GPIOE_GPIO_25_	1190,55858
#define	PADINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_TMS	1191,55937
#define	PADINDEX_OF_GPIOE_GPIO_26_	1192,56036
#define	PADINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_TDI	1193,56115
#define	PADINDEX_OF_GPIOE_GPIO_27_	1194,56214
#define	PADINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_TCLK	1195,56293
#define	PADINDEX_OF_GPIOE_GPIO_28_	1196,56393
#define	PADINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_TDO	1197,56472
#define	PADINDEX_OF_GPIOE_GPIO_29_	1198,56571
#define	PADINDEX_OF_ECID_PAD_BONDING_ID_0_	1199,56650
#define	PADINDEX_OF_ECID_PAD_BONDING_ID_1_	1200,56714
#define	PADINDEX_OF_CLKPWR_nGRESETOUT	1201,56778
#define	PADINDEX_OF_CLKPWR_AliveGPIO_0_	1202,56837
#define	PADINDEX_OF_CLKPWR_AliveGPIO_1_	1203,56898
#define	PADINDEX_OF_CLKPWR_AliveGPIO_2_	1204,56959
#define	PADINDEX_OF_CLKPWR_AliveGPIO_3_	1205,57020
#define	PADINDEX_OF_CLKPWR_AliveGPIO_4_	1206,57081
#define	PADINDEX_OF_CLKPWR_AliveGPIO_5_	1207,57142
#define	PADINDEX_OF_CLKPWR_nRESET	1208,57203
#define	PADINDEX_OF_CLKPWR_TEST_EN	1209,57258
#define	PADINDEX_OF_CLKPWR_nBATF	1210,57314
#define	PADINDEX_OF_CLKPWR_VDDPWRON	1211,57368
#define	PADINDEX_OF_CLKPWR_VDDPWRON_DDR	1212,57425
#define	PADINDEX_OF_CLKPWR_nVDDPWRTOGGLE	1213,57486
#define	PADINDEX_OF_CLKPWR_XTIRTC	1214,57548
#define	PADINDEX_OF_ADC_AIN_0_	1215,57603
#define	PADINDEX_OF_ADC_AIN_1_	1216,57655
#define	PADINDEX_OF_ADC_AIN_2_	1217,57707
#define	PADINDEX_OF_ADC_AIN_3_	1218,57759
#define	PADINDEX_OF_ADC_AIN_4_	1219,57811
#define	PADINDEX_OF_ADC_AIN_5_	1220,57863
#define	PADINDEX_OF_ADC_AIN_6_	1221,57915
#define	PADINDEX_OF_ADC_AIN_7_	1222,57967
#define	PADINDEX_OF_ADC_VREF	1223,58019
#define	PADINDEX_OF_ADC_AGND	1224,58069
#define	PADINDEX_OF_DREX_io_ZQ	1225,58119
#define	PADINDEX_OF_DREX_io_DQ_31_	1226,58171
#define	PADINDEX_OF_DREX_io_DQ_30_	1227,58227
#define	PADINDEX_OF_DREX_io_DQ_29_	1228,58283
#define	PADINDEX_OF_DREX_io_DQ_28_	1229,58339
#define	PADINDEX_OF_DREX_io_DQ_27_	1230,58395
#define	PADINDEX_OF_DREX_io_DQ_26_	1231,58451
#define	PADINDEX_OF_DREX_io_DQ_25_	1232,58507
#define	PADINDEX_OF_DREX_io_DQ_24_	1233,58563
#define	PADINDEX_OF_DREX_io_PDQS_3_	1234,58619
#define	PADINDEX_OF_DREX_io_NDQS_3_	1235,58676
#define	PADINDEX_OF_DREX_o_DM_3_	1236,58733
#define	PADINDEX_OF_DREX_io_VREF1	1237,58787
#define	PADINDEX_OF_DREX_io_DQ_15_	1238,58842
#define	PADINDEX_OF_DREX_io_DQ_14_	1239,58898
#define	PADINDEX_OF_DREX_io_DQ_13_	1240,58954
#define	PADINDEX_OF_DREX_io_DQ_12_	1241,59010
#define	PADINDEX_OF_DREX_io_DQ_11_	1242,59066
#define	PADINDEX_OF_DREX_io_DQ_10_	1243,59122
#define	PADINDEX_OF_DREX_io_DQ_9_	1244,59178
#define	PADINDEX_OF_DREX_io_DQ_8_	1245,59233
#define	PADINDEX_OF_DREX_io_PDQS_1_	1246,59288
#define	PADINDEX_OF_DREX_io_NDQS_1_	1247,59345
#define	PADINDEX_OF_DREX_o_DM_1_	1248,59402
#define	PADINDEX_OF_DREX_o_WE	1249,59456
#define	PADINDEX_OF_DREX_o_CAS	1250,59507
#define	PADINDEX_OF_DREX_o_RAS	1251,59559
#define	PADINDEX_OF_DREX_o_ODT_0_	1252,59611
#define	PADINDEX_OF_DREX_o_ODT_1_	1253,59666
#define	PADINDEX_OF_DREX_o_ADDR_14_	1254,59721
#define	PADINDEX_OF_DREX_o_ADDR_15_	1255,59778
#define	PADINDEX_OF_DREX_o_ADDR_0_	1256,59835
#define	PADINDEX_OF_DREX_o_ADDR_1_	1257,59891
#define	PADINDEX_OF_DREX_o_ADDR_2_	1258,59947
#define	PADINDEX_OF_DREX_o_ADDR_3_	1259,60003
#define	PADINDEX_OF_DREX_o_ADDR_4_	1260,60059
#define	PADINDEX_OF_DREX_o_CKE_0_	1261,60115
#define	PADINDEX_OF_DREX_o_RESET	1262,60170
#define	PADINDEX_OF_DREX_o_CKE_1_	1263,60224
#define	PADINDEX_OF_DREX_o_CK	1264,60279
#define	PADINDEX_OF_DREX_o_CKB	1265,60330
#define	PADINDEX_OF_DREX_o_CS_0_	1266,60382
#define	PADINDEX_OF_DREX_o_CS_1_	1267,60436
#define	PADINDEX_OF_DREX_o_ADDR_5_	1268,60490
#define	PADINDEX_OF_DREX_o_ADDR_6_	1269,60546
#define	PADINDEX_OF_DREX_o_ADDR_7_	1270,60602
#define	PADINDEX_OF_DREX_o_ADDR_8_	1271,60658
#define	PADINDEX_OF_DREX_o_ADDR_9_	1272,60714
#define	PADINDEX_OF_DREX_o_ADDR_10_	1273,60770
#define	PADINDEX_OF_DREX_o_ADDR_11_	1274,60827
#define	PADINDEX_OF_DREX_o_ADDR_12_	1275,60884
#define	PADINDEX_OF_DREX_o_ADDR_13_	1276,60941
#define	PADINDEX_OF_DREX_o_BADDR_0_	1277,60998
#define	PADINDEX_OF_DREX_o_BADDR_1_	1278,61055
#define	PADINDEX_OF_DREX_o_BADDR_2_	1279,61112
#define	PADINDEX_OF_DREX_o_DM_0_	1280,61169
#define	PADINDEX_OF_DREX_io_NDQS_0_	1281,61223
#define	PADINDEX_OF_DREX_io_PDQS_0_	1282,61280
#define	PADINDEX_OF_DREX_io_DQ_7_	1283,61337
#define	PADINDEX_OF_DREX_io_DQ_6_	1284,61392
#define	PADINDEX_OF_DREX_io_DQ_5_	1285,61447
#define	PADINDEX_OF_DREX_io_DQ_4_	1286,61502
#define	PADINDEX_OF_DREX_io_DQ_3_	1287,61557
#define	PADINDEX_OF_DREX_io_DQ_2_	1288,61612
#define	PADINDEX_OF_DREX_io_DQ_1_	1289,61667
#define	PADINDEX_OF_DREX_io_DQ_0_	1290,61722
#define	PADINDEX_OF_DREX_io_VREF3	1291,61777
#define	PADINDEX_OF_DREX_o_DM_2_	1292,61832
#define	PADINDEX_OF_DREX_io_NDQS_2_	1293,61886
#define	PADINDEX_OF_DREX_io_PDQS_2_	1294,61943
#define	PADINDEX_OF_DREX_io_DQ_23_	1295,62000
#define	PADINDEX_OF_DREX_io_DQ_22_	1296,62056
#define	PADINDEX_OF_DREX_io_DQ_21_	1297,62112
#define	PADINDEX_OF_DREX_io_DQ_20_	1298,62168
#define	PADINDEX_OF_DREX_io_DQ_19_	1299,62224
#define	PADINDEX_OF_DREX_io_DQ_18_	1300,62280
#define	PADINDEX_OF_DREX_io_DQ_17_	1301,62336
#define	PADINDEX_OF_DREX_io_DQ_16_	1302,62392
#define	PADINDEX_OF_MIPI_io_PHY_S_DPDATA3	1303,62448
#define	PADINDEX_OF_MIPI_io_PHY_S_DNDATA3	1304,62511
#define	PADINDEX_OF_MIPI_io_PHY_S_DPDATA2	1305,62574
#define	PADINDEX_OF_MIPI_io_PHY_S_DNDATA2	1306,62637
#define	PADINDEX_OF_MIPI_io_PHY_S_DPCLK	1307,62700
#define	PADINDEX_OF_MIPI_io_PHY_S_DNCLK	1308,62761
#define	PADINDEX_OF_MIPI_io_PHY_S_DPDATA1	1309,62822
#define	PADINDEX_OF_MIPI_io_PHY_S_DNDATA1	1310,62885
#define	PADINDEX_OF_MIPI_io_PHY_S_DPDATA0	1311,62948
#define	PADINDEX_OF_MIPI_io_PHY_S_DNDATA0	1312,63011
#define	PADINDEX_OF_MIPI_io_PHY_M_DPDATA3	1313,63074
#define	PADINDEX_OF_MIPI_io_PHY_M_DNDATA3	1314,63137
#define	PADINDEX_OF_MIPI_io_PHY_M_DPDATA2	1315,63200
#define	PADINDEX_OF_MIPI_io_PHY_M_DNDATA2	1316,63263
#define	PADINDEX_OF_MIPI_io_PHY_M_DPCLK	1317,63326
#define	PADINDEX_OF_MIPI_io_PHY_M_DNCLK	1318,63387
#define	PADINDEX_OF_MIPI_io_PHY_M_VREG_0P4V	1319,63448
#define	PADINDEX_OF_MIPI_io_PHY_M_DPDATA1	1320,63513
#define	PADINDEX_OF_MIPI_io_PHY_M_DNDATA1	1321,63576
#define	PADINDEX_OF_MIPI_io_PHY_M_DPDATA0	1322,63639
#define	PADINDEX_OF_MIPI_io_PHY_M_DNDATA0	1323,63702
#define	PADINDEX_OF_DISPLAYTOP_LVDS_ROUT	1324,63765
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXN_A	1325,63827
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXP_A	1326,63890
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXN_B	1327,63953
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXP_B	1328,64016
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXN_C	1329,64079
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXP_C	1330,64142
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXN_CLK	1331,64205
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXP_CLK	1332,64270
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXN_D	1333,64335
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXP_D	1334,64398
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXN_E	1335,64461
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXP_E	1336,64524
#define	PADINDEX_OF_CLKPWR_XTI	1337,64587
#define	PADINDEX_OF_CLKPWR_XTI_not_used	1338,64639
#define	PADINDEX_OF_GPIOE_GPIO_7_	1339,64700
#define	PADINDEX_OF_DWC_GMAC_PHY_TXD_0_	1340,64777
#define	PADINDEX_OF_VIP1_i_ExtVSYNC	1341,64860
#define	PADINDEX_OF_GPIOE_GPIO_8_	1342,64939
#define	PADINDEX_OF_DWC_GMAC_PHY_TXD_1_	1343,65016
#define	PADINDEX_OF_GPIOE_GPIO_9_	1344,65099
#define	PADINDEX_OF_DWC_GMAC_PHY_TXD_2_	1345,65176
#define	PADINDEX_OF_GPIOE_GPIO_10_	1346,65259
#define	PADINDEX_OF_DWC_GMAC_PHY_TXD_3_	1347,65338
#define	PADINDEX_OF_GPIOE_GPIO_11_	1348,65422
#define	PADINDEX_OF_DWC_GMAC_PHY_TXEN	1349,65501
#define	PADINDEX_OF_GPIOE_GPIO_12_	1350,65583
#define	PADINDEX_OF_DWC_GMAC_PHY_TXER	1351,65662
#define	PADINDEX_OF_GPIOE_GPIO_13_	1352,65744
#define	PADINDEX_OF_DWC_GMAC_PHY_COL	1353,65823
#define	PADINDEX_OF_VIP1_i_ExtHSYNC	1354,65904
#define	PADINDEX_OF_GPIOE_GPIO_14_	1355,65984
#define	PADINDEX_OF_DWC_GMAC_PHY_RXD_0_	1356,66063
#define	PADINDEX_OF_SSP1_SSPCLK_IO	1357,66147
#define	PADINDEX_OF_GPIOE_GPIO_15_	1358,66226
#define	PADINDEX_OF_DWC_GMAC_PHY_RXD_1_	1359,66305
#define	PADINDEX_OF_SSP1_SSPFSS	1360,66389
#define	PADINDEX_OF_GPIOE_GPIO_16_	1361,66465
#define	PADINDEX_OF_DWC_GMAC_PHY_RXD_2_	1362,66544
#define	PADINDEX_OF_GPIOE_GPIO_17_	1363,66628
#define	PADINDEX_OF_DWC_GMAC_PHY_RXD_3_	1364,66707
#define	PADINDEX_OF_GPIOE_GPIO_18_	1365,66791
#define	PADINDEX_OF_DWC_GMAC_CLK_RX	1366,66870
#define	PADINDEX_OF_SSP1_SSPRXD	1367,66950
#define	PADINDEX_OF_GPIOE_GPIO_19_	1368,67026
#define	PADINDEX_OF_DWC_GMAC_PHY_RXDV	1369,67105
#define	PADINDEX_OF_SSP1_SSPTXD	1370,67187
#define	PADINDEX_OF_GPIOE_GPIO_20_	1371,67263
#define	PADINDEX_OF_DWC_GMAC_GMII_MDC	1372,67342
#define	PADINDEX_OF_GPIOE_GPIO_21_	1373,67424
#define	PADINDEX_OF_DWC_GMAC_GMII_MDI	1374,67503
#define	PADINDEX_OF_GPIOE_GPIO_22_	1375,67585
#define	PADINDEX_OF_DWC_GMAC_PHY_RXER	1376,67664
#define	PADINDEX_OF_GPIOE_GPIO_23_	1377,67746
#define	PADINDEX_OF_DWC_GMAC_PHY_CRS	1378,67825
#define	PADINDEX_OF_GPIOE_GPIO_24_	1379,67906
#define	PADINDEX_OF_DWC_GMAC_GTX_CLK	1380,67985
#define	PADINDEX_OF_DISPLAYTOP_io_HDMI_REXT	1381,68066
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TX0P	1382,68131
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TX0N	1383,68195
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TX1P	1384,68259
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TX1N	1385,68323
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TX2P	1386,68387
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TX2N	1387,68451
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TXCP	1388,68515
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TXCN	1389,68579

prototype/base/nx_type.h,915
#define	__NX_TYPE_H__19,624
typedef char				S8;30,1074
typedef short				S16;31,1133
typedef int					S32;32,1195
typedef long long			S64;33,1256
typedef unsigned char		U8;34,1321
typedef unsigned short		U16;35,1384
typedef unsigned int		U32;36,1449
typedef unsigned long long	U64;37,1512
#define S8_MIN	40,1582
#define S8_MAX	41,1634
#define S16_MIN	42,1686
#define S16_MAX	43,1742
#define S32_MIN	44,1797
#define S32_MAX	45,1859
#define U8_MIN	47,1921
#define U8_MAX	48,1973
#define U16_MIN	49,2027
#define U16_MAX	50,2081
#define U32_MIN	51,2138
#define U32_MAX	52,2194
typedef S32	CBOOL;63,2619
#define CTRUE	64,2687
#define CFALSE	65,2740
#define CNULL	75,3132
#define NX_CASSERT(88,3583
#define NX_CASSERT_CONCAT_(90,3656
#define NX_CASSERT_CONCAT(91,3694
#define NX_CASSERT(92,3751
#define NX_CASSERT_CONCAT_(95,3859
#define NX_CASSERT_CONCAT(96,3893
#define NX_CASSERT(97,3926

prototype/module/nx_sdmmc.h,6759
#define __NX_SDMMC_H__19,594
    struct  NX_SDMMC_RegisterSet40,1142
        volatile U32    CTRL;43,1210
        volatile U32    PWREN;44,1334
        volatile U32    CLKDIV;45,1458
        volatile U32    CLKSRC;46,1582
        volatile U32    CLKENA;47,1706
        volatile U32    TMOUT;48,1830
        volatile U32    CTYPE;49,1954
        volatile U32    BLKSIZ;50,2078
        volatile U32    BYTCNT;51,2202
        volatile U32    INTMASK;52,2326
        volatile U32    CMDARG;53,2450
        volatile U32    CMD;54,2574
        volatile U32    RESP0;55,2698
        volatile U32    RESP1;56,2822
        volatile U32    RESP2;57,2946
        volatile U32    RESP3;58,3070
        volatile U32    MINTSTS;59,3194
        volatile U32    RINTSTS;60,3318
        volatile U32    STATUS;61,3442
        volatile U32    FIFOTH;62,3566
        volatile U32    CDETECT;63,3690
        volatile U32    WRTPRT;64,3814
        volatile U32    GPIO;65,3938
        volatile U32    TCBCNT;66,4062
        volatile U32    TBBCNT;67,4186
        volatile U32    DEBNCE;68,4310
        volatile U32    USRID;69,4434
        volatile U32    VERID;70,4558
        volatile U32    HCON;71,4682
        volatile U32    UHS_REG;72,4806
        volatile U32    RSTn;73,4888
        volatile U32    _Reserved0;74,4977
        volatile U32    BMOD;75,5040
        volatile U32    PLDMND;76,5123
        volatile U32    DBADDR;77,5209
        volatile U32    IDSTS;78,5312
        volatile U32    IDINTEN;79,5407
        volatile U32    DSCADDR;80,5512
        volatile U32    BUFADDR;81,5618
        volatile U8     _Reserved1[_Reserved182,5726
        volatile U32    CARDTHRCTL;83,5811
        volatile U32    BACKEND_POWER;84,5903
        volatile U32    UHS_REG_EXT;85,5983
        volatile U32    EMMC_DDR_REG;86,6071
        volatile U32    ENABLE_SHIFT;87,6182
        volatile U32    CLKCTRL;88,6276
        volatile U8     _Reserved2[_Reserved289,6387
        volatile U32    DATA;90,6458
    struct strNxSdmmcBiu94,6562
        volatile U32    CTRL;96,6593
        volatile U32    BSIZE;97,6623
        volatile U32    BADDR;98,6654
        struct strNxSdmmcBiu *Next;Next99,6685
    typedef struct strNxSdmmcBiu    NX_SDMMC_BIU;102,6729
        CBOOL   OWN;107,6838
        CBOOL   IntDisable;108,6859
        U32     BuffAddr;109,6887
        U32     DataSize;110,6913
    } NX_SDMMC_BIUConfig;111,6939
    enum    NX_SDMMC_INT114,7023
        NX_SDMMC_INT_SDIO 116,7054
        NX_SDMMC_INT_EBE 118,7185
        NX_SDMMC_INT_ACD 125,7830
        NX_SDMMC_INT_SBE 128,8114
        NX_SDMMC_INT_HLE 131,8398
        NX_SDMMC_INT_FRUN 139,9227
        NX_SDMMC_INT_HTO 145,9777
        NX_SDMMC_INT_DRTO 159,11251
        NX_SDMMC_INT_RTO 162,11497
        NX_SDMMC_INT_DCRC 166,11897
        NX_SDMMC_INT_RCRC 168,12079
        NX_SDMMC_INT_RXDR 170,12260
        NX_SDMMC_INT_TXDR 178,12892
        NX_SDMMC_INT_DTO 189,13746
        NX_SDMMC_INT_CD 199,14698
        NX_SDMMC_INT_RE 202,14977
        NX_SDMMC_INT_CDET 207,15337
    enum    NX_SDMMC_CMDFLAG211,15458
        NX_SDMMC_CMDFLAG_STARTCMD 213,15493
        NX_SDMMC_CMDFLAG_STARTCMD           = 1UL<UL213,15493
        NX_SDMMC_CMDFLAG_USE_HOLD 217,15948
        NX_SDMMC_CMDFLAG_USE_HOLD           = 1UL<UL217,15948
        NX_SDMMC_CMDFLAG_VOLT_SWITCH 220,16263
        NX_SDMMC_CMDFLAG_VOLT_SWITCH        = 1UL<UL220,16263
        NX_SDMMC_CMDFLAG_BOOT_MODE 221,16344
        NX_SDMMC_CMDFLAG_BOOT_MODE          = 1UL<UL221,16344
        NX_SDMMC_CMDFLAG_DISABLE_BOOT 222,16415
        NX_SDMMC_CMDFLAG_DISABLE_BOOT       = 1UL<UL222,16415
        NX_SDMMC_CMDFLAG_EXPECT_BOOT_ACK 223,16489
        NX_SDMMC_CMDFLAG_EXPECT_BOOT_ACK    = 1UL<UL223,16489
        NX_SDMMC_CMDFLAG_ENABLE_BOOT 224,16566
        NX_SDMMC_CMDFLAG_ENABLE_BOOT        = 1UL<UL224,16566
        NX_SDMMC_CMDFLAG_CCS_EXPECTED 225,16639
        NX_SDMMC_CMDFLAG_CCS_EXPECTED       = 1UL<UL225,16639
        NX_SDMMC_CMDFLAG_READ_CEATA 226,16713
        NX_SDMMC_CMDFLAG_READ_CEATA         = 1UL<UL226,16713
        NX_SDMMC_CMDFLAG_UPDATECLKONLY 227,16785
        NX_SDMMC_CMDFLAG_UPDATECLKONLY      = 1UL<UL227,16785
        NX_SDMMC_CMDFLAG_CARD_NUMBER 234,17628
        NX_SDMMC_CMDFLAG_CARD_NUMBER        = 1UL<UL234,17628
        NX_SDMMC_CMDFLAG_SENDINIT 235,17709
        NX_SDMMC_CMDFLAG_SENDINIT           = 1UL<UL235,17709
        NX_SDMMC_CMDFLAG_STOPABORT 240,18325
        NX_SDMMC_CMDFLAG_STOPABORT          = 1UL<UL240,18325
        NX_SDMMC_CMDFLAG_WAITPRVDAT 245,18953
        NX_SDMMC_CMDFLAG_WAITPRVDAT         = 1UL<UL245,18953
        NX_SDMMC_CMDFLAG_SENDAUTOSTOP 248,19333
        NX_SDMMC_CMDFLAG_SENDAUTOSTOP       = 1UL<UL248,19333
        NX_SDMMC_CMDFLAG_BLOCK 258,20496
        NX_SDMMC_CMDFLAG_BLOCK              = 0UL<UL258,20496
        NX_SDMMC_CMDFLAG_STREAM 259,20632
        NX_SDMMC_CMDFLAG_STREAM             = 1UL<UL259,20632
        NX_SDMMC_CMDFLAG_TXDATA 260,20769
        NX_SDMMC_CMDFLAG_TXDATA             = 3UL<UL260,20769
        NX_SDMMC_CMDFLAG_RXDATA 261,20901
        NX_SDMMC_CMDFLAG_RXDATA             = 1UL<UL261,20901
        NX_SDMMC_CMDFLAG_CHKRSPCRC 262,21034
        NX_SDMMC_CMDFLAG_CHKRSPCRC          = 1UL<UL262,21034
        NX_SDMMC_CMDFLAG_SHORTRSP 266,21471
        NX_SDMMC_CMDFLAG_SHORTRSP           = 1UL<UL266,21471
        NX_SDMMC_CMDFLAG_LONGRSP 267,21630
        NX_SDMMC_CMDFLAG_LONGRSP            = 3UL<UL267,21630
        NX_SDMMC_CMDFSM_IDLE 273,21883
        NX_SDMMC_CMDFSM_SENDINIT 274,21942
        NX_SDMMC_CMDFSM_TXCMDSTART 275,22015
        NX_SDMMC_CMDFSM_TXCMDTX 276,22089
        NX_SDMMC_CMDFSM_TXCMDINDEXARG 277,22161
        NX_SDMMC_CMDFSM_TXCMDCRC7 278,22238
        NX_SDMMC_CMDFSM_TXCMDEND 279,22308
        NX_SDMMC_CMDFSM_RXRSPSTART 280,22381
        NX_SDMMC_CMDFSM_RXRSPIRQ 281,22457
        NX_SDMMC_CMDFSM_RXRSPTX 282,22536
        NX_SDMMC_CMDFSM_TXRSPCMDIDX 283,22609
        NX_SDMMC_CMDFSM_RXRSPDATA 284,22689
        NX_SDMMC_CMDFSM_RXRSPCRC7 285,22760
        NX_SDMMC_CMDFSM_RXRSPEND 286,22831
        NX_SDMMC_CMDFSM_CMDWAITNCC 287,22905
        NX_SDMMC_CMDFSM_WAIT 288,22981
    } NX_SDMMC_CMDFSM;289,23072
        NX_SDMMC_CLOCK_SHIFT_0 294,23159
        NX_SDMMC_CLOCK_SHIFT_90 295,23204
        NX_SDMMC_CLOCK_SHIFT_180 296,23249
        NX_SDMMC_CLOCK_SHIFT_270 297,23294
    } NX_SDMMC_CLKSHIFT;298,23338
		NX_SDMMC_CLOCK_SOURCE_0	302,23381
		NX_SDMMC_CLOCK_SOURCE_1	303,23414
		NX_SDMMC_CLOCK_SOURCE_2	304,23447
		NX_SDMMC_CLOCK_SOURCE_3	305,23480
	} NX_SDMMC_CLOCK_SOURCE;306,23513
#define NX_SDMMC_MAX_BIU_DATASIZE 311,23735

prototype/module/nx_rtc.c,1533
static	struct NX_RTC_RegisterSet *__g_pRegister __g_pRegister24,660
CBOOL	NX_RTC_Initialize(35,1111
U32		NX_RTC_GetNumberOfModule(53,1428
U32		NX_RTC_GetPhysicalAddress(65,1770
U32		NX_RTC_GetSizeOfRegisterSet(75,2037
void	NX_RTC_SetBaseAddress(86,2330
void*	NX_RTC_GetBaseAddress(97,2649
CBOOL	NX_RTC_OpenModule(108,2977
CBOOL	NX_RTC_CloseModule(119,3292
CBOOL	NX_RTC_CheckBusy(130,3598
CBOOL	NX_RTC_CanPowerDown(141,4017
S32		NX_RTC_GetInterruptNumber(159,4413
void	NX_RTC_SetInterruptEnable(174,5017
CBOOL	NX_RTC_GetInterruptEnable(203,5997
void	NX_RTC_SetInterruptEnable32(219,6595
U32		NX_RTC_GetInterruptEnable32(242,7319
CBOOL	NX_RTC_GetInterruptPending(261,7995
U32		NX_RTC_GetInterruptPending32(278,8572
void	NX_RTC_ClearInterruptPending(293,8979
void	NX_RTC_ClearInterruptPending32(314,9637
void	NX_RTC_SetInterruptEnableAll(335,10265
CBOOL	NX_RTC_GetInterruptEnableAll(360,10939
CBOOL	NX_RTC_GetInterruptPendingAll(378,11383
void	NX_RTC_ClearInterruptPendingAll(395,11699
S32		NX_RTC_GetInterruptPendingNumber(412,12182
void		NX_RTC_SetAlarmCounter(440,13149
U32		NX_RTC_GetAlarmCounter(454,13542
CBOOL	NX_RTC_IsBusyAlarmCounter(466,13993
void	NX_RTC_SetRTCCounter(491,15026
U32		NX_RTC_GetRTCCounter(505,15432
CBOOL	NX_RTC_IsBusyRTCCounter(517,15885
void NX_RTC_SetOscSel(525,16065
void	NX_RTC_SetRTCCounterWriteEnable(548,17151
void				NX_RTC_SetRestDelay(574,17826
NX_RTC_RESETDELAY	NX_RTC_GetRestDelay(588,18261
void  NX_RTC_SetScratch(596,18414
U32   NX_RTC_GetScratch(602,18534

prototype/module/nx_spdiftx.h,1851
#define _NX_SPDIFTX_H18,610
struct NX_SPDIFTX_RegisterSet33,1088
	volatile U32 SPDIF_CLKCON;35,1120
	volatile U32 SPDIF_CON;36,1192
	volatile U32 SPDIF_BSTAS;37,1256
	volatile U32 SPDIF_CSTAS;38,1326
	volatile U32 SPDIF_DAT;39,1398
	volatile U32 SPDIF_CNT;40,1469
	volatile U32 SPDIF_BSTAS_SHD;41,1543
	volatile U32 SPDIF_CNT_SHD;42,1624
	volatile U32 USERBIT1;43,1708
	volatile U32 USERBIT2;44,1774
	volatile U32 USERBIT3;45,1841
	volatile U32 USERBIT1_SHD;46,1908
	volatile U32 USERBIT2_SHD;47,1982
	volatile U32 USERBIT3_SHD;48,2056
	volatile U32 VERSION_INFO;49,2130
	NX_SPDIFTX_INTERNAL_CLK 58,2392
	NX_SPDIFTX_EXTERNAL_CLK 59,2422
} NX_SPDIFTX_MCLK;60,2451
	NX_SPDIFTX_TRIGGER_0DEPTH 64,2487
	NX_SPDIFTX_TRIGGER_1DEPTH 65,2520
	NX_SPDIFTX_TRIGGER_4DEPTH 66,2553
	NX_SPDIFTX_TRIGGER_6DEPTH 67,2586
	NX_SPDIFTX_TRIGGER_10DEPTH 68,2619
	NX_SPDIFTX_TRIGGER_12DEPTH 69,2652
	NX_SPDIFTX_TRIGGER_14DEPTH 70,2685
	NX_SPDIFTX_TRIGGER_15DEPTH	71,2718
} NX_SPDIFTX_TRIGGER_LEVEL;73,2751
	NX_SPDIFTX_MODE_DMA	77,2795
	NX_SPDIFTX_MODE_POLLING	78,2823
	NX_SPDIFTX_MODE_INTERRUPT	79,2854
} NX_SPDIFTX_TRANSFER_MODE;80,2885
	NX_SPDIFTX_SAMPLE_256FS 84,2929
	NX_SPDIFTX_SAMPLE_384FS 85,2959
	NX_SPDIFTX_SAMPLE_512FS 86,2989
} NX_SPIDFTX_MCLK_SAMPLE;87,3018
	NX_SPDIFTX_DATA_BIT_16	91,3060
	NX_SPDIFTX_DATA_BIT_20	92,3089
	NX_SPDIFTX_DATA_BIT_24	93,3118
} NX_SPDIFTX_DATA_BIT;94,3146
	NX_SPDIFTX_FFLV_INTR_EN	98,3177
	NX_SPDIFTX_USDA_INTR_EN	99,3250
	NX_SPDIFTX_BFEM_INTR_EN	100,3322
	NX_SPDIFTX_STED_INTR_EN	101,3396
	NX_SPDIFTX_FFLV_INTR_PD	106,3479
	NX_SPDIFTX_USDA_INTR_PD	107,3553
	NX_SPDIFTX_BFEM_INTR_PD	108,3626
	NX_SPDIFTX_STED_INTR_PD	109,3701
	NX_SPDIFTX_BIG_ENDIAN	114,3793
	NX_SPDIFTX_4BYTE_SWAP	115,3839
	NX_SPDIFTX_3BYTE_SWAP	116,3885
	NX_SPDIFTX_2BYTE_SWAP	117,3931
} NX_SPDIFTX_SWAP;119,3979

prototype/module/nx_lvds.c,1403
static inline unsigned int pow(28,720
static	NX_LVDS_RegisterSet *__g_pRegister[__g_pRegister37,843
CBOOL	NX_LVDS_Initialize(59,1585
U32		NX_LVDS_GetNumberOfModule(84,2103
U32		NX_LVDS_GetSizeOfRegisterSet(98,2527
void	NX_LVDS_SetBaseAddress(113,2988
void*	NX_LVDS_GetBaseAddress(129,3558
U32		NX_LVDS_GetPhysicalAddress(145,4114
CBOOL	NX_LVDS_OpenModule(166,4786
CBOOL	NX_LVDS_CloseModule(184,5419
CBOOL	NX_LVDS_CheckBusy(201,6042
U32 NX_LVDS_GetResetNumber 219,6540
CBOOL NX_LVDS_InitRegTest(236,7067
void NX_LVDS_SetLVDSCTRL0(379,11462
void NX_LVDS_SetLVDSCTRL1(390,11758
void NX_LVDS_SetLVDSCTRL2(401,12054
void NX_LVDS_SetLVDSCTRL3(411,12349
void NX_LVDS_SetLVDSCTRL4(421,12644
void NX_LVDS_SetLVDSTMODE0(433,12941
void NX_LVDS_SetLVDSLOC0	445,13240
void NX_LVDS_SetLVDSLOC1	455,13543
void NX_LVDS_SetLVDSLOC2	466,13847
void NX_LVDS_SetLVDSLOC3	477,14151
void NX_LVDS_SetLVDSLOC4	488,14455
void NX_LVDS_SetLVDSLOC5	499,14759
void NX_LVDS_SetLVDSLOC6	510,15063
void NX_LVDS_SetLVDSLOCMASK0 521,15367
void NX_LVDS_SetLVDSLOCMASK1 532,15677
void NX_LVDS_SetLVDSLOCPOL0 543,15987
void NX_LVDS_SetLVDSLOCPOL1 554,16296
void NX_LVDS_SetLVDSDUMMY 573,16804
U32 NX_LVDS_GetLVDSDUMMY 586,17210
U32 NX_LVDS_GetLVDSCTRL0(603,17566
U32 NX_LVDS_GetLVDSCTRL1(615,17850
U32 NX_LVDS_GetLVDSCTRL2(626,18133
U32 NX_LVDS_GetLVDSCTRL3(637,18416
U32 NX_LVDS_GetLVDSCTRL4(648,18699

prototype/module/nx_ecid.h,848
#define __NX_ECID_H__18,571
    struct  NX_ECID_RegisterSet33,902
        volatile U32 ECID[ECID35,940
        volatile U8  CHIPNAME[CHIPNAME36,1023
        volatile U32 RESERVED;37,1104
        volatile U32 GUID0;38,1182
        volatile U16 GUID1;39,1260
        volatile U16 GUID2;40,1338
        volatile U8  GUID3[GUID341,1416
        volatile U32 EC[EC42,1502
        U32 GUID0;47,1652
        U16 GUID1;48,1671
        U16 GUID2;49,1690
        U8  GUID3[GUID350,1709
    } NX_GUID;51,1731
    enum CS 54,1828
        CS_DISABLE 55,1842
        CS_ENABLE 56,1866
    enum SIGDEV 59,1897
        SIGDEV_DISABLE 60,1915
        SIGDEV_ENABLE 61,1943
    enum FSET 64,1978
        FSET_DISABLE 65,1994
        FSET_ENABLE 66,2020
    enum PRCHG 69,2053
        PRCHG_DISABLE 70,2070
        PRCHG_ENABLE 71,2097

prototype/module/nx_mipi.c,2617
static	NX_MIPI_RegisterSet *__g_pRegister[__g_pRegister21,633
NX_CASSERT( (&(((NX_MIPI_RegisterSet*)0)->DSIM_STATUS)DSIM_STATUS23,700
NX_CASSERT( (&(((NX_MIPI_RegisterSet*)0)->MIPI_CSIS_PKTDATA[MIPI_CSIS_PKTDATA24,776
CBOOL  NX_MIPI_SmokeTest 31,1048
CBOOL	NX_MIPI_Initialize(70,2528
U32		NX_MIPI_GetNumberOfModule(90,2970
U32		NX_MIPI_GetSizeOfRegisterSet(101,3227
void	NX_MIPI_SetBaseAddress(112,3515
void*	NX_MIPI_GetBaseAddress(124,3912
U32		NX_MIPI_GetPhysicalAddress(136,4296
CBOOL	NX_MIPI_OpenModule(153,4784
CBOOL	NX_MIPI_CloseModule(200,7320
CBOOL	NX_MIPI_CheckBusy(214,7763
U32 NX_MIPI_GetClockNumber 229,8177
U32 NX_MIPI_GetResetNumber 248,8768
#define __NX_MIPI_VALID_CSI_INTMASK__ 267,9503
#define __NX_MIPI_VALID_DSI_INTMASK__ 268,9553
U32 	NX_MIPI_GetInterruptNumber(276,9840
void	NX_MIPI_SetInterruptEnable(296,10660
CBOOL	NX_MIPI_GetInterruptEnable(335,11944
CBOOL	NX_MIPI_GetInterruptPending(361,12902
void	NX_MIPI_ClearInterruptPending(393,13931
void	NX_MIPI_SetInterruptEnableAll(421,14811
CBOOL	NX_MIPI_GetInterruptEnableAll(450,15699
CBOOL	NX_MIPI_GetInterruptPendingAll(467,16332
void	NX_MIPI_ClearInterruptPendingAll(493,17041
S32		NX_MIPI_GetInterruptPendingNumber(511,17775
#define WRITEREG(552,18480
void  NX_MIPI_CSI_SetSize 557,18827
void  NX_MIPI_CSI_SetFormat(576,19621
void  NX_MIPI_CSI_SetInterleaveMode(596,20357
void  NX_MIPI_CSI_SetTimingControl(613,21230
void  NX_MIPI_CSI_SetInterleaveChannel(637,22152
void  NX_MIPI_CSI_EnableDecompress 659,22968
void  NX_MIPI_CSI_SetPrediction 670,23338
void  NX_MIPI_CSI_SetYUV422Layout 688,24037
void  NX_MIPI_CSI_SetParallelDataAlignment32 706,24755
void  NX_MIPI_CSI_SetRGBLayout 725,25517
void  NX_MIPI_CSI_SetVCLK(743,26214
void  NX_MIPI_CSI_SoftwareReset 761,26908
void  NX_MIPI_CSI_SetEnable 771,27216
void  NX_MIPI_CSI_SetPhy(783,27662
U32   NX_MIPI_CSI_GetVersion 815,29126
void  NX_MIPI_CSI_GetCurrentState(825,29444
U32   NX_MIPI_CSI_GetNonImageData(852,31293
void  NX_MIPI_CSI_GetStatus(862,31637
void  NX_MIPI_DSI_GetStatus(903,33204
void  NX_MIPI_DSI_SoftwareReset 936,34400
void  NX_MIPI_DSI_SetClock 952,34836
void  NX_MIPI_DSI_SetTimeout(984,36367
void  NX_MIPI_DSI_SetConfigVideoMode 999,36839
void  NX_MIPI_DSI_SetConfigCommandMode(1065,39969
void  NX_MIPI_DSI_SetEscapeMode(1088,40935
void  NX_MIPI_DSI_RemoteResetTrigger(1105,41611
void  NX_MIPI_DSI_SetULPS(1118,42013
void  NX_MIPI_DSI_SetSize 1181,43050
void  NX_MIPI_DSI_SetEnable(1196,43519
void  NX_MIPI_DSI_SetPhy(1206,43847
void  NX_MIPI_DSI_SetPLL(1235,44952
void  NX_MIPI_DSI_WritePacket 1278,46530

prototype/module/nx_clkgen.c,1121
struct NX_CLKGEN_RegisterSet* __g_ModuleVariables[__g_ModuleVariables21,679
CBOOL	NX_CLKGEN_Initialize(24,770
U32			NX_CLKGEN_GetNumberOfModule(42,1033
U32 		NX_CLKGEN_GetPhysicalAddress(47,1113
U32			NX_CLKGEN_GetSizeOfRegisterSet(56,1466
void		NX_CLKGEN_SetBaseAddress(61,1562
void*		NX_CLKGEN_GetBaseAddress(69,1810
void	NX_CLKGEN_SetClockBClkMode(77,1973
NX_BCLKMODE	NX_CLKGEN_GetClockBClkMode(104,2623
void	NX_CLKGEN_SetClockPClkMode(126,3147
NX_PCLKMODE	NX_CLKGEN_GetClockPClkMode(163,4252
void	NX_CLKGEN_SetClockSource(195,5340
U32				NX_CLKGEN_GetClockSource(231,6635
void			NX_CLKGEN_SetClockDivisor(259,7746
U32				NX_CLKGEN_GetClockDivisor(294,9000
void			NX_CLKGEN_SetClockDivisorEnable(321,10024
CBOOL			NX_CLKGEN_GetClockDivisorEnable(353,11169
void			NX_CLKGEN_SetClockOutInv(367,11602
CBOOL			NX_CLKGEN_GetClockOutInv(390,12257
CBOOL		NX_CLKGEN_SetInputInv(434,13596
CBOOL		NX_CLKGEN_GetInputInv(458,14215
void		NX_CLKGEN_SetClockOutShift(472,14650
CBOOL		NX_CLKGEN_GetClockOutShift(489,15091
void		NX_CLKGEN_SetClockOutDelay(499,15388
U32			NX_CLKGEN_GetClockOutDelay(516,15834

prototype/module/nx_spdifrx.h,2528
#define _NX_SPDIFRX_H18,638
struct NX_SPDIFRX_RegisterSet33,1116
	volatile U32 SPDIF_CTRL	35,1148
    volatile U32 SPDIF_ENBIRQ	36,1281
    volatile U32 REGUSERA0	37,1423
    volatile U32 REGUSERA1	38,1475
    volatile U32 REGUSERA2	39,1527
    volatile U32 REGUSERA3	40,1579
    volatile U32 REGUSERA4	41,1631
    volatile U32 REGUSERA5	42,1683
    volatile U32 REGUSERB0	43,1735
    volatile U32 REGUSERB1	44,1787
    volatile U32 REGUSERB2	45,1839
    volatile U32 REGUSERB3	46,1891
    volatile U32 REGUSERB4	47,1943
    volatile U32 REGUSERB5	48,1995
    volatile U32 REGSTATA0	49,2047
    volatile U32 REGSTATA1	50,2099
    volatile U32 REGSTATA2	51,2151
    volatile U32 REGSTATA3	52,2203
    volatile U32 REGSTATA4	53,2255
    volatile U32 REGSTATA5	54,2307
    volatile U32 REGSTATB0	55,2359
    volatile U32 REGSTATB1	56,2411
    volatile U32 REGSTATB2	57,2463
    volatile U32 REGSTATB3	58,2515
    volatile U32 REGSTATB4	59,2567
    volatile U32 REGSTATB5	60,2619
	NX_SPDIFRX_SAMPLEOFFSET_8 69,2862
	NX_SPDIFRX_SAMPLEOFFSET_7 70,2894
	NX_SPDIFRX_SAMPLEOFFSET_6 71,2926
	NX_SPDIFRX_SAMPLEOFFSET_5 72,2958
	NX_SPDIFRX_SAMPLEOFFSET_4 73,2990
	NX_SPDIFRX_SAMPLEOFFSET_3 74,3022
	NX_SPDIFRX_SAMPLEOFFSET_2 75,3054
	NX_SPDIFRX_SAMPLEOFFSET_1 76,3086
	NX_SPDIFRX_SAMPLEOFFSET_0 77,3118
} NX_SPDIFRX_SAMPLEOFFSET;79,3151
	NX_SPDIFRX_CTRL_DECODE_ENB	83,3186
	NX_SPDIFRX_CTRL_DMA_SWAP	84,3220
	NX_SPDIFRX_CTRL_DMA_DATAONLY	85,3252
	NX_SPDIFRX_CTRL_ENBCAPUSERSTAT	86,3287
	NX_SPDIFRX_CTRL_SAMPLE_OFFSET	87,3324
	NX_SPDIFRX_CTRL_ENBPHASEDET	88,3368
	NX_SPDIFRX_CTRL_CLR_FIFO	89,3402
	NX_SPDIFRX_CTRL_LOCK	90,3434
	NX_SPDIFRX_CTRL_FILLREGUSERINV 91,3464
	NX_SPDIFRX_CTRL_DECRATE	92,3502
	NX_SPDIFRX_CTRL_CPUHEADER	93,3534
	SPDIFRX_INTREN_BLOCK	98,3578
	SPDIFRX_INTREN_BLOCK	= 1UL<UL98,3578
	SPDIFRX_INTREN_PARITY	99,3610
	SPDIFRX_INTREN_PARITY	= 1UL<UL99,3610
	SPDIFRX_INTREN_ERROR	100,3643
	SPDIFRX_INTREN_ERROR	= 1UL<UL100,3643
	SPDIFRX_INTREN_LOCK	101,3675
	SPDIFRX_INTREN_LOCK		= 1UL<UL101,3675
	SPDIFRX_PEND_BLOCK	102,3707
	SPDIFRX_PEND_BLOCK		= 1UL<UL102,3707
	SPDIFRX_PEND_PARITY	103,3738
	SPDIFRX_PEND_PARITY		= 1UL<UL103,3738
	SPDIFRX_PEND_ERROR	104,3770
	SPDIFRX_PEND_ERROR		= 1UL<UL104,3770
	SPDIFRX_PEND_LOCK	105,3801
	SPDIFRX_PEND_LOCK		= 1UL<UL105,3801
	SPDIFRX_STAT_DMAREQ	111,3900
	SPDIFRX_STAT_DMAACK	112,3927
	SPDIFRX_STAT_FIFOEmpty	113,3954
	SPDIFRX_STAT_FIFOFull	114,3983
	SPDIFRX_STAT_WrCnt	115,4011
	SPDIFRX_STAT_RdCnt	116,4037

prototype/module/nx_dpc.h,6551
#define __NX_DPC_H__18,598
	struct	NX_DPC_RegisterSet33,924
		volatile U32 DPCHTOTAL	36,1031
		volatile U32 DPCHSWIDTH	37,1113
		volatile U32 DPCHASTART	38,1194
		volatile U32 DPCHAEND	39,1283
		volatile U32 DPCVTOTAL	40,1368
		volatile U32 DPCVSWIDTH	41,1448
		volatile U32 DPCVASTART	42,1527
		volatile U32 DPCVAEND	43,1614
		volatile U32 DPCCTRL0	44,1697
		volatile U32 DPCCTRL1	45,1764
		volatile U32 DPCEVTOTAL	46,1831
		volatile U32 DPCEVSWIDTH	47,1923
		volatile U32 DPCEVASTART	48,2013
		volatile U32 DPCEVAEND	49,2111
		volatile U32 DPCCTRL2	50,2206
		volatile U32 DPCVSEOFFSET	51,2273
		volatile U32 DPCVSSOFFSET	52,2358
		volatile U32 DPCEVSEOFFSET	53,2445
		volatile U32 DPCEVSSOFFSET	54,2542
		volatile U32 DPCDELAY0	55,2641
		volatile U32 DPCUPSCALECON0 56,2707
		volatile U32 DPCUPSCALECON1 57,2792
		volatile U32 DPCUPSCALECON2 58,2877
		volatile U32 DPCRNUMGENCON0 60,3056
		volatile U32 DPCRNUMGENCON1 61,3165
		volatile U32 DPCRNUMGENCON2 62,3274
	    volatile U32 DPCRNDCONFORMULA_L;63,3383
	    volatile U32 DPCRNDCONFORMULA_H;64,3441
		volatile U32 DPCFDTAddr 65,3499
		volatile U32 DPCFRDITHERVALUE;66,3601
		volatile U32 DPCFGDITHERVALUE;67,3705
		volatile U32 DPCFBDITHERVALUE;68,3811
        volatile U32 DPCDELAY1 69,3909
        volatile U32 DPCMPUTIME0 70,3993
        volatile U32 DPCMPUTIME1 71,4097
        volatile U32 DPCMPUWRDATAL 72,4158
        volatile U32 DPCMPUINDEX 73,4219
        volatile U32 DPCMPUSTATUS 74,4280
        volatile U32 DPCMPUDATAH 75,4341
        volatile U32 DPCMPURDATAL 76,4402
        volatile U32 DPCDummy12 77,4463
        volatile U32 DPCCMDBUFFERDATAL;78,4523
        volatile U32 DPCCMDBUFFERDATAH;79,4584
        volatile U32 DPCPOLCTRL 80,4645
        volatile U32 DPCPADPOSITION[DPCPADPOSITION81,4706
        volatile U32 DPCRGBMASK[DPCRGBMASK82,4792
        volatile U32 DPCRGBSHIFT 83,4866
        volatile U32 DPCDATAFLUSH 84,4927
		volatile U32 DPCCLKENB	87,5076
		volatile U32 DPCCLKGEN[DPCCLKGEN88,5156
		NX_DPC_INT_VSYNC 98,5555
		NX_DPC_FORMAT_RGB555	104,5662
		NX_DPC_FORMAT_RGB555		= 0UL,UL104,5662
		NX_DPC_FORMAT_RGB565	105,5712
		NX_DPC_FORMAT_RGB565		= 1UL,UL105,5712
		NX_DPC_FORMAT_RGB666	106,5762
		NX_DPC_FORMAT_RGB666		= 2UL,UL106,5762
		NX_DPC_FORMAT_RGB666B	107,5812
		NX_DPC_FORMAT_RGB666B		= 18UL,UL107,5812
		NX_DPC_FORMAT_RGB888	109,5865
		NX_DPC_FORMAT_RGB888		= 3UL,UL109,5865
		NX_DPC_FORMAT_MRGB555A	110,5915
		NX_DPC_FORMAT_MRGB555A		= 4UL,UL110,5915
		NX_DPC_FORMAT_MRGB555B	111,5969
		NX_DPC_FORMAT_MRGB555B		= 5UL,UL111,5969
		NX_DPC_FORMAT_MRGB565	112,6023
		NX_DPC_FORMAT_MRGB565		= 6UL,UL112,6023
		NX_DPC_FORMAT_MRGB666	113,6075
		NX_DPC_FORMAT_MRGB666		= 7UL,UL113,6075
		NX_DPC_FORMAT_MRGB888A	114,6127
		NX_DPC_FORMAT_MRGB888A		= 8UL,UL114,6127
		NX_DPC_FORMAT_MRGB888B	115,6181
		NX_DPC_FORMAT_MRGB888B		= 9UL,UL115,6181
		NX_DPC_FORMAT_CCIR656	116,6235
		NX_DPC_FORMAT_CCIR656		= 10UL,UL116,6235
		NX_DPC_FORMAT_CCIR601A	117,6299
		NX_DPC_FORMAT_CCIR601A		= 12UL,UL117,6299
		NX_DPC_FORMAT_CCIR601B	118,6352
		NX_DPC_FORMAT_CCIR601B		= 13UL,UL118,6352
		NX_DPC_FORMAT_SRGB888	119,6405
		NX_DPC_FORMAT_SRGB888		= 14UL,UL119,6405
		NX_DPC_FORMAT_SRGBD8888	120,6458
		NX_DPC_FORMAT_SRGBD8888		= 15UL,UL120,6458
		NX_DPC_FORMAT_4096COLOR	121,6515
		NX_DPC_FORMAT_4096COLOR		= 1UL,UL121,6515
		NX_DPC_FORMAT_16GRAY	122,6572
		NX_DPC_FORMAT_16GRAY		= 3UL	UL122,6572
	}	NX_DPC_FORMAT;124,6629
		NX_DPC_YCORDER_CbYCrY	129,6730
		NX_DPC_YCORDER_CbYCrY		= 0UL,UL129,6730
		NX_DPC_YCORDER_CrYCbY	130,6780
		NX_DPC_YCORDER_CrYCbY		= 1UL,UL130,6780
		NX_DPC_YCORDER_YCbYCr	131,6830
		NX_DPC_YCORDER_YCbYCr		= 2UL,UL131,6830
		NX_DPC_YCORDER_YCrYCb	132,6880
		NX_DPC_YCORDER_YCrYCb		= 3UL	UL132,6880
	}	NX_DPC_YCORDER;134,6930
		NX_DPC_PADCLK_VCLK	139,7001
		NX_DPC_PADCLK_VCLK		= 0UL,UL139,7001
		NX_DPC_PADCLK_VCLK2	140,7040
		NX_DPC_PADCLK_VCLK2		= 1UL,UL140,7040
		NX_DPC_PADCLK_VCLK3	141,7081
		NX_DPC_PADCLK_VCLK3		= 2UL	UL141,7081
	}	NX_DPC_PADCLK;143,7122
		NX_DPC_DITHER_BYPASS	148,7191
		NX_DPC_DITHER_BYPASS	= 0UL,UL148,7191
		NX_DPC_DITHER_4BIT	149,7239
		NX_DPC_DITHER_4BIT		= 1UL,UL149,7239
		NX_DPC_DITHER_5BIT	150,7294
		NX_DPC_DITHER_5BIT		= 2UL,UL150,7294
		NX_DPC_DITHER_6BIT	151,7349
		NX_DPC_DITHER_6BIT		= 3UL	UL151,7349
	}	NX_DPC_DITHER;153,7404
		NX_DPC_VBS_NTSC_M	158,7479
		NX_DPC_VBS_NTSC_M		= 0UL,UL158,7479
		NX_DPC_VBS_NTSC_N	159,7536
		NX_DPC_VBS_NTSC_N		= 1UL,UL159,7536
		NX_DPC_VBS_NTSC_443	160,7590
		NX_DPC_VBS_NTSC_443		= 2UL,UL160,7590
		NX_DPC_VBS_PAL_M	161,7648
		NX_DPC_VBS_PAL_M		= 3UL,UL161,7648
		NX_DPC_VBS_PAL_N	162,7704
		NX_DPC_VBS_PAL_N		= 4UL,UL162,7704
		NX_DPC_VBS_PAL_BGHI	163,7765
		NX_DPC_VBS_PAL_BGHI		= 5UL,UL163,7765
		NX_DPC_VBS_PSEUDO_PAL	164,7827
		NX_DPC_VBS_PSEUDO_PAL	= 6UL,UL164,7827
		NX_DPC_VBS_PSEUDO_NTSC	165,7887
		NX_DPC_VBS_PSEUDO_NTSC	= 7UL	UL165,7887
	}	NX_DPC_VBS;167,7949
		NX_DPC_BANDWIDTH_LOW	172,8024
		NX_DPC_BANDWIDTH_LOW		= 0UL,UL172,8024
		NX_DPC_BANDWIDTH_MEDIUM	173,8074
		NX_DPC_BANDWIDTH_MEDIUM		= 1UL,UL173,8074
		NX_DPC_BANDWIDTH_HIGH	174,8130
		NX_DPC_BANDWIDTH_HIGH		= 2UL	UL174,8130
	}	NX_DPC_BANDWIDTH;176,8182
    PROGRESSIVE 298,13942
    INTERLACE 299,13971
}SYNCGENMODE;SYNCGENMODE300,13999
	POLARITY_ACTIVEHIGH 304,14029
	POLARITY_ACTIVELOW 305,14073
}POLARITY;POLARITY306,14118
	OUTPUTFORMAT_RGB555 310,14145
	OUTPUTFORMAT_RGB565 311,14203
	OUTPUTFORMAT_RGB666 312,14262
	OUTPUTFORMAT_RGB888 313,14323
	OUTPUTFORMAT_MRGB555A 314,14385
	OUTPUTFORMAT_MRGB555B 315,14421
	OUTPUTFORMAT_MRGB565 316,14457
	OUTPUTFORMAT_MRGB666 317,14493
	OUTPUTFORMAT_MRGB888A 318,14529
	OUTPUTFORMAT_MRGB888B 319,14565
	OUTPUTFORMAT_BGR555 320,14601
	OUTPUTFORMAT_BGR565 321,14637
	OUTPUTFORMAT_BGR666 322,14673
	OUTPUTFORMAT_BGR888 323,14709
	OUTPUTFORMAT_MBGR555A 324,14745
	OUTPUTFORMAT_MBGR555B 325,14781
	OUTPUTFORMAT_MBGR565 326,14817
	OUTPUTFORMAT_MBGR666 327,14853
	OUTPUTFORMAT_MBGR888A 328,14889
	OUTPUTFORMAT_MBGR888B 329,14925
	OUTPUTFORMAT_CCIR656 330,14961
	OUTPUTFORMAT_CCIR601_8 331,14997
	OUTPUTFORMAT_CCIR601_16A=332,15033
	OUTPUTFORMAT_CCIR601_16B=333,15069
	OUTPUTFORMAT_SRGB888	334,15105
	OUTPUTFORMAT_SRGBD8888	335,15138
}OUTPUTFORMAT;OUTPUTFORMAT336,15172
    PADVCLK 340,15203
    PADVCLK2 341,15270
    PADVCLK3 342,15342
}OUTPADCLKSEL;OUTPADCLKSEL343,15413
	QMODE_220 347,15444
	QMODE_256 348,15487
}QMODE;QMODE349,15529

prototype/module/nx_mipi.h,10185
#define __NX_MIPI_H__20,602
#define NX_MIPI_NUMBEROF_CSI_CHANNELS 29,700
	volatile U32 CSIS_CONTROL 41,1070
	volatile U32 CSIS_DPHYCTRL 42,1393
	volatile U32 CSIS_CONFIG_CH0;43,1637
	volatile U32 CSIS_DPHYSTS 44,1837
	volatile U32 CSIS_INTMSK 45,1946
	volatile U32 CSIS_INTSRC 46,2055
	volatile U32 CSIS_CTRL2 47,2164
	volatile U32 CSIS_VERSION 48,2384
	volatile U32 CSIS_DPHYCTRL_0;49,2493
	volatile U32 CSIS_DPHYCTRL_1;50,2647
	volatile U32 __Reserved0 51,2819
	volatile U32 CSIS_RESOL_CH0 52,2926
	volatile U32 __Reserved1 53,3068
	volatile U32 __Reserved2 54,3177
	volatile U32 SDW_CONFIG_CH0 55,3286
	volatile U32 SDW_RESOL_CH0 56,3496
	volatile U32 CSIS_CONFIG_CH1;57,3642
	volatile U32 CSIS_RESOL_CH1 58,3846
	volatile U32 SDW_CONFIG_CH1 59,3990
	volatile U32 SDW_RESOL_CH1 60,4204
	volatile U32 CSIS_CONFIG_CH2;61,4352
	volatile U32 CSIS_RESOL_CH2 62,4559
	volatile U32 SDW_CONFIG_CH2 63,4703
	volatile U32 SDW_RESOL_CH2 64,4920
	volatile U32 CSIS_CONFIG_CH3;65,5068
	volatile U32 CSIS_RESOL_CH3 66,5275
	volatile U32 SDW_CONFIG_CH3 67,5419
	volatile U32 SDW_RESOL_3 68,5636
	volatile U32 DSIM_STATUS 72,5850
	volatile U32 DSIM_SWRST 73,5961
	volatile U32 DSIM_CLKCTRL 74,6072
	volatile U32 DSIM_TIMEOUT 75,6183
	volatile U32 DSIM_CONFIG 76,6294
	volatile U32 DSIM_ESCMODE 77,6405
	volatile U32 DSIM_MDRESOL 78,6516
	volatile U32 DSIM_MVPORCH 79,6627
	volatile U32 DSIM_MHPORCH 80,6738
	volatile U32 DSIM_MSYNC 81,6849
	volatile U32 DSIM_SDRESOL 82,6960
	volatile U32 DSIM_INTSRC 83,7071
	volatile U32 DSIM_INTMSK 84,7182
	volatile U32 DSIM_PKTHDR 85,7293
	volatile U32 DSIM_PAYLOAD 86,7404
	volatile U32 DSIM_RXFIFO 87,7515
	volatile U32 DSIM_FIFOTHLD 88,7626
	volatile U32 DSIM_FIFOCTRL 89,7737
	volatile U32 DSIM_MEMACCHR 90,7848
	volatile U32 DSIM_PLLCTRL 91,7959
	volatile U32 DSIM_PLLTMR 92,8157
	volatile U32 DSIM_PHYACCHR 93,8268
	volatile U32 DSIM_PHYACCHR1 94,8323
} NX_MIPI_RegisterSet;107,9484
	NX_MIPI_CSI_FORMAT_YUV420_8 117,9804
	NX_MIPI_CSI_FORMAT_YUV420_8   = 0x18,x18117,9804
	NX_MIPI_CSI_FORMAT_YUV420_10 118,9860
	NX_MIPI_CSI_FORMAT_YUV420_10  = 0x19,x19118,9860
	NX_MIPI_CSI_FORMAT_YUV420_8L 119,9917
	NX_MIPI_CSI_FORMAT_YUV420_8L  = 0x1A,x1A119,9917
	NX_MIPI_CSI_FORMAT_YUV420_8C 120,9980
	NX_MIPI_CSI_FORMAT_YUV420_8C  = 0x1C,x1C120,9980
	NX_MIPI_CSI_FORMAT_YUV420_10C 121,10041
	NX_MIPI_CSI_FORMAT_YUV420_10C = 0x1D,x1D121,10041
	NX_MIPI_CSI_FORMAT_YUV422_8 122,10103
	NX_MIPI_CSI_FORMAT_YUV422_8   = 0x1E,x1E122,10103
	NX_MIPI_CSI_FORMAT_YUV422_10 123,10159
	NX_MIPI_CSI_FORMAT_YUV422_10  = 0x1F,x1F123,10159
	NX_MIPI_CSI_FORMAT_RGB565 124,10216
	NX_MIPI_CSI_FORMAT_RGB565     = 0x22,x22124,10216
	NX_MIPI_CSI_FORMAT_RGB666 125,10265
	NX_MIPI_CSI_FORMAT_RGB666     = 0x23,x23125,10265
	NX_MIPI_CSI_FORMAT_RGB888 126,10314
	NX_MIPI_CSI_FORMAT_RGB888     = 0x24,x24126,10314
	NX_MIPI_CSI_FORMAT_RAW6 127,10363
	NX_MIPI_CSI_FORMAT_RAW6       = 0x28,x28127,10363
	NX_MIPI_CSI_FORMAT_RAW7 128,10410
	NX_MIPI_CSI_FORMAT_RAW7       = 0x29,x29128,10410
	NX_MIPI_CSI_FORMAT_RAW8 129,10457
	NX_MIPI_CSI_FORMAT_RAW8       = 0x2A,x2A129,10457
	NX_MIPI_CSI_FORMAT_RAW10 130,10504
	NX_MIPI_CSI_FORMAT_RAW10      = 0x2B,x2B130,10504
	NX_MIPI_CSI_FORMAT_RAW12 131,10552
	NX_MIPI_CSI_FORMAT_RAW12      = 0x2C,x2C131,10552
	NX_MIPI_CSI_FORMAT_RAW14 132,10600
	NX_MIPI_CSI_FORMAT_RAW14      = 0x2D,x2D132,10600
	NX_MIPI_CSI_FORMAT_User0 133,10648
	NX_MIPI_CSI_FORMAT_User0      = 0x30,x30133,10648
	NX_MIPI_CSI_FORMAT_User1 134,10705
	NX_MIPI_CSI_FORMAT_User1      = 0x31,x31134,10705
	NX_MIPI_CSI_FORMAT_User2 135,10762
	NX_MIPI_CSI_FORMAT_User2      = 0x32,x32135,10762
	NX_MIPI_CSI_FORMAT_User3 136,10819
	NX_MIPI_CSI_FORMAT_User3      = 0x33,x33136,10819
} NX_MIPI_CSI_FORMAT;137,10876
	NX_MIPI_CSI_INTERLEAVE_CH0 142,11002
	NX_MIPI_CSI_INTERLEAVE_DT 143,11070
	NX_MIPI_CSI_INTERLEAVE_VC 144,11124
	NX_MIPI_CSI_INTERLEAVE_VCDT 145,11184
} NX_MIPI_CSI_INTERLEAVE;146,11253
	NX_MIPI_CSI_PREDICTION_SIMPLE 165,12267
	NX_MIPI_CSI_PREDICTION_NORMAL 166,12343
} NX_MIPI_CSI_PREDICTION;167,12421
	NX_MIPI_CSI_YUV422LAYOUT_HALF 172,12595
	NX_MIPI_CSI_YUV422LAYOUT_FULL 173,12718
} NX_MIPI_CSI_YUV422LAYOUT;174,12861
	NX_MIPI_CSI_RGBLAYOUT_RGB 183,13248
	NX_MIPI_CSI_RGBLAYOUT_BGR 184,13327
} NX_MIPI_CSI_RGBLAYOUT;185,13406
	NX_MIPI_CSI_VCLKSRC_PCLK 190,13546
	NX_MIPI_CSI_VCLKSRC_EXTCLK 191,13619
} NX_MIPI_CSI_VCLKSRC;192,13726
	NX_MIPI_DSI_SYNCMODE_EVENT 291,18544
	NX_MIPI_DSI_SYNCMODE_PULSE 292,18580
} NX_MIPI_DSI_SYNCMODE;293,18643
	NX_MIPI_DSI_FORMAT_COMMAND3 296,18682
	NX_MIPI_DSI_FORMAT_COMMAND8 297,18766
	NX_MIPI_DSI_FORMAT_COMMAND12 298,18850
	NX_MIPI_DSI_FORMAT_COMMAND16 299,18934
	NX_MIPI_DSI_FORMAT_RGB565 300,19018
	NX_MIPI_DSI_FORMAT_RGB666_PACKED 301,19100
	NX_MIPI_DSI_FORMAT_RGB666 302,19182
	NX_MIPI_DSI_FORMAT_RGB888 303,19221
} NX_MIPI_DSI_FORMAT;304,19259
	NX_MIPI_DSI_LPMODE_HS 334,20881
	NX_MIPI_DSI_LPMODE_LP 335,20909
} NX_MIPI_DSI_LPMODE;336,20936
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_20_MHZ 361,21883
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_20_MHZ  = 0x1F4,x1F4361,21883
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_19_MHZ 362,21947
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_19_MHZ  = 0x1DB,x1DB362,21947
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_18_MHZ 363,22011
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_18_MHZ  = 0x1C2,x1C2363,22011
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_17_MHZ 364,22075
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_17_MHZ  = 0x1A9,x1A9364,22075
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_16_MHZ 365,22139
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_16_MHZ  = 0x190,x190365,22139
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_15_MHZ 366,22203
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_15_MHZ  = 0x177,x177366,22203
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_14_MHZ 367,22267
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_14_MHZ  = 0x15E,x15E367,22267
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_13_MHZ 368,22331
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_13_MHZ  = 0x145,x145368,22331
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_12_MHZ 369,22395
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_12_MHZ  = 0x12C,x12C369,22395
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_11_MHZ 370,22459
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_11_MHZ  = 0x113,x113370,22459
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_10_MHZ 371,22523
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_10_MHZ  = 0x0FA,x0FA371,22523
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_9_MHZ 372,22587
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_9_MHZ   = 0x0E1,x0E1372,22587
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_8_MHZ 373,22651
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_8_MHZ   = 0x0C8,x0C8373,22651
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_7_MHZ 374,22715
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_7_MHZ   = 0x0AF,x0AF374,22715
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_6_MHZ 375,22779
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_6_MHZ   = 0x096,x096375,22779
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_5_MHZ 376,22843
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_5_MHZ   = 0x07D,x07D376,22843
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_4_MHZ 377,22907
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_4_MHZ   = 0x064,x064377,22907
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_3_MHZ 378,22971
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_3_MHZ   = 0x04B,x04B378,22971
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_2_MHZ 379,23035
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_2_MHZ   = 0x032,x032379,23035
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_1_MHZ 380,23099
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_1_MHZ   = 0x019,x019380,23099
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_0_10_MHZ=381,23163
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_0_10_MHZ= 0x003,x003381,23163
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_0_01_MHZ=382,23227
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_0_01_MHZ= 0x000 x000382,23227
} NX_MIPI_PHY_B_DPHYCTL;383,23291
	NX_MIPI_RST 485,27864
	NX_MIPI_RST_DSI_I 486,27888
	NX_MIPI_RST_CSI_I 487,27912
	NX_MIPI_RST_PHY_S 488,27936
	NX_MIPI_RST_PHY_M489,27960
	NX_MIPI_INT_CSI_EvenBefore 501,28304
	NX_MIPI_INT_CSI_EvenAfter 502,28411
	NX_MIPI_INT_CSI_OddBefore 503,28517
	NX_MIPI_INT_CSI_OddAfter 504,28623
	NX_MIPI_INT_CSI_FrameStart_CH3 505,28728
	NX_MIPI_INT_CSI_FrameStart_CH2 506,28803
	NX_MIPI_INT_CSI_FrameStart_CH1 507,28878
	NX_MIPI_INT_CSI_FrameStart_CH0 508,28953
	NX_MIPI_INT_CSI_FrameEnd_CH3 509,29028
	NX_MIPI_INT_CSI_FrameEnd_CH2 510,29103
	NX_MIPI_INT_CSI_FrameEnd_CH1 511,29178
	NX_MIPI_INT_CSI_FrameEnd_CH0 512,29253
	NX_MIPI_INT_CSI_ERR_SOT_HS_CH3 513,29328
	NX_MIPI_INT_CSI_ERR_SOT_HS_CH2 514,29409
	NX_MIPI_INT_CSI_ERR_SOT_HS_CH1 515,29490
	NX_MIPI_INT_CSI_ERR_SOT_HS_CH0 516,29571
	NX_MIPI_INT_CSI_ERR_LOST_FS_CH3 517,29652
	NX_MIPI_INT_CSI_ERR_LOST_FS_CH2 518,29746
	NX_MIPI_INT_CSI_ERR_LOST_FS_CH1 519,29840
	NX_MIPI_INT_CSI_ERR_LOST_FS_CH0 520,29934
	NX_MIPI_INT_CSI_ERR_LOST_FE_CH3 521,30028
	NX_MIPI_INT_CSI_ERR_LOST_FE_CH2 522,30120
	NX_MIPI_INT_CSI_ERR_LOST_FE_CH1 523,30212
	NX_MIPI_INT_CSI_ERR_LOST_FE_CH0 524,30304
	NX_MIPI_INT_CSI_ERR_OVER_CH3 525,30396
	NX_MIPI_INT_CSI_ERR_OVER_CH2 526,30482
	NX_MIPI_INT_CSI_ERR_OVER_CH1 527,30568
	NX_MIPI_INT_CSI_ERR_OVER_CH0 528,30654
	NX_MIPI_INT_CSI_ERR_ECC 530,30828
	NX_MIPI_INT_CSI_ERR_CRC 531,30886
	NX_MIPI_INT_CSI_ERR_ID 532,30944
	NX_MIPI_INT_DSI_PllStable 534,31010
	NX_MIPI_INT_DSI_SwRstRelease 535,31096
	NX_MIPI_INT_DSI_SFRPLFifoEmpty 536,31175
	NX_MIPI_INT_DSI_SFRPHFifoEmpty 537,31263
	NX_MIPI_INT_DSI_SyncOverride 538,31356
	NX_MIPI_INT_DSI_BusTurnOver 540,31522
	NX_MIPI_INT_DSI_FrameDone 541,31638
	NX_MIPI_INT_DSI_LpdrTout 544,31943
	NX_MIPI_INT_DSI_TaTout 545,32052
	NX_MIPI_INT_DSI_RxDatDone 547,32211
	NX_MIPI_INT_DSI_RxTE 548,32287
	NX_MIPI_INT_DSI_RxAck 549,32361
	NX_MIPI_INT_DSI_ErrRxECC 550,32436
	NX_MIPI_INT_DSI_ErrRxCRC 551,32529
	NX_MIPI_INT_DSI_ErrEsc3 552,32612
	NX_MIPI_INT_DSI_ErrEsc2 553,32769
	NX_MIPI_INT_DSI_ErrEsc1 554,32926
	NX_MIPI_INT_DSI_ErrEsc0 555,33083
	NX_MIPI_INT_DSI_ErrSync3 556,33240
	NX_MIPI_INT_DSI_ErrSync2 557,33388
	NX_MIPI_INT_DSI_ErrSync1 558,33536
	NX_MIPI_INT_DSI_ErrSync0 559,33684
	NX_MIPI_INT_DSI_ErrControl3 560,33831
	NX_MIPI_INT_DSI_ErrControl2 561,33964
	NX_MIPI_INT_DSI_ErrControl1 562,34097
	NX_MIPI_INT_DSI_ErrControl0 563,34230
	NX_MIPI_INT_DSI_ErrContentLP0 564,34363
	NX_MIPI_INT_DSI_ErrContentLP1 565,34557
} NX_MIPI_INT;566,34751

prototype/module/nx_rstcon.c,417
static struct NX_RSTCON_RegisterSet *__g_pRegister;__g_pRegister19,591
CBOOL	NX_RSTCON_Initialize(22,645
U32  NX_RSTCON_GetPhysicalAddress(34,802
U32	 NX_RSTCON_GetSizeOfRegisterSet(42,1137
void NX_RSTCON_SetBaseAddress(47,1232
void* NX_RSTCON_GetBaseAddress(53,1386
void		NX_RSTCON_SetnRST(58,1460
void		NX_RSTCON_SetRST(69,1791
RSTCON_nRST		NX_RSTCON_GetnRST(80,2120
RSTCON_RST		NX_RSTCON_GetRST(90,2384

prototype/module/nx_hdmi.c,631
U32  HDMI_BaseAddr;26,777
U32  NX_HDMI_GetReg(48,1231
void NX_HDMI_SetReg(60,1461
CBOOL	NX_HDMI_Initialize(82,2117
U32		NX_HDMI_GetNumberOfModule(100,2472
U32		NX_HDMI_GetSizeOfRegisterSet(110,2728
void	NX_HDMI_SetBaseAddress(121,3023
void*	NX_HDMI_GetBaseAddress(133,3389
U32		NX_HDMI_GetPhysicalAddress(145,3760
CBOOL	NX_HDMI_OpenModule(162,4249
CBOOL	NX_HDMI_CloseModule(176,4699
CBOOL	NX_HDMI_CheckBusy(190,5140
U32 NX_HDMI_GetResetNumber 206,5562
U32 	NX_HDMI_GetInterruptNumber(232,6593
#define NX_HDMI_CheckInitReg_MACRO(439,13840
CBOOL NX_HDMI_PHY_InitRegTest(441,14126
CBOOL NX_HDMI_InitRegTest(500,17629

prototype/module/nx_ddrphy.h,4424
#define __NX_DDRPHY_H__18,620
    struct  NX_DDRPHY_RegisterSet33,985
        U32 PHY_CON[PHY_CON35,1025
	struct	NX_DDRPHY_RegisterSet40,1097
		volatile U32 PHY_CON[PHY_CON42,1130
		volatile U32 LP_CON;43,1193
		volatile U32 RODT_CON;44,1251
		volatile U32 OFFSETR_CON[OFFSETR_CON45,1310
		volatile U32 _Reserved0;46,1382
		volatile U32 OFFSETW_CON[OFFSETW_CON47,1423
		volatile U32 _Reserved1;48,1496
		volatile U32 OFFSETC_CON[OFFSETC_CON49,1537
		volatile U32 SHIFTC_CON;50,1609
		volatile U32 OFFSETD_CON;51,1676
		volatile U32 _Reserved2;52,1737
		volatile U32 LP_DDR_CON[LP_DDR_CON53,1778
		volatile U32 WR_LVL_CON[WR_LVL_CON54,1846
		volatile U32 CA_DSKEW_CON[CA_DSKEW_CON55,1923
		volatile U32 _Reserved3[_Reserved356,1996
		volatile U32 CA_DSKEW_CON4;57,2048
		volatile U32 _Reserved4;58,2112
		volatile U32 DRVDS_CON[DRVDS_CON59,2153
		volatile U32 _Reserved5[_Reserved560,2230
		volatile U32 MDLL_CON[MDLL_CON61,2282
		volatile U32 _Reserved6[_Reserved662,2347
		volatile U32 ZQ_CON;63,2399
		volatile U32 ZQ_STATUS;64,2450
		volatile U32 ZQ_DIVIDER;65,2503
		volatile U32 ZQ_TIMER;66,2565
		volatile U32 T_RDDATA_CON[T_RDDATA_CON67,2624
		volatile U32 CAL_WL_STAT;68,2703
		volatile U32 CAL_FAIL_STAT[CAL_FAIL_STAT69,2774
		volatile U32 CAL_GT_VWMC[CAL_GT_VWMC70,2854
		volatile U32 CAL_GT_CYC;71,2949
		volatile U32 CAL_RD_VWMC[CAL_RD_VWMC72,3024
		volatile U32 _Reserved7;73,3107
		volatile U32 CAL_RD_VWML[CAL_RD_VWML74,3148
		volatile U32 _Reserved8;75,3229
		volatile U32 CAL_RD_VWMR[CAL_RD_VWMR76,3270
		volatile U32 _Reserved9;77,3352
		volatile U32 CAL_WR_VWMC[CAL_WR_VWMC78,3393
		volatile U32 _Reserved10;79,3477
		volatile U32 CAL_WR_VWML[CAL_WR_VWML80,3519
		volatile U32 _Reserved11;81,3601
		volatile U32 CAL_WR_VWMR[CAL_WR_VWMR82,3643
		volatile U32 _Reserved12;83,3726
		volatile U32 CAL_DM_VWMC[CAL_DM_VWMC84,3768
		volatile U32 _Reserved13;85,3849
		volatile U32 CAL_DM_VWML[CAL_DM_VWML86,3891
		volatile U32 _Reserved14;87,3970
		volatile U32 CAL_DM_VWMR[CAL_DM_VWMR88,4012
		volatile U32 _Reserved15;89,4092
		volatile U32 RD_DESKEW_CON[RD_DESKEW_CON90,4134
		volatile U32 WR_DESKEW_CON[WR_DESKEW_CON91,4211
		volatile U32 DM_DESKEW_CON[DM_DESKEW_CON92,4289
		volatile U32 VWMC_STAT[VWMC_STAT93,4363
		volatile U32 DM_VWMC_STAT[DM_VWMC_STAT94,4429
		volatile U32 VWML_STAT[VWML_STAT95,4492
		volatile U32 DM_VWML_STAT[DM_VWML_STAT96,4558
		volatile U32 VWMR_STAT[VWMR_STAT97,4621
		volatile U32 DM_VWMR_STAT[DM_VWMR_STAT98,4687
		volatile U32 DQ_IO_RDATA[DQ_IO_RDATA99,4750
		volatile U32 VERSION_INFO;100,4828
	DDRMODE_DDR2	106,4912
	DDRMODE_LPDDR1	107,4931
	DDRMODE_DDR3	108,4952
	DDRMODE_LPDDR2	109,4971
	DDRMODE_LPDDR3	110,4992
	SHIFT_DEGREE_0	115,5023
	SHIFT_DEGREE_365	116,5050
	SHIFT_DEGREE_180	117,5078
	SHIFT_DEGREE_90	118,5108
	SHIFT_DEGREE_45	119,5138
	SHIFT_DEGREE_22_5	120,5168
	PHY_DRV_STRENGTH_240OHM	125,5211
	PHY_DRV_STRENGTH_120OHM	126,5257
	PHY_DRV_STRENGTH_80OHM	127,5303
	PHY_DRV_STRENGTH_60OHM	128,5347
	PHY_DRV_STRENGTH_48OHM	129,5391
	PHY_DRV_STRENGTH_40OHM	130,5435
	PHY_DRV_STRENGTH_34OHM	131,5479
	PHY_DRV_STRENGTH_30OHM	132,5523
	PHY_ODT_120OHM	137,5578
	PHY_ODT_60OHM	138,5630
	PHY_ODT_40OHM	139,5680
	PHY_ODT_30OHM	140,5730
	CALIBRATION_FORCE	145,5791
	CALIBRATION_LONG	146,5815
	CALIBRATION_SHORT	147,5838
    RD_DESKEW_CODE 152,5872
    RD_DESKEW_CODE          = 0x1,x1152,5872
    RD_DESKEW_CLEAR 153,5907
    RD_DESKEW_CLEAR         = 0x2,x2153,5907
    WR_DESKEW_CODE 154,5942
    WR_DESKEW_CODE          = 0x3,x3154,5942
    WR_DESKEW_CLEAR 155,5977
    WR_DESKEW_CLEAR         = 0x4,x4155,5977
    VWM_LEFT 157,6013
    VWM_LEFT                = 0x5,x5157,6013
    VWM_RIGHT 158,6084
    VWM_RIGHT               = 0x6,x6158,6084
    VWM_CENTER 159,6156
    VWM_CENTER              = 0x7,x7159,6156
    RD_VWMC 161,6230
    RD_VWMC                 = 0x8,x8161,6230
    WR_VWMC 162,6308
    WR_VWMC                 = 0x9,x9162,6308
    DM_VWMC 163,6387
    DM_VWMC                 = 0xA,xA163,6387
    GATE_VWMC 164,6463
    GATE_VWMC               = 0xB,xB164,6463
    VWM_FAIL_STATUS 165,6541
    VWM_FAIL_STATUS         = 0xC,xC165,6541
    GATE_CENTER_CYCLE 167,6621
    GATE_CENTER_CYCLE       = 0xD,xD167,6621
    GATE_CENTER_CODE 168,6692
    GATE_CENTER_CODE        = 0xE,xE168,6692

prototype/module/nx_spdifrx.c,3198
	struct NX_SPDIFRX_RegisterSet *pRegister;pRegister22,678
} __g_ModuleVariables[__g_ModuleVariables24,722
CBOOL	NX_SPDIFRX_Initialize(35,1186
U32		NX_SPDIFRX_GetNumberOfModule(59,1625
U32		NX_SPDIFRX_GetPhysicalAddress(72,2032
U32 NX_SPDIFRX_GetResetNumber 86,2393
U32 NX_SPDIFRX_GetNumberOfReset(101,2769
U32		NX_SPDIFRX_GetSizeOfRegisterSet(111,3030
void	NX_SPDIFRX_SetBaseAddress(123,3388
void*	NX_SPDIFRX_GetBaseAddress(137,3872
CBOOL	NX_SPDIFRX_OpenModule(151,4356
CBOOL	NX_SPDIFRX_CloseModule(174,5111
CBOOL	NX_SPDIFRX_CheckBusy(197,5829
CBOOL	NX_SPDIFRX_CanPowerDown(211,6321
U32		NX_SPDIFRX_GetInterruptNumber(226,6784
void	NX_SPDIFRX_SetInterruptEnable(247,7420
CBOOL	NX_SPDIFRX_GetInterruptEnable(278,8476
CBOOL	NX_SPDIFRX_GetInterruptPending(297,9195
void	NX_SPDIFRX_ClearInterruptPending(315,9822
void	NX_SPDIFRX_SetInterruptEnableAll(339,10655
CBOOL	NX_SPDIFRX_GetInterruptEnableAll(367,11475
CBOOL	NX_SPDIFRX_GetInterruptPendingAll(390,12195
void	NX_SPDIFRX_ClearInterruptPendingAll(412,12789
U32		NX_SPDIFRX_GetInterruptPendingNumber(437,13619
U32		NX_SPDIFRX_GetDMAIndex(466,14470
U32		NX_SPDIFRX_GetDMABusWidth(475,14700
void	NX_SPDIFRX_SetCPUHeader(492,15170
CBOOL	NX_SPDIFRX_GetCPUHeader(516,15991
void	NX_SPDIFRX_SetDecreseRate(539,16710
U8		NX_SPDIFRX_GetDecreseRate(563,17468
void	NX_SPDIFRX_SetUserDataFill(585,18141
CBOOL		NX_SPDIFRX_GetUserDataFill(609,18945
void	NX_SPDIFRX_SetCaptureUserData(633,19756
CBOOL	NX_SPDIFRX_GetCaptureUserData(657,20571
void	NX_SPDIFRX_SetPhaseDetect(679,21263
CBOOL	NX_SPDIFRX_GetPhaseDetect(703,22064
void	NX_SPDIFRX_SetDecodeEnable(725,22737
CBOOL	NX_SPDIFRX_GetDecodeEnable(749,23555
CBOOL	NX_SPDIFRX_GetLock(770,24206
void	NX_SPDIFRX_ResetFIFO(792,24883
void	NX_SPDIFRX_SetSampleOffset(821,25925
NX_SPDIFRX_SAMPLEOFFSET		NX_SPDIFRX_GetSampleOffset(848,26915
void	NX_SPDIFRX_SetDMADataOnly(870,27629
CBOOL	NX_SPDIFRX_GetDMADataOnly(894,28444
void	NX_SPDIFRX_SetDMADataSwap(918,29195
CBOOL	NX_SPDIFRX_GetDMADataSwap(943,30091
void	NX_SPDIFRX_Set_SPDCTRL(961,30724
U32		NX_SPDIFRX_Get_SPDCTRL(968,30984
void	NX_SPDIFRX_Set_SPDENBIRQ(976,31240
U32		NX_SPDIFRX_Get_SPDENBIRQ(983,31504
U32		NX_SPDIFRX_Get_REGUSERA0(991,31764
U32		NX_SPDIFRX_Get_REGUSERA1(998,32020
U32		NX_SPDIFRX_Get_REGUSERA2(1005,32276
U32		NX_SPDIFRX_Get_REGUSERA3(1012,32532
U32		NX_SPDIFRX_Get_REGUSERA4(1019,32788
U32		NX_SPDIFRX_Get_REGUSERA5(1026,33044
U32		NX_SPDIFRX_Get_REGUSERB0(1033,33300
U32		NX_SPDIFRX_Get_REGUSERB1(1040,33556
U32		NX_SPDIFRX_Get_REGUSERB2(1047,33812
U32		NX_SPDIFRX_Get_REGUSERB3(1054,34068
U32		NX_SPDIFRX_Get_REGUSERB4(1061,34324
U32		NX_SPDIFRX_Get_REGUSERB5(1068,34580
U32		NX_SPDIFRX_Get_REGSTATA0(1075,34836
U32		NX_SPDIFRX_Get_REGSTATA1(1082,35092
U32		NX_SPDIFRX_Get_REGSTATA2(1089,35348
U32		NX_SPDIFRX_Get_REGSTATA3(1096,35604
U32		NX_SPDIFRX_Get_REGSTATA4(1103,35860
U32		NX_SPDIFRX_Get_REGSTATA5(1110,36116
U32		NX_SPDIFRX_Get_REGSTATB0(1117,36372
U32		NX_SPDIFRX_Get_REGSTATB1(1124,36628
U32		NX_SPDIFRX_Get_REGSTATB2(1131,36884
U32		NX_SPDIFRX_Get_REGSTATB3(1138,37140
U32		NX_SPDIFRX_Get_REGSTATB4(1145,37396
U32		NX_SPDIFRX_Get_REGSTATB5(1152,37652

prototype/module/nx_clkpwr.c,3339
#define NX_CLKPWR_NUMBER_OF_CLOCK 20,602
#define NX_CLKPWR_NUMBER_OF_PLL 21,638
#define NX_CLKPWR_ALIVEGPIOWAKEUP_NUMBER 22,672
#define NX_CLKPWR_INT_NUMBER 23,716
static	struct NX_CLKPWR_RegisterSet *__g_pRegister __g_pRegister25,748
CBOOL	NX_CLKPWR_Initialize(36,1222
U32		NX_CLKPWR_GetNumberOfModule(56,1575
U32		NX_CLKPWR_GetPhysicalAddress(72,2140
U32		NX_CLKPWR_GetSizeOfRegisterSet(86,2619
void	NX_CLKPWR_SetBaseAddress(101,3138
void*	NX_CLKPWR_GetBaseAddress(117,3674
CBOOL	NX_CLKPWR_OpenModule(132,4234
CBOOL	NX_CLKPWR_CloseModule(147,4771
CBOOL	NX_CLKPWR_CheckBusy(162,5310
CBOOL	NX_CLKPWR_CanPowerDown(182,5950
S32		NX_CLKPWR_GetInterruptNumber(206,6835
void	NX_CLKPWR_SetInterruptEnable(228,7886
CBOOL	NX_CLKPWR_GetInterruptEnable(272,9549
void	NX_CLKPWR_SetInterruptEnable32(306,11077
U32		NX_CLKPWR_GetInterruptEnable32(337,12487
CBOOL	NX_CLKPWR_GetInterruptPending(363,13714
U32		NX_CLKPWR_GetInterruptPending32(398,15136
void	NX_CLKPWR_ClearInterruptPending(423,16265
void	NX_CLKPWR_ClearInterruptPending32(457,17626
void	NX_CLKPWR_SetInterruptEnableAll(482,18715
CBOOL	NX_CLKPWR_GetInterruptEnableAll(511,19817
CBOOL	NX_CLKPWR_GetInterruptPendingAll(539,20904
void	NX_CLKPWR_ClearInterruptPendingAll(567,21870
S32		NX_CLKPWR_GetInterruptPendingNumber(590,22861
void	NX_CLKPWR_SetPLLPMS 638,24406
U32		NX_CLKPWR_GetPLLFreq(660,25222
void	NX_CLKPWR_SetPLLDither 683,26036
void	NX_CLKPWR_SetPLLPowerOn 728,27610
void	NX_CLKPWR_DoPLLChange 761,28813
CBOOL	NX_CLKPWR_IsPLLStable 780,29401
void	NX_CLKPWR_SetClockCPU	802,30229
void	NX_CLKPWR_SetClockDivider2	834,31312
void	NX_CLKPWR_SetClockDivider3	854,31948
void	NX_CLKPWR_SetClockDivider4	878,32735
void	NX_CLKPWR_SetClockMCLK(927,34605
void NX_CLKPWR_SetCPUBUSSyncMode(949,35284
void	NX_CLKPWR_SetRTCWakeUpEnable 977,36306
CBOOL	NX_CLKPWR_GetRTCWakeUpEnable 1005,37312
void	NX_CLKPWR_SetALIVEGPIOWakeupEnable(1027,38325
void	NX_CLKPWR_SetALIVEGPIOWakeupEnableAll(1043,38765
void	NX_CLKPWR_SetALIVEGPIOResetEnableAll(1054,39041
CBOOL	NX_CLKPWR_GetALIVEGPIOWakeupEnable(1075,40024
void	NX_CLKPWR_SetALIVEGPIOWakeUpRiseEdgeDetectEnable(1095,41021
CBOOL	NX_CLKPWR_GetALIVEGPIOWakeUpRiseEdgeDetectEnable(1122,42216
void	NX_CLKPWR_SetALIVEGPIOWakeUpFallEdgeDetectEnable(1142,43233
CBOOL	NX_CLKPWR_GetALIVEGPIOWakeUpFallEdgeDetectEnable(1169,44417
void	NX_CLKPWR_SetSoftwareResetEnable(1188,45225
CBOOL	NX_CLKPWR_GetSoftwareResetEnable(1214,46082
void	NX_CLKPWR_DoSoftwareReset(1231,46644
void	NX_CLKPWR_SetALIVEGPIOResetEnable(1252,47451
CBOOL	NX_CLKPWR_GetALIVEGPIOResetEnable(1276,48396
NX_CLKPWR_RESETSTATUS NX_CLKPWR_GetResetStatus(1306,49314
void	NX_CLKPWR_GoStopMode(1334,50109
void	NX_CLKPWR_SetImmediateSleepEnable(1343,50265
void	NX_CLKPWR_GoIdleMode(1359,50689
NX_CLKPWR_POWERMODE	NX_CLKPWR_GetLastPowerMode 1389,51480
void	NX_CLKPWR_SetScratchPad(1409,52178
U32		NX_CLKPWR_GetScratchPad(1424,52664
U32		NX_CLKPWR_GetSystemResetConfiguration(1436,52978
void	NX_CLKPWR_SetGPIOPadStrength(1457,53812
U32		NX_CLKPWR_GetGPIOPadStrength(1505,55286
void	NX_CLKPWR_SetBusPadStrength(1554,56710
U32		NX_CLKPWR_GetBusPadStrength(1598,57837
void	NX_CLKPWR_SetPllOutGMux(1629,58510
void	NX_CLKPWR_UpdatePllSetReg(1638,58747
CBOOL	NX_CLKPWR_IsPLLStableUpdate(1646,58988
void NX_CLKPWR_SetPLLPower(1654,59186

prototype/module/nx_usbotg.h,8074
#define __NX_USB20OTG_H__17,604
	volatile U32	GOTGCTL 35,1015
	volatile U32	GOTGINT 36,1060
	volatile U32	GAHBCFG 37,1109
	volatile U32	GUSBCFG 38,1158
	volatile U32	GRSTCTL 39,1207
	volatile U32	GINTSTS 40,1256
	volatile U32	GINTMSK 41,1305
	volatile U32	GRXSTSR 42,1354
	volatile U32	GRXSTSP 43,1403
	volatile U32	GRXFSIZ 44,1452
	volatile U32	GNPTXFSIZ 45,1501
	volatile U32	GNPTXSTS 46,1552
	volatile U32	GI2CCTL 47,1602
	volatile U32	GPVNDCTL 48,1651
	volatile U32	GGPIO 49,1701
	volatile U32	GUID 50,1749
	volatile U32	GSNPSID 51,1796
	volatile U32	GHWCFG1 52,1845
	volatile U32	GHWCFG2 53,1894
	volatile U32	GHWCFG3 54,1943
	volatile U32	GHWCFG4 55,1992
	volatile U32	GLPMCFG 56,2041
	volatile U32	GPWRDN 57,2090
	volatile U32	GDFIFOCFG 58,2141
	volatile U32	GADPCTL 59,2213
	volatile U32	RESERVED00[RESERVED0061,2284
	volatile U32	HPTXFSIZ 62,2338
	volatile U32	DPTXFSIZ[DPTXFSIZ63,2388
	volatile U32	RESERVED01[RESERVED0164,2440
	volatile U32	HCFG 66,2537
	volatile U32	HFIR 67,2580
	volatile U32	HFNUM 68,2627
	volatile U32	RESERVED02	69,2675
	volatile U32	HPTXSTS 70,2726
	volatile U32	HAINT 71,2775
	volatile U32	HAINTMSK 72,2823
	volatile U32	RESERVED03[RESERVED0373,2873
	volatile U32	HPRT 74,2922
	volatile U32	RESERVED04[RESERVED0475,2965
	volatile U32	HCSR16[HCSR1676,3021
	volatile U32	RESERVED05[RESERVED0579,3195
	volatile U32	DCFG 81,3340
	volatile U32	DCTL 82,3383
	volatile U32	DSTS 83,3445
	volatile U32	RESERVED06	84,3507
	volatile U32	DIEPMSK 85,3573
	volatile U32	DOEPMSK 86,3637
	volatile U32	DAINT 87,3701
	volatile U32	DAINTMSK 88,3764
	volatile U32	DTKNQR1 89,3829
	volatile U32	DTKNQR2 90,3893
	volatile U32	DVBUSDIS 91,3957
	volatile U32	DVBUSPULSE 92,4022
	volatile U32	DTKNQR3 93,4089
	volatile U32	DTKNQR4 94,4153
	volatile U32	DEACHINT 95,4217
	volatile U32	DEACHINTMSK 96,4269
	volatile U32	DIEPEACHMSK[DIEPEACHMSK97,4342
	volatile U32	DOEPEACHMSK[DOEPEACHMSK98,4418
	volatile U32	RESERVED07[RESERVED07100,4495
	volatile U32	DIESR16[DIESR16101,4538
	volatile U32	DOESR16[DOESR16104,4741
	volatile U32	RESERVED08[RESERVED08107,4924
	volatile U32	PCGCCTL 109,5011
	volatile U32	RESERVED09[RESERVED09110,5056
	volatile U32	EP00FIFO[EP00FIFO112,5129
	volatile U32	EP01FIFO[EP01FIFO113,5168
	volatile U32	EP02FIFO[EP02FIFO114,5207
	volatile U32	EP03FIFO[EP03FIFO115,5246
	volatile U32	EP04FIFO[EP04FIFO116,5285
	volatile U32	EP05FIFO[EP05FIFO117,5324
	volatile U32	EP06FIFO[EP06FIFO118,5363
	volatile U32	EP07FIFO[EP07FIFO119,5402
	volatile U32	EP08FIFO[EP08FIFO120,5441
	volatile U32	EP09FIFO[EP09FIFO121,5480
	volatile U32	EP10FIFO[EP10FIFO122,5519
	volatile U32	EP11FIFO[EP11FIFO123,5558
	volatile U32	EP12FIFO[EP12FIFO124,5597
	volatile U32	EP13FIFO[EP13FIFO125,5636
	volatile U32	EP14FIFO[EP14FIFO126,5675
	volatile U32	EP15FIFO[EP15FIFO127,5714
	volatile U32	RESERVED10[RESERVED10128,5754
	volatile U32	DEBUGFIFO[DEBUGFIFO129,5803
} NX_USB20OTG_RegisterSet;142,6623
    volatile U32 OTG_APB00[OTG_APB00146,6668
} NX_USB20OTG_APB_RegisterSet;147,6700
    NX_USB20OTG_INT_TEST0 193,8302
    NX_USB20OTG_INT_TEST1 194,8354
    NX_USB20OTG_INT_TEST2 195,8406
} NX_USB20OTG_INT;196,8458
	void (*SetGOTGCTL	SetGOTGCTL432,17041
	void (*SetGOTGINT SetGOTGINT433,17086
	void (*SetGAHBCFG SetGAHBCFG434,17135
	void (*SetGUSBCFG SetGUSBCFG435,17184
	void (*SetGRSTCTL SetGRSTCTL436,17233
	void (*SetGINTSTS SetGINTSTS437,17282
	void (*SetGINTMSK SetGINTMSK438,17331
	void (*SetGRXSTSR SetGRXSTSR439,17380
	void (*SetGRXSTSP SetGRXSTSP440,17429
	void (*SetGRXFSIZ SetGRXFSIZ441,17478
	void (*SetGNPTXFSIZ SetGNPTXFSIZ442,17527
	void (*SetGNPTXSTS SetGNPTXSTS443,17576
	void (*SetGI2CCTL SetGI2CCTL444,17625
	void (*SetGPVNDCTL SetGPVNDCTL445,17674
	void (*SetGGPIO SetGGPIO446,17723
	void (*SetGUID SetGUID447,17772
	void (*SetGSNPSID SetGSNPSID448,17821
	void (*SetGHWCFG1 SetGHWCFG1449,17870
	void (*SetGHWCFG2 SetGHWCFG2450,17919
	void (*SetGHWCFG3 SetGHWCFG3451,17968
	void (*SetGHWCFG4 SetGHWCFG4452,18017
	void (*SetGLPMCFG SetGLPMCFG453,18066
	void (*SetHPTXFSIZ SetHPTXFSIZ454,18115
	void (*SetHCFG SetHCFG455,18164
	void (*SetHFIR SetHFIR456,18213
	void (*SetHFNUM SetHFNUM457,18262
	void (*SetHPTXSTS SetHPTXSTS458,18311
	void (*SetHAINT SetHAINT459,18360
	void (*SetHAINTMSK SetHAINTMSK460,18409
	void (*SetHPRT SetHPRT461,18458
	void (*SetDCFG SetDCFG462,18507
	void (*SetDCTL SetDCTL463,18556
	void (*SetDSTS SetDSTS464,18605
	void (*SetDIEPMSK SetDIEPMSK465,18654
	void (*SetDOEPMSK SetDOEPMSK466,18703
	void (*SetDAINT SetDAINT467,18752
	void (*SetDAINTMSK SetDAINTMSK468,18801
	void (*SetDTKNQR1 SetDTKNQR1469,18850
	void (*SetDTKNQR2 SetDTKNQR2470,18899
	void (*SetDVBUSDIS SetDVBUSDIS471,18948
	void (*SetDVBUSPULSE SetDVBUSPULSE472,18997
	void (*SetDTKNQR3 SetDTKNQR3473,19046
	void (*SetDTKNQR4 SetDTKNQR4474,19095
	void (*SetPCGCCTL SetPCGCCTL475,19144
	void (*SetDPTXFSIZ SetDPTXFSIZ477,19194
	void (*SetHCSR	SetHCSR479,19248
	void (*SetHCCHAR	SetHCCHAR480,19358
	void (*SetHCSPLT	SetHCSPLT481,19405
	void (*SetHCINT	SetHCINT482,19452
	void (*SetHCINTMSK	SetHCINTMSK483,19498
	void (*SetHCTSIZ	SetHCTSIZ484,19549
	void (*SetHCDMA	SetHCDMA485,19596
	void (*SetDIESR	SetDIESR487,19643
	void (*SetDIEPCTL	SetDIEPCTL488,19733
	void (*SetDIEPINT	SetDIEPINT489,19785
	void (*SetDIEPTSIZ	SetDIEPTSIZ490,19837
	void (*SetDIEPDMA	SetDIEPDMA491,19888
	void (*SetDOESR	SetDOESR493,19941
	void (*SetDOEPCTL	SetDOEPCTL494,20031
	void (*SetDOEPINT	SetDOEPINT495,20083
	void (*SetDOEPTSIZ	SetDOEPTSIZ496,20135
	void (*SetDOEPDMA	SetDOEPDMA497,20186
	U32 (*GetGOTGCTL GetGOTGCTL499,20239
	U32 (*GetGOTGINT GetGOTGINT500,20269
	U32 (*GetGAHBCFG GetGAHBCFG501,20299
	U32 (*GetGUSBCFG GetGUSBCFG502,20329
	U32 (*GetGRSTCTL GetGRSTCTL503,20359
	U32 (*GetGINTSTS GetGINTSTS504,20389
	U32 (*GetGINTMSK GetGINTMSK505,20419
	U32 (*GetGRXSTSR GetGRXSTSR506,20449
	U32 (*GetGRXSTSP GetGRXSTSP507,20479
	U32 (*GetGRXFSIZ GetGRXFSIZ508,20509
	U32 (*GetGNPTXFSIZ GetGNPTXFSIZ509,20539
	U32 (*GetGNPTXSTS GetGNPTXSTS510,20569
	U32 (*GetGI2CCTL GetGI2CCTL511,20599
	U32 (*GetGPVNDCTL GetGPVNDCTL512,20629
	U32 (*GetGGPIO GetGGPIO513,20659
	U32 (*GetGUID GetGUID514,20689
	U32 (*GetGSNPSID GetGSNPSID515,20719
	U32 (*GetGHWCFG1 GetGHWCFG1516,20749
	U32 (*GetGHWCFG2 GetGHWCFG2517,20779
	U32 (*GetGHWCFG3 GetGHWCFG3518,20809
	U32 (*GetGHWCFG4 GetGHWCFG4519,20839
	U32 (*GetGLPMCFG GetGLPMCFG520,20869
	U32 (*GetHPTXFSIZ GetHPTXFSIZ521,20899
	U32 (*GetHCFG GetHCFG522,20929
	U32 (*GetHFIR GetHFIR523,20959
	U32 (*GetHFNUM GetHFNUM524,20989
	U32 (*GetHPTXSTS GetHPTXSTS525,21019
	U32 (*GetHAINT GetHAINT526,21049
	U32 (*GetHAINTMSK GetHAINTMSK527,21079
	U32 (*GetHPRT GetHPRT528,21109
	U32 (*GetDCFG GetDCFG529,21139
	U32 (*GetDCTL GetDCTL530,21169
	U32 (*GetDSTS GetDSTS531,21199
	U32 (*GetDIEPMSK GetDIEPMSK532,21229
	U32 (*GetDOEPMSK GetDOEPMSK533,21259
	U32 (*GetDAINT GetDAINT534,21289
	U32 (*GetDAINTMSK GetDAINTMSK535,21319
	U32 (*GetDTKNQR1 GetDTKNQR1536,21349
	U32 (*GetDTKNQR2 GetDTKNQR2537,21379
	U32 (*GetDVBUSDIS GetDVBUSDIS538,21409
	U32 (*GetDVBUSPULSE GetDVBUSPULSE539,21439
	U32 (*GetDTKNQR3 GetDTKNQR3540,21469
	U32 (*GetDTKNQR4 GetDTKNQR4541,21499
	U32 (*GetPCGCCTL GetPCGCCTL542,21529
	U32 (*GetDPTXFSIZ GetDPTXFSIZ544,21560
	U32 (*GetHCCHAR	GetHCCHAR546,21598
	U32 (*GetHCSPLT	GetHCSPLT547,21631
	U32 (*GetHCINT	GetHCINT548,21664
	U32 (*GetHCINTMSK	GetHCINTMSK549,21696
	U32 (*GetHCTSIZ	GetHCTSIZ550,21733
	U32 (*GetHCDMA	GetHCDMA551,21766
	U32 (*GetDIEPCTL	GetDIEPCTL553,21799
	U32 (*GetDIEPINT	GetDIEPINT554,21835
	U32 (*GetDIEPTSIZ	GetDIEPTSIZ555,21871
	U32 (*GetDIEPDMA	GetDIEPDMA556,21905
	U32 (*GetDOEPCTL	GetDOEPCTL558,21942
	U32 (*GetDOEPINT	GetDOEPINT559,21978
	U32 (*GetDOEPTSIZ	GetDOEPTSIZ560,22014
	U32 (*GetDOEPDMA	GetDOEPDMA561,22048
} OTG_FUNC_IF;562,22084

prototype/module/nx_usb20host.h,2327
#define __NX_USB20HOST_H__18,584
    volatile U32 HCCAPBASE;36,997
    volatile U32 HCSPARAMS;37,1032
    volatile U32 HCCPARAMS;38,1067
    volatile U32 RESERVED00;39,1102
    volatile U32 USBCMD;41,1138
    volatile U32 USBSTS;42,1171
    volatile U32 USBINTR;43,1204
    volatile U32 FRINDEX;44,1238
    volatile U32 CTRLDSSEGMENT;45,1272
    volatile U32 PERIODICLISTBASE;46,1311
    volatile U32 ASYNCLISTADDR;47,1352
    volatile U32 RESERVED01[RESERVED0148,1391
    volatile U32 CONFIGFLAG;50,1434
    volatile U32 PORTSC;51,1470
    volatile U32 PORTSC1;52,1503
    volatile U32 PORTSC2;53,1537
    volatile U32 RESERVED02[RESERVED0254,1571
    volatile U32 INSNREG00;56,1614
    volatile U32 INSNREG01;57,1650
    volatile U32 INSNREG02;58,1686
    volatile U32 INSNREG03;59,1722
    volatile U32 INSNREG04;60,1758
    volatile U32 INSNREG05;61,1794
    volatile U32 INSNREG06;62,1844
    volatile U32 INSNREG07;63,1887
    volatile U32 INSNREG08;64,1930
} NX_USB20HOST_RegisterSet;65,1973
    volatile U32 HcRevision;69,2019
    volatile U32 HcControl;70,2078
    volatile U32 HcCommandStatus;71,2140
    volatile U32 HcInterruptStatus;72,2203
    volatile U32 HcInterruptEnable;73,2263
    volatile U32 HcInterruptDisable;74,2326
    volatile U32 HcHCCA;75,2389
    volatile U32 HcPeriodCurrentED;76,2452
    volatile U32 HcControlHeadED;77,2515
    volatile U32 HcControlCurrentED;78,2578
    volatile U32 HcBulkHeadED;79,2641
    volatile U32 HcBulkCurrentED;80,2704
    volatile U32 HcDoneHead;81,2767
    volatile U32 HcFmInterval;82,2830
    volatile U32 HcFmRemaining;83,2893
    volatile U32 HcFmNumber;84,2956
    volatile U32 HcPeriodicStart;85,3019
    volatile U32 HcLSThreshold;86,3082
    volatile U32 HcRhDescriptorA;87,3145
    volatile U32 HcRhDescriptorB;88,3208
    volatile U32 HcRhStatus;89,3271
    volatile U32 HcRhPortStatus;90,3334
    volatile U32 HcReserve[HcReserve91,3395
} NX_USB20HOST_OHCI_RegisterSet;92,3458
    volatile U32 APB00[APB0096,3509
} NX_USB20HOST_APB_RegisterSet;97,3537
    NX_USB20HOST_INT_TEST0 136,4995
    NX_USB20HOST_INT_TEST1 137,5048
    NX_USB20HOST_INT_TEST2 138,5101
} NX_USB20HOST_INT;139,5154
    NX_USB20HOST_DMA_TXDMA 159,6131
    NX_USB20HOST_DMA_RXDMA 160,6179
} NX_USB20HOST_DMA;161,6227

prototype/module/nx_crypto.h,2443
#define __NX_CRYPTO_H__18,573
	volatile U32 CRYPTO_CRT_CTRL0 36,980
	volatile U32 _Reserved[_Reserved37,1021
	volatile U32 CRYPTO_AES_CTRL0 38,1068
	volatile U32 CRYPTO_AES_IV0 39,1109
	volatile U32 CRYPTO_AES_IV1 40,1142
	volatile U32 CRYPTO_AES_IV2 41,1175
	volatile U32 CRYPTO_AES_IV3 42,1208
	volatile U32 CRYPTO_AES_CNT0 43,1241
	volatile U32 CRYPTO_AES_CNT1 44,1274
	volatile U32 CRYPTO_AES_CNT2 45,1307
	volatile U32 CRYPTO_AES_CNT3 46,1340
	volatile U32 CRYPTO_AES_KEY0 47,1373
	volatile U32 CRYPTO_AES_KEY1 48,1406
	volatile U32 CRYPTO_AES_KEY2 49,1439
	volatile U32 CRYPTO_AES_KEY3 50,1472
	volatile U32 CRYPTO_AES_KEY4 51,1505
	volatile U32 CRYPTO_AES_KEY5 52,1538
	volatile U32 CRYPTO_AES_KEY6 53,1571
	volatile U32 CRYPTO_AES_KEY7 54,1604
	volatile U32 CRYPTO_AES_TIN0 55,1637
	volatile U32 CRYPTO_AES_TIN1 56,1670
	volatile U32 CRYPTO_AES_TIN2 57,1703
	volatile U32 CRYPTO_AES_TIN3 58,1736
	volatile U32 CRYPTO_AES_TOUT0 59,1769
	volatile U32 CRYPTO_AES_TOUT1 60,1802
	volatile U32 CRYPTO_AES_TOUT2 61,1835
	volatile U32 CRYPTO_AES_TOUT3 62,1868
	volatile U32 CRYPTO_DES_CTRL0 63,1901
	volatile U32 CRYPTO_DES_IV0 64,1934
	volatile U32 CRYPTO_DES_IV1 65,1967
	volatile U32 CRYPTO_DES_KEY0_0;66,2000
	volatile U32 CRYPTO_DES_KEY0_1;67,2033
	volatile U32 CRYPTO_DES_KEY1_0;68,2066
	volatile U32 CRYPTO_DES_KEY1_1;69,2099
	volatile U32 CRYPTO_DES_KEY2_0;70,2132
	volatile U32 CRYPTO_DES_KEY2_1;71,2165
	volatile U32 CRYPTO_DES_TIN0 72,2198
	volatile U32 CRYPTO_DES_TIN1 73,2231
	volatile U32 CRYPTO_DES_TOUT0 74,2264
	volatile U32 CRYPTO_DES_TOUT1 75,2297
	volatile U32 CRYPTO_CRT_BDMAR 76,2330
	volatile U32 CRYPTO_CRT_BDMAW 77,2420
	volatile U32 CRYPTO_CRT_HDMAR 78,2474
	volatile U32 CRYPTO_HASH_CTRL0;79,2528
	volatile U32 CRYPTO_HASH_IV0 80,2561
	volatile U32 CRYPTO_HASH_IV1 81,2594
	volatile U32 CRYPTO_HASH_IV2 82,2627
	volatile U32 CRYPTO_HASH_IV3 83,2660
	volatile U32 CRYPTO_HASH_IV4 84,2693
	volatile U32 CRYPTO_HASH_TOUT0;85,2726
	volatile U32 CRYPTO_HASH_TOUT1;86,2759
	volatile U32 CRYPTO_HASH_TOUT2;87,2792
	volatile U32 CRYPTO_HASH_TOUT3;88,2825
	volatile U32 CRYPTO_HASH_TOUT4;89,2858
	volatile U32 CRYPTO_HASH_TIN 90,2891
	volatile U32 CRYPTO_HASH_MSZE0;91,2924
	volatile U32 CRYPTO_HASH_MSZE1;92,2957
} NX_CRYPTO_RegisterSet;93,2990
	CRYPDMA_BR	147,5152
	CRYPDMA_BW	148,5170
	CRYPDMA_HR	149,5188
}NX_CRYPTO_DMACHANNEL;NX_CRYPTO_DMACHANNEL150,5206

prototype/module/nx_dma.c,1253
	struct NX_DMA_RegisterSet *pRegister;pRegister28,916
} __g_ModuleVariables[__g_ModuleVariables29,955
CBOOL   NX_DMA_Initialize(37,1245
U32     NX_DMA_GetNumberOfModule(64,2157
U32     NX_DMA_GetPhysicalAddress(82,2880
U32     NX_DMA_GetSizeOfRegisterSet(103,3638
void    NX_DMA_SetBaseAddress(118,4232
void*    NX_DMA_GetBaseAddress(134,4919
CBOOL   NX_DMA_OpenModule(151,5655
CBOOL   NX_DMA_CloseModule(170,6419
CBOOL   NX_DMA_CheckBusy(194,7349
U32     NX_DMA_GetInterruptNumber(207,7611
void    NX_DMA_SetInterruptEnable(236,8823
CBOOL   NX_DMA_GetInterruptEnable(279,10837
CBOOL   NX_DMA_GetInterruptPending(319,12468
void    NX_DMA_ClearInterruptPending(354,13834
void    NX_DMA_SetInterruptEnableAll(385,15329
CBOOL   NX_DMA_GetInterruptEnableAll(429,17267
CBOOL   NX_DMA_GetInterruptPendingAll(447,18183
void    NX_DMA_ClearInterruptPendingAll(479,19337
U32     NX_DMA_GetInterruptPendingNumber(505,20556
#define NX_DMA_DEBUG	528,21329
void    NX_DMA_SetControl(531,21354
void    NX_DMA_Configuration(602,24283
void    NX_DMA_SetAttribute(648,26431
void*     NX_DMA_Build_LLI(666,26972
void    NX_DMA_Transfer(773,31300
void    NX_DMA_Run(817,33232
U32 NX_DMA_CheckRunning 847,34518
void    NX_DMA_Stop 896,36837

prototype/module/nx_pwm.c,1775
static struct NX_PWM_RegisterSet *__g_pRegister[__g_pRegister21,752
CBOOL	NX_PWM_Initialize(32,1166
U32		NX_PWM_GetNumberOfModule(51,1518
U32		NX_PWM_GetNumberOfChannel(61,1762
U32		NX_PWM_GetPhysicalAddress(74,2163
U32		NX_PWM_GetSizeOfRegisterSet(88,2556
void	NX_PWM_SetBaseAddress(100,2907
void*	NX_PWM_GetBaseAddress(114,3363
CBOOL	NX_PWM_OpenModule(128,3826
CBOOL	NX_PWM_CloseModule(142,4264
CBOOL	NX_PWM_CheckBusy(156,4692
CBOOL	NX_PWM_CanPowerDown(170,5180
U32 NX_PWM_GetClockNumber 186,5700
U32 NX_PWM_GetResetNumber 210,6352
U32		NX_PWM_GetInterruptNumber(230,6983
void	NX_PWM_SetInterruptEnable(257,7828
CBOOL	NX_PWM_GetInterruptEnable(287,8830
CBOOL	NX_PWM_GetInterruptPending(309,9553
void	NX_PWM_ClearInterruptPending(331,10215
void	NX_PWM_SetInterruptEnableAll(361,11113
CBOOL	NX_PWM_GetInterruptEnableAll(389,11891
CBOOL	NX_PWM_GetInterruptPendingAll(416,12630
void	NX_PWM_ClearInterruptPendingAll(442,13240
U32		NX_PWM_GetInterruptPendingNumber(468,13993
void	NX_PWM_SetPrescaler(503,15046
U32		NX_PWM_GetPrescaler(537,15957
void	NX_PWM_SetDeadZoneLength(563,16700
U32		NX_PWM_GetDeadZoneLength(588,17481
CBOOL	NX_PWM_SetDeadZoneEnable(610,18136
CBOOL	NX_PWM_GetDeadZoneEnable(643,18942
CBOOL	NX_PWM_SetDividerPath(671,19715
NX_PWM_DIVIDSELECT NX_PWM_GetDividerPath(703,20690
CBOOL	NX_PWM_SetOutInvert(732,21578
CBOOL	NX_PWM_GetOutInvert(771,22639
void	NX_PWM_SetShotMode(804,23510
NX_PWM_LOADMODE	NX_PWM_GetShotMode(845,24596
void	NX_PWM_UpdateCounter(884,25534
void	NX_PWM_Run(920,26467
void	NX_PWM_Stop(952,27180
CBOOL	NX_PWM_IsRun(984,27910
void	NX_PWM_SetPeriod(1018,28694
U32		NX_PWM_GetPeriod(1059,29657
CBOOL	NX_PWM_SetDuty(1101,30629
U32		NX_PWM_GetDuty(1144,31571
U32		NX_PWM_GetCurrentCount(1186,32493

prototype/module/nx_timer.c,1872
static struct NX_TIMER_RegisterSet *__g_pRegister[__g_pRegister22,781
CBOOL	NX_TIMER_Initialize(33,1199
U32		NX_TIMER_GetNumberOfModule(52,1555
U32		NX_TIMER_GetNumberOfChannel(62,1808
U32		NX_TIMER_GetPhysicalAddress(75,2213
U32		NX_TIMER_GetSizeOfRegisterSet(89,2612
void	NX_TIMER_SetBaseAddress(101,2967
U32		NX_TIMER_GetBaseAddress(115,3427
CBOOL	NX_TIMER_OpenModule(129,3891
CBOOL	NX_TIMER_CloseModule(168,5564
CBOOL	NX_TIMER_CheckBusy(207,6979
CBOOL	NX_TIMER_CanPowerDown(221,7471
U32 NX_TIMER_GetClockNumber 237,7997
U32 NX_TIMER_GetResetNumber 261,8669
U32		NX_TIMER_GetInterruptNumber(281,9308
void	NX_TIMER_SetInterruptEnable(306,10149
CBOOL	NX_TIMER_GetInterruptEnable(336,11126
CBOOL	NX_TIMER_GetInterruptPending(358,11858
void	NX_TIMER_ClearInterruptPending(380,12528
void	NX_TIMER_SetInterruptEnableAll(409,13400
CBOOL	NX_TIMER_GetInterruptEnableAll(437,14185
CBOOL	NX_TIMER_GetInterruptPendingAll(464,14930
void	NX_TIMER_ClearInterruptPendingAll(490,15546
U32		NX_TIMER_GetInterruptPendingNumber(516,16305
void	NX_TIMER_SetPrescaler(552,17369
U32		NX_TIMER_GetPrescaler(587,18291
void	NX_TIMER_SetDeadZoneLength(613,19044
U32		NX_TIMER_GetDeadZoneLength(635,19749
CBOOL	NX_TIMER_SetDeadZoneEnable(655,20358
CBOOL	NX_TIMER_GetDeadZoneEnable(688,21174
CBOOL	NX_TIMER_SetDividerPath(716,21958
NX_TIMER_DIVIDSELECT NX_TIMER_GetDividerPath(749,22946
CBOOL	NX_TIMER_SetOutInvert(778,23848
CBOOL	NX_TIMER_GetOutInvert(817,24919
void	NX_TIMER_SetShotMode(851,25801
NX_TIMER_LOADMODE	NX_TIMER_GetShotMode(893,26903
void	NX_TIMER_UpdateCounter(932,27849
void	NX_TIMER_Run(966,28757
void	NX_TIMER_Stop(998,29484
CBOOL	NX_TIMER_IsRun(1030,30226
void	NX_TIMER_SetPeriod(1064,31024
U32		NX_TIMER_GetPeriod(1104,32002
CBOOL	NX_TIMER_SetDuty(1146,32988
U32		NX_TIMER_GetDuty(1189,33944
U32		NX_TIMER_GetCurrentCount(1231,34880

prototype/module/nx_dualdisplay.c,43
U32 NX_DUALDISPLAY_GetResetNumber 42,1339

prototype/module/nx_mpegtsi.c,4041
    struct NX_MPEGTSI_RegisterSet * pRegister;23,617
} __g_ModuleVariables 24,664
CBOOL	NX_MPEGTSI_Initialize(29,882
U32     NX_MPEGTSI_GetNumberOfModule(42,1057
U32		NX_MPEGTSI_GetPhysicalAddress(50,1326
U32		NX_MPEGTSI_GetSizeOfRegisterSet(55,1417
void	NX_MPEGTSI_SetBaseAddress(60,1516
void*	NX_MPEGTSI_GetBaseAddress(67,1690
CBOOL	NX_MPEGTSI_OpenModule(72,1781
CBOOL	NX_MPEGTSI_CloseModule(78,1894
CBOOL	NX_MPEGTSI_CheckBusy(84,2008
CBOOL	NX_MPEGTSI_CanPowerDown(89,2064
U32     NX_MPEGTSI_GetClockNumber(97,2309
U32     NX_MPEGTSI_GetResetNumber(107,2490
S32     NX_MPEGTSI_GetInterruptNumber(120,2857
U32     NX_MPEGTSI_GetDMAIndex(132,3261
U32     NX_MPEGTSI_GetDMABusWidth(146,3667
void    NX_MPEGTSI_SetIDMAEnable(151,3729
CBOOL   NX_MPEGTSI_GetIDMAEnable(171,4241
CBOOL   NX_MPEGTSI_GetIDMABusyStatus(183,4537
void    NX_MPEGTSI_RunIDMA(195,4847
void    NX_MPEGTSI_StopIDMA(210,5217
void    NX_MPEGTSI_SetIDMABaseAddr(225,5593
U32     NX_MPEGTSI_GetIDMABaseAddr(237,5942
void    NX_MPEGTSI_SetIDMALength(245,6178
U32     NX_MPEGTSI_GetIDMALength(257,6520
void    NX_MPEGTSI_SetIDMAIntEnable(265,6753
U32     NX_MPEGTSI_GetIDMAIntEnable(285,7280
void    NX_MPEGTSI_SetIDMAIntMaskClear(292,7459
U32     NX_MPEGTSI_GetIDMAIntMaskClear(312,7989
CBOOL   NX_MPEGTSI_GetIDMAIntStatus(319,8171
U32   NX_MPEGTSI_GetIDMAIntRawStatus(331,8480
void    NX_MPEGTSI_SetIDMAIntClear(338,8657
void    NX_MPEGTSI_SetCapEnable(361,9351
CBOOL   NX_MPEGTSI_GetCapEnable(382,9938
void    NX_MPEGTSI_SetBypassEnable(393,10258
CBOOL   NX_MPEGTSI_GetBypassEnable(414,10864
void    NX_MPEGTSI_SetSerialEnable(425,11203
CBOOL   NX_MPEGTSI_GetSerialEnable(446,11793
void    NX_MPEGTSI_SetTCLKPolarityEnable(457,12116
CBOOL   NX_MPEGTSI_GetTCLKPolarityEnable(478,12712
void    NX_MPEGTSI_SetTDPPolarityEnable(489,13041
CBOOL   NX_MPEGTSI_GetTDPPolarityEnable(510,13636
void    NX_MPEGTSI_SetTSYNCPolarityEnable(521,13964
CBOOL   NX_MPEGTSI_GetTSYNCPolarityEnable(542,14561
void    NX_MPEGTSI_SetTERRPolarityEnable(553,14891
CBOOL   NX_MPEGTSI_GetTERRPolarityEnable(574,15487
void    NX_MPEGTSI_SetCapSramWakeUp(585,15816
CBOOL   NX_MPEGTSI_GetCapSramWakeUp(606,16406
void    NX_MPEGTSI_SetCapSramPowerEnable(617,16733
CBOOL   NX_MPEGTSI_GetCapSramPowerEnable(638,17329
void    NX_MPEGTSI_SetCap1OutputEnable(649,17658
CBOOL   NX_MPEGTSI_GetCap1OutputEnable(669,18202
void    NX_MPEGTSI_SetCap1OutTCLKPolarityEnable(679,18490
CBOOL   NX_MPEGTSI_GetCap1OutTCLKPolarityEnable(699,19043
CBOOL   NX_MPEGTSI_GetCap1OutPolarityEnable(709,19340
void    NX_MPEGTSI_SetCapIntLockEnable(719,19633
CBOOL   NX_MPEGTSI_GetCapIntLockEnable(740,20233
void    NX_MPEGTSI_SetCapIntEnable(751,20566
CBOOL   NX_MPEGTSI_GetCapIntEnable(772,21157
void    NX_MPEGTSI_SetCapIntMaskClear(783,21481
CBOOL   NX_MPEGTSI_GetCapIntMaskClear(804,22080
void    NX_MPEGTSI_SetCapIntClear(815,22412
CBOOL   NX_MPEGTSI_GetCapIntStatus(833,22854
U32     NX_MPEGTSI_GetCapFifoData(844,23183
void    NX_MPEGTSI_SetCPUWrData(852,23397
U32     NX_MPEGTSI_GetCPUWrData(859,23575
void    NX_MPEGTSI_SetCPUWrAddr(866,23745
void    NX_MPEGTSI_SetTsiEnable(873,23923
CBOOL   NX_MPEGTSI_GetTsiEnable(893,24447
void    NX_MPEGTSI_SetTsiEncrypt(903,24721
CBOOL   NX_MPEGTSI_GetTsiEncrypt(923,25246
void    NX_MPEGTSI_SetTsiSramWakeUp(933,25521
CBOOL   NX_MPEGTSI_GetTsiSramWakeUp(953,26049
void    NX_MPEGTSI_SetTsiSramPowerEnable(963,26330
CBOOL   NX_MPEGTSI_GetTsiSramPowerEnable(983,26863
void    NX_MPEGTSI_SetTsiIntEnable(993,27146
CBOOL   NX_MPEGTSI_GetTsiIntEnable(1013,27674
void    NX_MPEGTSI_SetTsiIntMaskClear(1023,27952
CBOOL   NX_MPEGTSI_GetTsiIntMaskClear(1043,28488
void    NX_MPEGTSI_SetTsiIntClear(1053,28774
CBOOL   NX_MPEGTSI_GetTsiIntStatus(1070,29159
U32     NX_MPEGTSI_GetCapData(1080,29442
U32     NX_MPEGTSI_GetTsiOutData(1088,29647
U32     NX_MPEGTSI_ByteSwap(1095,29815
void    NX_MPEGTSI_WritePID(1106,30059
void    NX_MPEGTSI_WriteAESKEYIV(1113,30277
void    NX_MPEGTSI_WriteCASCW(1126,31033

prototype/module/nx_usbehci.c,3546
static	NX_USB20HOST_RegisterSet *__g_pRegister[__g_pRegister20,661
static	NX_USB20HOST_OHCI_RegisterSet *__g_pOhciRegister[__g_pOhciRegister21,712
static	NX_USB20HOST_APB_RegisterSet *__g_pApbRegister[__g_pApbRegister22,772
CBOOL	NX_USB20HOST_Initialize(37,1323
U32		NX_USB20HOST_GetNumberOfModule(57,1776
U32		NX_USB20HOST_GetSizeOfRegisterSet(67,2042
void	NX_USB20HOST_SetBaseAddress(78,2340
U32		NX_USB20HOST_GetBaseAddress(92,2962
U32		NX_USB20HOST_GetPhysicalAddress(105,3382
CBOOL	NX_USB20HOST_OpenModule(120,4046
CBOOL	NX_USB20HOST_CloseModule(134,4516
CBOOL	NX_USB20HOST_CheckBusy(148,4977
U32 NX_USB20HOST_GetClockNumber 171,5800
U32 NX_USB20HOST_GetResetNumber 191,6421
void SetHCCAPBASE 206,6924
void SetHCSPARAMS 211,7010
void SetHCCPARAMS 216,7096
void SetUSBCMD 221,7182
void SetUSBSTS 226,7256
void SetUSBINTR 231,7330
void SetFRINDEX 236,7408
void SetCTRLDSSEGMENT 241,7486
void SetPERIODICLISTBASE(246,7588
void SetASYNCLISTADDR 251,7701
void SetCONFIGFLAG 256,7803
void SetPORTSC 261,7893
void SetINSNREG00 266,7967
void SetINSNREG01 271,8053
void SetINSNREG02 276,8139
void SetINSNREG03 281,8225
void SetINSNREG04 286,8311
void SetINSNREG05 291,8397
void SetINSNREG06 295,8482
void SetINSNREG07 299,8557
void SetINSNREG08 303,8632
U32 GetHCCAPBASE 311,8894
U32 GetHCSPARAMS 316,8963
U32 GetHCCPARAMS 321,9032
U32 GetUSBCMD 326,9101
U32 GetUSBSTS 331,9164
U32 GetUSBINTR 336,9227
U32 GetFRINDEX 341,9292
U32 GetCTRLDSSEGMENT 346,9357
U32 GetPERIODICLISTBASE	351,9434
U32 GetASYNCLISTADDR 356,9517
U32 GetCONFIGFLAG(361,9594
U32 GetPORTSC 366,9664
U32 GetINSNREG00 371,9727
U32 GetINSNREG01 376,9796
U32 GetINSNREG02 381,9865
U32 GetINSNREG03 386,9934
U32 GetINSNREG04 391,10003
U32 GetINSNREG05 396,10072
U32 GetINSNREG06 400,10140
U32 GetINSNREG07 404,10208
U32 GetINSNREG08 408,10276
    void SetHcRevision	415,10347
    void SetHcControl 416,10433
    void SetHcCommandStatus 417,10536
    void SetHcInterruptStatus 418,10639
    void SetHcInterruptEnable 419,10742
    void SetHcInterruptDisable 420,10845
    void SetHcHCCA 421,10948
    void SetHcPeriodCurrentED 422,11051
    void SetHcControlHeadED 423,11154
    void SetHcControlCurrentED 424,11257
    void SetHcBulkHeadED 425,11360
    void SetHcBulkCurrentED 426,11463
    void SetHcDoneHead 427,11566
    void SetHcFmInterval 428,11669
    void SetHcFmRemaining 429,11772
    void SetHcFmNumber 430,11875
    void SetHcPeriodicStart 431,11978
    void SetHcLSThreshold 432,12081
    void SetHcRhDescriptorA 433,12184
    void SetHcRhDescriptorB 434,12287
    void SetHcRhStatus 435,12390
    void SetHcRhPortStatus 436,12493
    U32 GetHcRevision	439,12598
    U32 GetHcControl 440,12678
    U32 GetHcCommandStatus 441,12778
    U32 GetHcInterruptStatus 442,12878
    U32 GetHcInterruptEnable 443,12978
    U32 GetHcInterruptDisable 444,13078
    U32 GetHcHCCA 445,13178
    U32 GetHcPeriodCurrentED 446,13278
    U32 GetHcControlHeadED 447,13378
    U32 GetHcControlCurrentED 448,13478
    U32 GetHcBulkHeadED 449,13578
    U32 GetHcBulkCurrentED 450,13678
    U32 GetHcDoneHead 451,13778
    U32 GetHcFmInterval 452,13878
    U32 GetHcFmRemaining 453,13978
    U32 GetHcFmNumber 454,14078
    U32 GetHcPeriodicStart 455,14178
    U32 GetHcLSThreshold 456,14278
    U32 GetHcRhDescriptorA 457,14378
    U32 GetHcRhDescriptorB 458,14478
    U32 GetHcRhStatus 459,14578
    U32 GetHcRhPortStatus 460,14678
    void SetAPB00(462,14779
    U32 GetAPB00 463,14858

prototype/module/nx_usbotg.c,6382
static	NX_USB20OTG_RegisterSet *__g_pRegister[__g_pRegister20,659
static	NX_USB20OTG_APB_RegisterSet *__g_pApbRegister[__g_pApbRegister21,733
CBOOL	NX_USB20OTG_Initialize(43,1474
U32 		NX_USB20OTG_GetNumberOfModule(63,1924
U32 		NX_USB20OTG_GetSizeOfRegisterSet(73,2189
void	NX_USB20OTG_SetBaseAddress(84,2486
U32*    NX_USB20OTG_GetBaseAddress(95,2918
U32 	NX_USB20OTG_GetPhysicalAddress(107,3345
CBOOL	NX_USB20OTG_OpenModule(120,3852
CBOOL	NX_USB20OTG_CloseModule(133,4229
CBOOL	NX_USB20OTG_CheckBusy(145,4590
U32  NX_USB20OTG_GetClockNumber 160,5102
U32  NX_USB20OTG_GetResetNumber 181,5708
U32  	NX_USB20OTG_GetInterruptNumber(202,6378
void	NX_USB20OTG_SetInterruptEnableAll(221,7071
CBOOL	NX_USB20OTG_GetInterruptEnableAll(246,7781
CBOOL	NX_USB20OTG_GetInterruptPendingAll(261,8305
void	NX_USB20OTG_ClearInterruptPendingAll(279,8813
S32		NX_USB20OTG_GetInterruptPendingNumber(299,9537
void OTG_SetGOTGCTL 326,10184
void OTG_SetGOTGINT 331,10265
void OTG_SetGAHBCFG 336,10346
void OTG_SetGUSBCFG 341,10427
void OTG_SetGRSTCTL 346,10508
void OTG_SetGINTSTS 351,10589
void OTG_SetGINTMSK 356,10670
void OTG_SetGRXSTSR 361,10751
void OTG_SetGRXSTSP 366,10832
void OTG_SetGRXFSIZ 371,10913
void OTG_SetGNPTXFSIZ 376,10994
void OTG_SetGNPTXSTS 381,11083
void OTG_SetGI2CCTL 386,11168
void OTG_SetGPVNDCTL 391,11249
void OTG_SetGGPIO 396,11334
void OTG_SetGUID 401,11407
void OTG_SetGSNPSID 406,11476
void OTG_SetGHWCFG1 411,11557
void OTG_SetGHWCFG2 416,11638
void OTG_SetGHWCFG3 421,11719
void OTG_SetGHWCFG4 426,11800
void OTG_SetGLPMCFG 431,11881
void OTG_SetHPTXFSIZ 436,11962
void OTG_SetHCFG 441,12047
void OTG_SetHFIR 446,12116
void OTG_SetHFNUM 451,12185
void OTG_SetHPTXSTS 456,12258
void OTG_SetHAINT 461,12339
void OTG_SetHAINTMSK 466,12412
void OTG_SetHPRT 471,12497
void OTG_SetDCFG 476,12566
void OTG_SetDCTL 481,12635
void OTG_SetDSTS 486,12704
void OTG_SetDIEPMSK 491,12773
void OTG_SetDOEPMSK 496,12854
void OTG_SetDAINT 501,12935
void OTG_SetDAINTMSK 506,13008
void OTG_SetDTKNQR1 511,13093
void OTG_SetDTKNQR2 516,13174
void OTG_SetDVBUSDIS 521,13255
void OTG_SetDVBUSPULSE 526,13340
void OTG_SetDTKNQR3 531,13433
void OTG_SetDTKNQR4 536,13514
void OTG_SetPCGCCTL 541,13595
void OTG_SetDPTXFSIZ 603,14879
void OTG_SetHCCHAR(608,14979
void OTG_SetHCSPLT(613,15074
void OTG_SetHCINT(618,15169
void OTG_SetHCINTMSK(623,15261
void OTG_SetHCTSIZ(628,15362
void OTG_SetHCDMA(633,15457
void OTG_SetDIEPCTL(638,15549
void OTG_SetDIEPINT(643,15648
void OTG_SetDIEPTSIZ(648,15747
void OTG_SetDIEPDMA(653,15849
void OTG_SetDOEPCTL(658,15948
void OTG_SetDOEPINT(663,16047
void OTG_SetDOEPTSIZ(668,16146
void OTG_SetDOEPDMA(673,16248
void OTG_SetHCSR 678,16347
void OTG_SetDIESR 690,16679
void OTG_SetDOESR 698,16926
U32  OTG_GetGOTGCTL(709,17359
U32  OTG_GetGOTGINT(714,17421
U32  OTG_GetGAHBCFG(719,17483
U32  OTG_GetGUSBCFG(724,17545
U32  OTG_GetGRSTCTL(729,17607
U32  OTG_GetGINTSTS(734,17669
U32  OTG_GetGINTMSK(739,17731
U32  OTG_GetGRXSTSR(744,17793
U32  OTG_GetGRXSTSP(749,17855
U32  OTG_GetGRXFSIZ(754,17917
U32  OTG_GetGNPTXFSIZ(759,17979
U32  OTG_GetGNPTXSTS(764,18045
U32  OTG_GetGI2CCTL(769,18109
U32  OTG_GetGPVNDCTL(774,18171
U32  OTG_GetGGPIO(779,18235
U32  OTG_GetGUID(784,18293
U32  OTG_GetGSNPSID(789,18349
U32  OTG_GetGHWCFG1(794,18411
U32  OTG_GetGHWCFG2(799,18473
U32  OTG_GetGHWCFG3(804,18535
U32  OTG_GetGHWCFG4(809,18597
U32  OTG_GetGLPMCFG(814,18659
U32  OTG_GetHPTXFSIZ(819,18721
U32  OTG_GetHCFG(824,18785
U32  OTG_GetHFIR(829,18841
U32  OTG_GetHFNUM(834,18897
U32  OTG_GetHPTXSTS(839,18955
U32  OTG_GetHAINT(844,19017
U32  OTG_GetHAINTMSK(849,19075
U32  OTG_GetHPRT(854,19139
U32  OTG_GetDCFG(859,19195
U32  OTG_GetDCTL(864,19251
U32  OTG_GetDSTS(869,19307
U32  OTG_GetDIEPMSK(874,19363
U32  OTG_GetDOEPMSK(879,19425
U32  OTG_GetDAINT(884,19487
U32  OTG_GetDAINTMSK(889,19545
U32  OTG_GetDTKNQR1(894,19609
U32  OTG_GetDTKNQR2(899,19671
U32  OTG_GetDVBUSDIS(904,19733
U32  OTG_GetDVBUSPULSE(909,19797
U32  OTG_GetDTKNQR3(914,19865
U32  OTG_GetDTKNQR4(919,19927
U32  OTG_GetPCGCCTL(924,19989
U32  OTG_GetDPTXFSIZ(986,21002
U32  OTG_GetHCCHAR(991,21080
U32  OTG_GetHCSPLT(996,21158
U32  OTG_GetHCINT(1001,21236
U32  OTG_GetHCINTMSK(1006,21313
U32  OTG_GetHCTSIZ(1011,21393
U32  OTG_GetHCDMA(1016,21471
U32  OTG_GetDIEPCTL(1021,21548
U32  OTG_GetDIEPINT(1026,21628
U32  OTG_GetDIEPTSIZ(1031,21708
U32  OTG_GetDIEPDMA(1036,21789
U32  OTG_GetDOEPCTL(1041,21869
U32  OTG_GetDOEPINT(1046,21949
U32  OTG_GetDOEPTSIZ(1051,22029
U32  OTG_GetDOEPDMA(1056,22110
void OTG_SetGPWRDN(1064,22375
void OTG_SetGDFIFOCFG(1067,22445
void OTG_SetGADPCTL(1070,22527
void OTG_SetDEACHINT(1073,22601
void OTG_SetDEACHINTMSK(1076,22679
U32  OTG_GetGPWRDN(1079,22769
U32  OTG_GetGDFIFOCFG(1082,22827
U32  OTG_GetGADPCTL(1085,22891
U32  OTG_GetDEACHINT(1088,22951
U32  OTG_GetDEACHINTMSK(1091,23013
void OTG_SetDIEPEACHMSK(1095,23082
void OTG_SetDOEPEACHMSK(1098,23185
U32  OTG_GetDIEPEACHMSK(1101,23288
U32  OTG_GetDOEPEACHMSK(1104,23368
void OTG_SetEP00FIFO(1108,23449
void OTG_SetEP01FIFO(1111,23540
void OTG_SetEP02FIFO(1114,23631
void OTG_SetEP03FIFO(1117,23722
void OTG_SetEP04FIFO(1120,23813
void OTG_SetEP05FIFO(1123,23904
void OTG_SetEP06FIFO(1126,23995
void OTG_SetEP07FIFO(1129,24086
void OTG_SetEP08FIFO(1132,24177
void OTG_SetEP09FIFO(1135,24268
void OTG_SetEP10FIFO(1138,24359
void OTG_SetEP11FIFO(1141,24450
void OTG_SetEP12FIFO(1144,24541
void OTG_SetEP13FIFO(1147,24632
void OTG_SetEP14FIFO(1150,24723
void OTG_SetEP15FIFO(1153,24814
U32  OTG_GetEP00FIFO(1156,24905
U32  OTG_GetEP01FIFO(1159,24979
U32  OTG_GetEP02FIFO(1162,25053
U32  OTG_GetEP03FIFO(1165,25127
U32  OTG_GetEP04FIFO(1168,25201
U32  OTG_GetEP05FIFO(1171,25275
U32  OTG_GetEP06FIFO(1174,25349
U32  OTG_GetEP07FIFO(1177,25423
U32  OTG_GetEP08FIFO(1180,25497
U32  OTG_GetEP09FIFO(1183,25571
U32  OTG_GetEP10FIFO(1186,25645
U32  OTG_GetEP11FIFO(1189,25719
U32  OTG_GetEP12FIFO(1192,25793
U32  OTG_GetEP13FIFO(1195,25867
U32  OTG_GetEP14FIFO(1198,25941
U32  OTG_GetEP15FIFO(1201,26015
U32  OTG_GetDEBUGFIFO(1205,26090
void OTG_SetDEBUGFIFO(1208,26166
void OTG_SetRESERVED10(1211,26261
U32  OTG_GetRESERVED10(1214,26348
U32 xxx 1218,26427
    void SetOTG_APB00(1222,26480
    U32 GetOTG_APB00 1223,26567

prototype/module/nx_vip.h,7492
#define __NX_VIP_H__18,635
	volatile U32	VIP_CONFIG;37,1042
	volatile U32	VIP_HVINT;38,1108
	volatile U32	VIP_SYNCCTRL;39,1177
	volatile U32	VIP_SYNCMON;40,1243
	volatile U32	VIP_VBEGIN;41,1308
	volatile U32	VIP_VEND;42,1380
	volatile U32	VIP_HBEGIN;43,1448
	volatile U32	VIP_HEND;44,1522
	volatile U32	VIP_FIFOCTRL;45,1592
	volatile U32	VIP_HCOUNT;46,1658
	volatile U32	VIP_VCOUNT;47,1729
	volatile U8		__Reserved00[__Reserved0048,1798
	volatile U32	VIP_CDENB;49,1855
	volatile U32	VIP_ODINT;50,1933
	volatile U32	VIP_IMGWIDTH;51,2009
	volatile U32	VIP_IMGHEIGHT;52,2074
	volatile U32	CLIP_LEFT;53,2141
	volatile U32	CLIP_RIGHT;54,2205
	volatile U32	CLIP_TOP;55,2271
	volatile U32	CLIP_BOTTOM;56,2333
	volatile U32	DECI_TARGETW;57,2400
	volatile U32	DECI_TARGETH;58,2476
	volatile U32	DECI_DELTAW;59,2553
	volatile U32	DECI_DELTAH;60,2627
	volatile S32	DECI_CLEARW;61,2702
	volatile S32	DECI_CLEARH;62,2776
	volatile U32	DECI_LUSEG;63,2851
	volatile U32	DECI_CRSEG;64,2924
	volatile U32	DECI_CBSEG;65,2997
	volatile U32	DECI_FORMAT;66,3070
	volatile U32	DECI_ROTFLIP;67,3146
	volatile U32	DECI_LULEFT;68,3225
	volatile U32	DECI_CRLEFT;69,3295
	volatile U32	DECI_CBLEFT;70,3365
	volatile U32	DECI_LURIGHT;71,3435
	volatile U32	DECI_CRRIGHT;72,3507
	volatile U32	DECI_CBRIGHT;73,3579
	volatile U32	DECI_LUTOP;74,3651
	volatile U32	DECI_CRTOP;75,3720
	volatile U32	DECI_CBTOP;76,3789
	volatile U32	DECI_LUBOTTOM;77,3858
	volatile U32	DECI_CRBOTTOM;78,3932
	volatile U32	DECI_CBBOTTOM;79,4006
	volatile U32	CLIP_LUSEG;80,4080
	volatile U32	CLIP_CRSEG;81,4151
	volatile U32	CLIP_CBSEG;82,4222
	volatile U32	CLIP_FORMAT;83,4293
	volatile U32	CLIP_ROTFLIP;84,4360
	volatile U32	CLIP_LULEFT;85,4437
	volatile U32	CLIP_CRLEFT;86,4505
	volatile U32	CLIP_CBLEFT;87,4573
	volatile U32	CLIP_LURIGHT;88,4641
	volatile U32	CLIP_CRRIGHT;89,4711
	volatile U32	CLIP_CBRIGHT;90,4781
	volatile U32	CLIP_LUTOP;91,4851
	volatile U32	CLIP_CRTOP;92,4918
	volatile U32	CLIP_CBTOP;93,4985
	volatile U32	CLIP_LUBOTTOM;94,5052
	volatile U32	CLIP_CRBOTTOM;95,5124
	volatile U32	CLIP_CBBOTTOM;96,5196
	volatile U32	VIP_SCANMODE;97,5268
	volatile U32	CLIP_YUYVENB;98,5351
	volatile U32	CLIP_BASEADDRH;99,5431
	volatile U32	CLIP_BASEADDRL;100,5519
	volatile U32	CLIP_STRIDEH;101,5606
	volatile U32	CLIP_STRIDEL;102,5686
	volatile U32	VIP_VIP1;103,5765
} NX_VIP_RegisterSet;104,5826
		volatile U16	VIP_CONFIG;108,5873
		volatile U16	VIP_HVINT;109,5940
		volatile U16	VIP_SYNCCTRL;110,6010
		volatile U16	VIP_SYNCMON;111,6077
		volatile U16	VIP_VBEGIN;112,6143
		volatile U16	VIP_VEND;113,6216
		volatile U16	VIP_HBEGIN;114,6285
		volatile U16	VIP_HEND;115,6360
		volatile U16	VIP_FIFOCTRL;116,6431
		volatile U16	VIP_HCOUNT;117,6498
		volatile U16	VIP_VCOUNT;118,6570
		volatile U8		__Reserved00[__Reserved00119,6640
		volatile U16	VIP_CDENB;120,6698
		volatile U16	VIP_ODINT;121,6777
		volatile U16	VIP_IMGWIDTH;122,6854
		volatile U16	VIP_IMGHEIGHT;123,6920
		volatile U16	CLIP_LEFT;124,6988
		volatile U16	CLIP_RIGHT;125,7053
		volatile U16	CLIP_TOP;126,7120
		volatile U16	CLIP_BOTTOM;127,7183
		volatile U16	DECI_TARGETW;128,7251
		volatile U16	DECI_TARGETH;129,7328
		volatile U16	DECI_DELTAW;130,7406
		volatile U16	DECI_DELTAH;131,7481
		volatile S16	DECI_CLEARW;132,7557
		volatile S16	DECI_CLEARH;133,7632
		volatile U16	DECI_LUSEG;134,7708
		volatile U16	DECI_CRSEG;135,7782
		volatile U16	DECI_CBSEG;136,7856
		volatile U16	DECI_FORMAT;137,7930
		volatile U16	DECI_ROTFLIP;138,8007
		volatile U16	DECI_LULEFT;139,8087
		volatile U16	DECI_CRLEFT;140,8158
		volatile U16	DECI_CBLEFT;141,8229
		volatile U16	DECI_LURIGHT;142,8300
		volatile U16	DECI_CRRIGHT;143,8373
		volatile U16	DECI_CBRIGHT;144,8446
		volatile U16	DECI_LUTOP;145,8519
		volatile U16	DECI_CRTOP;146,8589
		volatile U16	DECI_CBTOP;147,8659
		volatile U16	DECI_LUBOTTOM;148,8729
		volatile U16	DECI_CRBOTTOM;149,8804
		volatile U16	DECI_CBBOTTOM;150,8879
		volatile U16	CLIP_LUSEG;151,8954
		volatile U16	CLIP_CRSEG;152,9026
		volatile U16	CLIP_CBSEG;153,9098
		volatile U16	CLIP_FORMAT;154,9170
		volatile U16	CLIP_ROTFLIP;155,9238
		volatile U16	CLIP_LULEFT;156,9316
		volatile U16	CLIP_CRLEFT;157,9385
		volatile U16	CLIP_CBLEFT;158,9454
		volatile U16	CLIP_LURIGHT;159,9523
		volatile U16	CLIP_CRRIGHT;160,9594
		volatile U16	CLIP_CBRIGHT;161,9665
		volatile U16	CLIP_LUTOP;162,9736
		volatile U16	CLIP_CRTOP;163,9804
		volatile U16	CLIP_CBTOP;164,9872
		volatile U16	CLIP_LUBOTTOM;165,9940
		volatile U16	CLIP_CRBOTTOM;166,10013
		volatile U16	CLIP_CBBOTTOM;167,10086
		volatile U16	VIP_SCANMODE;168,10159
		volatile U16	CLIP_YUYVENB;169,10243
		volatile U16	CLIP_BASEADDRH;170,10324
		volatile U16	CLIP_BASEADDRL;171,10413
		volatile U16	CLIP_STRIDEH;172,10501
		volatile U16	CLIP_STRIDEL;173,10582
		volatile U16	VIP_VIP1;174,10662
	} NX_VIP_RegisterSet;175,10724
		NX_VIP_INT_VSYNC	181,10814
		NX_VIP_INT_VSYNC				= 0UL,UL181,10814
		NX_VIP_INT_HSYNC	182,10879
		NX_VIP_INT_HSYNC				= 1UL,UL182,10879
		NX_VIP_INT_DONE	183,10944
		NX_VIP_INT_DONE					= 2UL	UL183,10944
		NX_VIP_CLKSRC_FPLL	189,11065
		NX_VIP_CLKSRC_FPLL				= 0UL,UL189,11065
		NX_VIP_CLKSRC_UPLL	190,11106
		NX_VIP_CLKSRC_UPLL				= 1UL,UL190,11106
		NX_VIP_CLKSRC_ICLKIN	191,11147
		NX_VIP_CLKSRC_ICLKIN			= 3UL,UL191,11147
		NX_VIP_CLKSRC_INVICLKIN	192,11195
		NX_VIP_CLKSRC_INVICLKIN			= 4UL	UL192,11195
	}	NX_VIP_CLKSRC;193,11258
		NX_VIP_DATAORDER_CBY0CRY1	198,11328
		NX_VIP_DATAORDER_CBY0CRY1		= 0UL,UL198,11328
		NX_VIP_DATAORDER_CRY1CBY0	199,11384
		NX_VIP_DATAORDER_CRY1CBY0		= 1UL,UL199,11384
		NX_VIP_DATAORDER_Y0CBY1CR	200,11440
		NX_VIP_DATAORDER_Y0CBY1CR		= 2UL,UL200,11440
		NX_VIP_DATAORDER_Y1CRY0CB	201,11496
		NX_VIP_DATAORDER_Y1CRY0CB		= 3UL	UL201,11496
	}	NX_VIP_DATAORDER;202,11551
		NX_VIP_FIELDSEL_BYPASS	207,11630
		NX_VIP_FIELDSEL_BYPASS			= 0UL,UL207,11630
		NX_VIP_FIELDSEL_INVERT	208,11695
		NX_VIP_FIELDSEL_INVERT			= 1UL,UL208,11695
		NX_VIP_FIELDSEL_EVEN	209,11761
		NX_VIP_FIELDSEL_EVEN			= 2UL,UL209,11761
		NX_VIP_FIELDSEL_ODD	210,11816
		NX_VIP_FIELDSEL_ODD				= 3UL	UL210,11816
	}	NX_VIP_FIELDSEL;211,11871
		NX_VIP_FIFORESET_FRAMEEND	216,11951
		NX_VIP_FIFORESET_FRAMEEND		= 0UL,UL216,11951
		NX_VIP_FIFORESET_FRAMESTART	217,12033
		NX_VIP_FIFORESET_FRAMESTART		= 1UL,UL217,12033
		NX_VIP_FIFORESET_CPU	218,12124
		NX_VIP_FIFORESET_CPU			= 2UL,UL218,12124
		NX_VIP_FIFORESET_ALL	219,12175
		NX_VIP_FIFORESET_ALL			= 3UL	UL219,12175
	}	NX_VIP_FIFORESET;220,12257
		NX_VIP_FSTATUS_FULL	225,12327
		NX_VIP_FSTATUS_FULL				= 1<<0UL,UL225,12327
		NX_VIP_FSTATUS_EMPTY	226,12381
		NX_VIP_FSTATUS_EMPTY			= 1<<1UL,UL226,12381
		NX_VIP_FSTATUS_READING	227,12436
		NX_VIP_FSTATUS_READING			= 1<<2UL,UL227,12436
		NX_VIP_FSTATUS_WRITING	228,12495
		NX_VIP_FSTATUS_WRITING			= 1<<3UL	UL228,12495
	}	NX_VIP_FSTATUS;229,12554
		NX_VIP_FORMAT_420	234,12619
		NX_VIP_FORMAT_420				= 0UL,UL234,12619
		NX_VIP_FORMAT_422	235,12677
		NX_VIP_FORMAT_422				= 1UL,UL235,12677
		NX_VIP_FORMAT_444	236,12735
		NX_VIP_FORMAT_444				= 2UL,UL236,12735
		NX_VIP_FORMAT_YUYV	237,12793
		NX_VIP_FORMAT_YUYV				= 3UL	UL237,12793
	}	NX_VIP_FORMAT;238,12849
		NX_VIP_INPUTPORT_A	243,12915
		NX_VIP_INPUTPORT_A				= 0UL,UL243,12915
		NX_VIP_INPUTPORT_B	244,13014
		NX_VIP_INPUTPORT_B				= 1UL	UL244,13014
	}	NX_VIP_INPUTPORT;245,13115

prototype/module/nx_intc.c,1120
static	struct NX_INTC_RegisterSet (*__g_pRegister)__g_pRegister19,600
CBOOL	NX_INTC_Initialize(31,1051
U32		NX_INTC_GetNumberOfModule(50,1399
U32		NX_INTC_GetPhysicalAddress(64,1825
U32		NX_INTC_GetSizeOfRegisterSet(79,2325
void	NX_INTC_SetBaseAddress(90,2620
void* 	NX_INTC_GetBaseAddress(102,2945
CBOOL	NX_INTC_OpenModule(114,3277
CBOOL	NX_INTC_CloseModule(136,3883
CBOOL	NX_INTC_CheckBusy(150,4270
CBOOL	NX_INTC_CanPowerDown(161,4636
void	NX_INTC_SetInterruptEnable(176,5114
CBOOL	NX_INTC_GetInterruptEnable(201,5853
CBOOL	NX_INTC_GetInterruptPending(320,12996
void	NX_INTC_ClearInterruptPending(383,16553
void	NX_INTC_SetInterruptEnableAll(443,20253
CBOOL	NX_INTC_GetInterruptEnableAll(470,20967
CBOOL	NX_INTC_GetInterruptPendingAll(492,21621
void	NX_INTC_ClearInterruptPendingAll(513,22108
S32		NX_INTC_GetInterruptPendingNumber(529,22647
void	NX_INTC_SetInterruptMode 563,23567
void	NX_INTC_SetPriorityMode(605,24850
void NX_INTC_SetIntHandler(630,25544
void *NX_INTC_GetIntHandler(NX_INTC_GetIntHandler639,25819
void *NX_INTC_GetCurrentIntHandler(NX_INTC_GetCurrentIntHandler648,26099

prototype/module/nx_i2s.c,4495
    struct NX_I2S_RegisterSet *pRegister;pRegister24,636
} __g_ModuleVariables[__g_ModuleVariables26,679
CBOOL	NX_I2S_Initialize(37,1134
U32		NX_I2S_GetNumberOfModule(61,1589
U32		NX_I2S_GetPhysicalAddress(73,1931
U32		NX_I2S_GetSizeOfRegisterSet(90,2373
void	NX_I2S_SetBaseAddress(101,2666
void*	NX_I2S_GetBaseAddress(114,3084
CBOOL	NX_I2S_OpenModule(127,3506
CBOOL	NX_I2S_CloseModule(140,3886
CBOOL	NX_I2S_CheckBusy(153,4257
CBOOL	NX_I2S_CanPowerDown(166,4687
U32		NX_I2S_GetDMAIndex_PCMIn(180,5122
U32		NX_I2S_GetDMAIndex_PCMOut(196,5519
U32		NX_I2S_GetDMABusWidth(212,5876
U32		NX_I2S_GetClockNumber(221,6181
U32     NX_I2S_GetResetNumber(241,6672
CBOOL   NX_I2S_GetChannelClockIndication(259,7059
CBOOL   NX_I2S_GetTxFifoEmpty(269,7340
CBOOL   NX_I2S_GetRxFifoEmpty(279,7610
CBOOL   NX_I2S_GetTxFifoFull(289,7879
CBOOL   NX_I2S_GetRxFifoFull(299,8147
void    NX_I2S_TxDmaPauseEnable(309,8415
void    NX_I2S_RxDmaPauseEnable(328,8888
void    NX_I2S_TxChPauseEnable(347,9361
void    NX_I2S_RxChPauseEnable(366,9833
void    NX_I2S_TxDmaEnable(385,10305
void    NX_I2S_RxDmaEnable(404,10773
void    NX_I2S_I2SEnable(423,11241
U32    NX_I2S_GetI2SEnable(442,11707
void    NX_I2S_SetBitLengthControl(458,12059
 U32   NX_I2S_GetBitLengthControl(477,12547
void    NX_I2S_CodecClockDisable(492,12897
U32    NX_I2S_GetCodecClockDisable(511,13374
void    NX_I2S_SetMasterSlaveMode(526,13722
U32    NX_I2S_GetMasterSlaveMode(545,14199
void    NX_I2S_SetTxRxMode(558,14546
 U32   NX_I2S_GetTxRxMode(577,15015
void    NX_I2S_SetLRClockPolarity(592,15356
 U32   NX_I2S_GetLRClockPolarity(611,15840
void    NX_I2S_SetSerialDataFormat(626,16188
 U32   NX_I2S_GetSerialDataFormat(645,16677
void    NX_I2S_SetRootClockFrequency(659,17025
 U32   NX_I2S_GetRootClockFrequency(678,17520
void    NX_I2S_SetBitClockFrequency(695,17915
 U32   NX_I2S_GetBitClockFrequency(714,18406
void    NX_I2S_TxFifoFlushEnable(732,18816
U32     NX_I2S_GetTxFifoDataCount(751,19291
void    NX_I2S_RxFifoFlushEnable(761,19565
U32     NX_I2S_GetRxFifoDataCount(780,20039
void    NX_I2S_PrescalerEnable(791,20326
U32    	NX_I2S_GetPrescalerEnable(810,20799
void    NX_I2S_SetPrescalerValue(824,21145
U32    NX_I2S_GetPrescalerValue(844,21649
void    NX_I2S_SetTxData(860,22018
U32     NX_I2S_GetRxData(887,22682
void	NX_I2S_SetInterruptEnable(913,23627
CBOOL	NX_I2S_GetInterruptEnable(936,24376
void	NX_I2S_SetInterruptEnable32(952,25023
U32		NX_I2S_GetInterruptEnable32(970,25652
CBOOL	NX_I2S_GetInterruptPending(986,26187
U32		NX_I2S_GetInterruptPending32(1003,26814
void	NX_I2S_ClearInterruptPending(1018,27258
void	NX_I2S_ClearInterruptPending32(1034,27840
void	NX_I2S_SetInterruptEnableAll(1050,28327
CBOOL	NX_I2S_GetInterruptEnableAll(1064,28821
CBOOL	NX_I2S_GetInterruptPendingAll(1083,29312
void	NX_I2S_ClearInterruptPendingAll(1101,29678
S32		NX_I2S_GetInterruptPendingNumber(1115,30117
U32		NX_I2S_GetDMAIndex_PCMIn(1148,30861
U32		NX_I2S_GetDMAIndex_PCMOut(1157,31062
U32		NX_I2S_GetDMABusWidth(1166,31241
void			NX_I2S_SetClockPClkMode(1182,31700
NX_PCLKMODE	NX_I2S_GetClockPClkMode(1215,32394
void	NX_I2S_SetClockSource(1239,33183
U32				NX_I2S_GetClockSource(1269,34191
void			NX_I2S_SetClockDivisor(1288,34856
U32				NX_I2S_GetClockDivisor(1314,35652
void			NX_I2S_SetClockOutInv(1335,36357
CBOOL			NX_I2S_GetClockOutInv(1362,37229
void			NX_I2S_SetClockOutEnb(1383,38022
CBOOL			NX_I2S_GetClockOutEnb(1414,38914
void			NX_I2S_SetClockDivisorEnable(1437,39486
CBOOL			NX_I2S_GetClockDivisorEnable(1462,40140
void		NX_I2S_SetMasterMode(1482,40762
CBOOL		NX_I2S_GetMasterMode(1508,41363
void			NX_I2S_SetInterfaceMode(1529,41843
NX_I2S_IF	NX_I2S_GetInterfaceMode(1552,42472
void	NX_I2S_SetSyncPeriod(1569,42992
U32	NX_I2S_GetSyncPeriod(1601,43788
void	NX_I2S_SetLinkOn(1633,44573
CBOOL NX_I2S_GetI2SLinkOn(1657,45109
void	NX_I2S_SetControllerReset(1679,45811
CBOOL NX_I2S_GetControllerReset(1701,46268
void	NX_I2S_SetOutputEnable(1722,46730
CBOOL NX_I2S_GetI2SOutputEnable(1749,47434
void	NX_I2S_SetInputEnable(1765,47910
CBOOL NX_I2S_GetInputEnable(1792,48610
void	NX_I2S_SetLoopBackEnable(1810,49193
CBOOL NX_I2S_GetLoopBackEnable(1837,49913
void	NX_I2S_SetBufferPCMOUTEnable(1860,50782
CBOOL NX_I2S_GetBufferPCMOUTEnable(1891,51778
void	NX_I2S_SetBufferPCMINEnable(1912,52558
CBOOL NX_I2S_GetBufferPCMINEnable(1943,53549
CBOOL NX_I2S_IsPCMInBufferReady(1960,54119
CBOOL NX_I2S_IsPCMOutBufferReady(1977,54674

prototype/module/nx_adc.c,1303
static	struct NX_ADC_RegisterSet *__g_pRegister[__g_pRegister20,585
CBOOL	NX_ADC_Initialize(34,1102
U32		NX_ADC_GetNumberOfModule(56,1561
U32		NX_ADC_GetSizeOfRegisterSet(66,1815
void	NX_ADC_SetBaseAddress(77,2108
void*	NX_ADC_GetBaseAddress(90,2510
U32		NX_ADC_GetPhysicalAddress(103,2892
CBOOL	NX_ADC_OpenModule(120,3376
CBOOL	NX_ADC_CloseModule(134,3802
CBOOL	NX_ADC_CheckBusy(148,4219
U32 NX_ADC_GetResetNumber 165,4790
U32 	NX_ADC_GetInterruptNumber(187,5475
void	NX_ADC_SetInterruptEnable(207,6288
CBOOL	NX_ADC_GetInterruptEnable(234,7222
CBOOL	NX_ADC_GetInterruptPending(254,7982
void	NX_ADC_ClearInterruptPending(277,8710
void	NX_ADC_SetInterruptEnableAll(296,9345
CBOOL	NX_ADC_GetInterruptEnableAll(319,10094
CBOOL	NX_ADC_GetInterruptPendingAll(337,10728
void	NX_ADC_ClearInterruptPendingAll(358,11339
S32		NX_ADC_GetInterruptPendingNumber(376,12030
void	NX_ADC_SetPrescalerValue(415,13249
U32		NX_ADC_GetPrescalerValue(441,13980
void	NX_ADC_SetPrescalerEnable(467,14790
CBOOL	NX_ADC_GetPrescalerEnable(494,15585
void	NX_ADC_SetInputChannel(513,16127
U32		NX_ADC_GetInputChannel(537,16846
void	NX_ADC_SetStandbyMode(560,17602
CBOOL	NX_ADC_GetStandbyMode(587,18376
void	NX_ADC_Start(621,19423
CBOOL	NX_ADC_IsBusy(645,20058
U32		NX_ADC_GetConvertedData(663,20554

prototype/module/nx_lvds.h,844
#define __NX_LVDS_H__19,583
		volatile U32 LVDSCTRL0;55,1004
    volatile U32 LVDSCTRL1;56,1043
    volatile U32 LVDSCTRL2;57,1084
    volatile U32 LVDSCTRL3;58,1125
    volatile U32 LVDSCTRL4;59,1166
    volatile U32 _Reserved0[_Reserved060,1207
    volatile U32 LVDSLOC0	61,1254
    volatile U32 LVDSLOC1	62,1293
    volatile U32 LVDSLOC2	63,1333
    volatile U32 LVDSLOC3	64,1373
    volatile U32 LVDSLOC4	65,1413
    volatile U32 LVDSLOC5	66,1453
    volatile U32 LVDSLOC6	67,1493
    volatile U32 _Reserved1 68,1533
    volatile U32 LVDSLOCMASK0 69,1574
    volatile U32 LVDSLOCMASK1 70,1615
    volatile U32 LVDSLOCPOL0 71,1656
    volatile U32 LVDSLOCPOL1 72,1697
    volatile U32 LVDSTMODE0 73,1738
    volatile U32 LVDSTMODE1 74,1779
    volatile U32 _Reserved2[_Reserved276,1821
} NX_LVDS_RegisterSet;83,2070

prototype/module/nx_coda960.h,386
#define __NX_CODA960_H__19,577
	volatile U32 TEMP;37,986
    volatile U32 INTCTRL;38,1006
    volatile U32 INTPEND;39,1032
} NX_CODA960_RegisterSet;40,1058
    NX_CODA960_INT_TEST0 86,2733
    NX_CODA960_INT_TEST1 87,2784
    NX_CODA960_INT_TEST2 88,2835
} NX_CODA960_INT;89,2886
    NX_CODA960_DMA_TXDMA 109,3821
    NX_CODA960_DMA_RXDMA 110,3867
} NX_CODA960_DMA;111,3913

prototype/module/nx_simio.c,1847
	struct NX_SIMIO_RegisterSet *pRegister;pRegister27,765
} __g_ModuleVariables[__g_ModuleVariables29,807
enum { MAX_NUMBER_OF_PARAMETERS 32,913
static U32 MES_SIMIO_ParameterStack[MES_SIMIO_ParameterStack33,953
CBOOL	NX_SIMIO_Initialize(44,1422
U32		NX_SIMIO_GetNumberOfModule(68,1855
U32		NX_SIMIO_GetPhysicalAddress(85,2464
U32		NX_SIMIO_GetSizeOfRegisterSet(105,3104
void	NX_SIMIO_SetBaseAddress(121,3667
void*	NX_SIMIO_GetBaseAddress(140,4362
CBOOL	NX_SIMIO_OpenModule(159,5076
CBOOL	NX_SIMIO_CloseModule(186,5950
CBOOL	NX_SIMIO_CheckBusy(205,6614
CBOOL	NX_SIMIO_CanPowerDown(224,7334
NX_SIMIO_PushParameters(239,7871
NX_SIMIO_PopParameters(255,8486
NX_SIMIO_PutString271,9078
NX_SIMIO_SetTimeOutValue293,9801
NX_SIMIO_DebugBreak(312,10409
NX_SIMIO_Exit(327,10908
NX_SIMIO_EOS(347,11559
NX_SIMIO_QueryPerformanceFrequency(366,12055
NX_SIMIO_QueryPerformanceCounter(386,12615
NX_SIMIO_FillMemory405,13168
NX_SIMIO_LoadHexFile431,13964
NX_SIMIO_SaveHexFile474,15169
NX_SIMIO_CompareMemory518,16530
NX_SIMIO_LoadImgFile549,17588
NX_SIMIO_SaveImgFile636,20731
NX_SIMIO_CompareImage701,23118
NX_SIMIO_LoadImgFileBin761,25174
NX_SIMIO_LoadTextHexFile868,28858
NX_SIMIO_SaveTextHexFile885,29301
NX_SIMIO_CompareTextMemory905,29849
NX_SIMIO_LoadTextImgFile924,30416
NX_SIMIO_SaveTextImgFile950,31201
NX_SIMIO_CompareTextImage976,31985
NX_SIMIO_SaveTextImgFileEx1002,32863
NX_SIMIO_CompareTextImageEx1029,33781
NX_SIMIO_SaveCodecStream1093,36046
NX_SIMIO_SaveCodecYUV1136,37260
NX_SIMIO_MEMCOPY1179,38468
NX_SIMIO_CMPBINFILE1220,39515
NX_SIMIO_LoadCodecYUV1265,40854
NX_SIMIO_LoadCodecStream1308,42074
NX_SIMIO_LoadCodecBitCode1351,43300
NX_SIMIO_TD_READ1395,44538
NX_SIMIO_TD_WRITE1414,44962
CBOOL NX_SIMIO_LoadImgFile_A8 1437,45657
void NX_SIMIO_SetWFI 1531,48691
CBOOL NX_SIMIO_GetEOS 1538,48849

prototype/module/nx_lcdif.h,3336
#define __NX_LCDINTERFACE_H__19,598
	volatile U32 DISPCNTL0;40,1018
	volatile U32 DISPCNTL1;41,1054
	volatile U32 DISPDELYCNT0;42,1090
	volatile U32 _Reserved0;43,1126
	volatile U32 DISPPADLOC0;44,1162
	volatile U32 DISPPADLOC1;45,1198
	volatile U32 DISPPADLOC2;46,1234
	volatile U32 DISPPADLOC3;47,1270
	volatile U32 DISPRGBMASK;48,1306
	volatile U32 _Reserved1[_Reserved149,1342
	volatile U32 I80DATARW;50,1391
	volatile U32 I80REGRW;51,1427
	volatile U32 I80TIMING;52,1463
	volatile U32 I80POLCTRL;53,1499
	volatile U32 DISPCMDBUFCTRL0;54,1525
	volatile U32 DISPCMDBUFDATA;55,1556
	volatile U32 DISPSOURCESEL;56,1586
} NX_LCDINTERFACE_RegisterSet;62,1880
#define __DEF__NX_DISPLAYTOP_RESET__91,3058
    NX_DISPLAYTOP_RESET_nRST 94,3110
    NX_DISPLAYTOP_RESET_Disp0RESETN 95,3171
    NX_DISPLAYTOP_RESET_Disp1RESETN 96,3235
    NX_DISPLAYTOP_RESET_ResConvRESETN 97,3299
    NX_DISPLAYTOP_RESET_LCDIFRESETN 98,3365
    NX_DISPLAYTOP_RESET_InterConvRESETN	99,3429
    NX_DISPLAYTOP_RESET_HDMIRESETN 100,3496
} NX_DISPLAYTOP_RESET;101,3560
#define __DEF__NX_LCDINTERFACE_PADCLK130,4502
	NX_LCDINTERFACE_PADCLK_VCLK	133,4555
	NX_LCDINTERFACE_PADCLK_VCLK			= 0UL,UL133,4555
	NX_LCDINTERFACE_PADCLK_VCLK2	134,4603
	NX_LCDINTERFACE_PADCLK_VCLK2		= 1UL,UL134,4603
	NX_LCDINTERFACE_PADCLK_VCLK3	135,4652
	NX_LCDINTERFACE_PADCLK_VCLK3		= 2UL	UL135,4652
}	NX_LCDINTERFACE_PADCLK;137,4701
#define __DEF__NX_LCDINTERFACE_FORMAT141,4773
	NX_LCDINTERFACE_FORMAT_RGB555	146,4908
	NX_LCDINTERFACE_FORMAT_RGB555		= 0UL,UL146,4908
	NX_LCDINTERFACE_FORMAT_RGB565	147,4966
	NX_LCDINTERFACE_FORMAT_RGB565		= 1UL,UL147,4966
	NX_LCDINTERFACE_FORMAT_RGB666	148,5024
	NX_LCDINTERFACE_FORMAT_RGB666		= 2UL,UL148,5024
	NX_LCDINTERFACE_FORMAT_RGB888	149,5082
	NX_LCDINTERFACE_FORMAT_RGB888		= 3UL,UL149,5082
	NX_LCDINTERFACE_FORMAT_MRGB565	150,5140
	NX_LCDINTERFACE_FORMAT_MRGB565		= 4UL,UL150,5140
	NX_LCDINTERFACE_FORMAT_SRGB888	151,5200
	NX_LCDINTERFACE_FORMAT_SRGB888		= 5UL,UL151,5200
	NX_LCDINTERFACE_FORMAT_SRGBD8888	152,5260
	NX_LCDINTERFACE_FORMAT_SRGBD8888	= 6UL,UL152,5260
	NX_LCDINTERFACE_FORMAT_RGB565_I80 153,5323
	NX_LCDINTERFACE_FORMAT_RGB565_I80   = 7UL,UL153,5323
}	NX_LCDINTERFACE_FORMAT;155,5396
#define __DEF__NX_LCDINTERFACE_SERIAL_FORMAT159,5475
	NX_LCDINTERFACE_SERIAL_FORMAT_RGB	164,5617
	NX_LCDINTERFACE_SERIAL_FORMAT_RGB	= 0UL,UL164,5617
	NX_LCDINTERFACE_SERIAL_FORMAT_MRGB	165,5684
	NX_LCDINTERFACE_SERIAL_FORMAT_MRGB	= 1UL,UL165,5684
	NX_LCDINTERFACE_SERIAL_FORMAT_SRGB3	166,5752
	NX_LCDINTERFACE_SERIAL_FORMAT_SRGB3	= 2UL,UL166,5752
	NX_LCDINTERFACE_SERIAL_FORMAT_SRGB4	167,5821
	NX_LCDINTERFACE_SERIAL_FORMAT_SRGB4	= 3UL,UL167,5821
}	NX_LCDINTERFACE_SERIAL_FORMAT;168,5890
#define __DEF__NX_LCDINTERFACE_DITHER173,5970
	NX_LCDINTERFACE_DITHER_BYPASS	176,6023
	NX_LCDINTERFACE_DITHER_BYPASS	= 0UL,UL176,6023
	NX_LCDINTERFACE_DITHER_4BIT	177,6079
	NX_LCDINTERFACE_DITHER_4BIT		= 1UL,UL177,6079
	NX_LCDINTERFACE_DITHER_5BIT	178,6142
	NX_LCDINTERFACE_DITHER_5BIT		= 2UL,UL178,6142
	NX_LCDINTERFACE_DITHER_6BIT	179,6205
	NX_LCDINTERFACE_DITHER_6BIT		= 3UL	UL179,6205
}	NX_LCDINTERFACE_DITHER;181,6268
 NX_LCDIF_PADPixelCLKxN 259,9069
 NX_LCDIF_PADPixelCLK 260,9098
 NX_LCDIF_PixelCLKxN_DIV2 261,9125
}PADCLK_SELECT;PADCLK_SELECT262,9199

prototype/module/nx_usb20host.c,3693
static	NX_USB20HOST_RegisterSet *__g_pRegister[__g_pRegister20,605
static	NX_USB20HOST_OHCI_RegisterSet *__g_pOhciRegister[__g_pOhciRegister21,681
static	NX_USB20HOST_APB_RegisterSet *__g_pApbRegister[__g_pApbRegister22,741
CBOOL	NX_USB20HOST_Initialize(37,1285
U32		NX_USB20HOST_GetNumberOfModule(61,1803
U32		NX_USB20HOST_GetSizeOfRegisterSet(71,2069
void	NX_USB20HOST_SetBaseAddress(82,2367
void*	NX_USB20HOST_GetBaseAddress(96,3010
U32		NX_USB20HOST_GetPhysicalAddress(109,3431
CBOOL	NX_USB20HOST_OpenModule(124,4089
CBOOL	NX_USB20HOST_CloseModule(138,4553
CBOOL	NX_USB20HOST_CheckBusy(152,5008
U32 NX_USB20HOST_GetClockNumber 169,5619
U32 NX_USB20HOST_GetResetNumber 186,6163
U32 NX_USB20HOST_GetNumberOfPADMode 207,6860
void NX_PAD_SetPadFunctionEnable(213,6977
U32 NX_USB20HOST_EnablePAD 229,7433
void SetHCCAPBASE 259,8594
void SetHCSPARAMS 264,8680
void SetHCCPARAMS 269,8766
void SetUSBCMD 274,8852
void SetUSBSTS 279,8926
void SetUSBINTR 284,9000
void SetFRINDEX 289,9078
void SetCTRLDSSEGMENT 294,9156
void SetPERIODICLISTBASE(299,9258
void SetASYNCLISTADDR 304,9371
void SetCONFIGFLAG 309,9473
void SetPORTSC 314,9563
void SetINSNREG00 319,9637
void SetINSNREG01 324,9723
void SetINSNREG02 329,9809
void SetINSNREG03 334,9895
void SetINSNREG04 339,9981
void SetINSNREG05 344,10067
void SetINSNREG06 348,10152
void SetINSNREG07 352,10227
void SetINSNREG08 356,10302
U32 GetHCCAPBASE 364,10564
U32 GetHCSPARAMS 369,10633
U32 GetHCCPARAMS 374,10702
U32 GetUSBCMD 379,10771
U32 GetUSBSTS 384,10834
U32 GetUSBINTR 389,10897
U32 GetFRINDEX 394,10962
U32 GetCTRLDSSEGMENT 399,11027
U32 GetPERIODICLISTBASE	404,11104
U32 GetASYNCLISTADDR 409,11187
U32 GetCONFIGFLAG(414,11264
U32 GetPORTSC 419,11334
U32 GetINSNREG00 424,11397
U32 GetINSNREG01 429,11466
U32 GetINSNREG02 434,11535
U32 GetINSNREG03 439,11604
U32 GetINSNREG04 444,11673
U32 GetINSNREG05 449,11742
U32 GetINSNREG06 453,11810
U32 GetINSNREG07 457,11878
U32 GetINSNREG08 461,11946
    void SetHcRevision	468,12017
    void SetHcControl 469,12103
    void SetHcCommandStatus 470,12206
    void SetHcInterruptStatus 471,12309
    void SetHcInterruptEnable 472,12412
    void SetHcInterruptDisable 473,12515
    void SetHcHCCA 474,12618
    void SetHcPeriodCurrentED 475,12721
    void SetHcControlHeadED 476,12824
    void SetHcControlCurrentED 477,12927
    void SetHcBulkHeadED 478,13030
    void SetHcBulkCurrentED 479,13133
    void SetHcDoneHead 480,13236
    void SetHcFmInterval 481,13339
    void SetHcFmRemaining 482,13442
    void SetHcFmNumber 483,13545
    void SetHcPeriodicStart 484,13648
    void SetHcLSThreshold 485,13751
    void SetHcRhDescriptorA 486,13854
    void SetHcRhDescriptorB 487,13957
    void SetHcRhStatus 488,14060
    void SetHcRhPortStatus 489,14163
    U32 GetHcRevision	492,14268
    U32 GetHcControl 493,14348
    U32 GetHcCommandStatus 494,14448
    U32 GetHcInterruptStatus 495,14548
    U32 GetHcInterruptEnable 496,14648
    U32 GetHcInterruptDisable 497,14748
    U32 GetHcHCCA 498,14848
    U32 GetHcPeriodCurrentED 499,14948
    U32 GetHcControlHeadED 500,15048
    U32 GetHcControlCurrentED 501,15148
    U32 GetHcBulkHeadED 502,15248
    U32 GetHcBulkCurrentED 503,15348
    U32 GetHcDoneHead 504,15448
    U32 GetHcFmInterval 505,15548
    U32 GetHcFmRemaining 506,15648
    U32 GetHcFmNumber 507,15748
    U32 GetHcPeriodicStart 508,15848
    U32 GetHcLSThreshold 509,15948
    U32 GetHcRhDescriptorA 510,16048
    U32 GetHcRhDescriptorB 511,16148
    U32 GetHcRhStatus 512,16248
    U32 GetHcRhPortStatus 513,16348
    void SetAPB00(515,16449
    U32 GetAPB00 516,16528

prototype/module/nx_pdm.c,1164
static struct NX_PDM_RegisterSet *__g_pRegister[__g_pRegister20,585
U32 NX_PDM_GetClockNumber 35,1069
CBOOL	NX_PDM_Initialize(49,1576
U32		NX_PDM_GetNumberOfModule(68,1984
U32		NX_PDM_GetSizeOfRegisterSet(78,2238
void	NX_PDM_SetBaseAddress(89,2531
void*	NX_PDM_GetBaseAddress(101,2932
U32		NX_PDM_GetPhysicalAddress(113,3313
CBOOL	NX_PDM_OpenModule(130,3799
CBOOL	NX_PDM_CloseModule(144,4249
U32 NX_PDM_GetResetNumber 173,5137
U32 	NX_PDM_GetInterruptNumber(194,5823
void	NX_PDM_SetInterruptMode(213,6498
CBOOL	NX_PDM_GetInterruptPendingAll(237,7262
void	NX_PDM_ClearInterruptPendingAll(259,7882
U32 NX_PDM_GetDMANumber 284,8795
U32 NX_PDM_GetDMABusWidth(295,9037
void NX_PDM_InitSet(305,9337
void NX_PDM_SetGain0(326,10046
void NX_PDM_SetGain1(339,10483
void NX_PDM_SetCoeff(351,10939
void NX_PDM_SetOverSample(363,11375
void NX_PDM_SetStrobeShift(379,11908
void NX_PDM_DMAMode(395,12441
void NX_PDM_StartEnable(412,12953
void NX_PDM_SetShiftPerPixel(432,13496
void NX_PDM_SetNumOfClock(447,13974
void NX_PDM_SetSamplePosition(462,14449
void NX_PDM_SetCTRL1(479,14934
CBOOL NX_PDM_RegTest(510,15886
CBOOL NX_PDM_CheckReg(579,17607

prototype/module/nx_tieoff.c,253
static struct NX_TIEOFF_RegisterSet *__g_pRegister;__g_pRegister19,585
CBOOL	NX_TIEOFF_Initialize(22,639
void    NX_TIEOFF_SetBaseAddress(37,830
U32     NX_TIEOFF_GetPhysicalAddress(42,954
void		NX_TIEOFF_Set(79,2016
U32			NX_TIEOFF_Get(102,2571

prototype/module/nx_disptop_clkgen.h,152
#define __NX_DISPTOP_CLKGEN_H__18,619
	struct	NX_DISPTOP_CLKGEN_RegisterSet32,909
		volatile U32	CLKENB;34,950
		volatile U32	CLKGEN[CLKGEN35,1009

prototype/module/nx_ppm.h,528
#define __NX_PPM_H__20,620
	volatile U32	PPM_CTRL;38,1021
	volatile U32	__Reserved00;39,1076
	volatile U32	PPM_STAT;40,1134
	volatile U32	PPM_LOWPERIOD;41,1188
	volatile U32	PPM_HIGHPERIOD;42,1251
} NX_PPM_RegisterSet;43,1316
	NX_PPM_INPUTPOL_INVERT	53,1586
	NX_PPM_INPUTPOL_INVERT		= 0UL,UL53,1586
	NX_PPM_INPUTPOL_BYPASS	54,1643
	NX_PPM_INPUTPOL_BYPASS		= 1UL	UL54,1643
}	NX_PPM_INPUTPOL;55,1699
	NX_PPM_INT_RISEEDGE 107,3552
	NX_PPM_INT_FALLEDGE 108,3613
	NX_PPM_INT_OVERFLOW 109,3675
} NX_PPM_INT;110,3726

prototype/module/nx_clkpwr.h,5261
#define __NX_CLKPWR_H__18,601
#define NUMBER_OF_ALIVE_MODULE 25,740
#define PHY_BASEADDR_ALIVE_MODULE 26,773
#define NUMBER_OF_RTC_MODULE 28,858
#define PHY_BASEADDR_RTC_MODULE 29,889
#define NUMBER_OF_PMU_MODULE 31,976
#define PHY_BASEADDR_PMU_MODULE 32,1007
#define INTNUM_OF_RTC_MODULE 35,1103
#define INTNUM_OF_ALIVE_MODULE 36,1172
#define INTNUM_OF_CLKPWR_MODULE 37,1243
#define NUMBER_OF_PMU_POWER_DOMAIN 39,1316
#define PLL_PMS_400MHZ 53,2200
#define PLL_PMS_333MHZ 54,2245
#define PLL_PMS_1600MHZ 56,2291
#define PLL_PMS_1000MHZ 57,2338
#define PLL_PMS_800MHZ 58,2385
#define PLL_PMS_550MHZ 59,2432
#define PLL_PMS_528MHZ 60,2496
#define PLL_PMS_147P456MHZ 61,2560
#define PLL_PMS_200MHZ 62,2625
#define PLL_PMS_96MHZ 63,2672
#define PLL_PMS_125MHZ 64,2719
#define PLL_PMS_1600MHZ_DITHER 66,2767
#define PLL_PMS_800MHZ_DITHER 67,2818
#define PLL_PMS_550MHZ_DITHER 68,2869
#define PLL_PMS_528MHZ_DITHER 69,2937
#define PLL_PMS_147P456MHZ_DITHER 70,3005
#define PLL_PMS_200MHZ_DITHER 71,3074
#define PLL_PMS_96MHZ_DITHER 72,3125
#define PLL_PMS_125MHZ_DITHER 73,3176
	struct	NX_CLKPWR_RegisterSet89,3682
		volatile U32 CLKMODEREG0;91,3715
		volatile U32 __Reserved0;92,3781
		volatile U32 PLLSETREG[PLLSETREG93,3823
		volatile U32 __Reserved1[__Reserved194,3897
		volatile U32 DVOREG[DVOREG95,3949
		volatile U32 __Reserved2[__Reserved296,4025
		volatile U32 PLLSETREG_SSCG[PLLSETREG_SSCG97,4077
		volatile U32 __reserved3[__reserved398,4132
		volatile U32 GPIOWAKEUPRISEENB;100,4249
		volatile U32 GPIOWAKEUPFALLENB;101,4338
		volatile U32 GPIORSTENB;102,4428
		volatile U32 GPIOWAKEUPENB;103,4498
		volatile U32 GPIOINTENB;104,4570
		volatile U32 GPIOINTPEND;105,4639
		volatile U32 RESETSTATUS;106,4707
		volatile U32 INTENABLE;107,4773
		volatile U32 INTPEND;108,4842
		volatile U32 PWRCONT;109,4907
		volatile U32 PWRMODE;110,4971
		volatile U32 __Reserved5;111,5032
		volatile U32 SCRATCH[SCRATCH112,5092
		volatile U32 SYSRSTCONFIG;113,5160
		volatile U8  __Reserved6[__Reserved6114,5242
		volatile U32 PADSTRENGTHGPIO[PADSTRENGTHGPIO115,5317
		volatile U32 __Reserved7[__Reserved7120,5644
		volatile U32 PADSTRENGTHBUS;121,5713
		NX_CLKPWR_INT_ALIVEGPIO0	127,5854
		NX_CLKPWR_INT_ALIVEGPIO1	128,5915
		NX_CLKPWR_INT_ALIVEGPIO2	129,5976
		NX_CLKPWR_INT_ALIVEGPIO3	130,6037
		NX_CLKPWR_INT_ALIVEGPIO4	131,6098
		NX_CLKPWR_INT_ALIVEGPIO5	132,6159
		NX_CLKPWR_INT_VDDTOGGLE	133,6220
		NX_CLKPWR_INT_UART0	134,6285
		NX_CLKPWR_INT_UART1	135,6340
		NX_CLKPWR_INT_UART2	136,6395
		NX_CLKPWR_INT_UART3	137,6450
		NX_CLKPWR_INT_UART4	138,6505
		NX_CLKPWR_INT_UART5	139,6560
		NX_CLKPWR_INT_USB0	140,6615
		NX_CLKPWR_INT_USB1	141,6666
		NX_CLKPWR_INT_RTC	142,6717
		NX_CLKPWR_INT_BATF	143,6764
		NX_CLKPWR_INT_MAX	144,6828
		NX_CLKPWR_RESETSTATUS_POWERON	150,6902
		NX_CLKPWR_RESETSTATUS_GPIO	151,6965
		NX_CLKPWR_RESETSTATUS_WATCHDOG	152,7022
		NX_CLKPWR_RESETSTATUS_SOFTWARE	153,7086
		NX_CLKPWR_RESETSTATUS_DSLEEPRESET	154,7150
		NX_CLKPWR_RESETSTATUS_SLEEPRESET	155,7218
	}	NX_CLKPWR_RESETSTATUS;157,7281
		NX_CLKPWR_POWERMODE_STOP	162,7348
		NX_CLKPWR_POWERMODE_IDLE	163,7401
	}	NX_CLKPWR_POWERMODE;165,7454
		NX_CLKPWR_BUSPAD_STATIC_CNTL	170,7517
		NX_CLKPWR_BUSPAD_STATIC_CNTL	= 22UL,UL170,7517
		NX_CLKPWR_BUSPAD_STATIC_ADDR	171,7581
		NX_CLKPWR_BUSPAD_STATIC_ADDR	= 20UL,UL171,7581
		NX_CLKPWR_BUSPAD_STATIC_DATA	172,7645
		NX_CLKPWR_BUSPAD_STATIC_DATA	= 18UL,UL172,7645
		NX_CLKPWR_BUSPAD_VSYNC	173,7706
		NX_CLKPWR_BUSPAD_VSYNC			= 6UL,UL173,7706
		NX_CLKPWR_BUSPAD_HSYNC	174,7764
		NX_CLKPWR_BUSPAD_HSYNC			= 4UL,UL174,7764
		NX_CLKPWR_BUSPAD_DE	175,7824
		NX_CLKPWR_BUSPAD_DE				= 2UL,UL175,7824
	}	NX_CLKPWR_BUSPAD;177,7879
		NX_CLKPWR_PLL_0	182,7941
		NX_CLKPWR_PLL_0	= 0UL,UL182,7941
		NX_CLKPWR_PLL_1	183,7985
		NX_CLKPWR_PLL_1	= 1UL,UL183,7985
		NX_CLKPWR_PLL_2	184,8029
		NX_CLKPWR_PLL_2	= 2UL,UL184,8029
		NX_CLKPWR_PLL_3 185,8073
		NX_CLKPWR_PLL_3 = 3UL,UL185,8073
	}	NX_CLKPWR_PLL;186,8117
		NX_CLKPWR_CLOCK_FCLK	191,8186
		NX_CLKPWR_CLOCK_FCLK		= 0UL,UL191,8186
		NX_CLKPWR_CLOCK_BCLK	192,8242
		NX_CLKPWR_CLOCK_BCLK		= 1UL,UL192,8242
		NX_CLKPWR_CLOCK_MCLK	193,8298
		NX_CLKPWR_CLOCK_MCLK		= 2UL,UL193,8298
		NX_CLKPWR_CLOCK_GR3DBCLK	194,8354
		NX_CLKPWR_CLOCK_GR3DBCLK	= 3UL,UL194,8354
		NX_CLKPWR_CLOCK_MPEGBCLK	195,8417
		NX_CLKPWR_CLOCK_MPEGBCLK	= 4UL,UL195,8417
	}	NX_CLKPWR_CLOCK;196,8480
		NX_CLKPWR_GMUX_XTAL	202,8553
		NX_CLKPWR_GMUX_XTAL	= 0UL,UL202,8553
		NX_CLKPWR_GMUX_PLL	203,8613
		NX_CLKPWR_GMUX_PLL	= 1UL,UL203,8613
	}	NX_CLKPWR_GMUX;204,8668
		NX_CLKPWR_POWER_SWITCH_PRECHARGE	209,8737
		NX_CLKPWR_POWER_SWITCH_PRECHARGE	= 0UL,UL209,8737
		NX_CLKPWR_POWER_SWITCH_ALL	210,8811
		NX_CLKPWR_POWER_SWITCH_ALL			= 1UL,UL210,8811
	}	NX_CLKPWR_POWER_SWITCH;211,8871
		NX_CLKPWR_POWER_DOMAIN_0	215,8915
		NX_CLKPWR_POWER_DOMAIN_0	= 0UL,UL215,8915
		NX_CLKPWR_POWER_DOMAIN_1	216,8969
		NX_CLKPWR_POWER_DOMAIN_1	= 1UL,UL216,8969
	}	NX_CLKPWR_POWER_DOMAIN;217,9023
		NX_CLKPWR_PLL_POWER_UP 222,9069
		NX_CLKPWR_PLL_POWER_UP  	= 0UL,UL222,9069
		NX_CLKPWR_PLL_POWER_DOWN	223,9123
		NX_CLKPWR_PLL_POWER_DOWN	= 1UL,UL223,9123
	}	NX_CLKPWR_PLL_POWER;224,9177

prototype/module/nx_scaler.c,2567
    struct NX_SCALER_RegisterSet *pRegister;pRegister23,716
} __g_ModuleVariables[__g_ModuleVariables25,762
CBOOL   NX_SCALER_Initialize(36,1244
U32     NX_SCALER_GetNumberOfModule(60,1747
U32     NX_SCALER_GetPhysicalAddress(72,2110
U32     NX_SCALER_GetSizeOfRegisterSet(90,2586
void    NX_SCALER_SetBaseAddress(101,2902
void*    NX_SCALER_GetBaseAddress(114,3347
CBOOL   NX_SCALER_OpenModule(127,3807
CBOOL   NX_SCALER_CloseModule(163,5260
CBOOL   NX_SCALER_CheckBusy(198,6703
CBOOL   NX_SCALER_CanPowerDown(212,7265
S32     NX_SCALER_GetInterruptNumber(226,7686
void    NX_SCALER_SetInterruptEnable(243,8318
CBOOL   NX_SCALER_GetInterruptEnable(263,9237
void    NX_SCALER_SetInterruptEnable32(281,10018
U32     NX_SCALER_GetInterruptEnable32(300,10874
CBOOL   NX_SCALER_GetInterruptPending(318,11623
U32     NX_SCALER_GetInterruptPending32(337,12372
void    NX_SCALER_ClearInterruptPending(354,12914
void    NX_SCALER_ClearInterruptPending32(377,13870
void    NX_SCALER_SetInterruptEnableAll(397,14749
CBOOL   NX_SCALER_GetInterruptEnableAll(419,15628
CBOOL   NX_SCALER_GetInterruptPendingAll(435,16275
void    NX_SCALER_ClearInterruptPendingAll(448,16715
S32     NX_SCALER_GetInterruptPendingNumber(467,17521
static U32 *__g_clkBaseAddress __g_clkBaseAddress585,20759
void NX_SCALER_CLKGEN_SetBaseAddress(587,20800
U32 NX_SCALER_CLKGEN_GetPhysicalAddress(594,20977
void NX_SCALER_SetClockBClkMode(601,21121
U32 NX_SCALER_GetClockNumber(652,22582
U32 NX_SCALER_GetResetNumber(670,23013
void    NX_SCALER_Run(689,23530
void    NX_SCALER_Stop(704,24042
CBOOL   NX_SCALER_IsBusy(719,24612
void    NX_SCALER_SetFilterEnable(738,25149
CBOOL   NX_SCALER_GetFilterEnable(767,25999
void    NX_SCALER_SetFilterRatio(794,26730
void    NX_SCALER_GetFilterRatio(816,27740
void    NX_SCALER_SetYVFilter(841,28443
void    NX_SCALER_SetYHFilter(852,28949
void    NX_SCALER_SetMode(916,31115
NX_SCALER_MODE    NX_SCALER_GetMode(939,31908
void    NX_SCALER_SetSrcAddr(965,32944
U32     NX_SCALER_GetSrcAddr(984,33703
void    NX_SCALER_SetSrcStride(1003,34485
U32     NX_SCALER_GetSrcStride(1020,35159
void    NX_SCALER_SetDestAddr(1040,35955
U32     NX_SCALER_GetDestAddr(1066,37017
void    NX_SCALER_SetDestStride(1093,38005
U32     NX_SCALER_GetDestStride(1117,38983
void    NX_SCALER_SetImageSize1143,39900
void        NX_SCALER_GetImageSize1200,43338
void    NX_SCALER_SetCmdBufAddr(1229,44374
U32     NX_SCALER_GetCmdBufAddr(1237,44646
void    NX_SCALER_RunCmdBuf(1245,44896
void    NX_SCALER_StopCmdBuf(1253,45153

prototype/module/nx_hdmi.h,18464
#define __NX_HDMI_H__19,569
#define  HDMI_LINK_INTC_CON_0 43,1170
#define  HDMI_LINK_INTC_FLAG_0 44,1342
#define  HDMI_LINK_AESKEY_VALID 45,1514
#define  HDMI_LINK_HPD 46,1686
#define  HDMI_LINK_INTC_CON_1 47,1858
#define  HDMI_LINK_INTC_FLAG_1 48,2030
#define  HDMI_LINK_PHY_STATUS_0 49,2202
#define  HDMI_LINK_PHY_STATUS_CMU 50,2374
#define  HDMI_LINK_PHY_STATUS_PLL 51,2546
#define  HDMI_LINK_PHY_CON_0 52,2718
#define  HDMI_LINK_HPD_CTRL 53,2890
#define  HDMI_LINK_HPD_STATUS 54,3062
#define  HDMI_LINK_HPD_TH_x 55,3234
#define  HDMI_LINK_HDMI_CON_0 57,3407
#define  HDMI_LINK_HDMI_CON_1 58,3573
#define  HDMI_LINK_HDMI_CON_2 59,3739
#define  HDMI_LINK_STATUS 60,3905
#define  HDMI_LINK_STATUS_EN 61,4071
#define  HDMI_LINK_HDCP_SHA1_REN0 63,4238
#define  HDMI_LINK_HDCP_SHA1_REN1 64,4321
#define  HDMI_LINK_MODE_SEL 66,4405
#define  HDMI_LINK_ENC_EN 67,4571
#define  HDMI_LINK_HDMI_YMAX 68,4737
#define  HDMI_LINK_HDMI_YMIN 69,4903
#define  HDMI_LINK_HDMI_CMAX 70,5069
#define  HDMI_LINK_HDMI_CMIN 71,5235
#define  HDMI_LINK_H_BLANK_0 72,5401
#define  HDMI_LINK_H_BLANK_1 73,5567
#define  HDMI_LINK_V2_BLANK_0 74,5733
#define  HDMI_LINK_V2_BLANK_1 75,5899
#define  HDMI_LINK_V1_BLANK_0 76,6065
#define  HDMI_LINK_V1_BLANK_1 77,6231
#define  HDMI_LINK_V_LINE_0 78,6397
#define  HDMI_LINK_V_LINE_1 79,6563
#define  HDMI_LINK_H_LINE_0 80,6729
#define  HDMI_LINK_H_LINE_1 81,6895
#define  HDMI_LINK_HSYNC_POL 82,7061
#define  HDMI_LINK_VSYNC_POL 83,7227
#define  HDMI_LINK_INT_PRO_MODE 84,7393
#define  HDMI_LINK_SEND_START_0 85,7559
#define  HDMI_LINK_SEND_START_1 86,7689
#define  HDMI_LINK_SEND_END_0 87,7773
#define  HDMI_LINK_SEND_END_1 88,7857
#define  HDMI_LINK_SEND_END_2 89,7941
#define  HDMI_LINK_V_BLANK_F0_0 90,8025
#define  HDMI_LINK_V_BLANK_F0_1 91,8191
#define  HDMI_LINK_V_BLANK_F1_0 92,8357
#define  HDMI_LINK_V_BLANK_F1_1 93,8523
#define  HDMI_LINK_H_SYNC_START_0 94,8689
#define  HDMI_LINK_H_SYNC_START_1 95,8855
#define  HDMI_LINK_H_SYNC_END_0 96,9021
#define  HDMI_LINK_H_SYNC_END_1 97,9191
#define  HDMI_LINK_V_SYNC_LINE_BEF_2_0 98,9361
#define  HDMI_LINK_V_SYNC_LINE_BEF_2_1 99,9531
#define  HDMI_LINK_V_SYNC_LINE_BEF_1_0 100,9701
#define  HDMI_LINK_V_SYNC_LINE_BEF_1_1 101,9871
#define  HDMI_LINK_V_SYNC_LINE_AFT_2_0 102,10041
#define  HDMI_LINK_V_SYNC_LINE_AFT_2_1 103,10211
#define  HDMI_LINK_V_SYNC_LINE_AFT_1_0 104,10381
#define  HDMI_LINK_V_SYNC_LINE_AFT_1_1 105,10551
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_2_0 106,10721
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_2_1 107,10891
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_1_0 108,11061
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_1_1 109,11231
#define  HDMI_LINK_V_BLANK_F2_0 110,11401
#define  HDMI_LINK_V_BLANK_F2_1 111,11571
#define  HDMI_LINK_V_BLANK_F3_0 112,11741
#define  HDMI_LINK_V_BLANK_F3_1 113,11911
#define  HDMI_LINK_V_BLANK_F4_0 114,12081
#define  HDMI_LINK_V_BLANK_F4_1 115,12251
#define  HDMI_LINK_V_BLANK_F5_0 116,12421
#define  HDMI_LINK_V_BLANK_F5_1 117,12591
#define  HDMI_LINK_V_SYNC_LINE_AFT_3_0 118,12761
#define  HDMI_LINK_V_SYNC_LINE_AFT_3_1 119,12931
#define  HDMI_LINK_V_SYNC_LINE_AFT_4_0 120,13101
#define  HDMI_LINK_V_SYNC_LINE_AFT_4_1 121,13271
#define  HDMI_LINK_V_SYNC_LINE_AFT_5_0 122,13441
#define  HDMI_LINK_V_SYNC_LINE_AFT_5_1 123,13611
#define  HDMI_LINK_V_SYNC_LINE_AFT_6_0 124,13781
#define  HDMI_LINK_V_SYNC_LINE_AFT_6_1 125,13951
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_3_0 126,14121
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_3_1 127,14291
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_4_0 128,14461
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_4_1 129,14631
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_5_0 130,14799
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_5_1 131,14967
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_6_0 132,15135
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_6_1 133,15303
#define  HDMI_LINK_VACT_SPACE1_0 134,15471
#define  HDMI_LINK_VACT_SPACE1_1 135,15639
#define  HDMI_LINK_VACT_SPACE2_0 136,15807
#define  HDMI_LINK_VACT_SPACE2_1 137,15975
#define  HDMI_LINK_VACT_SPACE3_0 138,16143
#define  HDMI_LINK_VACT_SPACE3_1 139,16311
#define  HDMI_LINK_VACT_SPACE4_0 140,16479
#define  HDMI_LINK_VACT_SPACE4_1 141,16647
#define  HDMI_LINK_VACT_SPACE5_0 142,16815
#define  HDMI_LINK_VACT_SPACE5_1 143,16983
#define  HDMI_LINK_VACT_SPACE6_0 144,17151
#define  HDMI_LINK_VACT_SPACE6_1 145,17319
#define  HDMI_LINK_CSC_MUX 147,17488
#define  HDMI_LINK_SYNC_GEN_MUX 148,17666
#define  HDMI_LINK_GCP_CON 150,17776
#define  HDMI_LINK_GCP_BYTE1 151,17944
#define  HDMI_LINK_GCP_BYTE2 152,18112
#define  HDMI_LINK_GCP_BYTE3 153,18280
#define  HDMI_LINK_ASP_CON 154,18448
#define  HDMI_LINK_ASP_SP_FLAT 155,18616
#define  HDMI_LINK_ASP_CHCFG0 156,18784
#define  HDMI_LINK_ASP_CHCFG1 157,18952
#define  HDMI_LINK_ASP_CHCFG2 158,19120
#define  HDMI_LINK_ASP_CHCFG3 159,19288
#define  HDMI_LINK_ACR_CON 160,19456
#define  HDMI_LINK_ACR_MCTS0 161,19624
#define  HDMI_LINK_ACR_MCTS1 162,19792
#define  HDMI_LINK_ACR_MCTS2 163,19960
#define  HDMI_LINK_ACR_N0 164,20128
#define  HDMI_LINK_ACR_N1 165,20296
#define  HDMI_LINK_ACR_N2 166,20464
#define  HDMI_LINK_ACP_CON 167,20629
#define  HDMI_LINK_ACP_TYPE 168,20794
#define  HDMI_LINK_ACP_DATAx 169,20959
#define  HDMI_LINK_ISRC_CON 170,21124
#define  HDMI_LINK_ISRC1_HEADER1 171,21289
#define  HDMI_LINK_ISRC1_DATAx 172,21454
#define  HDMI_LINK_ISRC2_DATAx 173,21619
#define  HDMI_LINK_AVI_CON 174,21784
#define  HDMI_LINK_AVI_HEADER0 175,21949
#define  HDMI_LINK_AVI_HEADER1 176,22114
#define  HDMI_LINK_AVI_HEADER2 177,22279
#define  HDMI_LINK_AVI_CHECK_SUM 178,22444
#define  HDMI_LINK_AVI_BYTEx 179,22609
#define  HDMI_LINK_AVI_BYTE00 180,22774
#define  HDMI_LINK_AVI_BYTE01 181,22939
#define  HDMI_LINK_AVI_BYTE02 182,23104
#define  HDMI_LINK_AVI_BYTE03 183,23269
#define  HDMI_LINK_AVI_BYTE04 184,23434
#define  HDMI_LINK_AVI_BYTE05 185,23599
#define  HDMI_LINK_AVI_BYTE06 186,23764
#define  HDMI_LINK_AVI_BYTE07 187,23929
#define  HDMI_LINK_AVI_BYTE08 188,24094
#define  HDMI_LINK_AVI_BYTE09 189,24259
#define  HDMI_LINK_AVI_BYTE10 190,24424
#define  HDMI_LINK_AVI_BYTE11 191,24589
#define  HDMI_LINK_AVI_BYTE12 192,24754
#define  HDMI_LINK_AUI_CON 193,24838
#define  HDMI_LINK_AUI_HEADER0 194,25003
#define  HDMI_LINK_AUI_HEADER1 195,25168
#define  HDMI_LINK_AUI_HEADER2 196,25333
#define  HDMI_LINK_AUI_CHECK_SUM 197,25498
#define  HDMI_LINK_AUI_BYTEx 198,25663
#define  HDMI_LINK_MPG_CON 199,25828
#define  HDMI_LINK_MPG_CHECK_SUM 200,25993
#define  HDMI_LINK_MPG_DATAx 201,26158
#define  HDMI_LINK_SPD_CON 202,26323
#define  HDMI_LINK_SPD_HEADER0 203,26488
#define  HDMI_LINK_SPD_HEADER1 204,26653
#define  HDMI_LINK_SPD_HEADER2 205,26818
#define  HDMI_LINK_SPD_DATAx 206,26983
#define  HDMI_LINK_GAMUT_CON 207,27148
#define  HDMI_LINK_GAMUT_HEADER0 208,27313
#define  HDMI_LINK_GAMUT_HEADER1 209,27478
#define  HDMI_LINK_GAMUT_HEADER2 210,27643
#define  HDMI_LINK_GAMUT_METADATAx 211,27808
#define  HDMI_LINK_VSI_CON 212,27973
#define  HDMI_LINK_VSI_HEADER0 213,28139
#define  HDMI_LINK_VSI_HEADER1 214,28305
#define  HDMI_LINK_VSI_HEADER2 215,28471
#define  HDMI_LINK_VSI_DATAx 216,28637
#define  HDMI_LINK_VSI_DATA00 217,28803
#define  HDMI_LINK_VSI_DATA01 218,28969
#define  HDMI_LINK_VSI_DATA02 219,29135
#define  HDMI_LINK_VSI_DATA03 220,29301
#define  HDMI_LINK_VSI_DATA04 221,29467
#define  HDMI_LINK_VSI_DATA05 222,29633
#define  HDMI_LINK_VSI_DATA06 223,29799
#define  HDMI_LINK_VSI_DATA07 224,29965
#define  HDMI_LINK_VSI_DATA08 225,30131
#define  HDMI_LINK_VSI_DATA09 226,30297
#define  HDMI_LINK_VSI_DATA10 227,30463
#define  HDMI_LINK_VSI_DATA11 228,30629
#define  HDMI_LINK_VSI_DATA12 229,30795
#define  HDMI_LINK_VSI_DATA13 230,30961
#define  HDMI_LINK_VSI_DATA14 231,31127
#define  HDMI_LINK_VSI_DATA15 232,31293
#define  HDMI_LINK_VSI_DATA16 233,31459
#define  HDMI_LINK_VSI_DATA17 234,31625
#define  HDMI_LINK_VSI_DATA18 235,31791
#define  HDMI_LINK_VSI_DATA19 236,31957
#define  HDMI_LINK_VSI_DATA20 237,32123
#define  HDMI_LINK_VSI_DATA21 238,32289
#define  HDMI_LINK_VSI_DATA22 239,32455
#define  HDMI_LINK_VSI_DATA23 240,32621
#define  HDMI_LINK_VSI_DATA24 241,32787
#define  HDMI_LINK_VSI_DATA25 242,32953
#define  HDMI_LINK_VSI_DATA26 243,33119
#define  HDMI_LINK_VSI_DATA27 244,33285
#define  HDMI_LINK_DC_CONTROL 245,33451
#define  HDMI_LINK_VIDEO_PATTERN_GEN 246,33616
#define  HDMI_LINK_An_Seed_Sel 247,33782
#define  HDMI_LINK_An_Seed_0 248,33948
#define  HDMI_LINK_An_Seed_1 249,34114
#define  HDMI_LINK_An_Seed_2 250,34280
#define  HDMI_LINK_An_Seed_3 251,34446
#define  HDMI_LINK_HDCP_SHA1_x 252,34612
#define  HDMI_LINK_HDCP_SHA1_0_0 254,34778
#define  HDMI_LINK_HDCP_SHA1_0_1 255,34843
#define  HDMI_LINK_HDCP_SHA1_0_2 256,34908
#define  HDMI_LINK_HDCP_SHA1_0_3 257,34973
#define  HDMI_LINK_HDCP_SHA1_1_0 258,35038
#define  HDMI_LINK_HDCP_SHA1_1_1 259,35103
#define  HDMI_LINK_HDCP_SHA1_1_2 260,35168
#define  HDMI_LINK_HDCP_SHA1_1_3 261,35233
#define  HDMI_LINK_HDCP_SHA1_2_0 262,35298
#define  HDMI_LINK_HDCP_SHA1_2_1 263,35363
#define  HDMI_LINK_HDCP_SHA1_2_2 264,35428
#define  HDMI_LINK_HDCP_SHA1_2_3 265,35493
#define  HDMI_LINK_HDCP_SHA1_3_0 266,35558
#define  HDMI_LINK_HDCP_SHA1_3_1 267,35623
#define  HDMI_LINK_HDCP_SHA1_3_2 268,35688
#define  HDMI_LINK_HDCP_SHA1_3_3 269,35753
#define  HDMI_LINK_HDCP_SHA1_4_0 270,35818
#define  HDMI_LINK_HDCP_SHA1_4_1 271,35883
#define  HDMI_LINK_HDCP_SHA1_4_2 272,35948
#define  HDMI_LINK_HDCP_SHA1_4_3 273,36013
#define  HDMI_LINK_HDCP_KSV_LIST_x 275,36079
#define  HDMI_LINK_HDCP_KSV_0_0 277,36245
#define  HDMI_LINK_HDCP_KSV_0_1 278,36311
#define  HDMI_LINK_HDCP_KSV_0_2 279,36377
#define  HDMI_LINK_HDCP_KSV_0_3 280,36443
#define  HDMI_LINK_HDCP_KSV_1_0 281,36509
#define  HDMI_LINK_HDCP_KSV_1_1 282,36575
#define  HDMI_LINK_HDCP_KSV_LIST_0_0 284,36642
#define  HDMI_LINK_HDCP_KSV_LIST_0_1 285,36715
#define  HDMI_LINK_HDCP_KSV_LIST_0_2 286,36788
#define  HDMI_LINK_HDCP_KSV_LIST_0_3 287,36861
#define  HDMI_LINK_HDCP_KSV_LIST_1_0 288,36934
#define  HDMI_LINK_HDCP_KSV_LIST_1_1 289,37007
#define  HDMI_LINK_HDCP_KSV_LIST_CON 291,37081
#define  HDMI_LINK_HDCP_SHA_RESULT 292,37246
#define  HDMI_LINK_HDCP_CTRL1 293,37411
#define  HDMI_LINK_HDCP_CTRL2 294,37576
#define  HDMI_LINK_HDCP_CHECK_RESULT 295,37741
#define  HDMI_LINK_HDCP_BKSV_x 296,37906
#define  HDMI_LINK_HDCP_BKSV0_0 298,38072
#define  HDMI_LINK_HDCP_BKSV0_1 299,38238
#define  HDMI_LINK_HDCP_BKSV0_2 300,38404
#define  HDMI_LINK_HDCP_BKSV0_3 301,38570
#define  HDMI_LINK_HDCP_BKSV1 302,38736
#define  HDMI_LINK_HDCP_AKSV_x 304,38903
#define  HDMI_LINK_HDCP_An_x 305,39068
#define  HDMI_LINK_HDCP_BCAPS 306,39234
#define  HDMI_LINK_HDCP_BSTATUS_0 307,39399
#define  HDMI_LINK_HDCP_BSTATUS_1 308,39564
#define  HDMI_LINK_HDCP_Ri_0 309,39729
#define  HDMI_LINK_HDCP_Ri_1 310,39894
#define  HDMI_LINK_HDCP_OFFSET_TX_0	312,40060
#define  HDMI_LINK_HDCP_OFFSET_TX_1	313,40148
#define  HDMI_LINK_HDCP_OFFSET_TX_2	314,40236
#define  HDMI_LINK_HDCP_OFFSET_TX_3	315,40324
#define  HDMI_LINK_HDCP_CYCLE_AA	316,40412
#define  HDMI_LINK_HDCP_I2C_INT 318,40502
#define  HDMI_LINK_HDCP_AN_INT 319,40667
#define  HDMI_LINK_HDCP_WATCHDOG_INT 320,40833
#define  HDMI_LINK_HDCP_Ri_INT 321,40999
#define  HDMI_LINK_HDCP_Ri_Compare_0 322,41164
#define  HDMI_LINK_HDCP_Ri_Compare_1 323,41329
#define  HDMI_LINK_HDCP_RI_INT 325,41495
#define  HDMI_LINK_HDCP_RI_Compare_0 326,41660
#define  HDMI_LINK_HDCP_RI_Compare_1 327,41825
#define  HDMI_LINK_HDCP_Frame_Count 329,41991
#define  HDMI_LINK_RGB_ROUND_EN 330,42156
#define  HDMI_LINK_VACT_SPACE_R_0 331,42321
#define  HDMI_LINK_VACT_SPACE_R_1 332,42487
#define  HDMI_LINK_VACT_SPACE_G_0 333,42653
#define  HDMI_LINK_VACT_SPACE_G_1 334,42819
#define  HDMI_LINK_VACT_SPACE_B_0 335,42985
#define  HDMI_LINK_VACT_SPACE_B_1 336,43151
#define  HDMI_LINK_BLUE_SCREEN_R_0 337,43317
#define  HDMI_LINK_BLUE_SCREEN_R_1 338,43482
#define  HDMI_LINK_BLUE_SCREEN_G_0 339,43647
#define  HDMI_LINK_BLUE_SCREEN_G_1 340,43812
#define  HDMI_LINK_BLUE_SCREEN_B_0 341,43977
#define  HDMI_LINK_BLUE_SCREEN_B_1 342,44142
#define  HDMI_LINK_AES_START 343,44307
#define  HDMI_LINK_AES_DATA_SIZE_L 344,44406
#define  HDMI_LINK_AES_DATA_SIZE_H 345,44505
#define  HDMI_LINK_AES_DATA 346,44604
#define  HDMI_LINK_SPDIFIN_CLK_CTRL 347,44703
#define  HDMI_LINK_SPDIFIN_OP_CTRL 348,44862
#define  HDMI_LINK_SPDIFIN_IRQ_MASK 349,45021
#define  HDMI_LINK_SPDIFIN_IRQ_STATUS 350,45180
#define  HDMI_LINK_SPDIFIN_CONFIG_1 351,45339
#define  HDMI_LINK_SPDIFIN_CONFIG_2 352,45498
#define  HDMI_LINK_SPDIFIN_USER_VALUE_1 353,45657
#define  HDMI_LINK_SPDIFIN_USER_VALUE_2 354,45816
#define  HDMI_LINK_SPDIFIN_USER_VALUE_3 355,45975
#define  HDMI_LINK_SPDIFIN_USER_VALUE_4 356,46134
#define  HDMI_LINK_SPDIFIN_CH_STATUS_0_1 357,46293
#define  HDMI_LINK_SPDIFIN_CH_STATUS_0_2 358,46452
#define  HDMI_LINK_SPDIFIN_CH_STATUS_0_3 359,46611
#define  HDMI_LINK_SPDIFIN_CH_STATUS_0_4 360,46770
#define  HDMI_LINK_SPDIFIN_CH_STATUS_1 361,46929
#define  HDMI_LINK_SPDIFIN_FRAME_PERIOD_1 362,47088
#define  HDMI_LINK_SPDIFIN_FRAME_PERIOD_2 363,47247
#define  HDMI_LINK_SPDIFIN_Pc_INFO_1 364,47406
#define  HDMI_LINK_SPDIFIN_Pc_INFO_2 365,47565
#define  HDMI_LINK_SPDIFIN_Pd_INFO_1 366,47724
#define  HDMI_LINK_SPDIFIN_Pd_INFO_2 367,47883
#define  HDMI_LINK_SPDIFIN_DATA_BUF_0_1 368,48042
#define  HDMI_LINK_SPDIFIN_DATA_BUF_0_2 369,48201
#define  HDMI_LINK_SPDIFIN_DATA_BUF_0_3 370,48360
#define  HDMI_LINK_SPDIFIN_USER_BUF_0 371,48519
#define  HDMI_LINK_SPDIFIN_DATA_BUF_1_1 372,48678
#define  HDMI_LINK_SPDIFIN_DATA_BUF_1_2 373,48837
#define  HDMI_LINK_SPDIFIN_DATA_BUF_1_3 374,48996
#define  HDMI_LINK_SPDIFIN_USER_BUF_1 375,49155
#define  HDMI_LINK_I2S_CLK_CON 376,49314
#define  HDMI_LINK_I2S_CON_1 377,49475
#define  HDMI_LINK_I2S_CON_2 378,49636
#define  HDMI_LINK_I2S_PIN_SEL_0 379,49797
#define  HDMI_LINK_I2S_PIN_SEL_1 380,49958
#define  HDMI_LINK_I2S_PIN_SEL_2 381,50119
#define  HDMI_LINK_I2S_PIN_SEL_3 382,50280
#define  HDMI_LINK_I2S_DSD_CON 383,50441
#define  HDMI_LINK_I2S_MUX_CON 384,50602
#define  HDMI_LINK_I2S_CH_ST_CON 385,50763
#define  HDMI_LINK_I2S_CH_ST_0 386,50924
#define  HDMI_LINK_I2S_CH_ST_1 387,51085
#define  HDMI_LINK_I2S_CH_ST_2 388,51246
#define  HDMI_LINK_I2S_CH_ST_3 389,51407
#define  HDMI_LINK_I2S_CH_ST_4 390,51568
#define  HDMI_LINK_I2S_CH_ST_SH_0 391,51729
#define  HDMI_LINK_I2S_CH_ST_SH_1 392,51890
#define  HDMI_LINK_I2S_CH_ST_SH_2 393,52051
#define  HDMI_LINK_I2S_CH_ST_SH_3 394,52212
#define  HDMI_LINK_I2S_CH_ST_SH_4 395,52373
#define  HDMI_LINK_I2S_VD_DATA 396,52534
#define  HDMI_LINK_I2S_MUX_CH 397,52695
#define  HDMI_LINK_I2S_MUX_CUV 398,52856
#define  HDMI_LINK_I2S_CH0_L_0 399,53017
#define  HDMI_LINK_I2S_CH0_L_1 400,53178
#define  HDMI_LINK_I2S_CH0_L_2 401,53339
#define  HDMI_LINK_I2S_CH0_R_0 402,53500
#define  HDMI_LINK_I2S_CH0_R_1 403,53661
#define  HDMI_LINK_I2S_CH0_R_2 404,53822
#define  HDMI_LINK_I2S_CH0_R_3 405,53983
#define  HDMI_LINK_I2S_CH1_L_0 406,54144
#define  HDMI_LINK_I2S_CH1_L_1 407,54303
#define  HDMI_LINK_I2S_CH1_L_2 408,54462
#define  HDMI_LINK_I2S_CH1_L_3 409,54621
#define  HDMI_LINK_I2S_CH1_R_0 410,54780
#define  HDMI_LINK_I2S_CH1_R_1 411,54939
#define  HDMI_LINK_I2S_CH1_R_2 412,55098
#define  HDMI_LINK_I2S_CH1_R_3 413,55257
#define  HDMI_LINK_I2S_CH2_L_0 414,55416
#define  HDMI_LINK_I2S_CH2_L_1 415,55575
#define  HDMI_LINK_I2S_CH2_L_2 416,55734
#define  HDMI_LINK_I2S_CH2_L_3 417,55893
#define  HDMI_LINK_I2S_CH2_R_0 418,56052
#define  HDMI_LINK_I2S_CH2_R_1 419,56211
#define  HDMI_LINK_I2S_CH2_R_2 420,56370
#define  HDMI_LINK_I2S_Ch2_R_3 421,56529
#define  HDMI_LINK_I2S_CH3_L_0 422,56688
#define  HDMI_LINK_I2S_CH3_L_1 423,56847
#define  HDMI_LINK_I2S_CH3_L_2 424,57006
#define  HDMI_LINK_I2S_CH3_R_0 425,57165
#define  HDMI_LINK_I2S_CH3_R_1 426,57324
#define  HDMI_LINK_I2S_CH3_R_2 427,57483
#define  HDMI_LINK_I2S_CUV_L_R 428,57642
#define  HDMI_CEC_TX_STATUS_0 434,57832
#define  HDMI_CEC_TX_STATUS_1 435,57993
#define  HDMI_CEC_RX_STATUS_0 436,58154
#define  HDMI_CEC_RX_STATUS_1 437,58315
#define  HDMI_CEC_INTR_MASK 438,58476
#define  HDMI_CEC_INTR_CLEAR 439,58637
#define  HDMI_CEC_LOGIC_ADDR 440,58798
#define  HDMI_CEC_DIVISOR_0 441,58959
#define  HDMI_CEC_DIVISOR_1 442,59120
#define  HDMI_CEC_DIVISOR_2 443,59281
#define  HDMI_CEC_DIVISOR_3 444,59442
#define  HDMI_CEC_TX_CTRL 445,59603
#define  HDMI_CEC_TX_BYTE_NUM 446,59764
#define  HDMI_CEC_TX_STATUS_2 447,59925
#define  HDMI_CEC_TX_STATUS_3 448,60086
#define  HDMI_CEC_TX_BUFFER_x 449,60247
#define  HDMI_CEC_TX_BUFFER00 450,60408
#define  HDMI_CEC_RX_CTRL 451,60569
#define  HDMI_CEC_RX_STATUS_2 452,60730
#define  HDMI_CEC_RX_STATUS_3 453,60891
#define  HDMI_CEC_RX_BUFFER_x 454,61052
#define  HDMI_CEC_FILTER_CTRL 455,61213
#define  HDMI_CEC_FILTER_TH 456,61374
#define HDMI_PHY_OFFSET 460,61609
#define  HDMI_PHY_REG00 462,61659
#define  HDMI_PHY_Reg04 463,61743
#define  HDMI_PHY_Reg08 464,61945
#define  HDMI_PHY_Reg0C 465,62147
#define  HDMI_PHY_Reg10 466,62349
#define  HDMI_PHY_Reg14 467,62551
#define  HDMI_PHY_Reg18 468,62753
#define  HDMI_PHY_Reg1C 469,62955
#define  HDMI_PHY_Reg20 470,63157
#define  HDMI_PHY_Reg24 471,63359
#define  HDMI_PHY_Reg28 472,63563
#define  HDMI_PHY_Reg2C 473,63765
#define  HDMI_PHY_Reg30 474,63967
#define  HDMI_PHY_Reg34 475,64181
#define  HDMI_PHY_Reg38 476,64395
#define  HDMI_PHY_Reg3C 477,64609
#define  HDMI_PHY_Reg40 478,64826
#define  HDMI_PHY_Reg44 479,65046
#define  HDMI_PHY_Reg48 480,65264
#define  HDMI_PHY_Reg4C 481,65480
#define  HDMI_PHY_Reg50 482,65696
#define  HDMI_PHY_Reg54 483,65912
#define  HDMI_PHY_Reg58 484,66128
#define  HDMI_PHY_Reg5C 485,66344
#define  HDMI_PHY_Reg60 486,66560
#define  HDMI_PHY_Reg64 487,66776
#define  HDMI_PHY_Reg68 488,66979
#define  HDMI_PHY_Reg6C 489,67182
#define  HDMI_PHY_Reg70 490,67386
#define  HDMI_PHY_Reg74 491,67589
#define  HDMI_PHY_Reg78 492,67793
#define  HDMI_PHY_Reg7C 493,67995
#define  HDMI_PHY_Reg80 494,68199
#define  HDMI_PHY_Reg84 495,68402
#define  HDMI_PHY_Reg88 496,68605
#define  HDMI_PHY_Reg8C 497,68808
#define  HDMI_PHY_Reg90 498,69012
enum HDMI_RESET{HDMI_RESET574,70562
	i_nRST 575,70579
	i_nRST_VIDEO 576,70598
	i_nRST_SPDIF 577,70617
	i_nRST_TMDS 578,70636
	i_nRST_PHY 579,70655

prototype/module/nx_mali400.h,66
#define __NX_MALI400_H__18,577
} NX_MALI400_RegisterSet;49,1444

prototype/module/nx_alive.c,2740
static	struct NX_ALIVE_RegisterSet *__g_pRegister __g_pRegister23,695
CBOOL	NX_ALIVE_Initialize(33,1163
U32		NX_ALIVE_GetNumberOfModule(52,1485
U32		NX_ALIVE_GetPhysicalAddress(64,1831
U32		NX_ALIVE_GetSizeOfRegisterSet(74,2102
void	NX_ALIVE_SetBaseAddress(85,2399
void*	NX_ALIVE_GetBaseAddress(97,2722
CBOOL	NX_ALIVE_OpenModule(108,3058
CBOOL	NX_ALIVE_CloseModule(119,3381
CBOOL	NX_ALIVE_CheckBusy(130,3691
CBOOL	NX_ALIVE_CanPowerDown(141,4060
S32		NX_ALIVE_GetInterruptNumber(153,4398
void	NX_ALIVE_SetInterruptEnable(206,6528
CBOOL	NX_ALIVE_GetInterruptEnable(235,7311
void	NX_ALIVE_SetInterruptEnable32(252,7938
U32		NX_ALIVE_GetInterruptEnable32(276,8705
CBOOL	NX_ALIVE_GetInterruptPending(291,9226
U32		NX_ALIVE_GetInterruptPending32(309,9820
void	NX_ALIVE_ClearInterruptPending(323,10245
void	NX_ALIVE_ClearInterruptPending32(340,10805
void	NX_ALIVE_SetInterruptEnableAll(354,11277
CBOOL	NX_ALIVE_GetInterruptEnableAll(374,11816
CBOOL	NX_ALIVE_GetInterruptPendingAll(394,12324
void	NX_ALIVE_ClearInterruptPendingAll(413,12728
S32		NX_ALIVE_GetInterruptPendingNumber(427,13186
void	NX_ALIVE_SetWriteEnable(475,14792
CBOOL	NX_ALIVE_GetWriteEnable(489,15270
void	NX_ALIVE_SetScratchReg(504,15759
U32		NX_ALIVE_GetScratchReg(517,16126
void	NX_ALIVE_SetPullUpEnable(533,16680
void    NX_ALIVE_SetPullUpEnable32(552,17093
CBOOL	NX_ALIVE_GetPullUpEnable(566,17620
void	NX_ALIVE_SetPadRetentionEnable(620,19624
CBOOL	NX_ALIVE_GetPadRetentionEnable(651,20669
void	NX_ALIVE_SetPadRetentionHold(707,22739
CBOOL	NX_ALIVE_GetPadRetentionHold(731,23761
void	NX_ALIVE_SetDetectEnable(755,24651
void	NX_ALIVE_SetDetectEnable32(775,25087
CBOOL	NX_ALIVE_GetDetectEnable(790,25618
void	NX_ALIVE_SetDetectMode(808,26331
void	NX_ALIVE_SetDetectMode32(870,27898
CBOOL	NX_ALIVE_GetDetectMode(886,28504
CBOOL	NX_ALIVE_GetVDDPWRTOGGLE(939,29984
void	NX_ALIVE_SetOutputEnable(961,30839
void  NX_ALIVE_SetOutputEnable32(990,31438
void	NX_ALIVE_SetInputEnable32(996,31618
CBOOL	NX_ALIVE_GetOutputEnable(1008,32087
U32		NX_ALIVE_GetOutputEnable32 1016,32291
CBOOL	NX_ALIVE_GetInputEnable(1022,32430
U32		NX_ALIVE_GetInputEnable32 1030,32650
void	NX_ALIVE_SetOutputValue(1045,33251
void    NX_ALIVE_SetOutputValue32(1065,33650
CBOOL	NX_ALIVE_GetOutputValue(1079,34207
U32     NX_ALIVE_GetOutputValue32(1087,34407
CBOOL	NX_ALIVE_GetInputValue(1103,34913
U32     NX_ALIVE_GetInputValue32(1111,35109
void	NX_ALIVE_SetVDDPWRON(1132,35818
CBOOL	NX_ALIVE_GetVDDPWRON(1158,36605
CBOOL	NX_ALIVE_GetVDDPWRON_DDR(1173,37099
U32	NX_ALIVE_GetCorePowerOffDelayTime(1188,37603
void  NX_ALIVE_SetCorePowerOffDelayTime(1194,37809
U32  NX_ALIVE_GetWakeUpStatus(1200,37958
void  NX_ALIVE_ClearWakeUpStatus(1211,38178

prototype/module/nx_displaytop.h,9174
#define __NX_DISPLAYTOP_H__18,587
#define   HDMI_ADDR_OFFSET 41,1096
#define   OTHER_ADDR_OFFSET 42,1204
#define		PHY_BASEADDR_DISPLAYTOP_MODULE_OFFSET 44,1313
#define 	PHY_BASEADDR_DUALDISPLAY_MODULE 45,1424
#define 	PHY_BASEADDR_RESCONV_MODULE 46,1534
#define 	PHY_BASEADDR_LCDINTERFACE_MODULE 47,1643
#define 	PHY_BASEADDR_HDMI_MODULE 48,1754
#define 	PHY_BASEADDR_LVDS_MODULE 49,1869
#define 	NUMBER_OF_DUALDISPLAY_MODULE 56,2052
#define 	INTNUM_OF_DUALDISPLAY_MODULE_PRIMIRQ 57,2094
#define 	INTNUM_OF_DUALDISPLAY_MODULE_SECONDIRQ 58,2195
#define 	RESETINDEX_OF_DUALDISPLAY_MODULE_i_nRST 59,2298
#define PADINDEX_OF_DUALDISPLAY_o_nCS 61,2403
#define PADINDEX_OF_DUALDISPLAY_o_nRD 62,2506
#define PADINDEX_OF_DUALDISPLAY_o_RS 63,2611
#define PADINDEX_OF_DUALDISPLAY_o_nWR 64,2716
#define PADINDEX_OF_DUALDISPLAY_PADPrimVCLK 65,2817
#define PADINDEX_OF_DUALDISPLAY_o_PrimPADnHSync 66,2920
#define PADINDEX_OF_DUALDISPLAY_o_PrimPADnVSync 67,3025
#define PADINDEX_OF_DUALDISPLAY_o_PrimPADDE 68,3130
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_0_ 69,3231
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_1_ 70,3336
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_2_ 71,3441
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_3_ 72,3546
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_4_ 73,3651
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_5_ 74,3756
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_6_ 75,3861
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_7_ 76,3966
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_8_ 77,4071
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_9_ 78,4176
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_10_ 79,4281
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_11_ 80,4387
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_12_ 81,4493
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_13_ 82,4599
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_14_ 83,4705
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_15_ 84,4811
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_16_ 85,4917
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_17_ 86,5023
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_18_ 87,5129
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_19_ 88,5235
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_20_ 89,5341
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_21_ 90,5447
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_22_ 91,5553
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_23_ 92,5659
#define PADINDEX_OF_DUALDISPLAY_PADSecondVCLK 93,5765
#define PADINDEX_OF_DUALDISPLAY_o_SecondPADnHSync 94,5868
#define PADINDEX_OF_DUALDISPLAY_o_SecondPADnVSync 95,5973
#define PADINDEX_OF_DUALDISPLAY_o_SecondPADDE 96,6078
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_0_ 97,6179
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_1_ 98,6284
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_2_ 99,6389
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_3_ 100,6494
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_4_ 101,6599
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_5_ 102,6704
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_6_ 103,6809
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_7_ 104,6914
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_8_ 105,7019
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_9_ 106,7124
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_10_ 107,7229
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_11_ 108,7335
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_12_ 109,7441
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_13_ 110,7547
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_14_ 111,7653
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_15_ 112,7759
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_16_ 113,7865
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_17_ 114,7971
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_18_ 115,8077
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_19_ 116,8183
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_20_ 117,8289
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_21_ 118,8395
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_22_ 119,8501
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_23_ 120,8607
#define 	NUMBER_OF_RESCONV_MODULE 125,8770
#define		INTNUM_OF_RESCONV_MODULE 127,8809
#define   RESETINDEX_OF_RESCONV_MODULE_i_nRST 128,8886
#define   RESETINDEX_OF_RESCONV_MODULE 129,8982
#define 	NUMBER_OF_LCDINTERFACE_MODULE 137,9222
#define     RESETINDEX_OF_LCDINTERFACE_MODULE_i_nRST 139,9318
#define PADINDEX_OF_LCDINTERFACE_o_VCLK 141,9418
#define PADINDEX_OF_LCDINTERFACE_o_nHSync 142,9513
#define PADINDEX_OF_LCDINTERFACE_o_nVSync 143,9610
#define PADINDEX_OF_LCDINTERFACE_o_DE 144,9707
#define PADINDEX_OF_LCDINTERFACE_RGB24_0_ 145,9800
#define PADINDEX_OF_LCDINTERFACE_RGB24_1_ 146,9897
#define PADINDEX_OF_LCDINTERFACE_RGB24_2_ 147,9994
#define PADINDEX_OF_LCDINTERFACE_RGB24_3_ 148,10091
#define PADINDEX_OF_LCDINTERFACE_RGB24_4_ 149,10188
#define PADINDEX_OF_LCDINTERFACE_RGB24_5_ 150,10285
#define PADINDEX_OF_LCDINTERFACE_RGB24_6_ 151,10382
#define PADINDEX_OF_LCDINTERFACE_RGB24_7_ 152,10479
#define PADINDEX_OF_LCDINTERFACE_RGB24_8_ 153,10576
#define PADINDEX_OF_LCDINTERFACE_RGB24_9_ 154,10673
#define PADINDEX_OF_LCDINTERFACE_RGB24_10_ 155,10770
#define PADINDEX_OF_LCDINTERFACE_RGB24_11_ 156,10868
#define PADINDEX_OF_LCDINTERFACE_RGB24_12_ 157,10966
#define PADINDEX_OF_LCDINTERFACE_RGB24_13_ 158,11064
#define PADINDEX_OF_LCDINTERFACE_RGB24_14_ 159,11162
#define PADINDEX_OF_LCDINTERFACE_RGB24_15_ 160,11260
#define PADINDEX_OF_LCDINTERFACE_RGB24_16_ 161,11358
#define PADINDEX_OF_LCDINTERFACE_RGB24_17_ 162,11456
#define PADINDEX_OF_LCDINTERFACE_RGB24_18_ 163,11554
#define PADINDEX_OF_LCDINTERFACE_RGB24_19_ 164,11652
#define PADINDEX_OF_LCDINTERFACE_RGB24_20_ 165,11750
#define PADINDEX_OF_LCDINTERFACE_RGB24_21_ 166,11848
#define PADINDEX_OF_LCDINTERFACE_RGB24_22_ 167,11946
#define PADINDEX_OF_LCDINTERFACE_RGB24_23_ 168,12044
#define 	NUMBER_OF_HDMI_MODULE 177,12244
#define     INTNUM_OF_HDMI_MODULE 179,12294
#define     RESETINDEX_OF_HDMI_MODULE_i_nRST 181,12424
#define     RESETINDEX_OF_HDMI_MODULE_i_nRST_VIDEO 182,12522
#define     RESETINDEX_OF_HDMI_MODULE_i_nRST_SPDIF 183,12626
#define     RESETINDEX_OF_HDMI_MODULE_i_nRST_TMDS 184,12730
#define     RESETINDEX_OF_HDMI_MODULE_i_nRST_PHY 185,12833
#define		PADINDEX_OF_HDMI_i_PHY_CLKI	186,12935
#define		PADINDEX_OF_HDMI_o_PHY_CLKO	187,13009
#define		PADINDEX_OF_HDMI_io_PHY_REXT	188,13083
#define		PADINDEX_OF_HDMI_o_PHY_TX0P	189,13159
#define		PADINDEX_OF_HDMI_o_PHY_TX0N	190,13233
#define		PADINDEX_OF_HDMI_o_PHY_TX1P	191,13307
#define		PADINDEX_OF_HDMI_o_PHY_TX1N	192,13381
#define		PADINDEX_OF_HDMI_o_PHY_TX2P	193,13455
#define		PADINDEX_OF_HDMI_o_PHY_TX2N	194,13529
#define		PADINDEX_OF_HDMI_o_PHY_TXCP	195,13603
#define		PADINDEX_OF_HDMI_o_PHY_TXCN	196,13677
#define        PADINDEX_OF_HDMI_i_hotplug 197,13751
#define        PADINDEX_OF_HDMI_io_PAD_CEC 198,13842
#define NUMBER_OF_LVDS_MODULE 202,13930
#define RESETINDEX_OF_LVDS_MODULE_I_RESETN 207,13982
#define RESETINDEX_OF_LVDS_MODULE 208,14071
#define	PADINDEX_OF_LVDS_TAP 211,14144
#define	PADINDEX_OF_LVDS_TAN 212,14210
#define	PADINDEX_OF_LVDS_TBP 213,14276
#define	PADINDEX_OF_LVDS_TBN 214,14342
#define	PADINDEX_OF_LVDS_TCP 215,14408
#define	PADINDEX_OF_LVDS_TCN 216,14474
#define	PADINDEX_OF_LVDS_TDP 217,14540
#define	PADINDEX_OF_LVDS_TDN 218,14606
#define	PADINDEX_OF_LVDS_TCLKP	219,14672
#define	PADINDEX_OF_LVDS_TCLKN	220,14740
#define	PADINDEX_OF_LVDS_ROUT	221,14808
#define PADINDEX_OF_LVDS_TEP 222,14872
#define PADINDEX_OF_LVDS_TEN 223,14936
#define		NUMBER_OF_DISPTOP_CLKGEN_MODULE	233,15273
enum     DISPTOP_CLKGEN_ModuleIndex{DISPTOP_CLKGEN_ModuleIndex235,15318
	ResConv_CLKGEN 236,15355
	LCDIF_CLKGEN 237,15378
	ToMIPI_CLKGEN	238,15399
	ToLVDS_CLKGEN	239,15420
	HDMI_CLKGEN 240,15441
enum DISPTOP_ResConv_ICLK_CCLK243,15471
	ResConv_ICLK 245,15504
	ResConv_CCLK 246,15538
enum DISPTOP_ResConv_OCLK249,15575
	ResConv_OCLK 251,15603
enum DISPTOP_LCDIF_CLK254,15702
	LCDIF_PixelCLKxN 256,15727
	LCDIF_PixelCLK 257,15750
#define HDMI_SPDIF_CLKGEN 262,15797
#define HDMI_SPDIF_CLKOUT 266,15912
#define HDMI_i_VCLK_CLKOUT 267,15961
#define		PHY_BASEADDR_DISPTOP_CLKGEN0_MODULE	268,16005
#define		PHY_BASEADDR_DISPTOP_CLKGEN1_MODULE	269,16115
#define		PHY_BASEADDR_DISPTOP_CLKGEN2_MODULE	270,16225
#define		PHY_BASEADDR_DISPTOP_CLKGEN3_MODULE	271,16335
#define		PHY_BASEADDR_DISPTOP_CLKGEN4_MODULE	272,16445
struct NX_DISPLAYTOP_RegisterSet279,16676
	volatile U32 RESCONV_MUX_CTRL;281,16711
	volatile U32 INTERCONV_MUX_CTRL;282,16752
	volatile U32 MIPI_MUX_CTRL;283,16794
	volatile U32 LVDS_MUX_CTRL;284,16833
	volatile U32 HDMIFIXCTRL0;286,16873
	volatile U32 HDMISYNCCTRL0;287,16911
	volatile U32 HDMISYNCCTRL1;288,16950
	volatile U32 HDMISYNCCTRL2;289,16989
	volatile U32 HDMISYNCCTRL3;290,17028
	volatile U32 TFTMPU_MUX;292,17068
enum MUX_Index{MUX_Index322,17931
	PrimaryMLC 323,17947
	SecondaryMLC 324,17964
	ResolutionConv 325,17983
enum PrimPAD_MUX_Index{PrimPAD_MUX_Index328,18008
	PADMUX_PrimaryMLC 329,18051
	PADMUX_PrimaryMPU 330,18075
	PADMUX_SecondaryMLC 331,18099
	PADMUX_ResolutionConv 332,18125

prototype/module/nx_mcus.c,4334
static	struct NX_MCUS_RegisterSet *__g_pRegister;__g_pRegister22,675
static inline U32	__NX_MCUS_NFCONTROL_RESET_BIT(24,726
CBOOL	NX_MCUS_Initialize(48,1447
U32		NX_MCUS_GetNumberOfModule(66,1767
U32		NX_MCUS_GetPhysicalAddress(79,2115
U32		NX_MCUS_GetSizeOfRegisterSet(94,2534
void	NX_MCUS_SetBaseAddress(105,2829
void*	NX_MCUS_GetBaseAddress(116,3149
CBOOL	NX_MCUS_OpenModule(127,3476
CBOOL	NX_MCUS_CloseModule(138,3789
CBOOL	NX_MCUS_CheckBusy(149,4093
S32		NX_MCUS_GetInterruptNumber(162,4429
void	NX_MCUS_SetInterruptEnable(177,4921
void	NX_MCUS_SetECCInterruptEnable(204,5631
CBOOL	NX_MCUS_GetInterruptEnable(240,6770
CBOOL	NX_MCUS_GetECCInterruptEnable(251,7046
CBOOL	NX_MCUS_GetInterruptPending(272,7748
void	NX_MCUS_ClearInterruptPending(291,8332
void	NX_MCUS_ClearECCInterruptPending(314,8897
void	NX_MCUS_SetInterruptEnableAll(345,9748
CBOOL	NX_MCUS_GetInterruptEnableAll(376,10708
CBOOL	NX_MCUS_GetInterruptPendingAll(396,11496
void	NX_MCUS_ClearInterruptPendingAll(420,12115
void	NX_MCUS_SetInterruptEnable32 451,13050
void	NX_MCUS_SetECCInterruptEnable32 475,13697
U32	NX_MCUS_GetInterruptEnable32 507,14696
U32	NX_MCUS_GetECCInterruptEnable32 517,14918
U32	NX_MCUS_GetInterruptPending32 535,15498
void	NX_MCUS_ClearInterruptPending32(553,16055
void	NX_MCUS_ClearECCInterruptPending32(575,16631
S32		NX_MCUS_GetInterruptPendingNumber(605,17560
NX_MCUS_SBUSID		NX_MCUS_GetISRAMCS(643,18774
NX_MCUS_SBUSID		NX_MCUS_GetIROMCS(664,19668
void	NX_MCUS_SetStaticBUSConfig689,21171
void	NX_MCUS_GetStaticBUSConfig852,27576
void	NX_MCUS_SetNANDBUSConfig965,31486
void	NX_MCUS_GetNANDBUSConfig1021,33106
void	NX_MCUS_SetNFType 1082,34825
NX_MCUS_NFTYPE	NX_MCUS_GetNFType 1109,35659
void	NX_MCUS_SetNFEXChannelEnable(1127,36248
CBOOL	NX_MCUS_GetNFEXChannelEnable 1155,37105
void	NX_MCUS_SetNFBank(1172,37604
U32		NX_MCUS_GetNFBank 1197,38294
void	NX_MCUS_SetNFCSEnable(1221,39256
CBOOL	NX_MCUS_GetNFCSEnable 1248,40049
CBOOL	NX_MCUS_IsNFReady 1269,40823
void	NX_MCUS_SetAutoResetEnable(1292,41686
CBOOL	NX_MCUS_GetAutoResetEnable(1319,42462
void	NX_MCUS_ResetNFECCBlock(1335,42873
void	NX_MCUS_SetECCMode(1358,43462
U32		NX_MCUS_GetECCMode(1382,44126
U32		NX_MCUS_GetNFWriteDataCount(1399,44614
U32		NX_MCUS_GetNFReadDataCount(1415,45058
CBOOL	NX_MCUS_IsNFError(1434,45736
CBOOL	NX_MCUS_IsNFReadEnd(1453,46381
CBOOL	NX_MCUS_IsNFWriteEnd(1472,47014
CBOOL	NX_MCUS_IsDecodeError(1483,47275
CBOOL	NX_MCUS_IsNFECCBusy(1493,47536
U32		NX_MCUS_GetNumOfError(1504,47794
void	NX_MCUS_LoadELP(1515,48053
void NX_MCUS_SetNFDecMode(1533,48454
NX_MCUS_DECMODE NX_MCUS_GetNFDecMode(1552,48911
void	NX_MCUS_RunECCEncDec(1563,49196
void	NX_MCUS_GetNFECC4(1587,49894
void	NX_MCUS_GetNFECC8(1608,50445
void	NX_MCUS_GetNFECC12(1627,50857
void	NX_MCUS_GetNFECC16(1650,51502
void	NX_MCUS_GetNFECC24(1678,52278
void	NX_MCUS_SetNFOriginECC4(1715,53424
void	NX_MCUS_SetNFOriginECC8(1738,54154
void	NX_MCUS_SetNFOriginECC12(1754,54496
void	NX_MCUS_SetNFOriginECC16(1780,55321
void	NX_MCUS_SetNFOriginECC24(1808,56197
void	NX_MCUS_SetNFOriginECC40(1833,56842
void	NX_MCUS_SetNFOriginECC60(1851,57213
void	NX_MCUS_GetNFECCOddSyndrome4(1874,57783
void	NX_MCUS_GetNFECCOddSyndrome8(1903,58727
void	NX_MCUS_GetNFECCOddSyndrome12(1939,60063
void	NX_MCUS_GetNFECCOddSyndrome16(1984,61795
void	NX_MCUS_GetNFECCOddSyndrome24(2037,63923
void NX_MCUS_SetNumOfELP(2102,66695
U32 NX_MCUS_GetNumOfELP(2122,67278
void	NX_MCUS_SetParityCount(2133,67528
U32		NX_MCUS_GetParityCount(2152,68106
void	NX_MCUS_SetNANDRWDataNum(2163,68358
U32		NX_MCUS_GetNANDRWDataNum(2182,68872
void	NX_MCUS_SetNANDECCAutoMode(2193,69130
void	NX_MCUS_SetELP4(2209,69599
void	NX_MCUS_SetELP8(2226,70070
void	NX_MCUS_SetELP12(2249,70789
void	NX_MCUS_SetELP16(2279,71760
void	NX_MCUS_SetELP24(2314,72982
void	NX_MCUS_GetErrLoc4(2361,74710
void	NX_MCUS_GetErrLoc8(2378,75224
void	NX_MCUS_GetErrLoc12(2401,76040
void	NX_MCUS_GetErrLoc16(2430,77152
void	NX_MCUS_GetErrLoc24(2466,78561
void	NX_MCUS_GetErrLoc40(2484,78983
void	NX_MCUS_GetErrLoc60(2502,79405
void 	NX_MCUS_WriteNANDAddress	2520,79827
void 	NX_MCUS_WriteNANDCommand	2524,79923
void 	NX_MCUS_WriteNANDData	2528,80019
U32  	NX_MCUS_ReadNANDData	2532,80103
void NX_MCUS_SetNANDECCCONFIG(2566,81227
U32 NX_MCUS_GetErrorPos(2577,81566

prototype/module/nx_gpio.h,3389
#define __NX_GPIO_H__18,581
	struct	NX_GPIO_RegisterSet33,911
		volatile U32 GPIOxOUT;35,942
		volatile U32 GPIOxOUTENB;36,997
		volatile U32 GPIOxDETMODE[GPIOxDETMODE37,1061
		volatile U32 GPIOxINTENB;38,1132
		volatile U32 GPIOxDET;39,1199
		volatile U32 GPIOxPAD;40,1260
		volatile U32 GPIOxPUENB;41,1319
		volatile U32 GPIOxALTFN[GPIOxALTFN42,1383
		volatile U32 GPIOxDETMODEEX;43,1461
		volatile U32 __Reserved[__Reserved45,1546
		volatile U32 GPIOxDETENB;46,1589
		volatile U32 GPIOx_SLEW;48,1662
		volatile U32 GPIOx_SLEW_DISABLE_DEFAULT;49,1719
		volatile U32 GPIOx_DRV1;50,1802
		volatile U32 GPIOx_DRV1_DISABLE_DEFAULT;51,1888
		volatile U32 GPIOx_DRV0;52,1985
		volatile U32 GPIOx_DRV0_DISABLE_DEFAULT;53,2071
		volatile U32 GPIOx_PULLSEL;54,2168
		volatile U32 GPIOx_PULLSEL_DISABLE_DEFAULT;55,2258
		volatile U32 GPIOx_PULLENB;56,2355
		volatile U32 GPIOx_PULLENB_DISABLE_DEFAULT;57,2442
		volatile U32 GPIOx_InputMuxSelect0;58,2546
		volatile U32 GPIOx_InputMuxSelect1;59,2596
		U8 __Reserved1[__Reserved160,2646
		NX_GPIO_INT_GPIO0	66,2742
		NX_GPIO_INT_GPIO1	67,2789
		NX_GPIO_INT_GPIO2	68,2836
		NX_GPIO_INT_GPIO3	69,2883
		NX_GPIO_INT_GPIO4	70,2930
		NX_GPIO_INT_GPIO5	71,2977
		NX_GPIO_INT_GPIO6	72,3024
		NX_GPIO_INT_GPIO7	73,3071
		NX_GPIO_INT_GPIO8	74,3118
		NX_GPIO_INT_GPIO9	75,3165
		NX_GPIO_INT_GPIO10	76,3212
		NX_GPIO_INT_GPIO11	77,3262
		NX_GPIO_INT_GPIO12	78,3312
		NX_GPIO_INT_GPIO13	79,3362
		NX_GPIO_INT_GPIO14	80,3412
		NX_GPIO_INT_GPIO15	81,3462
		NX_GPIO_INT_GPIO16	82,3512
		NX_GPIO_INT_GPIO17	83,3562
		NX_GPIO_INT_GPIO18	84,3612
		NX_GPIO_INT_GPIO19	85,3662
		NX_GPIO_INT_GPIO20	86,3712
		NX_GPIO_INT_GPIO21	87,3762
		NX_GPIO_INT_GPIO22	88,3812
		NX_GPIO_INT_GPIO23	89,3862
		NX_GPIO_INT_GPIO24	90,3912
		NX_GPIO_INT_GPIO25	91,3962
		NX_GPIO_INT_GPIO26	92,4012
		NX_GPIO_INT_GPIO27	93,4062
		NX_GPIO_INT_GPIO28	94,4112
		NX_GPIO_INT_GPIO29	95,4162
		NX_GPIO_INT_GPIO30	96,4212
		NX_GPIO_INT_GPIO31	97,4262
		NX_GPIO_INTMODE_LOWLEVEL	103,4365
		NX_GPIO_INTMODE_LOWLEVEL	= 0UL,UL103,4365
		NX_GPIO_INTMODE_HIGHLEVEL	104,4422
		NX_GPIO_INTMODE_HIGHLEVEL	= 1UL,UL104,4422
		NX_GPIO_INTMODE_FALLINGEDGE 105,4481
		NX_GPIO_INTMODE_FALLINGEDGE = 2UL,UL105,4481
		NX_GPIO_INTMODE_RISINGEDGE	106,4544
		NX_GPIO_INTMODE_RISINGEDGE	= 3UL,UL106,4544
		NX_GPIO_INTMODE_BOTHEDGE 107,4605
		NX_GPIO_INTMODE_BOTHEDGE    = 4UL UL107,4605
	}NX_GPIO_INTMODE;NX_GPIO_INTMODE109,4686
		NX_GPIO_PADFUNC_0	114,4744
		NX_GPIO_PADFUNC_0			= 0UL,UL114,4744
		NX_GPIO_PADFUNC_1	115,4801
		NX_GPIO_PADFUNC_1			= 1UL,UL115,4801
		NX_GPIO_PADFUNC_2	116,4858
		NX_GPIO_PADFUNC_2			= 2UL,UL116,4858
		NX_GPIO_PADFUNC_3	117,4915
		NX_GPIO_PADFUNC_3			= 3UL	UL117,4915
	}NX_GPIO_PADFUNC;NX_GPIO_PADFUNC119,4972
		NX_GPIO_DRVSTRENGTH_0	124,5035
		NX_GPIO_DRVSTRENGTH_0		= 0UL,UL124,5035
		NX_GPIO_DRVSTRENGTH_1	125,5067
		NX_GPIO_DRVSTRENGTH_1		= 1UL,UL125,5067
		NX_GPIO_DRVSTRENGTH_2	126,5099
		NX_GPIO_DRVSTRENGTH_2		= 2UL,UL126,5099
		NX_GPIO_DRVSTRENGTH_3	127,5131
		NX_GPIO_DRVSTRENGTH_3		= 3ULUL127,5131
	} NX_GPIO_DRVSTRENGTH;129,5163
		NX_GPIO_PULL_DOWN	133,5205
		NX_GPIO_PULL_DOWN			= 0UL,UL133,5205
		NX_GPIO_PULL_UP	134,5234
		NX_GPIO_PULL_UP			    = 1UL,UL134,5234
		NX_GPIO_PULL_OFF	135,5265
		NX_GPIO_PULL_OFF			= 2ULUL135,5265
	} NX_GPIO_PULL;136,5292

prototype/module/nx_dualdisplay.h,3446
#define __NX_DUALDISPLAY_H__29,852
#define NUMBER_OF_MLC_MODULE 54,1510
#define NUMBER_OF_DPC_MODULE 55,1541
#define PHY_BASEADDR_MLC0_MODULE	57,1573
#define PHY_BASEADDR_MLC1_MODULE	58,1650
#define PHY_BASEADDR_DPC0_MODULE	60,1728
#define PHY_BASEADDR_DPC1_MODULE	61,1805
#define PADINDEX_OF_DPC0_o_nCS 70,1890
#define PADINDEX_OF_DPC0_o_nRD 71,1953
#define PADINDEX_OF_DPC0_o_RS 72,2016
#define PADINDEX_OF_DPC0_o_nWR 73,2078
#define PADINDEX_OF_DPC0_PADPrimVCLK 75,2142
#define PADINDEX_OF_DPC0_o_PrimPADnHSync 76,2219
#define PADINDEX_OF_DPC0_o_PrimPADnVSync 77,2300
#define PADINDEX_OF_DPC0_o_PrimPADDE 78,2381
#define PADINDEX_OF_DPC0_PrimPADRGB24_0_ 80,2459
#define PADINDEX_OF_DPC0_PrimPADRGB24_1_ 81,2541
#define PADINDEX_OF_DPC0_PrimPADRGB24_2_ 82,2623
#define PADINDEX_OF_DPC0_PrimPADRGB24_3_ 83,2705
#define PADINDEX_OF_DPC0_PrimPADRGB24_4_ 84,2787
#define PADINDEX_OF_DPC0_PrimPADRGB24_5_ 85,2869
#define PADINDEX_OF_DPC0_PrimPADRGB24_6_ 86,2951
#define PADINDEX_OF_DPC0_PrimPADRGB24_7_ 87,3033
#define PADINDEX_OF_DPC0_PrimPADRGB24_8_ 88,3115
#define PADINDEX_OF_DPC0_PrimPADRGB24_9_ 89,3197
#define PADINDEX_OF_DPC0_PrimPADRGB24_10_ 90,3279
#define PADINDEX_OF_DPC0_PrimPADRGB24_11_ 91,3362
#define PADINDEX_OF_DPC0_PrimPADRGB24_12_ 92,3445
#define PADINDEX_OF_DPC0_PrimPADRGB24_13_ 93,3528
#define PADINDEX_OF_DPC0_PrimPADRGB24_14_ 94,3611
#define PADINDEX_OF_DPC0_PrimPADRGB24_15_ 95,3694
#define PADINDEX_OF_DPC0_PrimPADRGB24_16_ 96,3777
#define PADINDEX_OF_DPC0_PrimPADRGB24_17_ 97,3860
#define PADINDEX_OF_DPC0_PrimPADRGB24_18_ 98,3943
#define PADINDEX_OF_DPC0_PrimPADRGB24_19_ 99,4026
#define PADINDEX_OF_DPC0_PrimPADRGB24_20_ 100,4109
#define PADINDEX_OF_DPC0_PrimPADRGB24_21_ 101,4192
#define PADINDEX_OF_DPC0_PrimPADRGB24_22_ 102,4275
#define PADINDEX_OF_DPC0_PrimPADRGB24_23_ 103,4358
#define PADINDEX_OF_DPC1_o_nCS 106,4443
#define PADINDEX_OF_DPC1_o_nRD 107,4485
#define PADINDEX_OF_DPC1_o_RS 108,4527
#define PADINDEX_OF_DPC1_o_nWR 109,4569
#define PADINDEX_OF_DPC1_PADPrimVCLK 111,4612
#define PADINDEX_OF_DPC1_o_PrimPADnHSync 112,4692
#define PADINDEX_OF_DPC1_o_PrimPADnVSync 113,4776
#define PADINDEX_OF_DPC1_o_PrimPADDE 114,4860
#define PADINDEX_OF_DPC1_PrimPADRGB24_0_ 116,4941
#define PADINDEX_OF_DPC1_PrimPADRGB24_1_ 117,5025
#define PADINDEX_OF_DPC1_PrimPADRGB24_2_ 118,5109
#define PADINDEX_OF_DPC1_PrimPADRGB24_3_ 119,5193
#define PADINDEX_OF_DPC1_PrimPADRGB24_4_ 120,5277
#define PADINDEX_OF_DPC1_PrimPADRGB24_5_ 121,5361
#define PADINDEX_OF_DPC1_PrimPADRGB24_6_ 122,5445
#define PADINDEX_OF_DPC1_PrimPADRGB24_7_ 123,5529
#define PADINDEX_OF_DPC1_PrimPADRGB24_8_ 124,5613
#define PADINDEX_OF_DPC1_PrimPADRGB24_9_ 125,5697
#define PADINDEX_OF_DPC1_PrimPADRGB24_10_ 126,5781
#define PADINDEX_OF_DPC1_PrimPADRGB24_11_ 127,5866
#define PADINDEX_OF_DPC1_PrimPADRGB24_12_ 128,5951
#define PADINDEX_OF_DPC1_PrimPADRGB24_13_ 129,6036
#define PADINDEX_OF_DPC1_PrimPADRGB24_14_ 130,6121
#define PADINDEX_OF_DPC1_PrimPADRGB24_15_ 131,6206
#define PADINDEX_OF_DPC1_PrimPADRGB24_16_ 132,6291
#define PADINDEX_OF_DPC1_PrimPADRGB24_17_ 133,6376
#define PADINDEX_OF_DPC1_PrimPADRGB24_18_ 134,6461
#define PADINDEX_OF_DPC1_PrimPADRGB24_19_ 135,6546
#define PADINDEX_OF_DPC1_PrimPADRGB24_20_ 136,6631
#define PADINDEX_OF_DPC1_PrimPADRGB24_21_ 137,6716
#define PADINDEX_OF_DPC1_PrimPADRGB24_22_ 138,6801
#define PADINDEX_OF_DPC1_PrimPADRGB24_23_ 139,6886

prototype/module/nx_mpegtsi.h,577
#define __NX_MPEGTSI_H__19,580
    struct  NX_MPEGTSI_RegisterSet33,917
        volatile U32 CAP_CTRL[CAP_CTRL35,958
        volatile U32 CPU_WRDATA;37,1122
        volatile U32 CPU_WRADDR;38,1200
        volatile U32 CAP_DATA[CAP_DATA39,1281
        volatile U32 TSP_INDATA;41,1439
        volatile U32 TSP_OUTDATA;42,1521
        volatile U32 CTRL0;43,1604
        volatile U32 IDMAEN;44,1683
        volatile U32 IDMARUN;45,1774
        volatile U32 IDMAINT;46,1867
        volatile U32 IDMAADDR[IDMAADDR47,1961
        volatile U32 IDMALEN[IDMALEN48,2053

prototype/module/nx_alive.h,4331
#define	__NX_ALIVE_H__18,570
#define NX_ALIVE_NUMBER_OF_GPIO 28,672
	struct NX_ALIVE_RegisterSet36,936
		volatile U32 ALIVEPWRGATEREG;38,968
		volatile U32 ALIVEGPIOASYNCDETECTMODERSTREG0;39,1045
		volatile U32 ALIVEGPIOASYNCDETECTMODESETREG0;40,1151
		volatile U32 ALIVEGPIOLOWASYNCDETECTMODEREADREG;41,1255
		volatile U32 ALIVEGPIOASYNCDETECTMODERSTREG1;43,1366
		volatile U32 ALIVEGPIOASYNCDETECTMODESETREG1;44,1472
		volatile U32 ALIVEGPIOHIGHASYNCDETECTMODEREADREG;45,1576
		volatile U32 ALIVEGPIODETECTMODERSTREG0;47,1689
		volatile U32 ALIVEGPIODETECTMODESETREG0;48,1785
		volatile U32 ALIVEGPIOFALLDETECTMODEREADREG;49,1881
		volatile U32 ALIVEGPIODETECTMODERSTREG1;51,1992
		volatile U32 ALIVEGPIODETECTMODESETREG1;52,2088
		volatile U32 ALIVEGPIORISEDETECTMODEREADREG;53,2184
		volatile U32 ALIVEGPIODETECTMODERSTREG2;55,2294
		volatile U32 ALIVEGPIODETECTMODESETREG2;56,2390
		volatile U32 ALIVEGPIOLOWDETECTMODEREADREG;57,2486
		volatile U32 ALIVEGPIODETECTMODERSTREG3;59,2594
		volatile U32 ALIVEGPIODETECTMODESETREG3;60,2690
		volatile U32 ALIVEGPIOHIGHDETECTMODEREADREG;61,2786
		volatile U32 ALIVEGPIODETECTENBRSTREG;63,2895
		volatile U32 ALIVEGPIODETECTENBSETREG;64,2991
		volatile U32 ALIVEGPIODETECTENBREADREG;65,3085
		volatile U32 ALIVEGPIOINTENBRSTREG;67,3182
		volatile U32 ALIVEGPIOINTENBSETREG;68,3279
		volatile U32 ALIVEGPIOINTENBREADREG;69,3374
		volatile U32 ALIVEGPIODETECTPENDREG;71,3471
		volatile U32 ALIVESCRATCHRSTREG;73,3561
		volatile U32 ALIVESCRATCHSETREG;74,3641
		volatile U32 ALIVESCRATCHREADREG;75,3719
		volatile U32 ALIVEGPIOPADOUTENBRSTREG;77,3800
		volatile U32 ALIVEGPIOPADOUTENBSETREG;78,3897
		volatile U32 ALIVEGPIOPADOUTENBREADREG;79,3992
		volatile U32 ALIVEGPIOPADPULLUPRSTREG;81,4090
		volatile U32 ALIVEGPIOPADPULLUPSETREG;82,4183
		volatile U32 ALIVEGPIOPADPULLUPREADREG;83,4274
		volatile U32 ALIVEGPIOPADOUTRSTREG;85,4368
		volatile U32 ALIVEGPIOPADOUTSETREG;86,4456
		volatile U32 ALIVEGPIOPADOUTREADREG;87,4542
		volatile U32 VDDCTRLRSTREG;89,4630
		volatile U32 VDDCTRLSETREG;90,4705
		volatile U32 VDDCTRLREADREG;91,4778
	 	volatile U32 CLEARWAKEUPSTATUS	93,4853
	    volatile U32 WAKEUPSTATUS	94,4905
	    volatile U32 ALIVESCRATCHRST1 96,4959
	    volatile U32 ALIVESCRATCHSET1 97,5014
	    volatile U32 ALIVESCRATCHVALUE1 98,5069
	    volatile U32 ALIVESCRATCHRST2 100,5125
	    volatile U32 ALIVESCRATCHSET2 101,5180
	    volatile U32 ALIVESCRATCHVALUE2 102,5235
	    volatile U32 ALIVESCRATCHRST3 104,5291
	    volatile U32 ALIVESCRATCHSET3 105,5346
	    volatile U32 ALIVESCRATCHVALUE3 106,5401
	    volatile U32 ALIVESCRATCHRST4 108,5457
	    volatile U32 ALIVESCRATCHSET4 109,5512
	    volatile U32 ALIVESCRATCHVALUE4 110,5567
	    volatile U32 ALIVESCRATCHRST5 112,5623
	    volatile U32 ALIVESCRATCHSET5 113,5678
	    volatile U32 ALIVESCRATCHVALUE5 114,5733
	    volatile U32 ALIVESCRATCHRST6 116,5789
	    volatile U32 ALIVESCRATCHSET6 117,5844
	    volatile U32 ALIVESCRATCHVALUE6 118,5899
	    volatile U32 ALIVESCRATCHRST7 120,5955
	    volatile U32 ALIVESCRATCHSET7 121,6010
	    volatile U32 ALIVESCRATCHVALUE7 122,6065
	    volatile U32 ALIVESCRATCHRST8 124,6121
	    volatile U32 ALIVESCRATCHSET8 125,6176
	    volatile U32 ALIVESCRATCHVALUE8 126,6231
	    volatile U32 VDDOFFCNTVALUERST 128,6287
	    volatile U32 VDDOFFCNTVALUESET 129,6342
	    volatile U32 VDDOFFCNTVALUE0	131,6398
	    volatile U32 VDDOFFCNTVALUE1	132,6454
	    volatile U32 ALIVEGPIOINPUTVALUE	134,6518
		NX_ALIVE_INT_ALIVEGPIO0	141,6639
		NX_ALIVE_INT_ALIVEGPIO1	142,6698
		NX_ALIVE_INT_ALIVEGPIO2	143,6757
		NX_ALIVE_INT_ALIVEGPIO3	144,6816
		NX_ALIVE_INT_ALIVEGPIO4	145,6875
		NX_ALIVE_INT_ALIVEGPIO5	146,6934
		NX_ALIVE_INT_ALIVEGPIO6	147,6993
		NX_ALIVE_INT_ALIVEGPIO7	148,7052
		NX_ALIVE_DETECTMODE_ASYNC_LOWLEVEL	154,7167
		NX_ALIVE_DETECTMODE_ASYNC_HIGHLEVEL	155,7243
		NX_ALIVE_DETECTMODE_SYNC_FALLINGEDGE	156,7321
		NX_ALIVE_DETECTMODE_SYNC_RISINGEDGE	157,7400
		NX_ALIVE_DETECTMODE_SYNC_LOWLEVEL	158,7478
		NX_ALIVE_DETECTMODE_SYNC_HIGHLEVEL	159,7552
	} NX_ALIVE_DETECTMODE;161,7629
		NX_ALIVE_PADGROUP0 166,7703
		NX_ALIVE_PADGROUP1 167,7766
		NX_ALIVE_PADGROUP2 168,7828
		NX_ALIVE_PADGROUP3 169,7886
		NX_ALIVE_PADGROUP_NUMBER 170,7944
	} NX_ALIVE_PADGROUP;172,7976

prototype/module/nx_dma.h,3165
#define __NX_DMA_H__18,593
	#define NUMBER_OF_DMA_CHANNEL	31,879
	#define NX_DMA_NUM_OF_INT 32,912
	struct	NX_DMALLI_RegisterSet35,993
		volatile U32	SRCADDR;37,1026
		volatile U32	DSTADDR;38,1063
		volatile U32	LLI;39,1100
		volatile U32	Control;40,1134
	struct	NX_DMAChannel_RegisterSet43,1176
		struct NX_DMALLI_RegisterSet SGLLI;45,1213
		volatile U32	Configuration;46,1269
	struct NX_DMA_RegisterSet50,1360
		volatile U32	IntStatus;52,1390
		volatile U32	IntTCStatus;53,1426
		volatile U32	IntTCClear;54,1463
		volatile U32	IntErrorStatus;55,1500
		volatile U32	IntErrClr;56,1540
		volatile U32	RawIntTCStatus;57,1576
		volatile U32	RawIntErrorStatus;58,1616
		volatile U32	EnbldChns;59,1658
		volatile U32	SoftBReq;60,1694
		volatile U32	SoftSReq;61,1729
		volatile U32	SoftLBReq;62,1764
		volatile U32	SoftLSReq;63,1800
		volatile U32	Configuration;64,1836
		volatile U32	Sync;65,1875
		struct NX_DMAChannel_RegisterSet Channel[Channel67,1950
		NX_DMA_DATAWIDTH_8_BIT	71,2109
		NX_DMA_DATAWIDTH_16_BIT	72,2139
		NX_DMA_DATAWIDTH_32_BIT	73,2170
	}NX_DMA_DATAWIDTH;NX_DMA_DATAWIDTH74,2200
		NX_DMA_BURST_SIZE_1	77,2236
		NX_DMA_BURST_SIZE_4	78,2264
		NX_DMA_BURST_SIZE_8	79,2292
		NX_DMA_BURST_SIZE_16	80,2320
		NX_DMA_BURST_SIZE_32	81,2348
		NX_DMA_BURST_SIZE_64	82,2376
		NX_DMA_BURST_SIZE_128	83,2404
		NX_DMA_BURST_SIZE_256	84,2433
	}NX_DMA_BURST_SIZE;NX_DMA_BURST_SIZE85,2461
		NX_DMA_INT_TRANSFERDONE 91,2543
    	NX_DMA_INTCH_ERR 96,2629
    	NX_DMA_INTCH_DONE 97,2676
	enum NX_DMA_TS101,2784
		NX_DMA_MAX_TRANSFER_SIZE	103,2803
		NX_DMA_MAX_TRANSFER_SIZE		= 0x1000UL	x1000UL103,2803
		NX_DMA_OPMODE_MEM_TO_MEM	110,2947
		NX_DMA_OPMODE_MEM_TO_MEM	= 0UL,UL110,2947
		NX_DMA_OPMODE_MEM_TO_IO	111,3015
		NX_DMA_OPMODE_MEM_TO_IO	= 1UL,UL111,3015
		NX_DMA_OPMODE_IO_TO_MEM	112,3086
		NX_DMA_OPMODE_IO_TO_MEM	= 2UL,UL112,3086
		NX_DMA_OPMODE_IO_TO_IO	113,3157
		NX_DMA_OPMODE_IO_TO_IO		= 3UL,UL113,3157
		NX_DMA_OPMODE_IO_TO_SIO	114,3232
		NX_DMA_OPMODE_IO_TO_SIO	= 4UL,UL114,3232
		NX_DMA_OPMODE_MEM_TO_SIO	115,3329
		NX_DMA_OPMODE_MEM_TO_SIO	= 5UL,UL115,3329
		NX_DMA_OPMODE_SIO_TO_MEM	116,3423
		NX_DMA_OPMODE_SIO_TO_MEM	= 6UL,UL116,3423
		NX_DMA_OPMODE_SIO_TO_IO	117,3512
		NX_DMA_OPMODE_SIO_TO_IO	= 7UL	UL117,3512
	} NX_DMA_OPMODE 118,3603
	typedef struct NX_DMA_Infomration121,3694
		U32* 				SrcAddr;123,3732
		U32*				DstAddr;124,3752
		U32					TxSize;126,3798
		NX_DMA_BURST_SIZE	SrcBurstSize;127,3816
		NX_DMA_BURST_SIZE	DstBurstSize;128,3850
		NX_DMA_DATAWIDTH	SrcWidth;129,3884
		NX_DMA_DATAWIDTH	DstWidth;130,3913
		CBOOL				SrcAHBSel;131,3942
		CBOOL				DstAHBSel;132,3964
		CBOOL				SrcAddrInc;133,3986
		CBOOL				DstAddrInc;134,4011
		U32					SrcPeriID;136,4070
		U32					DstPeriID;137,4091
		NX_DMA_OPMODE		FlowCtrl;138,4112
		CBOOL				IntITC;139,4139
		CBOOL				IntIE;140,4158
		CBOOL               fInfinite;141,4176
		struct NX_DMALLI_RegisterSet* HwLLI;143,4232
		U32 				Control;145,4280
		U32 				Configuration;146,4299
		U32					OffsetPerTx;148,4325
		U32					SizePerTx;149,4348
		U32					BoffSetPerTx;150,4369
	} NX_DMA_INFO;151,4393

prototype/module/nx_vip.c,2326
static	NX_VIP_RegisterSet *__g_pRegister[__g_pRegister20,656
CBOOL	NX_VIP_Initialize(42,1388
U32		NX_VIP_GetNumberOfModule(61,1800
U32		NX_VIP_GetSizeOfRegisterSet(71,2054
void	NX_VIP_SetBaseAddress(82,2340
void*	NX_VIP_GetBaseAddress(94,2734
U32		NX_VIP_GetPhysicalAddress(106,3115
CBOOL	NX_VIP_OpenModule(123,3601
CBOOL	NX_VIP_CloseModule(137,4051
CBOOL	NX_VIP_CheckBusy(151,4492
U32 NX_VIP_GetClockNumber 168,5083
U32 NX_VIP_GetResetNumber 185,5595
U32 	NX_VIP_GetInterruptNumber(206,6281
void	NX_VIP_SetInterruptEnable(226,7094
CBOOL	NX_VIP_GetInterruptEnable(275,8412
CBOOL	NX_VIP_GetInterruptPending(302,9313
void	NX_VIP_ClearInterruptPending(328,10090
void	NX_VIP_SetInterruptEnableAll(369,11100
CBOOL	NX_VIP_GetInterruptEnableAll(404,12086
CBOOL	NX_VIP_GetInterruptPendingAll(432,12865
void	NX_VIP_ClearInterruptPendingAll(458,13515
S32		NX_VIP_GetInterruptPendingNumber(491,14499
NX_VIP_SetVIPEnable530,15651
NX_VIP_GetVIPEnable585,17222
void	NX_VIP_SetInputPort(623,18643
NX_VIP_INPUTPORT	NX_VIP_GetInputPort(644,19488
NX_VIP_SetDataMode663,20134
NX_VIP_GetDataMode705,21352
NX_VIP_SetHVSync773,24012
void	NX_VIP_SetHVSyncForMIPI(876,26361
NX_VIP_GetHVSync945,30109
NX_VIP_SetDValidMode991,31603
NX_VIP_GetDValidMode1039,33011
NX_VIP_SetFieldMode1075,34302
NX_VIP_GetFieldMode1131,36192
NX_VIP_GetFieldStatus(1181,38080
NX_VIP_GetHSyncStatus(1202,38898
NX_VIP_GetVSyncStatus(1224,39743
NX_VIP_SetFIFOResetMode1242,40282
NX_VIP_GetFIFOResetMode(1269,41010
NX_VIP_GetFIFOStatus(1292,41774
NX_VIP_ResetFIFO(1312,42421
NX_VIP_GetHorCount(1340,43296
NX_VIP_GetVerCount(1355,43793
NX_VIP_SetClipRegion1378,45057
NX_VIP_GetClipRegion1429,46830
static U32 DeciSrcWidth[DeciSrcWidth1470,48422
static U32 DeciSrcHeight[DeciSrcHeight1471,48450
NX_VIP_SetDecimation1473,48484
void NX_VIP_GetDeciSource(1516,49750
NX_VIP_GetDecimation1543,51165
NX_VIP_SetClipperFormat1583,52859
NX_VIP_GetClipperFormat1644,54911
NX_VIP_SetDecimatorFormat1688,56356
NX_VIP_GetDecimatorFormat1735,57998
NX_VIP_SetClipperAddr1793,60431
NX_VIP_SetClipperAddr2D1925,64887
NX_VIP_GetClipperAddr2D2022,68614
NX_VIP_SetClipperAddrYUYV2077,70853
NX_VIP_GetClipperAddrYUYV2122,72433
NX_VIP_SetDecimatorAddr2166,74362
NX_VIP_SetDecimatorAddr2D2282,77937
NX_VIP_GetDecimatorAddr2D2346,80632

prototype/module/nx_can.c,1033
static	NX_CAN_RegisterSet *__g_pRegister[__g_pRegister20,585
CBOOL	NX_CAN_Initialize(56,1662
U32		NX_CAN_GetNumberOfModule(78,2137
U32		NX_CAN_GetSizeOfRegisterSet(88,2391
void	NX_CAN_SetBaseAddress(99,2677
void*	NX_CAN_GetBaseAddress(111,3071
U32		NX_CAN_GetPhysicalAddress(123,3452
CBOOL	NX_CAN_OpenModule(141,3986
CBOOL	NX_CAN_CloseModule(155,4436
CBOOL	NX_CAN_CheckBusy(169,4877
U32 	NX_CAN_GetInterruptNumber(227,6678
void	NX_CAN_SetInterruptEnable(248,7571
CBOOL	NX_CAN_GetInterruptEnable(276,8484
CBOOL	NX_CAN_GetInterruptPending(293,9158
void	NX_CAN_ClearInterruptPending(314,9851
void	NX_CAN_SetInterruptEnableAll(332,10476
CBOOL	NX_CAN_GetInterruptEnableAll(356,11217
CBOOL	NX_CAN_GetInterruptPendingAll(372,11766
void	NX_CAN_ClearInterruptPendingAll(391,12342
S32		NX_CAN_GetInterruptPendingNumber(408,13023
void    NX_CAN_REG_RD_TEST 434,13531
void    NX_CAN_RDWR_RAM_TEST 742,30838
void    NX_CAN_TRANSMIT_TEST 787,32199
void    NX_CAN_RD_STATUS_REG 855,34215
U32 NX_CAN_GetDMANumber 882,35108

prototype/module/nx_ssp.h,1256
#define __NX_SSP_H__18,612
	struct	NX_SSP_RegisterSet36,985
		volatile U32	SSPCR0;38,1015
		volatile U32	SSPCR1;39,1053
		volatile U32	SSPDR;40,1091
		volatile U32	SSPSR;41,1128
		volatile U32	SSPCPSR;42,1165
		volatile U32	SSPIMSC;43,1203
		volatile U32	SSPRIS;44,1241
		volatile U32	SSPMIS;45,1279
		volatile U32	SSPICR;46,1317
		volatile U32	SSPDMACR;47,1355
		volatile U32	SSPPeriphID0;49,1457
		volatile U32	SSPPeriphID1;50,1500
		volatile U32	SSPPeriphID2;51,1543
		volatile U32	SSPPeriphID3;52,1586
		volatile U32	SSPCellID0;53,1629
		volatile U32	SSPCellID1;54,1671
		volatile U32	SSPCellID2;55,1713
		volatile U32	SSPCellID3;56,1755
#define __DEF__NX_SSP_INTR_MASK91,2918
	 SSPRORINTR93,2965
	,SSPRTINTR94,2978
	,SSPRXINTR95,2990
	,SSPTXINTR96,3002
} NX_SSP_INTR_MASK;97,3014
#define  NX_SSP_INTR_MAXNUMBER 100,3042
	NX_SSP_MODE_MASTER	151,5078
	NX_SSP_MODE_SLAVE 152,5125
} NX_SSP_MODE;153,5173
	NX_SSP_FORMAT_A	175,6026
	NX_SSP_FORMAT_B	176,6080
	NX_SSP_FORMAT_C	177,6134
	NX_SSP_FORMAT_D	178,6188
}NX_SSP_FORMAT;NX_SSP_FORMAT179,6242
	NX_SSP_PROTOCOL_SPI	191,6542
	NX_SSP_PROTOCOL_SSP	192,6616
	NX_SSP_PROTOCOL_NM	193,6694
} NX_SSP_PROTOCOL 194,6757
	NX_SSP_PRESETn 310,10703
	NX_SSP_nSSPRST 311,10724

prototype/module/nx_uart.c,4345
	struct NX_UART_RegisterSet *pRegister;pRegister23,605
} __g_ModuleVariables[__g_ModuleVariables25,646
CBOOL	NX_UART_Initialize(36,1106
U32		NX_UART_GetNumberOfModule(60,1536
U32		NX_UART_GetPhysicalAddress(74,1966
U32 NX_UART_GetNumberOfReset(142,3978
U32		NX_UART_GetSizeOfRegisterSet(152,4236
void	NX_UART_SetBaseAddress(164,4588
void*	NX_UART_GetBaseAddress(178,5063
CBOOL	NX_UART_OpenModule(192,5543
CBOOL	NX_UART_CloseModule(218,6522
CBOOL	NX_UART_CheckBusy(242,7490
CBOOL	NX_UART_CanPowerDown(256,7978
U32 NX_UART_GetClockNumber 269,8319
U32 NX_UART_GetResetNumber 293,9053
U32		NX_UART_GetInterruptNumber(316,9870
void	NX_UART_SetInterruptEnable(341,10702
CBOOL	NX_UART_GetInterruptEnable(372,11792
void	NX_UART_SetInterruptEnable32(392,12698
U32		NX_UART_GetInterruptEnable32(416,13720
CBOOL	NX_UART_GetInterruptPending(434,14441
U32		NX_UART_GetInterruptPending32(455,15287
void	NX_UART_ClearInterruptPending(471,15824
void	NX_UART_ClearInterruptPending32(498,16777
void	NX_UART_SetInterruptEnableAll(522,17594
CBOOL	NX_UART_GetInterruptEnableAll(549,18367
CBOOL	NX_UART_GetInterruptPendingAll(571,19038
void	NX_UART_ClearInterruptPendingAll(592,19581
U32		NX_UART_GetInterruptPendingNumber(613,20278
U32		NX_UART_GetDMAIndex_Tx(652,21467
U32		NX_UART_GetDMAIndex_Rx(674,22185
U32		NX_UART_GetDMABusWidth(696,22879
void	NX_UART_SetSIRMode(713,23411
CBOOL	NX_UART_GetSIRMode(736,24182
void	NX_UART_SetLoopBackMode(755,24852
CBOOL	NX_UART_GetLoopBackMode(778,25660
void	NX_UART_SetIntEnbWhenExceptionOccur(789,26022
CBOOL	NX_UART_GetIntEnbWhenExceptionOccur(805,26560
void	NX_UART_SetTXEnable(816,26930
CBOOL	NX_UART_GetTXEnable(832,27394
void	NX_UART_SetRXEnable(843,27723
CBOOL	NX_UART_GetRXEnable(859,28187
void	NX_UART_SetFrameConfiguration(880,28994
void	NX_UART_GetFrameConfiguration(925,30483
void	NX_UART_SetBRD(972,31938
U16		NX_UART_GetBRD(980,32205
void	NX_UART_SetFBRD(993,32682
U16		NX_UART_GetFBRD(1002,33056
U16		NX_UART_MakeBRD(1018,33654
U16		NX_UART_MakeFBRD(1030,33882
CBOOL	NX_UART_GetRxTimeOutEnb(1051,34603
void	NX_UART_SendBreak(1069,35229
void	NX_UART_SetTxDMAMode(1089,35871
CBOOL	NX_UART_GetTxDMAMode(1114,36638
void	NX_UART_SetRxDMAMode(1132,37250
CBOOL	NX_UART_GetRxDMAMode(1155,37944
void	NX_UART_SetUARTEnable(1166,38309
CBOOL	NX_UART_GetUARTEnable(1184,38785
void	NX_UART_SetTxFIFOTriggerLevel(1204,39540
NX_UART_FIFOLEVEL		NX_UART_GetTxFIFOTriggerLevel(1241,40853
void	NX_UART_SetRxFIFOTriggerLevel(1271,41816
NX_UART_FIFOLEVEL		NX_UART_GetRxFIFOTriggerLevel(1308,43106
void	NX_UART_SetFIFOEnb(1337,44020
CBOOL	NX_UART_GetFIFOEnb(1360,44776
U32		NX_UART_GetTxRxStatus(1388,45690
U32		NX_UART_GetErrorStatus(1414,46526
void	NX_UART_ClearErrorStatus(1422,46857
void	NX_UART_SetDTR(1438,47507
CBOOL	NX_UART_GetDTR(1462,48306
void	NX_UART_SetRTS(1482,49027
CBOOL	NX_UART_GetRTS(1507,49899
void	NX_UART_SetAutoFlowControl(1526,50566
CBOOL	NX_UART_GetAutoFlowControl(1549,51352
U32	NX_UART_GetModemStatus(1575,52214
void	NX_UART_SendByte(1592,52848
U8		NX_UART_GetByte(1606,53301
void	NX_UART_SetLineConfig(1626,54070
void	NX_UART_SetControlConfig(1640,54650
void	NX_UART_SetFIFOConfig(1657,55383
void	NX_UART_SetBaudRateConfig(1671,55925
void	NX_UART_SetModemConfig(1686,56505
void	NX_UART_GetLineConfig(1703,57150
void	NX_UART_GetControlConfig(1729,58165
void	NX_UART_GetFIFOConfig(1751,58955
void	NX_UART_GetBaudRateConfig(1775,59952
void	NX_UART_GetModemConfig(1792,60569
void	NX_UART_SetRSRECR(1816,61364
U16	NX_UART_GetRSRECR(1823,61613
U16	NX_UART_GetFR(1837,62050
void	NX_UART_SetILPR(1852,62547
U16	NX_UART_GetILPR(1859,62791
void	NX_UART_SetLCR_H(1874,63283
U16	NX_UART_GetLCR_H(1882,63530
void	NX_UART_SetCR(1897,63998
U16	NX_UART_GetCR(1905,64239
void	NX_UART_SetIFLS(1914,64473
U16	NX_UART_GetIFLS(1921,64717
void	NX_UART_SetIMSC(1936,65201
U16		NX_UART_GetIMSC(1943,65445
U16		NX_UART_GetRIS(1957,65934
U16		NX_UART_GetMIS(1971,66411
void	NX_UART_SetICR(1979,66649
void	NX_UART_SetDMACR(1987,66892
U16		NX_UART_GetDMACR(1996,67166
void	NX_UART_SetTCR(2008,67523
U16		NX_UART_GetTCR(2015,67765
void	NX_UART_SetITIP(2023,68003
U16		NX_UART_GetITIP(2030,68247
void	NX_UART_SetITOP(2038,68487
U16		NX_UART_GetITOP(2045,68731
void	NX_UART_SetTDR(2053,68971
U16		NX_UART_GetTDR(2060,69213

prototype/module/nx_resconv.h,1067
#define __NX_RESCONV_H__18,569
#define 	NUMBER_OF_RESCONV_MODULE 38,897
    volatile U32 ADDR_RC_REG00;44,1144
    volatile U32 ADDR_RC_REG01;45,1192
    volatile U32 ADDR_RC_REG02;46,1240
    volatile U32 ADDR_RC_REG03;47,1288
    volatile U32 ADDR_RC_REG04;48,1336
    volatile U32 ADDR_RC_REG05;49,1384
    volatile U32 ADDR_RC_REG06;50,1432
    volatile U32 ADDR_RC_REG07;51,1480
    volatile U32 ADDR_RC_REG08;52,1528
    volatile U32 ADDR_RC_REG09;53,1576
    volatile U32 ADDR_RC_REG10;54,1624
    volatile U32 ADDR_RC_REG11;55,1672
    volatile U32 ADDR_RC_REG12;56,1720
	volatile U32 _Reserved0[_Reserved057,1768
    volatile U32 ADDR_RC_YVFILTER[ADDR_RC_YVFILTER58,1811
	volatile U32 _Reserved1[_Reserved159,1861
    volatile U32 ADDR_RC_YHFILTER[ADDR_RC_YHFILTER60,1903
} NX_RESCONV_RegisterSet;61,1943
    NX_RESCONV_INT_TEST0 107,3618
    NX_RESCONV_INT_TEST1 108,3669
    NX_RESCONV_INT_TEST2 109,3720
} NX_RESCONV_INT;110,3771
    NX_RESCONV_DMA_TXDMA 164,6309
    NX_RESCONV_DMA_RXDMA 165,6355
} NX_RESCONV_DMA;166,6401

prototype/module/nx_displaytop.c,936
	struct NX_DISPLAYTOP_RegisterSet *pRegister;pRegister34,985
} __g_ModuleVariables 35,1031
CBOOL	NX_DISPLAYTOP_Initialize(51,1473
U32		NX_DISPLAYTOP_GetNumberOfModule(73,1912
U32		NX_DISPLAYTOP_GetPhysicalAddress(87,2350
U32		NX_DISPLAYTOP_GetSizeOfRegisterSet(99,2849
void	NX_DISPLAYTOP_SetBaseAddress(110,3156
void*	NX_DISPLAYTOP_GetBaseAddress(122,3505
CBOOL	NX_DISPLAYTOP_OpenModule(135,3858
CBOOL	NX_DISPLAYTOP_CloseModule(147,4180
CBOOL	NX_DISPLAYTOP_CheckBusy(161,4560
void	NX_DISPLAYTOP_SetRESCONVMUX(170,4735
void	NX_DISPLAYTOP_SetHDMIMUX(183,5039
void	NX_DISPLAYTOP_SetMIPIMUX(197,5393
void	NX_DISPLAYTOP_SetLVDSMUX(211,5742
U32	NX_DISPLAYTOP_GetResetNumber 226,6129
void	NX_DISPLAYTOP_SetPrimaryMUX(240,6450
void	NX_DISPLAYTOP_HDMI_SetVSyncStart(252,6741
void	NX_DISPLAYTOP_HDMI_SetVSyncHSStartEnd(261,7001
void	NX_DISPLAYTOP_HDMI_SetHActiveStart(271,7298
void	NX_DISPLAYTOP_HDMI_SetHActiveEnd(281,7560

prototype/module/nx_pmu.h,332
#define __NX_PMU_H__18,595
	struct	NX_PMU_RegisterSet35,959
		volatile U32 nISOLATE;37,989
		volatile U32 SCPRE;38,1050
		volatile U32 SCALL;39,1108
		volatile U32 SCALLACK;40,1172
		NX_PMU_POWER_SWITCH_ISOLATE	47,1291
		NX_PMU_POWER_SWITCH_SCPRE	48,1346
		NX_PMU_POWER_SWITCH_SCALL	49,1395
	}	NX_PMU_POWER_SWITCH;51,1449

prototype/module/nx_deinterlace.c,5841
static  struct  NX_DEINTERLACE_RegisterSet *__g_pRegister __g_pRegister20,646
CBOOL   NX_DEINTERLACE_Initialize(31,1150
U32     NX_DEINTERLACE_GetNumberOfModule(51,1558
U32     NX_DEINTERLACE_GetPhysicalAddress(63,1931
U32     NX_DEINTERLACE_GetSizeOfRegisterSet(73,2230
void    NX_DEINTERLACE_SetBaseAddress(84,2556
void*    NX_DEINTERLACE_GetBaseAddress(96,2909
CBOOL   NX_DEINTERLACE_OpenModule(107,3275
CBOOL   NX_DEINTERLACE_CloseModule(198,6764
CBOOL   NX_DEINTERLACE_CheckBusy(289,10244
CBOOL   NX_DEINTERLACE_CanPowerDown(308,10834
S32     NX_DEINTERLACE_GetInterruptNumber(320,11192
void    NX_DEINTERLACE_SetInterruptEnable(333,11672
CBOOL   NX_DEINTERLACE_GetInterruptEnable(360,12555
void    NX_DEINTERLACE_SetInterruptEnable32(378,13390
U32     NX_DEINTERLACE_GetInterruptEnable32(399,14233
CBOOL   NX_DEINTERLACE_GetInterruptPending(415,14772
U32     NX_DEINTERLACE_GetInterruptPending32(434,15528
void    NX_DEINTERLACE_ClearInterruptPending(449,15958
void    NX_DEINTERLACE_ClearInterruptPending32(468,16760
void    NX_DEINTERLACE_SetInterruptEnableAll(484,17359
CBOOL   NX_DEINTERLACE_GetInterruptEnableAll(509,18113
CBOOL   NX_DEINTERLACE_GetInterruptPendingAll(529,18658
void    NX_DEINTERLACE_ClearInterruptPendingAll(548,19063
S32     NX_DEINTERLACE_GetInterruptPendingNumber(564,19595
void    NX_DEINTERLACE_SetClockPClkMode(600,20816
NX_PCLKMODE NX_DEINTERLACE_GetClockPClkMode(634,21660
void NX_DEINTERLACE_SetClockBClkMode(661,22703
NX_BCLKMODE NX_DEINTERLACE_GetClockBClkMode(691,23543
U32         NX_DEINTERLACE_GetClockNumber(713,24099
U32         NX_DEINTERLACE_GetResetNumber(724,24332
void    NX_DEINTERLACE_SetASParameter(743,24949
void    NX_DEINTERLACE_GetASParameter(762,25566
void    NX_DEINTERLACE_SetMDSADParameter(785,26292
void    NX_DEINTERLACE_GetMDSADParameter(804,26921
void    NX_DEINTERLACE_SetMIParameter(827,27645
void    NX_DEINTERLACE_GetMIParameter(846,28268
void    NX_DEINTERLACE_SetYSParameter(869,28987
void    NX_DEINTERLACE_GetYSParameter(888,29589
void    NX_DEINTERLACE_SetBLENDParameter(910,30225
void    NX_DEINTERLACE_GetBLENDParameter(925,30673
void    NX_DEINTERLACE_SetCRFieldInfo1000,32706
NX_DEINTERLACE_FIELD    NX_DEINTERLACE_GetCRFieldInfo(1032,33525
void    NX_DEINTERLACE_SetCBFieldInfo1049,34019
NX_DEINTERLACE_FIELD    NX_DEINTERLACE_GetCBFieldInfo(1081,34842
void    NX_DEINTERLACE_SetYFieldInfo1098,35333
NX_DEINTERLACE_FIELD    NX_DEINTERLACE_GetYFieldInfo(1131,36150
void    NX_DEINTERLACE_SetYCBCRField1149,36768
void    NX_DEINTERLACE_SetLRMask(1186,37955
void    NX_DEINTERLACE_SetBufferPowerOn(1210,38799
CBOOL   NX_DEINTERLACE_GetBufferPowerOn(1224,39203
void    NX_DEINTERLACE_SetBufferPowerSleep(1238,39610
CBOOL   NX_DEINTERLACE_GetBufferPowerSleep(1267,40476
void    NX_DEINTERLACE_SetCREnable1287,40925
CBOOL   NX_DEINTERLACE_GetCREnable(1321,41736
void    NX_DEINTERLACE_SetCBEnable1339,42202
CBOOL   NX_DEINTERLACE_GetCBEnable(1373,43024
void    NX_DEINTERLACE_SetYEnable1391,43486
CBOOL   NX_DEINTERLACE_GetYEnable(1425,44305
void    NX_DEINTERLACE_SetYCBCREnable1445,44919
CBOOL   NX_DEINTERLACE_IsCRBusy(1484,45961
CBOOL   NX_DEINTERLACE_IsCBBusy(1502,46428
CBOOL   NX_DEINTERLACE_IsYBusy(1520,46892
CBOOL   NX_DEINTERLACE_IsDeinterlaceBusy(1538,47398
void    NX_DEINTERLACE_IsDeinterlaceSwReset(1553,47866
void    NX_DEINTERLACE_DeinterlaceStart(1570,48289
void    NX_DEINTERLACE_DeinterlaceStop(1596,48952
void    NX_DEINTERLACE_SetYSrcImageSize1625,49768
void    NX_DEINTERLACE_SetYSrcAddrPrev1653,50524
void    NX_DEINTERLACE_SetYSrcAddrCurr1670,51018
void    NX_DEINTERLACE_SetYSrcAddrNext1687,51508
void    NX_DEINTERLACE_SetYSrcStride1707,52166
void    NX_DEINTERLACE_SetYSrcControl1738,53140
void    NX_DEINTERLACE_SetYDestAddrDIT1770,54145
void    NX_DEINTERLACE_SetYDestAddrFil1789,54682
void    NX_DEINTERLACE_SetYDestStride1808,55248
U32     NX_DEINTERLACE_GetYSrcImageSize(1828,55847
U32     NX_DEINTERLACE_GetYSrcAddrPrev 1841,56191
U32     NX_DEINTERLACE_GetYSrcAddrCurr 1853,56533
U32     NX_DEINTERLACE_GetYSrcAddrNext 1865,56869
U32     NX_DEINTERLACE_GetYSrcStride 1880,57359
U32     NX_DEINTERLACE_GetYDestAddrDIT 1893,57723
U32     NX_DEINTERLACE_GetYDestAddrFil 1906,58082
U32     NX_DEINTERLACE_GetYDestStride 1919,58433
void    NX_DEINTERLACE_SetCBSrcImageSize1938,59029
void    NX_DEINTERLACE_SetCBSrcAddrCurr1965,59793
void    NX_DEINTERLACE_SetCBSrcStride1986,60467
void    NX_DEINTERLACE_SetCBSrcControl2016,61338
void    NX_DEINTERLACE_SetCBDestAddrDIT2048,62347
void    NX_DEINTERLACE_SetCBDestAddrFil2068,62939
void    NX_DEINTERLACE_SetCBDestStride2087,63505
U32     NX_DEINTERLACE_GetCBSrcImageSize(2108,64116
U32     NX_DEINTERLACE_GetCBSrcAddrCurr 2120,64461
U32     NX_DEINTERLACE_GetCBSrcStride 2134,64954
U32     NX_DEINTERLACE_GetCBDestAddrDIT 2147,65322
U32     NX_DEINTERLACE_GetCBDestAddrFil 2160,65685
U32     NX_DEINTERLACE_GetCBDestStride 2173,66039
void    NX_DEINTERLACE_SetCRSrcImageSize2192,66628
void    NX_DEINTERLACE_SetCRSrcAddrCurr2219,67384
void    NX_DEINTERLACE_SetCRSrcStride2239,68063
void    NX_DEINTERLACE_SetCRSrcControl2269,68933
void    NX_DEINTERLACE_SetCRDestAddrDIT2301,69943
void    NX_DEINTERLACE_SetCRDestAddrFil2320,70487
void    NX_DEINTERLACE_SetCRDestStride2339,71053
U32     NX_DEINTERLACE_GetCRSrcImageSize(2359,71662
U32     NX_DEINTERLACE_GetCRSrcAddrCurr 2372,72055
U32     NX_DEINTERLACE_GetCRSrcStride 2386,72548
U32     NX_DEINTERLACE_GetCRDestAddrDIT 2400,72964
U32     NX_DEINTERLACE_GetCRDestAddrFil 2413,73327
U32     NX_DEINTERLACE_GetCRDestStride 2427,73728
void    NX_DEINTERLACE_CmdBufStart 2437,74071
void    NX_DEINTERLACE_CmdBufStop 2445,74257
void    NX_DEINTERLACE_SetCmdBufAddr 2453,74443
U32     NX_DEINTERLACE_GetCmdBufAddr 2461,74655

prototype/module/nx_i2c.h,545
#define __NX_I2C_H__19,579
    struct  NX_I2C_RegisterSet34,912
        volatile U32 ICCR;36,949
        volatile U32 ICSR;37,1026
        volatile U32 IAR;38,1102
        volatile U32 IDSR;39,1179
        volatile U32 STOPCON;40,1253
        NX_I2C_TXRXMODE_SLAVE_RX 46,1397
        NX_I2C_TXRXMODE_SLAVE_TX 47,1465
        NX_I2C_TXRXMODE_MASTER_RX 48,1534
        NX_I2C_TXRXMODE_MASTER_TX 49,1603
    } NX_I2C_TXRXMODE 51,1674
        NX_I2C_SIGNAL_STOP 56,1756
        NX_I2C_SIGNAL_START 57,1828
    } NX_I2C_SIGNAL 59,1902

prototype/module/nx_ac97.h,1347
#define _NX_AC97_H19,630
struct NX_AC97_RegisterSet34,1102
	volatile U32 GLBCTRL;36,1131
	volatile U32 GLBSTAT;37,1195
	volatile U32 CODEC_CMD;38,1258
	volatile U32 CODEC_STAT;39,1326
	volatile U32 PCMADDR;40,1390
	volatile U32 MICADDR;41,1471
	volatile U32 PCMDATA;42,1548
	volatile U32 MICDATA;43,1626
	NX_AC97_CODEC_RDY	51,1882
	NX_AC97_PCMOUT_OVR_INTR	52,1935
	NX_AC97_PCMIN_OVR_INTR	53,2006
	NX_AC97_MICIN_OVR_INTR	54,2074
	NX_AC97_PCMOUT_THRS_INTR	55,2142
	NX_AC97_PCMIN_THRS_INTR	56,2214
	NX_AC97_MICIN_THRS_INTR	57,2285
	NX_AC97_USE_AC_LINK	62,2367
	NX_AC97_USE_AC_LINK		= 1UL<UL62,2367
	NX_AC97_AC_LINK_ON	63,2439
	NX_AC97_AC_LINK_ON		= 1UL<UL63,2439
	NX_AC97_WARM_RESET	64,2486
	NX_AC97_WARM_RESET		= 1UL<UL64,2486
	NX_AC97_COLD_RESET	65,2533
	NX_AC97_COLD_RESET		= 1UL<UL65,2533
	NX_AC97_MICIN_MODE	70,2590
	NX_AC97_PCMIN_MODE	71,2634
	NX_AC97_PCMOUT_MODE	72,2678
	NX_AC97_CTRL_MICIN_OFFSET	77,2735
	NX_AC97_CTRL_PCMIN_OFFSET	78,2788
	NX_AC97_CTRL_PCMOUT_OFFSET	79,2842
	NX_AC97_CH_TR_MODE_OFF	84,2908
	NX_AC97_CH_TR_MODE_PIO	85,2970
	NX_AC97_CH_TR_MODE_DMA	86,3032
	NX_AC97_CTRL_STATE_IDLE	91,3105
	NX_AC97_CTRL_STATE_INIT	92,3169
	NX_AC97_CTRL_STATE_RDY	93,3233
	NX_AC97_CTRL_STATE_ACT	94,3297
	NX_AC97_CTRL_STATE_LP	95,3362
	NX_AC97_CTRL_STATE_WRM	96,3429
	NX_AC97_CTRL_STATE_MSK	97,3498

prototype/module/nx_scaler.h,1242
#define __NX_SCALER_H__17,674
    struct NX_SCALER_RegisterSet32,1020
        volatile U32    SCRUNREG;34,1059
        volatile U32    SCCFGREG;35,1156
        volatile U32    SCINTREG;36,1253
        volatile U32    SCSRCADDREG;37,1345
        volatile U32    SCSRCSTRIDE;38,1442
        volatile U32    SCSRCSIZEREG;39,1538
        volatile U32    SCDESTADDREG0;40,1632
        volatile U32    SCDESTSTRIDE0;41,1734
        volatile U32    SCDESTADDREG1;42,1835
        volatile U32    SCDESTSTRIDE1;43,1937
        volatile U32    SCDESTSIZEREG;44,2038
        volatile U32    DELTAXREG;45,2137
        volatile U32    DELTAYREG;46,2227
        volatile U32    HVSOFTREG;47,2317
        volatile U32    CMDBUFADDR;48,2429
        volatile U32    CMDBUFCON;49,2535
        volatile U32    YVFILTER[YVFILTER50,2640
        volatile U32    __Reserved00[__Reserved0051,2701
        volatile S32    YHFILTER[YHFILTER52,2743
        NX_SCALER_INT_DONE 58,2885
        NX_SCALER_INT_CMD_PROC 59,2950
        NX_SCALER_MODE_NORMAL 75,3469
        NX_SCALER_MODE_NORMAL   = 0x00UL,x00UL75,3469
        NX_SCALER_MODE_CBCR 76,3535
        NX_SCALER_MODE_CBCR     = 0x01UL,x01UL76,3535
    }   NX_SCALER_MODE;77,3605

prototype/module/nx_lcdif.c,2738
static	NX_LCDINTERFACE_RegisterSet *__g_pRegister[__g_pRegister25,855
CBOOL NX_LCDINTERFACE_Initialize(36,1161
U32		NX_LCDINTERFACE_GetNumberOfModule(58,1652
U32		NX_LCDINTERFACE_GetSizeOfRegisterSet(68,1924
void	NX_LCDINTERFACE_SetBaseAddress(79,2215
void*	NX_LCDINTERFACE_GetBaseAddress(93,2639
U32		NX_LCDINTERFACE_GetPhysicalAddress(106,3043
CBOOL	NX_LCDINTERFACE_OpenModule(125,3625
CBOOL	NX_LCDINTERFACE_CloseModule(140,4092
CBOOL	NX_LCDINTERFACE_CheckBusy(157,4591
U32 NX_LCDINTERFACE_GetResetNumber 180,5247
void NX_LCDINTERFACE_Set_DISPCNTL0	204,5880
U32 NX_LCDINTERFACE_Get_DISPCNTL0	218,6242
void NX_LCDINTERFACE_Set_DISPCNTL1 237,6624
void NX_LCDINTERFACE_Set_DISPDELYCNT0 252,6991
void NX_LCDINTERFACE_Set_DISPPADLOC0 267,7361
void NX_LCDINTERFACE_Set_DISPPADLOC1 282,7730
void NX_LCDINTERFACE_Set_DISPPADLOC2 297,8099
void NX_LCDINTERFACE_Set_DISPPADLOC3 312,8468
void NX_LCDINTERFACE_Set_DISPRGBMASK 327,8837
void NX_LCDINTERFACE_Set_I80DATARW 342,9206
void NX_LCDINTERFACE_Set_I80REGRW 357,9573
void NX_LCDINTERFACE_Set_I80TIMING 372,9939
void NX_LCDINTERFACE_Set_I80POLCTRL 387,10306
void NX_LCDINTERFACE_Set_DISPCMDBUFCTRL0(402,10674
void NX_LCDINTERFACE_Set_DISPCMDBUFDATA 417,11047
void NX_LCDINTERFACE_Set_DISPSOURCESEL 432,11419
void	NX_LCDINTERFACE_Write_i80DATA(448,11791
U32		NX_LCDINTERFACE_Read_i80DATA(462,12152
void	NX_LCDINTERFACE_Write_i80Reg(476,12502
U32		NX_LCDINTERFACE_Read_i80Reg(490,12861
void	NX_LCDINTERFACE_SetLCDIFEnable(510,13428
CBOOL	NX_LCDINTERFACE_GetLCDIFEnable(529,13925
void	NX_LCDINTERFACE_SetDelay(583,15896
void	NX_LCDINTERFACE_GetDelay(608,16531
void	NX_LCDINTERFACE_SetDither(633,17129
void	NX_LCDINTERFACE_GetDither(659,17862
void	NX_LCDINTERFACE_SetRGBMode(692,18883
void	NX_LCDINTERFACE_SetRGBShift(1014,34318
U32	NX_LCDINTERFACE_GetRGBShift(1034,34785
void	NX_LCDINTERFACE_SetSerialFormat(1052,35147
NX_LCDINTERFACE_SERIAL_FORMAT	NX_LCDINTERFACE_GetSerialFormat(1074,35699
void	NX_LCDINTERFACE_Seti80Mode(1092,36109
CBOOL	NX_LCDINTERFACE_Geti80Mode(1115,36645
void	NX_LCDINTERFACE_SetDirtyFlag(1135,37100
CBOOL	NX_LCDINTERFACE_GetDirtyFlagClear(1160,37695
void NX_LCDINTERFACE_SetCmdBufferClear(1188,38418
void NX_LCDINTERFACE_SetCmdBufferWrite(1207,38837
void NX_LCDINTERFACE_SetCmdBufferFlush(1221,39172
CBOOL NX_LCDINTERFACE_GetInterruptPendingAll(1244,39681
void NX_LCDINTERFACE_ClearInterruptPendingAll(1262,40094
void	NX_LCDINTERFACE_SetTFTPolarity(1282,40517
void	NX_LCDINTERFACE_SetReg(1312,41291
U32		NX_LCDINTERFACE_GetStatus(1327,41626
void	NX_LCDINTERFACE_SetData(1342,41954
U32		NX_LCDINTERFACE_GetData(1357,42291
void	NX_LCDINTERFACE_Set_i80Timing(1372,42618
void NX_LCDINTERFACE_SetOutputClock(1395,43045

prototype/module/nx_usb20otg.c,6377
static	NX_USB20OTG_RegisterSet *__g_pRegister[__g_pRegister20,602
static	NX_USB20OTG_APB_RegisterSet *__g_pApbRegister[__g_pApbRegister21,676
CBOOL	NX_USB20OTG_Initialize(43,1417
U32 		NX_USB20OTG_GetNumberOfModule(67,1934
U32 		NX_USB20OTG_GetSizeOfRegisterSet(77,2199
void	NX_USB20OTG_SetBaseAddress(88,2496
void*    NX_USB20OTG_GetBaseAddress(99,2929
U32 		NX_USB20OTG_GetPhysicalAddress(111,3360
CBOOL	NX_USB20OTG_OpenModule(124,3868
CBOOL	NX_USB20OTG_CloseModule(137,4245
CBOOL	NX_USB20OTG_CheckBusy(149,4606
U32  NX_USB20OTG_GetClockNumber 164,5118
U32  NX_USB20OTG_GetResetNumber 185,5724
U32  	NX_USB20OTG_GetInterruptNumber(206,6394
void	NX_USB20OTG_SetInterruptEnableAll(225,7087
CBOOL	NX_USB20OTG_GetInterruptEnableAll(250,7797
CBOOL	NX_USB20OTG_GetInterruptPendingAll(265,8321
void	NX_USB20OTG_ClearInterruptPendingAll(283,8829
S32		NX_USB20OTG_GetInterruptPendingNumber(303,9553
void OTG_SetGOTGCTL 330,10200
void OTG_SetGOTGINT 335,10281
void OTG_SetGAHBCFG 340,10362
void OTG_SetGUSBCFG 345,10443
void OTG_SetGRSTCTL 350,10524
void OTG_SetGINTSTS 355,10605
void OTG_SetGINTMSK 360,10686
void OTG_SetGRXSTSR 365,10767
void OTG_SetGRXSTSP 370,10848
void OTG_SetGRXFSIZ 375,10929
void OTG_SetGNPTXFSIZ 380,11010
void OTG_SetGNPTXSTS 385,11099
void OTG_SetGI2CCTL 390,11184
void OTG_SetGPVNDCTL 395,11265
void OTG_SetGGPIO 400,11350
void OTG_SetGUID 405,11423
void OTG_SetGSNPSID 410,11492
void OTG_SetGHWCFG1 415,11573
void OTG_SetGHWCFG2 420,11654
void OTG_SetGHWCFG3 425,11735
void OTG_SetGHWCFG4 430,11816
void OTG_SetGLPMCFG 435,11897
void OTG_SetHPTXFSIZ 440,11978
void OTG_SetHCFG 445,12063
void OTG_SetHFIR 450,12132
void OTG_SetHFNUM 455,12201
void OTG_SetHPTXSTS 460,12274
void OTG_SetHAINT 465,12355
void OTG_SetHAINTMSK 470,12428
void OTG_SetHPRT 475,12513
void OTG_SetDCFG 480,12582
void OTG_SetDCTL 485,12651
void OTG_SetDSTS 490,12720
void OTG_SetDIEPMSK 495,12789
void OTG_SetDOEPMSK 500,12870
void OTG_SetDAINT 505,12951
void OTG_SetDAINTMSK 510,13024
void OTG_SetDTKNQR1 515,13109
void OTG_SetDTKNQR2 520,13190
void OTG_SetDVBUSDIS 525,13271
void OTG_SetDVBUSPULSE 530,13356
void OTG_SetDTKNQR3 535,13449
void OTG_SetDTKNQR4 540,13530
void OTG_SetPCGCCTL 545,13611
void OTG_SetDPTXFSIZ 607,14895
void OTG_SetHCCHAR(612,14995
void OTG_SetHCSPLT(617,15090
void OTG_SetHCINT(622,15185
void OTG_SetHCINTMSK(627,15277
void OTG_SetHCTSIZ(632,15378
void OTG_SetHCDMA(637,15473
void OTG_SetDIEPCTL(642,15565
void OTG_SetDIEPINT(647,15664
void OTG_SetDIEPTSIZ(652,15763
void OTG_SetDIEPDMA(657,15865
void OTG_SetDOEPCTL(662,15964
void OTG_SetDOEPINT(667,16063
void OTG_SetDOEPTSIZ(672,16162
void OTG_SetDOEPDMA(677,16264
void OTG_SetHCSR 682,16363
void OTG_SetDIESR 694,16695
void OTG_SetDOESR 702,16942
U32  OTG_GetGOTGCTL(713,17375
U32  OTG_GetGOTGINT(718,17437
U32  OTG_GetGAHBCFG(723,17499
U32  OTG_GetGUSBCFG(728,17561
U32  OTG_GetGRSTCTL(733,17623
U32  OTG_GetGINTSTS(738,17685
U32  OTG_GetGINTMSK(743,17747
U32  OTG_GetGRXSTSR(748,17809
U32  OTG_GetGRXSTSP(753,17871
U32  OTG_GetGRXFSIZ(758,17933
U32  OTG_GetGNPTXFSIZ(763,17995
U32  OTG_GetGNPTXSTS(768,18061
U32  OTG_GetGI2CCTL(773,18125
U32  OTG_GetGPVNDCTL(778,18187
U32  OTG_GetGGPIO(783,18251
U32  OTG_GetGUID(788,18309
U32  OTG_GetGSNPSID(793,18365
U32  OTG_GetGHWCFG1(798,18427
U32  OTG_GetGHWCFG2(803,18489
U32  OTG_GetGHWCFG3(808,18551
U32  OTG_GetGHWCFG4(813,18613
U32  OTG_GetGLPMCFG(818,18675
U32  OTG_GetHPTXFSIZ(823,18737
U32  OTG_GetHCFG(828,18801
U32  OTG_GetHFIR(833,18857
U32  OTG_GetHFNUM(838,18913
U32  OTG_GetHPTXSTS(843,18971
U32  OTG_GetHAINT(848,19033
U32  OTG_GetHAINTMSK(853,19091
U32  OTG_GetHPRT(858,19155
U32  OTG_GetDCFG(863,19211
U32  OTG_GetDCTL(868,19267
U32  OTG_GetDSTS(873,19323
U32  OTG_GetDIEPMSK(878,19379
U32  OTG_GetDOEPMSK(883,19441
U32  OTG_GetDAINT(888,19503
U32  OTG_GetDAINTMSK(893,19561
U32  OTG_GetDTKNQR1(898,19625
U32  OTG_GetDTKNQR2(903,19687
U32  OTG_GetDVBUSDIS(908,19749
U32  OTG_GetDVBUSPULSE(913,19813
U32  OTG_GetDTKNQR3(918,19881
U32  OTG_GetDTKNQR4(923,19943
U32  OTG_GetPCGCCTL(928,20005
U32  OTG_GetDPTXFSIZ(990,21018
U32  OTG_GetHCCHAR(995,21096
U32  OTG_GetHCSPLT(1000,21174
U32  OTG_GetHCINT(1005,21252
U32  OTG_GetHCINTMSK(1010,21329
U32  OTG_GetHCTSIZ(1015,21409
U32  OTG_GetHCDMA(1020,21487
U32  OTG_GetDIEPCTL(1025,21564
U32  OTG_GetDIEPINT(1030,21644
U32  OTG_GetDIEPTSIZ(1035,21724
U32  OTG_GetDIEPDMA(1040,21805
U32  OTG_GetDOEPCTL(1045,21885
U32  OTG_GetDOEPINT(1050,21965
U32  OTG_GetDOEPTSIZ(1055,22045
U32  OTG_GetDOEPDMA(1060,22126
void OTG_SetGPWRDN(1068,22391
void OTG_SetGDFIFOCFG(1071,22461
void OTG_SetGADPCTL(1074,22543
void OTG_SetDEACHINT(1077,22617
void OTG_SetDEACHINTMSK(1080,22695
U32  OTG_GetGPWRDN(1083,22785
U32  OTG_GetGDFIFOCFG(1086,22843
U32  OTG_GetGADPCTL(1089,22907
U32  OTG_GetDEACHINT(1092,22967
U32  OTG_GetDEACHINTMSK(1095,23029
void OTG_SetDIEPEACHMSK(1099,23098
void OTG_SetDOEPEACHMSK(1102,23201
U32  OTG_GetDIEPEACHMSK(1105,23304
U32  OTG_GetDOEPEACHMSK(1108,23384
void OTG_SetEP00FIFO(1112,23465
void OTG_SetEP01FIFO(1115,23556
void OTG_SetEP02FIFO(1118,23647
void OTG_SetEP03FIFO(1121,23738
void OTG_SetEP04FIFO(1124,23829
void OTG_SetEP05FIFO(1127,23920
void OTG_SetEP06FIFO(1130,24011
void OTG_SetEP07FIFO(1133,24102
void OTG_SetEP08FIFO(1136,24193
void OTG_SetEP09FIFO(1139,24284
void OTG_SetEP10FIFO(1142,24375
void OTG_SetEP11FIFO(1145,24466
void OTG_SetEP12FIFO(1148,24557
void OTG_SetEP13FIFO(1151,24648
void OTG_SetEP14FIFO(1154,24739
void OTG_SetEP15FIFO(1157,24830
U32  OTG_GetEP00FIFO(1160,24921
U32  OTG_GetEP01FIFO(1163,24995
U32  OTG_GetEP02FIFO(1166,25069
U32  OTG_GetEP03FIFO(1169,25143
U32  OTG_GetEP04FIFO(1172,25217
U32  OTG_GetEP05FIFO(1175,25291
U32  OTG_GetEP06FIFO(1178,25365
U32  OTG_GetEP07FIFO(1181,25439
U32  OTG_GetEP08FIFO(1184,25513
U32  OTG_GetEP09FIFO(1187,25587
U32  OTG_GetEP10FIFO(1190,25661
U32  OTG_GetEP11FIFO(1193,25735
U32  OTG_GetEP12FIFO(1196,25809
U32  OTG_GetEP13FIFO(1199,25883
U32  OTG_GetEP14FIFO(1202,25957
U32  OTG_GetEP15FIFO(1205,26031
U32  OTG_GetDEBUGFIFO(1209,26106
void OTG_SetDEBUGFIFO(1212,26182
void OTG_SetRESERVED10(1215,26277
U32  OTG_GetRESERVED10(1218,26364
U32 xxx 1222,26443
void SetOTG_APB00(1226,26496
U32 GetOTG_APB00 1227,26579

prototype/module/nx_ecid.c,1462
    struct NX_ECID_RegisterSet * pRegister;22,608
} __g_ModuleVariables 23,652
CBOOL	NX_ECID_Initialize(28,870
U32     NX_ECID_GetNumberOfModule(41,1042
U32		NX_ECID_GetPhysicalAddress(49,1305
U32		NX_ECID_GetSizeOfRegisterSet(54,1391
void	NX_ECID_SetBaseAddress(59,1484
void*	NX_ECID_GetBaseAddress(66,1652
CBOOL	NX_ECID_OpenModule(71,1740
CBOOL	NX_ECID_CloseModule(77,1850
CBOOL	NX_ECID_CheckBusy(83,1961
CBOOL	NX_ECID_CanPowerDown(88,2014
U32     NX_ECID_GetResetNumber(108,2431
void NX_ECID_GetECID122,2837
void NX_ECID_GetChipName140,3435
void NX_ECID_GetGUID167,4126
void    NX_ECID_SetA(189,5028
U32     NX_ECID_GetA(209,5507
void    NX_ECID_SetCS(220,5751
CBOOL   NX_ECID_GetCS(240,6244
void    NX_ECID_SetSIGDEV(251,6498
CBOOL   NX_ECID_GetSIGDEV(271,7015
void    NX_ECID_SetFSET(282,7289
CBOOL   NX_ECID_GetFSET(302,7798
void    NX_ECID_SetPRCHG(313,8065
CBOOL   NX_ECID_GetPRCHG(333,8578
U32     NX_ECID_GetBondingID(344,8855
void    NX_ECID_SetPROG(355,9124
CBOOL   NX_ECID_GetPROG(375,9633
void    NX_ECID_SetSCK(386,9900
CBOOL   NX_ECID_GetSCK(406,10399
void    NX_ECID_SetSDI(417,10656
CBOOL   NX_ECID_GetSDI(437,11155
CBOOL   NX_ECID_GetKeyReady(448,11430
void    NX_ECID_SetHdcpEfuseSel(462,11765
CBOOL   NX_ECID_GetHdcpEfuseSel(482,12278
void    NX_ECID_SetSelectFlowingBank(493,12558
U32     NX_ECID_GetSelectFlowingBank(513,13083
void NX_ECID_SetBONDINGID(525,13474
U32  NX_ECID_GetBONDINGID(534,13801

prototype/module/nx_mlc.h,6677
#define __NX_MLC_H__19,587
struct	NX_MLC_RegisterSet34,906
	volatile U32 MLCCONTROLT;36,934
	volatile U32 MLCSCREENSIZE;37,1001
	volatile U32 MLCBGCOLOR;38,1070
	volatile U32 MLCLEFTRIGHT;41,1152
	volatile U32 MLCTOPBOTTOM;42,1239
	volatile U32 MLCINVALIDLEFTRIGHT0;43,1326
	volatile U32 MLCINVALIDTOPBOTTOM0;44,1428
	volatile U32 MLCINVALIDLEFTRIGHT1;45,1530
	volatile U32 MLCINVALIDTOPBOTTOM1;46,1632
	volatile U32 MLCCONTROL;47,1734
	volatile S32 MLCHSTRIDE;48,1816
	volatile S32 MLCVSTRIDE;49,1908
	volatile U32 MLCTPCOLOR;50,1998
	volatile U32 MLCINVCOLOR;51,2091
	volatile U32 MLCADDRESS;52,2182
	volatile U32 __Reserved0;53,2269
	} MLCRGBLAYER[MLCRGBLAYER55,2334
	volatile U32 MLCLEFTRIGHT;58,2364
	volatile U32 MLCTOPBOTTOM;59,2443
	volatile U32 MLCCONTROL;60,2522
	volatile U32 MLCVSTRIDE;61,2596
	volatile U32 MLCTPCOLOR;62,2680
	volatile U32 MLCINVCOLOR;64,2827
	volatile U32 MLCADDRESS;65,2886
	volatile U32 MLCADDRESSCB;66,2967
	volatile U32 MLCADDRESSCR;67,3051
	volatile S32 MLCVSTRIDECB;68,3135
	volatile S32 MLCVSTRIDECR;69,3222
	volatile U32 MLCHSCALE;70,3309
	volatile U32 MLCVSCALE;71,3392
	volatile U32 MLCLUENH;72,3473
	volatile U32 MLCCHENH[MLCCHENH73,3568
	} MLCVIDEOLAYER;75,3694
	volatile U32 MLCLEFTRIGHT;78,3723
	volatile U32 MLCTOPBOTTOM;79,3802
	volatile U32 MLCINVALIDLEFTRIGHT0;80,3881
	volatile U32 MLCINVALIDTOPBOTTOM0;81,3975
	volatile U32 MLCINVALIDLEFTRIGHT1;82,4069
	volatile U32 MLCINVALIDTOPBOTTOM1;83,4163
	volatile U32 MLCCONTROL;84,4257
	volatile S32 MLCHSTRIDE;85,4331
	volatile S32 MLCVSTRIDE;86,4415
	volatile U32 MLCTPCOLOR;87,4497
	volatile U32 MLCINVCOLOR;88,4582
	volatile U32 MLCADDRESS;89,4665
	} MLCRGBLAYER2;91,4745
	volatile U32 MLCPALETETABLE2;93,4763
	volatile U32 MLCGAMMACONT;94,4818
	volatile U32 MLCRGAMMATABLEWRITE;95,4888
	volatile U32 MLCGGAMMATABLEWRITE;96,4972
	volatile U32 MLCBGAMMATABLEWRITE;97,5058
	volatile U32 YUVLAYERGAMMATABLE_RED;98,5143
	volatile U32 YUVLAYERGAMMATABLE_GREEN;99,5200
	volatile U32 YUVLAYERGAMMATABLE_BLUE;100,5257
	volatile U32 DIMCTRL;102,5368
	volatile U32 DIMLUT0;103,5424
	volatile U32 DIMLUT1;104,5480
	volatile U32 DIMBUSYFLAG;105,5536
	volatile U32 DIMPRDARRR0;106,5592
	volatile U32 DIMPRDARRR1;107,5648
	volatile U32 DIMRAM0RDDATA;108,5704
	volatile U32 DIMRAM1RDDATA;109,5760
	volatile U32 MLCCLKENB;111,5897
	NX_MLC_PRIORITY_VIDEOFIRST	118,6019
	NX_MLC_PRIORITY_VIDEOFIRST	= 0UL,UL118,6019
	NX_MLC_PRIORITY_VIDEOSECOND	119,6098
	NX_MLC_PRIORITY_VIDEOSECOND	= 1UL,UL119,6098
	NX_MLC_PRIORITY_VIDEOTHIRD	120,6178
	NX_MLC_PRIORITY_VIDEOTHIRD	= 2UL,UL120,6178
	NX_MLC_PRIORITY_VIDEOFOURTH	121,6257
	NX_MLC_PRIORITY_VIDEOFOURTH	= 3UL	UL121,6257
} NX_MLC_PRIORITY 123,6337
	NX_MLC_RGBFMT_R5G6B5	136,6739
	NX_MLC_RGBFMT_R5G6B5	= 0x44320000UL,x44320000UL136,6739
	NX_MLC_RGBFMT_B5G6R5	137,6804
	NX_MLC_RGBFMT_B5G6R5	= 0xC4320000UL,xC4320000UL137,6804
	NX_MLC_RGBFMT_X1R5G5B5	139,6870
	NX_MLC_RGBFMT_X1R5G5B5	= 0x43420000UL,x43420000UL139,6870
	NX_MLC_RGBFMT_X1B5G5R5	140,6941
	NX_MLC_RGBFMT_X1B5G5R5	= 0xC3420000UL,xC3420000UL140,6941
	NX_MLC_RGBFMT_X4R4G4B4	141,7012
	NX_MLC_RGBFMT_X4R4G4B4	= 0x42110000UL,x42110000UL141,7012
	NX_MLC_RGBFMT_X4B4G4R4	142,7083
	NX_MLC_RGBFMT_X4B4G4R4	= 0xC2110000UL,xC2110000UL142,7083
	NX_MLC_RGBFMT_X8R3G3B2	143,7154
	NX_MLC_RGBFMT_X8R3G3B2	= 0x41200000UL,x41200000UL143,7154
	NX_MLC_RGBFMT_X8B3G3R2	144,7225
	NX_MLC_RGBFMT_X8B3G3R2	= 0xC1200000UL,xC1200000UL144,7225
	NX_MLC_RGBFMT_A1R5G5B5	146,7297
	NX_MLC_RGBFMT_A1R5G5B5	= 0x33420000UL,x33420000UL146,7297
	NX_MLC_RGBFMT_A1B5G5R5	147,7368
	NX_MLC_RGBFMT_A1B5G5R5	= 0xB3420000UL,xB3420000UL147,7368
	NX_MLC_RGBFMT_A4R4G4B4	148,7439
	NX_MLC_RGBFMT_A4R4G4B4	= 0x22110000UL,x22110000UL148,7439
	NX_MLC_RGBFMT_A4B4G4R4	149,7510
	NX_MLC_RGBFMT_A4B4G4R4	= 0xA2110000UL,xA2110000UL149,7510
	NX_MLC_RGBFMT_A8R3G3B2	150,7581
	NX_MLC_RGBFMT_A8R3G3B2	= 0x11200000UL,x11200000UL150,7581
	NX_MLC_RGBFMT_A8B3G3R2	151,7652
	NX_MLC_RGBFMT_A8B3G3R2	= 0x91200000UL,x91200000UL151,7652
	NX_MLC_RGBFMT_R8G8B8	153,7724
	NX_MLC_RGBFMT_R8G8B8	= 0x46530000UL,x46530000UL153,7724
	NX_MLC_RGBFMT_B8G8R8	154,7789
	NX_MLC_RGBFMT_B8G8R8	= 0xC6530000UL,xC6530000UL154,7789
	NX_MLC_RGBFMT_X8R8G8B8	156,7855
	NX_MLC_RGBFMT_X8R8G8B8	= 0x46530000UL,x46530000UL156,7855
	NX_MLC_RGBFMT_X8B8G8R8	157,7926
	NX_MLC_RGBFMT_X8B8G8R8	= 0xC6530000UL,xC6530000UL157,7926
	NX_MLC_RGBFMT_A8R8G8B8	158,7997
	NX_MLC_RGBFMT_A8R8G8B8	= 0x06530000UL,x06530000UL158,7997
	NX_MLC_RGBFMT_A8B8G8R8	159,8068
	NX_MLC_RGBFMT_A8B8G8R8	= 0x86530000UL	x86530000UL159,8068
}	NX_MLC_RGBFMT 161,8139
	NX_MLC_YUVFMT_420	166,8210
	NX_MLC_YUVFMT_420		= 0UL<UL166,8210
	NX_MLC_YUVFMT_422	167,8272
	NX_MLC_YUVFMT_422		= 1UL<UL167,8272
	NX_MLC_YUVFMT_444	168,8334
	NX_MLC_YUVFMT_444		= 3UL<UL168,8334
	NX_MLC_YUVFMT_YUYV	169,8396
	NX_MLC_YUVFMT_YUYV		= 2UL<UL169,8396
	NX_MLC_YUVFMT_Y4UV	170,8456
	NX_MLC_YUVFMT_Y4UV		= 4UL<UL170,8456
}	NX_MLC_YUVFMT;171,8522
    RGBFMT_R5G6B5 316,15670
    RGBFMT_X1R5G5B5 317,15699
    RGBFMT_X4R4G4B4 318,15728
    RGBFMT_X8R3G3B2 319,15757
    RGBFMT_X8L8 320,15786
    RGBFMT_L16 321,15815
    RGBFMT_A1R5G5B5 322,15844
    RGBFMT_A4R4G4B4 323,15873
    RGBFMT_A8R3G3B2 324,15902
    RGBFMT_A8L8 325,15931
    RGBFMT_R8G8B8 326,15960
    RGBFMT_X8R8G8B8 327,15990
    RGBFMT_A8R8G8B8 328,16020
    RGBFMT_G8R8_G8B8 329,16050
    RGBFMT_R8G8_B8G8 330,16080
    RGBFMT_B5G6R5 331,16110
    RGBFMT_X1B5G5R5 332,16140
    RGBFMT_X4B4G4R4 333,16170
    RGBFMT_X8B3G3R2 334,16200
    RGBFMT_A1B5G5R5 335,16230
    RGBFMT_A4B4G4R4 336,16260
    RGBFMT_A8B3G3R2 337,16290
    RGBFMT_B8G8R8 338,16320
    RGBFMT_X8B8G8R8 339,16350
    RGBFMT_A8B8G8R8 340,16380
    RGBFMT_G8B8_G8R8 341,16410
    RGBFMT_B8G8_R8G8 342,16440
	RGBFMT_PATALETB 343,16470
}RGBFMT;RGBFMT344,16496
	YUVFMT_420 348,16521
	YUVFMT_422 349,16565
	YUVFMT_422NS 350,16609
	YUVFMT_444 351,16666
}YUVFMT;YUVFMT352,16709
    FRISTQUADRANT 357,16759
    SECONDQUADRANT 358,16784
    THIRDQUADRANT 359,16809
    FOURTHQUADRANT 360,16834
    ALLQUADRANT 361,16859
}HUEQUADRANT;HUEQUADRANT362,16883
    TOPMLC 366,16913
    RGB0 367,16934
	RGB1 368,16955
	RGB2 369,16973
    VIDEO 370,16991
}LATYERNAME;LATYERNAME371,17011
	POWEROFF	375,17040
	SLEEPMODE	376,17055
	RUN	377,17071
}SRAMMODE;SRAMMODE378,17082
    LOCKSIZE_4 383,17149
    LOCKSIZE_8	384,17170
	LOCKSIZE_16	385,17190
}LOCKSIZESEL;LOCKSIZESEL386,17207
	PRIM	390,17238
	SECON	391,17249
	PRIMORSECON 392,17261
	PRIMANDSECON 393,17279
}G3DADDRCHANGEALLOWED;G3DADDRCHANGEALLOWED394,17297

prototype/module/nx_adc.h,273
#define __NX_ADC_H__18,564
#define NUMBER_OF_ADC_CHANNEL 27,661
struct NX_ADC_RegisterSet33,879
	volatile U32	ADCCON;35,907
	volatile U32	ADCDAT;36,966
	volatile U32	ADCINTENB;37,1029
	volatile U32	ADCINTCLR;38,1099
    NX_ADC_INT_EOC 72,2298
} NX_ADC_INT;73,2354

prototype/module/nx_ssp.c,3388
	struct NX_SSP_RegisterSet *pRegister;pRegister22,649
} __g_ModuleVariables[__g_ModuleVariables23,688
CBOOL	NX_SSP_Initialize(36,1145
U32		NX_SSP_GetNumberOfModule(58,1566
U32		NX_SSP_GetPhysicalAddress(72,1990
U32		NX_SSP_GetSizeOfRegisterSet(89,2617
void	NX_SSP_SetBaseAddress(100,2910
void*	NX_SSP_GetBaseAddress(117,3515
CBOOL	NX_SSP_OpenModule(131,3935
CBOOL	NX_SSP_CloseModule(143,4311
CBOOL	NX_SSP_CheckBusy(157,4741
U32		NX_SSP_GetInterruptNumber	190,5615
void	NX_SSP_SetInterruptEnable	217,6483
CBOOL	NX_SSP_GetInterruptEnable	256,7717
CBOOL	NX_SSP_GetInterruptPending	292,8852
void	NX_SSP_ClearInterruptPending	326,9748
void	NX_SSP_SetInterruptEnableAll	350,10533
CBOOL	NX_SSP_GetInterruptEnableAll	381,11354
CBOOL	NX_SSP_GetInterruptPendingAll	411,12096
void	NX_SSP_ClearInterruptPendingAll	440,12723
U32		NX_SSP_GetInterruptPendingNumber(462,13487
void	NX_SSP_SetPriorityMode(525,15096
U32		NX_SSP_GetDMAIndex_Tx(542,15646
U32		NX_SSP_GetDMAIndex_Rx(559,16174
U32		NX_SSP_GetDMABusWidth(581,16975
void		NX_SSP_SetClockPrescaler(609,17970
U32			NX_SSP_GetClockPrescaler(638,18928
void	NX_SSP_SetDMATransferMode(670,19854
CBOOL	NX_SSP_GetDMATransferMode(702,20718
void	NX_SSP_SetDMATransmitMode(732,21386
CBOOL	NX_SSP_GetDMATransmitMode(764,22265
void	NX_SSP_SetDMAReceiveMode(794,23010
CBOOL	NX_SSP_GetDMAReceiveMode(826,23884
void	NX_SSP_SetBitWidth(860,24690
U32		NX_SSP_GetBitWidth(885,25402
void	NX_SSP_SetSlaveMode(906,26088
NX_SSP_MODE	NX_SSP_GetSlaveMode(938,26979
void	NX_SSP_SetClockPolarityInvert(969,27845
CBOOL	NX_SSP_GetClockPolarityInvert(1005,28953
void	NX_SSP_SetSlaveOutputEnable(1034,29665
CBOOL	NX_SSP_GetSlaveOutputEnable(1066,30481
void	NX_SSP_SetSPIFormat(1097,31156
NX_SSP_FORMAT	NX_SSP_GetSPIFormat(1122,31939
void			NX_SSP_SetClockPhase(1164,32944
U32				NX_SSP_GetClockPhase(1205,33928
void	NX_SSP_SetProtocol(1247,35015
NX_SSP_PROTOCOL	NX_SSP_GetProtocol(1277,36054
void	NX_SSP_SetEnable(1305,36953
CBOOL	NX_SSP_GetEnable(1338,37809
void NX_SSP_SetLoopBackMode(1359,38193
CBOOL NX_SSP_GetLoopBackMode(1384,38743
U8		NX_SSP_GetByte(1414,39463
U16		NX_SSP_GetHalfWord(1431,39960
void	NX_SSP_PutByte(1451,40625
void	NX_SSP_PutHalfWord(1472,41237
CBOOL	NX_SSP_IsTxFIFOEmpty(1498,42108
CBOOL	NX_SSP_IsTxFIFOFull(1526,42752
CBOOL	NX_SSP_IsRxFIFOEmpty(1555,43399
CBOOL	NX_SSP_IsRxFIFOFull(1583,44043
CBOOL	NX_SSP_IsTxRxEnd(1612,44756
void	NX_SSP_Set_SSPCR0	1620,45002
U32		NX_SSP_Get_SSPCR0	1628,45253
void	NX_SSP_Set_SSPCR1	1636,45488
U32		NX_SSP_Get_SSPCR1	1644,45739
void	NX_SSP_Set_SSPDR	1652,45974
U32		NX_SSP_Get_SSPDR	1660,46223
U32		NX_SSP_Get_SSPSR	1669,46457
void	NX_SSP_Set_SSPCPSR	1677,46690
U32		NX_SSP_Get_SSPCPSR	1685,46943
void	NX_SSP_Set_SSPIMSC	1693,47180
U32		NX_SSP_Get_SSPIMSC	1701,47433
U32		NX_SSP_Get_SSPRIS	1710,47671
U32		NX_SSP_Get_SSPMIS	1719,47907
void	NX_SSP_Set_SSPICR	1727,48142
void	NX_SSP_Set_SSPDMACR	1736,48394
U32		NX_SSP_Get_SSPDMACR	1744,48649
U32		NX_SSP_Get_SSPPeriphID0	1753,48889
U32		NX_SSP_Get_SSPPeriphID1	1762,49136
U32		NX_SSP_Get_SSPPeriphID2	1771,49383
U32		NX_SSP_Get_SSPPeriphID3	1780,49630
U32		NX_SSP_Get_SSPCellID0	1789,49877
U32		NX_SSP_Get_SSPCellID1	1798,50120
U32		NX_SSP_Get_SSPCellID2	1807,50363
U32		NX_SSP_Get_SSPCellID3	1816,50606
U32 NX_SSP_GetClockNumber 1826,50887
U32	NX_SSP_GetResetNumber 1835,51216

prototype/module/nx_coda960.c,950
static	NX_CODA960_RegisterSet *__g_pRegister[__g_pRegister21,631
U32   NX_CODA960_GetTEMP(35,1046
CBOOL	NX_CODA960_Initialize(55,1724
U32		NX_CODA960_GetNumberOfModule(75,2169
U32		NX_CODA960_GetSizeOfRegisterSet(85,2431
void	NX_CODA960_SetBaseAddress(96,2716
void*	NX_CODA960_GetBaseAddress(109,3123
U32		NX_CODA960_GetPhysicalAddress(122,3517
CBOOL	NX_CODA960_OpenModule(140,4069
CBOOL	NX_CODA960_CloseModule(154,4525
CBOOL	NX_CODA960_CheckBusy(167,4925
U32 NX_CODA960_GetClockNumber 184,5528
void	NX_CODA960_SetInterruptEnable(246,7703
CBOOL	NX_CODA960_GetInterruptEnable(274,8634
CBOOL	NX_CODA960_GetInterruptPending(291,9322
void	NX_CODA960_ClearInterruptPending(312,10035
void	NX_CODA960_SetInterruptEnableAll(330,10670
CBOOL	NX_CODA960_GetInterruptEnableAll(353,11420
CBOOL	NX_CODA960_GetInterruptPendingAll(368,11974
void	NX_CODA960_ClearInterruptPendingAll(387,12562
S32		NX_CODA960_GetInterruptPendingNumber(405,13265

prototype/module/nx_ac97.c,1610
	struct NX_AC97_RegisterSet *pRegister;pRegister22,604
} __g_ModuleVariables[__g_ModuleVariables24,645
CBOOL	NX_AC97_Initialize(35,1104
U32		NX_AC97_GetNumberOfModule(59,1534
U32		NX_AC97_GetPhysicalAddress(72,1935
U32 NX_AC97_GetResetNumber 86,2316
U32 NX_AC97_GetNumberOfReset(102,2754
U32		NX_AC97_GetSizeOfRegisterSet(112,3012
void	NX_AC97_SetBaseAddress(124,3364
void*	NX_AC97_GetBaseAddress(138,3839
CBOOL	NX_AC97_OpenModule(152,4319
CBOOL	NX_AC97_CloseModule(181,5376
CBOOL	NX_AC97_CheckBusy(210,6313
CBOOL	NX_AC97_CanPowerDown(224,6801
U32		NX_AC97_GetInterruptNumber(239,7258
void	NX_AC97_SetInterruptEnable(260,7878
CBOOL	NX_AC97_GetInterruptEnable(291,8919
CBOOL	NX_AC97_GetInterruptPending(310,9630
void	NX_AC97_ClearInterruptPending(328,10245
void	NX_AC97_SetInterruptEnableAll(352,11067
CBOOL	NX_AC97_GetInterruptEnableAll(380,11880
CBOOL	NX_AC97_GetInterruptPendingAll(403,12593
void	NX_AC97_ClearInterruptPendingAll(425,13178
U32		NX_AC97_GetInterruptPendingNumber(446,13891
U32		NX_AC97_GetDMAIndex_PCMout(475,14730
U32		NX_AC97_GetDMAIndex_PCMin(485,14989
U32		NX_AC97_GetDMAIndex_MICin(495,15244
U32		NX_AC97_GetDMABusWidth(505,15499
void	NX_AC97_SetGLBCTRL(515,15797
U32		NX_AC97_GetGLBCTRL(522,16047
U32		NX_AC97_GetGLBSTAT(530,16293
void	NX_AC97_SetCODEC_CMD(538,16539
U32		NX_AC97_GetCODEC_CMD(545,16793
U32		NX_AC97_GetCODEC_STAT(553,17043
U32		NX_AC97_GetPCMADDR(561,17295
U32		NX_AC97_GetMICADDR(569,17541
void	NX_AC97_SetPCMDATA(577,17787
U32		NX_AC97_GetPCMDATA(584,18037
void	NX_AC97_SetMICDATA(592,18283
U32		NX_AC97_GetMICDATA(599,18533

prototype/module/nx_can.h,3742
#define __NX_CAN_H__18,564
	volatile U16 CAN_REG00;37,1001
    volatile U16 CAN_REG01;38,1048
    volatile U16 CAN_REG02;39,1093
    volatile U16 CAN_REG03;40,1145
    volatile U16 INTCTRL;41,1194
    volatile U16 CAN_REG05;42,1242
    volatile U16 CAN_REG06;43,1294
    volatile U16 CAN_REG07;44,1346
    volatile U16 CAN_REG08;45,1393
    volatile U16 CAN_REG09;46,1451
    volatile U16 CAN_REG10;47,1506
    volatile U16 CAN_REG11;48,1555
    volatile U16 CAN_REG12;49,1604
    volatile U16 CAN_REG13;50,1660
    volatile U16 CAN_REG14;51,1716
    volatile U16 CAN_REG15;52,1774
    volatile U16 CAN_REG16;53,1825
    volatile U16 CAN_REG17;54,1876
    volatile U16 CAN_REG18;55,1927
    volatile U16 CAN_REG19;56,1978
    volatile U16 CAN_REG20;57,2025
    volatile U16 CAN_REG21;58,2072
    volatile U16 CAN_REG22;59,2119
    volatile U16 CAN_REG23;60,2166
    volatile U16 CAN_REG24;61,2213
    volatile U16 CAN_REG25;62,2260
    volatile U16 CAN_REG26;63,2307
    volatile U16 CAN_REG27;64,2354
    volatile U16 CAN_REG28;65,2401
    volatile U16 CAN_REG29;66,2448
    volatile U16 CAN_REG30;67,2495
    volatile U16 CAN_REG31;68,2542
    volatile U16 CAN_REG32;69,2589
    volatile U16 CAN_REG33;70,2641
    volatile U16 CAN_REG34;71,2693
    volatile U16 CAN_REG35;72,2745
    volatile U16 CAN_REG36;73,2797
    volatile U16 CAN_REG37;74,2849
    volatile U16 CAN_REG38;75,2901
    volatile U16 CAN_REG39;76,2953
    volatile U16 CAN_REG40;77,3005
    volatile U16 CAN_REG41;78,3057
    volatile U16 CAN_REG42;79,3109
    volatile U16 CAN_REG43;80,3161
    volatile U16 CAN_REG44;81,3208
    volatile U16 CAN_REG45;82,3255
    volatile U16 CAN_REG46;83,3302
    volatile U16 CAN_REG47;84,3349
    volatile U16 CAN_REG48;85,3396
    volatile U16 CAN_REG49;86,3443
    volatile U16 CAN_REG50;87,3490
    volatile U16 CAN_REG51;88,3537
    volatile U16 CAN_REG52;89,3584
    volatile U16 CAN_REG53;90,3631
    volatile U16 CAN_REG54;91,3678
    volatile U16 CAN_REG55;92,3725
    volatile U16 CAN_REG56;93,3772
    volatile U16 CAN_REG57;94,3819
    volatile U16 CAN_REG58;95,3866
    volatile U16 CAN_REG59;96,3913
    volatile U16 CAN_REG60;97,3960
    volatile U16 CAN_REG61;98,4007
    volatile U16 CAN_REG62;99,4054
    volatile U16 CAN_REG63;100,4101
    volatile U16 CAN_REG64;101,4148
    volatile U16 CAN_REG65;102,4209
    volatile U16 CAN_REG66;103,4270
    volatile U16 CAN_REG67;104,4317
    volatile U16 CAN_REG68;105,4364
    volatile U16 CAN_REG69;106,4411
    volatile U16 CAN_REG70;107,4458
    volatile U16 CAN_REG71;108,4505
    volatile U16 CAN_REG72;109,4552
    volatile U16 CAN_REG73;110,4601
    volatile U16 CAN_REG74;111,4650
    volatile U16 CAN_REG75;112,4697
    volatile U16 CAN_REG76;113,4744
    volatile U16 CAN_REG77;114,4791
    volatile U16 CAN_REG78;115,4838
    volatile U16 CAN_REG79;116,4885
    volatile U16 INTPEND 117,4932
    volatile U16 CAN_REG81;118,4990
    volatile U16 CAN_REG82;119,5048
    volatile U16 CAN_REG83;120,5095
    volatile U16 CAN_REG84;121,5142
    volatile U16 CAN_REG85;122,5189
    volatile U16 CAN_REG86;123,5236
    volatile U16 CAN_REG87;124,5283
    volatile U16 CAN_REG88;125,5330
    volatile U16 CAN_REG89;126,5384
    volatile U16 CAN_REG90;127,5438
    volatile U16 CAN_REG91;128,5485
    volatile U16 CAN_REG92;129,5532
    volatile U16 CAN_REG93;130,5579
    volatile U16 CAN_REG94;131,5626
    volatile U16 CAN_REG95;132,5673
} NX_CAN_RegisterSet;133,5720
    NX_CAN_INT_TEST0 179,7339
    NX_CAN_INT_TEST1 180,7386
    NX_CAN_INT_TEST2 181,7433
} NX_CAN_INT;182,7480
    NX_CAN_DMA_TXDMA 207,8570
    NX_CAN_DMA_RXDMA 208,8612
} NX_CAN_DMA;209,8654

prototype/module/nx_resconv.c,1422
static	NX_RESCONV_RegisterSet *__g_pRegister[__g_pRegister24,648
CBOOL	NX_RESCONV_Initialize(60,1750
U32		NX_RESCONV_GetNumberOfModule(85,2266
U32		NX_RESCONV_GetSizeOfRegisterSet(95,2528
void	NX_RESCONV_SetBaseAddress(106,2822
void*	NX_RESCONV_GetBaseAddress(118,3228
U32		NX_RESCONV_GetPhysicalAddress(130,3621
CBOOL	NX_RESCONV_OpenModule(148,4169
CBOOL	NX_RESCONV_CloseModule(162,4627
CBOOL	NX_RESCONV_CheckBusy(176,5076
U32 	NX_RESCONV_GetInterruptNumber(234,6931
void	NX_RESCONV_SetInterruptEnable(255,7856
CBOOL	NX_RESCONV_GetInterruptEnable(283,8801
CBOOL	NX_RESCONV_GetInterruptPending(300,9502
void	NX_RESCONV_ClearInterruptPending(322,10246
void	NX_RESCONV_SetInterruptEnableAll(340,10889
CBOOL	NX_RESCONV_GetInterruptEnableAll(363,11647
CBOOL	NX_RESCONV_GetInterruptPendingAll(378,12209
void	NX_RESCONV_ClearInterruptPendingAll(397,12827
S32		NX_RESCONV_GetInterruptPendingNumber(414,13534
void	NX_RESCONV_DOWN_INIT 438,14067
void	NX_RESCONV_INIT 533,16765
void    NX_RESCONV_FINIT 610,20099
void    NX_RESCONV_REG_RD_TEST 872,30237
void    NX_RESCONV_RUN 919,32221
void    NX_RESCONV_STOP 934,32755
void    NX_RESCONV_INTCLEAR 949,33290
U32 NX_RESCONV_SetFIFOIntrEnable(1006,35893
U32 NX_RESCONV_GetIntrPendBit(1021,36352
CBOOL NX_RESCONV_IsOverFlow(1034,36700
CBOOL NX_RESCONV_IsUnderFlow(1039,36819
void NX_RESCONV_SetS2IN_VS(1046,36956
void NX_RESCONV_FIFO_Init(1062,37425

prototype/module/nx_gmac.h,32090
#define __NX_DWC_GMAC_H__18,572
#define _SIM_ 31,867
#define PHY_ID 32,883
#define NUMBER_OF_DWC_GMAC_CHANNEL 33,926
#define DMA_PBL_VALUE 34,964
#define PKTSIZE 35,1032
#define PKTSIZE_ALIGN 36,1073
#define PKTBUFSRX 37,1114
#define PKTALIGN 38,1152
} NX_DWC_GMAC_RegisterSet;47,1347
    GMAC_CSR,50,1382
    GMAC_DMA 51,1409
     REG_DMA_BUS_MODE 56,1467
     REG_DMA_BUS_MODE           =   0x00000000/x0000000056,1467
    ,REG_DMA_XMT_POLL_DEMAND 57,1534
    ,REG_DMA_XMT_POLL_DEMAND    =   0x00000004/x0000000457,1534
    ,REG_DMA_RCV_POLL_DEMAND 58,1613
    ,REG_DMA_RCV_POLL_DEMAND    =   0x00000008/x0000000858,1613
    ,REG_DMA_RX_BASE_ADDR 59,1691
    ,REG_DMA_RX_BASE_ADDR       =   0x0000000c/x0000000c59,1691
    ,REG_DMA_TX_BASE_ADDR 60,1775
    ,REG_DMA_TX_BASE_ADDR       =   0x00000010/x0000001060,1775
    ,REG_DMA_STATUS 61,1860
    ,REG_DMA_STATUS             =   0x00000014/x0000001461,1860
    ,REG_DMA_OPMODE 62,1934
    ,REG_DMA_OPMODE             =   0x00000018/x0000001862,1934
    ,REG_DMA_INT_ENB 63,2019
    ,REG_DMA_INT_ENB            =   0x0000001c/x0000001c63,2019
    ,REG_DMA_MF_BO_CNT 64,2094
    ,REG_DMA_MF_BO_CNT          =   0x00000020/x0000002064,2094
    ,REG_DMA_RINT_WDT 65,2193
    ,REG_DMA_RINT_WDT           =   0x00000024/x0000002465,2193
    ,REG_DMA_AXI_BUS_MODE 66,2322
    ,REG_DMA_AXI_BUS_MODE       =   0x00000028/x0000002866,2322
    ,REG_DMA_AXI_STATUS 67,2495
    ,REG_DMA_AXI_STATUS         =   0x0000002C/x0000002C67,2495
    ,REG_DMA_CUR_TX_DESC 68,2663
    ,REG_DMA_CUR_TX_DESC        =   0x00000048/x0000004868,2663
    ,REG_DMA_CUR_RX_DESC 69,2754
    ,REG_DMA_CUR_RX_DESC        =   0x0000004c/x0000004c69,2754
    ,REG_DMA_CUR_TX_BUF_ADDR 70,2844
    ,REG_DMA_CUR_TX_BUF_ADDR    =   0x00000050/x0000005070,2844
    ,REG_DMA_CUR_RX_BUF_ADDR 71,2931
    ,REG_DMA_CUR_RX_BUF_ADDR    =   0x00000054/x0000005471,2931
    ,REG_HW_FEATURE 72,3017
    ,REG_HW_FEATURE             =   0x00000058/x0000005872,3017
     REG_MAC_CONFIG 76,3182
     REG_MAC_CONFIG             =   0x00000000/x0000000076,3182
    ,REG_MAC_FRAME_FILTER 77,3258
    ,REG_MAC_FRAME_FILTER       =   0x00000004/x0000000477,3258
    ,REG_MAC_HASH_HIGH 78,3329
    ,REG_MAC_HASH_HIGH          =   0x00000008/x0000000878,3329
    ,REG_MAC_HASH_LOW 79,3413
    ,REG_MAC_HASH_LOW           =   0x0000000c/x0000000c79,3413
    ,REG_MAC_MII_ADDR 80,3496
    ,REG_MAC_MII_ADDR           =   0x00000010/x0000001080,3496
    ,REG_MAC_MII_DATA 81,3566
    ,REG_MAC_MII_DATA           =   0x00000014/x0000001481,3566
    ,REG_MAC_FLOW_CONTROL 82,3633
    ,REG_MAC_FLOW_CONTROL       =   0x00000018/x0000001882,3633
    ,REG_MAC_VLAN_TAG 83,3704
    ,REG_MAC_VLAN_TAG           =   0x0000001c/x0000001c83,3704
    ,REG_MAC_VERSION 84,3771
    ,REG_MAC_VERSION            =   0x00000020/x0000002084,3771
    ,REG_MAC_DEBUG 85,3837
    ,REG_MAC_DEBUG              =   0x00000024/x0000002485,3837
    ,REG_MAC_REMOTE_WAKEUP 86,3901
    ,REG_MAC_REMOTE_WAKEUP      =   0x00000028/x0000002886,3901
    ,REG_MAC_PMT_CTRL_STS 87,3974
    ,REG_MAC_PMT_CTRL_STS       =   0x0000002c/x0000002c87,3974
    ,REG_MAC_INT_STATUS 88,4055
    ,REG_MAC_INT_STATUS         =   0x00000038/x0000003888,4055
    ,REG_MAC_INT_MASK 89,4130
    ,REG_MAC_INT_MASK           =   0x0000003c/x0000003c89,4130
    ,REG_MAC_ADDR0_HIGH 90,4212
    ,REG_MAC_ADDR0_HIGH         =   0x00000040/x0000004090,4212
    ,REG_MAC_ADDR0_LOW 91,4289
    ,REG_MAC_ADDR0_LOW          =   0x00000044/x0000004491,4289
    ,REG_MAC_ADDR1_HIGH 92,4365
    ,REG_MAC_ADDR1_HIGH         =   0x00000048/x0000004892,4365
    ,REG_MAC_ADDR1_LOW 93,4442
    ,REG_MAC_ADDR1_LOW          =   0x0000004c/x0000004c93,4442
    ,REG_MAC_AN_CTRL 94,4518
    ,REG_MAC_AN_CTRL            =   0x000000c0/x000000c094,4518
    ,REG_MAC_AN_STATUS 95,4601
    ,REG_MAC_AN_STATUS          =   0x000000c4/x000000c495,4601
    ,REG_MAC_AN_ADVTSMNT 96,4683
    ,REG_MAC_AN_ADVTSMNT        =   0x000000c8/x000000c896,4683
    ,REG_MAC_AN_LINKP_ABILITY 97,4772
    ,REG_MAC_AN_LINKP_ABILITY   =   0x000000cc/x000000cc97,4772
    ,REG_MAC_AN_EXPANSION 98,4861
    ,REG_MAC_AN_EXPANSION       =   0x000000d0/x000000d098,4861
    ,REG_MAC_TBI_STATUS 99,4946
    ,REG_MAC_TBI_STATUS         =   0x000000d4/x000000d499,4946
    ,REG_MAC_SRGMII_STATUS 100,5024
    ,REG_MAC_SRGMII_STATUS      =   0x000000d8/x000000d8100,5024
    ,REG_MMC_CONTROL 103,5156
    ,REG_MMC_CONTROL            =   0x00000100/x00000100103,5156
    ,REG_MMC_INT_MASK_RX 104,5223
    ,REG_MMC_INT_MASK_RX        =   0x0000010C/x0000010C104,5223
    ,REG_MMC_INT_MASK_TX 105,5305
    ,REG_MMC_INT_MASK_TX        =   0x00000110/x00000110105,5305
    ,REG_MMC_INT_MASK_IPC 106,5388
    ,REG_MMC_INT_MASK_IPC       =   0x00000200/x00000200106,5388
    ,REG_MAC_TS_CTRL 107,5491
    ,REG_MAC_TS_CTRL            =   0x00000700/x00000700107,5491
    ,REG_MAC_SS_INC 108,5568
    ,REG_MAC_SS_INC             =   0x00000704/x00000704108,5568
    ,REG_MAC_TS_HIGH 109,5656
    ,REG_MAC_TS_HIGH            =   0x00000708/x00000708109,5656
    ,REG_MAC_TS_LOW 110,5730
    ,REG_MAC_TS_LOW             =   0x0000070c/x0000070c110,5730
    ,REG_MAC_TS_HIGH_UPDTE 111,5803
    ,REG_MAC_TS_HIGH_UPDTE      =   0x00000710/x00000710111,5803
    ,REG_MAC_TS_LOW_UPDTE 112,5884
    ,REG_MAC_TS_LOW_UPDTE       =   0x00000714/x00000714112,5884
    ,REG_MAC_TS_ADDED 113,5964
    ,REG_MAC_TS_ADDED           =   0x00000718/x00000718113,5964
    ,REG_MAC_TTIME_HIGH 114,6039
    ,REG_MAC_TTIME_HIGH         =   0x0000071c/x0000071c114,6039
    ,REG_MAC_TTIME_LOW 115,6114
    ,REG_MAC_TTIME_LOW          =   0x00000720/x00000720115,6114
     BIT_DMA_BM_MB 123,6440
     BIT_DMA_BM_MB                  =   0x04000000 x04000000123,6440
    ,BIT_DMA_BM_AAL 124,6507
    ,BIT_DMA_BM_AAL                 =   0x02000000 x02000000124,6507
    ,BIT_DMA_BM_8xPBL 125,6584
    ,BIT_DMA_BM_8xPBL               =   0x01000000 x01000000125,6584
    ,BIT_DMA_BM_USP 126,6650
    ,BIT_DMA_BM_USP                 =   0x00800000 x00800000126,6650
    ,BIT_DMA_BM_RPBL_MASK 127,6722
    ,BIT_DMA_BM_RPBL_MASK           =   0x007E0000 x007E0000127,6722
    ,BIT_DMA_BM_RPBL_SHIFT 128,6793
    ,BIT_DMA_BM_FB 129,6865
    ,BIT_DMA_BM_FB                  =   0x00010000 x00010000129,6865
    ,BIT_DMA_BM_PR_MASK 130,6932
    ,BIT_DMA_BM_PR_MASK             =   0x0000C000 x0000C000130,6932
    ,BIT_DMA_BM_PR_SHIFT 131,7007
    ,BIT_DMA_BM_PBL_MASK 132,7083
    ,BIT_DMA_BM_PBL_MASK            =   0x00003f00 x00003f00132,7083
    ,BIT_DMA_BM_PBL_SHIFT 133,7169
    ,BIT_DMA_BM_ATDS 134,7256
    ,BIT_DMA_BM_ATDS                =   0x00000080 x00000080134,7256
    ,BIT_DMA_BM_DSL_MASK 135,7337
    ,BIT_DMA_BM_DSL_MASK            =   0x0000007C x0000007C135,7337
    ,BIT_DMA_BM_DSL_SHIFT 136,7420
    ,BIT_DMA_BM_DA 137,7494
    ,BIT_DMA_BM_DA                  =   0x00000002 x00000002137,7494
    ,BIT_DMA_BM_SWR 138,7572
    ,BIT_DMA_BM_SWR                 =   0x00000001 x00000001138,7572
     BIT_DMA_ABM_EN_LPI 145,7882
     BIT_DMA_ABM_EN_LPI             =   0x80000000 x80000000145,7882
    ,BIT_DMA_ABM_LPI_XIT_FRM 146,7964
    ,BIT_DMA_ABM_LPI_XIT_FRM        =   0x40000000 x40000000146,7964
    ,BIT_DMA_ABM_WR_OSR_LMT_MASK 147,8063
    ,BIT_DMA_ABM_WR_OSR_LMT_MASK    =   0x00F00000 x00F00000147,8063
    ,BIT_DMA_ABM_WR_OSR_LMT_SHIFT 148,8162
    ,BIT_DMA_ABM_RD_OSR_LMT_MASK 149,8205
    ,BIT_DMA_ABM_RD_OSR_LMT_MASK    =   0x000F0000 x000F0000149,8205
    ,BIT_DMA_ABM_RD_OSR_LMT_SHIFT 150,8303
    ,BIT_DMA_ABM_ONEKBBE 151,8346
    ,BIT_DMA_ABM_ONEKBBE            =   0x00002000x00002000151,8346
    ,BIT_DMA_ABM_AXI_AAL 152,8397
    ,BIT_DMA_ABM_AXI_AAL            =   0x00001000x00001000152,8397
    ,BIT_DMA_ABM_BLEN256 153,8448
    ,BIT_DMA_ABM_BLEN256            =   0x00000080x00000080153,8448
    ,BIT_DMA_ABM_BLEN128 154,8499
    ,BIT_DMA_ABM_BLEN128            =   0x00000040x00000040154,8499
    ,BIT_DMA_ABM_BLEN64 155,8550
    ,BIT_DMA_ABM_BLEN64             =   0x00000020x00000020155,8550
    ,BIT_DMA_ABM_BLEN32 156,8601
    ,BIT_DMA_ABM_BLEN32             =   0x00000010x00000010156,8601
    ,BIT_DMA_ABM_BLEN16 157,8652
    ,BIT_DMA_ABM_BLEN16             =   0x00000008x00000008157,8652
    ,BIT_DMA_ABM_BLEN8 158,8703
    ,BIT_DMA_ABM_BLEN8              =   0x00000004x00000004158,8703
    ,BIT_DMA_ABM_BLEN4 159,8754
    ,BIT_DMA_ABM_BLEN4              =   0x00000002x00000002159,8754
    ,BIT_DMA_ABM_UNDEF 160,8805
    ,BIT_DMA_ABM_UNDEF              =   0x00000001x00000001160,8805
#define BIT_DMA_STS_EB_MASK 166,9081
#define BIT_DMA_STS_EB_TX_ABORT 167,9151
#define BIT_DMA_STS_EB_RX_ABORT 168,9227
#define BIT_DMA_STS_TS_MASK 169,9303
#define BIT_DMA_STS_TS_SHIFT 170,9380
#define BIT_DMA_STS_RS_MASK 171,9419
#define BIT_DMA_STS_RS_SHIFT 172,9495
#define BIT_DMA_STS_NIS 175,9536
#define BIT_DMA_STS_AIS 176,9615
#define BIT_DMA_STS_ERI 177,9696
#define BIT_DMA_STS_FBI 178,9774
#define BIT_DMA_STS_ETI 179,9854
#define BIT_DMA_STS_RWT 180,9933
#define BIT_DMA_STS_RPS 181,10012
#define BIT_DMA_STS_RU 182,10090
#define BIT_DMA_STS_RI 183,10171
#define BIT_DMA_STS_UNF 184,10243
#define BIT_DMA_STS_OVF 185,10316
#define BIT_DMA_STS_TJT 186,10387
#define BIT_DMA_STS_TU 187,10465
#define BIT_DMA_STS_TPS 188,10547
#define BIT_DMA_STS_TI 189,10626
#define BIT_DMA_INT_NIT 193,10718
#define BIT_DMA_INT_AIE 194,10828
#define BIT_DMA_INT_ERE 195,10938
#define BIT_DMA_INT_FBE 196,11048
#define BIT_DMA_INT_ETE 197,11158
#define BIT_DMA_INT_RWE 198,11268
#define BIT_DMA_INT_RSE 199,11378
#define BIT_DMA_INT_RUE 200,11488
#define BIT_DMA_INT_RIE 201,11598
#define BIT_DMA_INT_UNE 202,11708
#define BIT_DMA_INT_OVE 203,11818
#define BIT_DMA_INT_TJE 204,11928
#define BIT_DMA_INT_TUE 205,12038
#define BIT_DMA_INT_TSE 206,12148
#define BIT_DMA_INT_TIE 207,12258
#define NUM_DMA_INT_NIT 209,12369
#define NUM_DMA_INT_AIE 210,12479
#define NUM_DMA_INT_ERE 211,12589
#define NUM_DMA_INT_FBE 212,12699
#define NUM_DMA_INT_ETE 213,12809
#define NUM_DMA_INT_RWE 214,12919
#define NUM_DMA_INT_RSE 215,13029
#define NUM_DMA_INT_RUE 216,13139
#define NUM_DMA_INT_RIE 217,13249
#define NUM_DMA_INT_UNE 218,13359
#define NUM_DMA_INT_OVE 219,13469
#define NUM_DMA_INT_TJE 220,13579
#define NUM_DMA_INT_TUE 221,13689
#define NUM_DMA_INT_TSE 222,13799
#define NUM_DMA_INT_TIE 223,13909
     BIT_DMA_OPMODE_PASCFALSE_FRAME 233,14584
     BIT_DMA_OPMODE_PASCFALSE_FRAME =   0x04000000 x04000000233,14584
    ,BIT_DMA_OPMODE_RX_FORCE 234,14692
    ,BIT_DMA_OPMODE_RX_FORCE        =   0x02000000 x02000000234,14692
    ,BIT_DMA_OPMODE_TX_FORCE 235,14766
    ,BIT_DMA_OPMODE_TX_FORCE        =   0x00200000 x00200000235,14766
    ,BIT_DMA_OPMODE_FLUSH_TX 236,14840
    ,BIT_DMA_OPMODE_FLUSH_TX        =   0x00100000 x00100000236,14840
    ,BIT_DMA_OPMODE_TTC_MASK 237,14904
    ,BIT_DMA_OPMODE_TTC_MASK        =   0x0001C000 x0001C000237,14904
    ,BIT_DMA_OPMODE_TTC_SHIFT 238,14986
    ,BIT_DMA_OPMODE_TX_START 239,15029
    ,BIT_DMA_OPMODE_TX_START        =   0x00002000 x00002000239,15029
    ,BIT_DMA_OPMODE_2ND_FRAME 240,15108
    ,BIT_DMA_OPMODE_2ND_FRAME       =   0x00000004 x00000004240,15108
    ,BIT_DMA_OPMODE_RX_START 241,15184
    ,BIT_DMA_OPMODE_RX_START        =   0x00000002 x00000002241,15184
     REG_MII_BMCR 255,15729
     REG_MII_BMCR               =   0x00 x00255,15729
    ,REG_MII_BMSR 256,15806
    ,REG_MII_BMSR               =   0x01 x01256,15806
    ,REG_MII_PHYSID1 257,15883
    ,REG_MII_PHYSID1            =   0x02 x02257,15883
    ,REG_MII_PHYSID2 258,15960
    ,REG_MII_PHYSID2            =   0x03 x03258,15960
    ,REG_MII_ADVERTISE 259,16037
    ,REG_MII_ADVERTISE          =   0x04 x04259,16037
    ,REG_MII_LPA 260,16114
    ,REG_MII_LPA                =   0x05 x05260,16114
    ,REG_MII_EXPANSION 261,16191
    ,REG_MII_EXPANSION          =   0x06 x06261,16191
    ,REG_MII_CTRL1000 262,16268
    ,REG_MII_CTRL1000           =   0x09 x09262,16268
    ,REG_MII_STAT1000 263,16345
    ,REG_MII_STAT1000           =   0x0a x0a263,16345
    ,REG_MII_ESTATUS 264,16422
    ,REG_MII_ESTATUS            =   0x0f x0f264,16422
    ,REG_MII_SPECIFIC_CONFIG 265,16499
    ,REG_MII_SPECIFIC_CONFIG    =   0x10 x10265,16499
    ,REG_MII_SPECIFIC_STATUS 266,16576
    ,REG_MII_SPECIFIC_STATUS    =   0x11 x11266,16576
    ,REG_MII_DCOUNTER 267,16653
    ,REG_MII_DCOUNTER           =   0x12 x12267,16653
    ,REG_MII_FCSCOUNTER 268,16730
    ,REG_MII_FCSCOUNTER         =   0x13 x13268,16730
    ,REG_MII_NWAYTEST 269,16807
    ,REG_MII_NWAYTEST           =   0x14 x14269,16807
    ,REG_MII_EXT_PHY_CTRL 270,16884
    ,REG_MII_EXT_PHY_CTRL       =   0x14x14270,16884
    ,REG_MII_RERRCOUNTER 271,16925
    ,REG_MII_RERRCOUNTER        =   0x15 x15271,16925
    ,REG_MII_SREVISION 272,17002
    ,REG_MII_SREVISION          =   0x16 x16272,17002
    ,REG_MII_RESV1 273,17079
    ,REG_MII_RESV1              =   0x17 x17273,17079
    ,REG_MII_LBRERROR 274,17156
    ,REG_MII_LBRERROR           =   0x18 x18274,17156
    ,REG_MII_PHYADDR 275,17233
    ,REG_MII_PHYADDR            =   0x19 x19275,17233
    ,REG_MII_RESV2 276,17310
    ,REG_MII_RESV2              =   0x1a x1a276,17310
    ,REG_MII_TPISTATUS 277,17387
    ,REG_MII_TPISTATUS          =   0x1b x1b277,17387
    ,REG_MII_NCONFIG 278,17464
    ,REG_MII_NCONFIG            =   0x1c x1c278,17464
     BIT_BMCR_RESV 286,17765
     BIT_BMCR_RESV              =   0x003f x003f286,17765
    ,BIT_BMCR_SPEED1000 287,17843
    ,BIT_BMCR_SPEED1000         =   0x0040 x0040287,17843
    ,BIT_BMCR_CTST 288,17921
    ,BIT_BMCR_CTST              =   0x0080 x0080288,17921
    ,BIT_BMCR_FULLDPLX 289,17999
    ,BIT_BMCR_FULLDPLX          =   0x0100 x0100289,17999
    ,BIT_BMCR_ANRESTART 290,18077
    ,BIT_BMCR_ANRESTART         =   0x0200 x0200290,18077
    ,BIT_BMCR_ISOLATE 291,18155
    ,BIT_BMCR_ISOLATE           =   0x0400 x0400291,18155
    ,BIT_BMCR_PDOWN 292,18233
    ,BIT_BMCR_PDOWN             =   0x0800 x0800292,18233
    ,BIT_BMCR_ANENABLE 293,18311
    ,BIT_BMCR_ANENABLE          =   0x1000 x1000293,18311
    ,BIT_BMCR_SPEED100 294,18389
    ,BIT_BMCR_SPEED100          =   0x2000 x2000294,18389
    ,BIT_BMCR_LOOPBACK 295,18467
    ,BIT_BMCR_LOOPBACK          =   0x4000 x4000295,18467
    ,BIT_BMCR_RESET 296,18545
    ,BIT_BMCR_RESET             =   0x8000 x8000296,18545
#define BIT_BMSR_ERCAP 302,18839
#define BIT_BMSR_JCD 303,18917
#define BIT_BMSR_LSTATUS 304,18995
#define BIT_BMSR_ANEGCAPABLE 305,19073
#define BIT_BMSR_RFAULT 306,19151
#define BIT_BMSR_ANEGCOMPLETE 307,19229
#define BIT_BMSR_RESV 308,19307
#define BIT_BMSR_ESTATEN 309,19385
#define BIT_BMSR_100HALF2 310,19463
#define BIT_BMSR_100FULL2 311,19541
#define BIT_BMSR_10HALF 312,19619
#define BIT_BMSR_10FULL 313,19697
#define BIT_BMSR_100HALF 314,19775
#define BIT_BMSR_100FULL 315,19853
#define BIT_BMSR_100BASE4 316,19931
#define BIT_ADVERTISE_SLCT 321,20227
#define BIT_ADVERTISE_CSMA 322,20305
#define BIT_ADVERTISE_10HALF 323,20383
#define BIT_ADVERTISE_1000XFULL 324,20461
#define BIT_ADVERTISE_10FULL 325,20542
#define BIT_ADVERTISE_1000XHALF 326,20620
#define BIT_ADVERTISE_100HALF 327,20701
#define BIT_ADVERTISE_1000XPAUSE 328,20779
#define BIT_ADVERTISE_100FULL 329,20857
#define BIT_ADVERTISE_1000XPSE_ASYM 330,20935
#define BIT_ADVERTISE_100BASE4 331,21015
#define BIT_ADVERTISE_PAUSE_CAP 332,21093
#define BIT_ADVERTISE_PAUSE_ASYM 333,21171
#define BIT_ADVERTISE_RESV 334,21249
#define BIT_ADVERTISE_RFAULT 335,21327
#define BIT_ADVERTISE_LPACK 336,21405
#define BIT_ADVERTISE_NPAGE 337,21483
#define BIT_ADVERTISE_FULL 339,21562
#define BIT_ADVERTISE_ALL 340,21666
#define BIT_LPA_SLCT 345,22008
#define BIT_LPA_10HALF 346,22086
#define BIT_LPA_1000XFULL 347,22164
#define BIT_LPA_10FULL 348,22244
#define BIT_LPA_1000XHALF 349,22322
#define BIT_LPA_100HALF 350,22402
#define BIT_LPA_1000XPAUSE 351,22480
#define BIT_LPA_100FULL 352,22558
#define BIT_LPA_1000XPAUSE_ASYM 353,22636
#define BIT_LPA_100BASE4 354,22714
#define BIT_LPA_PAUSE_CAP 355,22792
#define BIT_LPA_PAUSE_ASYM 356,22870
#define BIT_LPA_RESV 357,22948
#define BIT_LPA_RFAULT 358,23026
#define BIT_LPA_LPACK 359,23104
#define BIT_LPA_NPAGE 360,23182
#define BIT_LPA_DUPLEX 362,23261
#define BIT_LPA_100 363,23332
#define BIT_EXPANSION_NWAY 368,23641
#define BIT_EXPANSION_LCWP 369,23719
#define BIT_EXPANSION_ENABLENPAGE 370,23797
#define BIT_EXPANSION_NPCAPABLE 371,23875
#define BIT_EXPANSION_MFAULTS 372,23953
#define BIT_EXPANSION_RESV 373,24031
#define BIT_ESTATUS_1000_TFULL 378,24326
#define BIT_ESTATUS_1000_THALF 379,24395
#define BIT_SPCONFIG_CRSSELECT 384,24688
#define BIT_SPCONFIG_SLEEPMODE 385,24731
#define BIT_SPCIFIC_100BASET 391,25004
#define BIT_SPCIFIC_TRANSMITTING 392,25051
#define BIT_SPCIFIC_RECEIVING 393,25098
#define BIT_SPCIFIC_COLLISION 394,25145
#define BIT_SPCIFIC_LINKUP 395,25192
#define BIT_SPCIFIC_FULL_DUPLEX 396,25239
#define BIT_SPCIFIC_AUTO_NEGO_MODE 397,25286
#define BIT_SPCIFIC_AUTO_NEGO_COMPLETE 398,25333
#define BIT_SPCIFIC_PAUSE_CAPABLE 399,25380
#define BIT_SPCIFIC_ERROR 400,25427
#define BIT_SPCIFIC_SPEED_MASK 403,25481
#define BIT_SPCIFIC_SPEED_1000 404,25528
#define BIT_SPCIFIC_SPEED_100 405,25575
#define BIT_SPCIFIC_SPEED_10 406,25622
#define BIT_SPCIFIC_DPX_MASK 408,25670
#define BIT_SPCIFIC_DPX_FULL 409,25717
#define BIT_SPCIFIC_DPX_HALF 410,25764
#define BIT_SPCIFIC_LINK_MASK 412,25812
#define BIT_SPCIFIC_LINK_UP 413,25859
#define BIT_SPCIFIC_LINK_DOWN 414,25906
#define BIT_NWAYTEST_RESV1 421,26178
#define BIT_NWAYTEST_LOOPBACK 422,26256
#define BIT_NWAYTEST_RESV2 423,26334
#define BIT_ADVERTISE_1000FULL 426,26447
#define BIT_ADVERTISE_1000HALF 427,26530
#define BIT_LPA_1000LOCALRXOK 430,26647
#define BIT_LPA_1000REMRXOK 431,26732
#define BIT_LPA_1000FULL 432,26818
#define BIT_LPA_1000HALF 433,26904
#define BIT_FLOW_CTRL_TX 438,27016
#define BIT_FLOW_CTRL_RX 439,27057
#define BIT_CONFIG_SARC2 446,27338
#define BIT_CONFIG_SARC3 447,27417
#define BIT_CONFIG_CST 448,27498
#define BIT_CONFIG_TC 449,27588
#define BIT_CONFIG_WD 450,27678
#define BIT_CONFIG_JD 451,27766
#define BIT_CONFIG_BE 452,27841
#define BIT_CONFIG_JE 453,27920
#define BIT_CONFIG_IFG_96BT 454,27992
#define BIT_CONFIG_IFG_88BT 455,28068
#define BIT_CONFIG_IFG_80BT 456,28115
#define BIT_CONFIG_IFG_64BT 457,28162
#define BIT_CONFIG_IFG_40BT 458,28209
#define BIT_CONFIG_IFG_MASK 459,28256
#define BIT_CONFIG_DCRS 460,28303
#define BIT_CONFIG_PS 461,28395
#define BIT_CONFIG_FES 462,28491
#define BIT_CONFIG_DO 463,28579
#define BIT_CONFIG_LM 464,28654
#define BIT_CONFIG_DM 465,28729
#define BIT_CONFIG_IPC 466,28801
#define BIT_CONFIG_DR 467,28878
#define BIT_CONFIG_LUD 468,28952
#define BIT_CONFIG_ACS 469,29025
#define BIT_CONFIG_BL10 470,29109
#define BIT_CONFIG_BL08 471,29207
#define BIT_CONFIG_BL04 472,29305
#define BIT_CONFIG_BL01 473,29403
#define BIT_CONFIG_DC 474,29501
#define BIT_CONFIG_TE 475,29576
#define BIT_CONFIG_RE 476,29655
#define BIT_CONFIG_PRELEN_7B 477,29731
#define BIT_CONFIG_PRELEN_5B 478,29835
#define BIT_CONFIG_PRELEN_3B 479,29939
#define BIT_CONFIG_FULLDUPLEX_INIT_VALUE 481,30044
#define BIT_CONFIG_HALFDUPLEX_INIT_VALUE 482,30172
    E_BIT_MCFILTER_RCV_ALL 490,30501
    E_BIT_MCFILTER_RCV_ALL          = 0x80000000,x80000000490,30501
    E_BIT_MCFILTER_OFF 492,30552
    E_BIT_MCFILTER_OFF              = 0x80000000,x80000000492,30552
    E_BIT_MCFILTER_ON 493,30634
    E_BIT_MCFILTER_ON               = 0x00000000,x00000000493,30634
    E_BIT_HPF_ENABLE 495,30685
    E_BIT_HPF_ENABLE                = 0x00000400,x00000400495,30685
    E_BIT_HPF_DISABLE 496,30779
    E_BIT_HPF_DISABLE               = 0x00000000,x00000000496,30779
    E_BIT_SAF_ENABLE 498,30830
    E_BIT_SAF_ENABLE                = 0x00000200,x00000200498,30830
    E_BIT_SAF_DISABLE 499,30923
    E_BIT_SAF_DISABLE               = 0x00000000,x00000000499,30923
    E_BIT_SAIF_ENABLE 501,30974
    E_BIT_SAIF_ENABLE               = 0x00000100,x00000100501,30974
    E_BIT_SAIF_DISABLE 502,31075
    E_BIT_SAIF_DISABLE              = 0x00000000,x00000000502,31075
    E_BIT_PC_3 504,31126
    E_BIT_PC_3                      = 0x000000C0,x000000C0504,31126
    E_BIT_PC_2 505,31176
    E_BIT_PC_2                      = 0x00000080,x00000080505,31176
    E_BIT_PC_1 506,31226
    E_BIT_PC_1                      = 0x00000040,x00000040506,31226
    E_BIT_PC_0 507,31276
    E_BIT_PC_0                      = 0x00000000,x00000000507,31276
    E_BIT_BROADF_ENABLE 509,31327
    E_BIT_BROADF_ENABLE             = 0x00000000,x00000000509,31327
    E_BIT_BROADF_DISABLE 510,31377
    E_BIT_BROADF_DISABLE            = 0x00000020,x00000020510,31377
    E_BIT_MULTIF_ENABLE 512,31428
    E_BIT_MULTIF_ENABLE             = 0x00000010,x00000010512,31428
    E_BIT_MULTIF_DISABLE 513,31478
    E_BIT_MULTIF_DISABLE            = 0x00000000,x00000000513,31478
    E_BIT_DESTF_ENABLE 515,31529
    E_BIT_DESTF_ENABLE              = 0x00000008,x00000008515,31529
    E_BIT_DESTF_DISABLE 516,31579
    E_BIT_DESTF_DISABLE             = 0x00000000,x00000000516,31579
    E_BIT_HASHF_ENABLE 518,31630
    E_BIT_HASHF_ENABLE              = 0x00000004,x00000004518,31630
    E_BIT_HASHF_DISABLE 519,31680
    E_BIT_HASHF_DISABLE             = 0x00000000,x00000000519,31680
    E_BIT_UHASHF_ENABLE 521,31731
    E_BIT_UHASHF_ENABLE             = 0x00000002,x00000002521,31731
    E_BIT_UHASHF_DISABLE 522,31781
    E_BIT_UHASHF_DISABLE            = 0x00000000,x00000000522,31781
    E_BIT_PMCOUS_ENABLE 524,31832
    E_BIT_PMCOUS_ENABLE             = 0x00000001,x00000001524,31832
    E_BIT_PMCOUS_DISABLE 525,31882
    E_BIT_PMCOUS_DISABLE            = 0x00000000,x00000000525,31882
#define BIT_FC_PT_MASK 531,32162
#define BIT_FC_PT_SHIFT 532,32240
#define BIT_FC_RFE 533,32311
#define BIT_FC_TFE 534,32388
#define BIT_FC_FCB_BPA 535,32465
#define BIT_MIIADR_PA_MASK 540,32764
#define BIT_MIIADR_PA_SHIFT 541,32839
#define BIT_MIIADR_REG_MASK 542,32915
#define BIT_MIIADR_REG_SHIFT 543,32987
#define BIT_MIIADR_WRITE 544,33060
#define BIT_MIIADR_BUSY 545,33124
#define BIT_MIIADR_CLK_MASK 547,33188
#define BIT_MIIADR_CLK_SHIFT 548,33235
#define BIT_MIIADR_CLK_VALUE 549,33273
#define BIT_MMC_COUNTER_FREEZE 555,33534
    E_EMAC_INVALID_DUPLEX 562,33810
    E_EMAC_HALFDUPLEX 563,33843
    E_EMAC_FULLDUPLEX 564,33876
    E_EMAC_INVALID_SPEED 569,33919
    E_EMAC_SPEED_10M 570,33952
    E_EMAC_SPEED_100M 571,33985
    E_EMAC_SPEED_1000M 572,34018
    typedef struct __attribute__((aligned(8))) EMAC_DMA_DESC_S576,34079
            U32     data;581,34205
                U32     reserved1:reserved1585,34315
                U32     crc_error:crc_error586,34374
                U32     dribbling:dribbling587,34433
                U32     mii_error:mii_error588,34492
                U32     receive_watchdog:receive_watchdog589,34551
                U32     frame_type:frame_type590,34610
                U32     collision:collision591,34669
                U32     frame_too_long:frame_too_long592,34728
                U32     last_descriptor:last_descriptor593,34787
                U32     first_descriptor:first_descriptor594,34846
                U32     multicast_frame:multicast_frame595,34905
                U32     runt_frame:runt_frame596,34965
                U32     length_error:length_error597,35025
                U32     partial_frame_error:partial_frame_error598,35085
                U32     descriptor_error:descriptor_error599,35145
                U32     error_summary:error_summary600,35205
                U32     frame_length:frame_length601,35265
                U32     filtering_fail:filtering_fail602,35328
                U32     own:own603,35388
            } rx;604,35448
                U32     deferred:deferred609,35537
                U32     underflow_error:underflow_error610,35596
                U32     excessive_deferral:excessive_deferral611,35655
                U32     collision_count:collision_count612,35714
                U32     heartbeat_fail:heartbeat_fail613,35775
                U32     excessive_collisions:excessive_collisions614,35834
                U32     late_collision:late_collision615,35893
                U32     no_carrier:no_carrier616,35952
                U32     loss_carrier:loss_carrier617,36012
                U32     reserved1:reserved1618,36072
                U32     error_summary:error_summary619,36135
                U32     reserved2:reserved2620,36195
                U32     reserved3:reserved3621,36258
                U32     second_address_chained:second_address_chained622,36344
                U32     end_ring:end_ring623,36404
                U32     checksum_insert:checksum_insert624,36464
                U32     reserved4:reserved4625,36527
                U32     disable_padding:disable_padding626,36645
                U32     crc_disable:crc_disable627,36705
                U32     first_segment:first_segment628,36765
                U32     last_segment:last_segment629,36825
                U32     interrupt:interrupt630,36885
                U32     own:own631,36945
            } tx;632,37005
        } des0;633,37023
            U32     data;637,37064
                U32     buffer1_size:buffer1_size642,37161
                U32     reserved2:reserved2643,37223
                U32     second_address_chained:second_address_chained644,37283
                U32     end_ring:end_ring645,37343
                U32     buffer2_size:buffer2_size646,37403
                U32     reserved3:reserved3647,37466
                U32     disable_ic:disable_ic648,37529
            } rx;649,37589
                U32     buffer1_size:buffer1_size654,37678
                U32     reserved4:reserved4655,37740
                U32     buffer2_size:buffer2_size656,37803
                U32     reserved5:reserved5657,37866
            } tx;658,37929
        } des1;659,37947
        void * des2;661,37964
        void * des3;662,37985
    }  EMAC_DMA_DESC_T;663,38006
    typedef struct EMAC_DMA_DESC_S668,38039
            U32     data;673,38137
                U32     reserved1:reserved1678,38248
                U32     crc_error:crc_error679,38285
                U32     dribbling:dribbling680,38322
                U32     mii_error:mii_error681,38359
                U32     receive_watchdog:receive_watchdog682,38396
                U32     frame_type:frame_type683,38440
                U32     collision:collision684,38478
                U32     frame_too_long:frame_too_long685,38515
                U32     last_descriptor:last_descriptor686,38557
                U32     first_descriptor:first_descriptor687,38600
                U32     multicast_frame:multicast_frame688,38644
                U32     runt_frame:runt_frame689,38687
                U32     length_error:length_error690,38725
                U32     partial_frame_error:partial_frame_error691,38765
                U32     descriptor_error:descriptor_error692,38812
                U32     error_summary:error_summary693,38856
                U32     frame_length:frame_length694,38897
                U32     filtering_fail:filtering_fail695,38938
                U32     own:own696,38980
            } rx;697,39011
                U32     deferred:deferred702,39091
                U32     underflow_error:underflow_error703,39127
                U32     excessive_deferral:excessive_deferral704,39170
                U32     collision_count:collision_count705,39216
                U32     heartbeat_fail:heartbeat_fail706,39259
                U32     excessive_collisions:excessive_collisions707,39301
                U32     late_collision:late_collision708,39349
                U32     no_carrier:no_carrier709,39391
                U32     loss_carrier:loss_carrier710,39429
                U32     reserved1:reserved1711,39469
                U32     error_summary:error_summary712,39506
                U32     reserved2:reserved2713,39547
                U32     own:own714,39585
            } tx;715,39616
        } des0;716,39634
            U32     data;720,39675
                U32     buffer1_size:buffer1_size725,39763
                U32     buffer2_size:buffer2_size726,39804
                U32     reserved2:reserved2727,39845
                U32     second_address_chained:second_address_chained728,39882
                U32     end_ring:end_ring729,39932
                U32     reserved3:reserved3730,39968
                U32     disable_ic:disable_ic731,40005
            } rx;732,40043
                U32     buffer1_size:buffer1_size737,40123
                U32     buffer2_size:buffer2_size738,40164
                U32     reserved3:reserved3739,40205
                U32     disable_padding:disable_padding740,40242
                U32     second_address_chained:second_address_chained741,40285
                U32     end_ring:end_ring742,40335
                U32     crc_disable:crc_disable743,40371
                U32     checksum_insert:checksum_insert744,40410
                U32     first_segment:first_segment745,40453
                U32     last_segment:last_segment746,40494
                U32     interrupt:interrupt747,40534
            } tx;748,40571
        } des1;749,40589
        void *des2;des2751,40606
        void *des3;des3752,40626
    } EMAC_DMA_DESC_T;753,40646
#define EMAC_BUSY_TIMEOUT 759,40722
#define EMAC_AUTO_NEGO_TIMEOUT 761,40764
#define EMAC_DMA_ALIGN_SIZE 763,40829
#define MAX_ETH_FRAME_SIZE 765,40914
#define CONFIG_DMA_RX_SIZE 766,40964
#define CONFIG_DMA_TX_SIZE 769,41070
#define CONFIG_DMA_TX_SIZE 771,41115
typedef struct EMAC_DMA_S776,41168
    EMAC_DMA_DESC_T desc_rx[desc_rx778,41196
    EMAC_DMA_DESC_T desc_tx[desc_tx779,41245
    U8 rx_buff[rx_buff780,41294
    U8 _dummy[_dummy781,41348
} __attribute__ ((aligned (EMAC_DMA_ALIGN_SIZE))) EMAC_DMA_T;782,41384
typedef struct EMAC_DMA_S785,41448
    EMAC_DMA_DESC_T     desciptor;787,41476
    U8                  buffer[buffer788,41511
} __attribute__ ((aligned (128))) EMAC_DMA_T;789,41558
typedef struct __attribute__((aligned(128))) EMAC_HANDLE_S794,41653
    int         valid;796,41714
    U16         phy_dev_id;798,41781
    U8          mac_addr[mac_addr799,41847
    U16         phy_id1;801,41914
    U16         phy_id2;802,41980
    int         link_status;803,42046
    U32         duplex_mode;805,42113
    U32         link_speed;806,42179
    U32         reserved0[reserved0808,42246
    EMAC_DMA_DESC_T     dma_rx_desciptor[dma_rx_desciptor812,42430
    U8                  dma_rx_buffer[dma_rx_buffer813,42492
    U8                  dma_rx_dummy[dma_rx_dummy814,42566
    int                 dma_rx_desc_offset;815,42608
    U32                 reserved1[reserved1817,42653
    EMAC_DMA_DESC_T     dma_tx_desciptor[dma_tx_desciptor819,42692
    U8                  dma_tx_buffer[dma_tx_buffer820,42754
    U8                  dma_tx_dummy[dma_tx_dummy821,42828
    int                 dma_tx_desc_offset;822,42870
    U32                 reserved2[reserved2824,42915
} EMAC_HANDLE_T;825,42953
    NX_DWC_GMAC_INT_TEST0 940,48182
    NX_DWC_GMAC_INT_TEST1 941,48234
    NX_DWC_GMAC_INT_TEST2 942,48286
} NX_DWC_GMAC_INT;943,48338
    NX_DWC_GMAC_DMA_TXDMA 966,49462
    NX_DWC_GMAC_DMA_RXDMA 967,49509
} NX_DWC_GMAC_DMA;968,49556

prototype/module/nx_uart.h,8149
#define _NX_UART_H18,564
#define NX_UART_FIFO_DEPTH	31,835
#define UTRSR_MASK 37,1111
#define UTIIR_MASK 38,1146
#define UTFR_MASK 39,1181
#define UTDMACR_MASK 40,1216
#define UARTDR_MASK 42,1252
#define UARTECR_MASK 43,1287
#define UARTRSR_MASK 44,1322
#define UARTLCR_H_MASK 45,1357
#define UARTLCR_M_MASK 46,1392
#define UARTLCR_L_MASK 47,1427
#define UARTCR_MASK 48,1462
#define UARTCR_newMASK 49,1497
#define UARTFR_MASK 50,1534
#define UARTILPR_MASK 51,1569
#define UARTIBRD_MASK 52,1604
#define UARTFBRD_MASK 53,1641
#define UARTLCR_H_new_MASK 54,1676
#define UARTIFLS_MASK 55,1711
#define UARTIMSC_MASK 56,1746
#define UARTRIS_MASK 57,1782
#define UARTMIS_MASK 58,1818
#define UARTICR_MASK 59,1854
#define UARTDMACR_MASK 60,1890
#define MASK_IDREG 61,1925
#define UARTTCR_MASK 65,1964
#define UARTITIP_MASK 66,1999
#define UARTITOP_MASK 67,2034
#define UARTTDR_MASK 68,2071
#define RSTMODE_ENABLE 75,2383
#define PCLK_ENABLE 76,2416
#define PCLKGEN 77,2449
#define REFCLKGEN 78,2482
#define REFCLKON 79,2515
#define PCLKON 80,2548
#define UT_MSINT 83,2607
#define UT_RXINT 84,2640
#define UT_TXINT 85,2673
#define UT_RTISINT 86,2706
#define UT_UARTINTR 87,2739
#define UT_UARTEINTR 88,2772
#define FORCED_PARITY_ERR 91,2841
#define FORCED_FRAMING_ERR 92,2874
#define RX_JITTER_BITS 93,2907
#define RX_JITTER_SIGN 94,2940
#define TX_JITTER_BITS 95,2973
#define TX_JITTER_SIGN 96,3006
#define UTRXFIFO_EMPTY 99,3064
#define UTRXFIFO_HALFFULL 100,3097
#define UTRXFIFO_FULL 101,3130
#define UTTXFIFO_EMPTY 102,3163
#define UTTXFIFO_HALFEMPTY 103,3196
#define UTTXFIFO_FULL 104,3229
#define UTTXBUSY 105,3262
#define UTRXBUSY 106,3295
#define UTPE 109,3354
#define TXDMASREQ 112,3415
#define RXDMASREQ 113,3448
#define TXDMABREQ 114,3481
#define RXDMABREQ 115,3514
#define UART_CTS 118,3574
#define UART_DSR 119,3607
#define UART_DCD 120,3640
#define UART_UBUSY 121,3673
#define UART_RXFE 122,3706
#define UART_TXFF 123,3739
#define UART_RXFF 124,3772
#define UART_TXFE 125,3805
#define UART_RI 126,3838
#define UART_RXFEIGHT 129,3901
#define UART_RXFQUART 130,3934
#define UART_RXFHALF 131,3967
#define UART_RXF3QUART 132,4000
#define UART_RXF7EIGHT 133,4033
#define UART_TXFEIGHT 134,4066
#define UART_TXFQUART 135,4099
#define UART_TXFHALF 136,4132
#define UART_TXF3QUART 137,4165
#define UART_TXF7EIGHT 138,4198
#define UART_RIRINT 141,4255
#define UART_CTSRINT 142,4288
#define UART_DCDRINT 143,4321
#define UART_DSRRINT 144,4354
#define UART_RXRINT 145,4387
#define UART_TXRINT 146,4420
#define UART_RTRINT 147,4453
#define UART_FERINT 148,4486
#define UART_PERINT 149,4519
#define UART_BERINT 150,4553
#define UART_OERINT 151,4587
#define UART_RIMINT 154,4645
#define UART_CTSMINT 155,4678
#define UART_DCDMINT 156,4711
#define UART_DSRMINT 157,4744
#define UART_RXMINT 158,4777
#define UART_TXMINT 159,4810
#define UART_RTMINT 160,4843
#define UART_FEMINT 161,4876
#define UART_PEMINT 162,4909
#define UART_BEMINT 163,4943
#define UART_OEMINT 164,4977
#define UART_RXDMAE 167,5037
#define UART_TXDMAE 168,5070
#define DMAONERR 169,5103
struct NX_UART_RegisterSet174,5339
	volatile U32 DR;176,5368
	volatile U32 RSR_ECR;177,5414
	volatile U32 FR;179,5564
	volatile U32 __Reserved1;180,5610
	volatile U32 ILPR;181,5658
	volatile U32 IBRD;182,5724
	volatile U32 FBRD;183,5784
	volatile U32 LCR_H;184,5848
	volatile U32 CR;185,5905
	volatile U32 IFLS;186,5954
	volatile U32 IMSC;187,6025
	volatile U32 RIS;188,6093
	volatile U32 MIS;189,6156
	volatile U32 ICR;190,6222
	volatile U32 DMACR;191,6280
	volatile U32 TCR;194,6474
	volatile U32 ITIP;195,6529
	volatile U32 ITOP;196,6595
	volatile U32 TDR;197,6662
	volatile U32 PeriphID0;200,6856
	volatile U32 PeriphID1;201,6914
	volatile U32 PeriphID2;202,6972
	volatile U32 PeriphID3;203,7030
	volatile U32 PCellID0;204,7088
	volatile U32 PCellID1;205,7144
	volatile U32 PCellID2;206,7200
	volatile U32 PCellID3;207,7256
	NX_UART_INT_RIM	214,7374
	NX_UART_INT_RIM		= 0UL,UL214,7374
	NX_UART_INT_CTSM	215,7424
	NX_UART_INT_CTSM	= 1UL,UL215,7424
	NX_UART_INT_DCDM	216,7475
	NX_UART_INT_DCDM	= 2UL,UL216,7475
	NX_UART_INT_DSRM	217,7526
	NX_UART_INT_DSRM	= 3UL,UL217,7526
	NX_UART_INT_RX	218,7577
	NX_UART_INT_RX		= 4UL,UL218,7577
	NX_UART_INT_TX	219,7625
	NX_UART_INT_TX		= 5UL,UL219,7625
	NX_UART_INT_RT	220,7674
	NX_UART_INT_RT		= 6UL,UL220,7674
	NX_UART_INT_FE	221,7730
	NX_UART_INT_FE		= 7UL,UL221,7730
	NX_UART_INT_PE	222,7784
	NX_UART_INT_PE		= 8UL,UL222,7784
	NX_UART_INT_BE	223,7837
	NX_UART_INT_BE		= 9UL,UL223,7837
	NX_UART_INT_OE	224,7889
	NX_UART_INT_OE		= 10UL	UL224,7889
	NX_UART_CR_UARTEN	229,7954
	NX_UART_CR_UARTEN	=	0UL,UL229,7954
	NX_UART_CR_SIREN	230,7980
	NX_UART_CR_SIREN	=	1UL,UL230,7980
	NX_UART_CR_IIRLP	231,8005
	NX_UART_CR_IIRLP	=	2UL,UL231,8005
	NX_UART_CR_LPE	232,8030
	NX_UART_CR_LPE		=	7UL,UL232,8030
	NX_UART_CR_TXE	233,8054
	NX_UART_CR_TXE		=	8UL,UL233,8054
	NX_UART_CR_RXE	234,8078
	NX_UART_CR_RXE		=	9UL,UL234,8078
	NX_UART_CR_DTR	235,8102
	NX_UART_CR_DTR		=	10UL,UL235,8102
	NX_UART_CR_RTS	236,8127
	NX_UART_CR_RTS		=	11UL,UL236,8127
	NX_UART_CR_OUT1	237,8152
	NX_UART_CR_OUT1	=	12UL,UL237,8152
	NX_UART_CR_OUT2	238,8177
	NX_UART_CR_OUT2	=	13UL,UL238,8177
	NX_UART_CR_RTSEN	239,8202
	NX_UART_CR_RTSEN	=	14UL,UL239,8202
	NX_UART_CR_CTSEN	240,8228
	NX_UART_CR_CTSEN	=	15ULUL240,8228
	NX_UART_PARITYMODE_NONE	246,8312
	NX_UART_PARITYMODE_NONE	= 0UL,UL246,8312
	NX_UART_PARITYMODE_ODD	247,8360
	NX_UART_PARITYMODE_ODD	= 1UL,UL247,8360
	NX_UART_PARITYMODE_EVEN	248,8408
	NX_UART_PARITYMODE_EVEN	= 2UL,UL248,8408
	NX_UART_PARITYMODE_FONE	249,8458
	NX_UART_PARITYMODE_FONE	= 3UL,UL249,8458
	NX_UART_PARITYMODE_FZ	250,8511
	NX_UART_PARITYMODE_FZ	= 4UL	UL250,8511
}	NX_UART_PARITYMODE;251,8561
	NX_UART_ERRSTAT_FRAME	255,8599
	NX_UART_ERRSTAT_FRAME	= 1UL<UL255,8599
	NX_UART_ERRSTAT_PARITY	256,8649
	NX_UART_ERRSTAT_PARITY	= 1UL<UL256,8649
	NX_UART_ERRSTAT_BREAK	257,8701
	NX_UART_ERRSTAT_BREAK	= 1UL<UL257,8701
	NX_UART_ERRSTAT_OVERRUN	258,8760
	NX_UART_ERRSTAT_OVERRUN	= 1UL<UL258,8760
}	NX_UART_ERRSTAT 260,8814
	NX_UART_FLAG_CTS	264,8850
	NX_UART_FLAG_CTS	= 1UL<UL264,8850
	NX_UART_FLAG_DSR	265,8897
	NX_UART_FLAG_DSR	= 1UL<UL265,8897
	NX_UART_FLAG_DCD	266,8945
	NX_UART_FLAG_DCD	= 1UL<UL266,8945
	NX_UART_FLAG_BUSY	267,8998
	NX_UART_FLAG_BUSY	= 1UL<UL267,8998
	NX_UART_FLAG_RXFE	268,9042
	NX_UART_FLAG_RXFE	= 1UL<UL268,9042
	NX_UART_FLAG_TXFF	269,9095
	NX_UART_FLAG_TXFF	= 1UL<UL269,9095
	NX_UART_FLAG_RXFF	270,9148
	NX_UART_FLAG_RXFF	= 1UL<UL270,9148
	NX_UART_FLAG_TXFE	271,9200
	NX_UART_FLAG_TXFE	= 1UL<UL271,9200
	NX_UART_FLAG_RI	272,9254
	NX_UART_FLAG_RI		= 1UL<UL272,9254
}NX_UART_FLAG;NX_UART_FLAG274,9302
	NX_UART_RXDMAE	278,9333
	NX_UART_RXDMAE			= 1UL<UL278,9333
	NX_UART_TXDMAE	279,9380
	NX_UART_TXDMAE			= 1UL<UL279,9380
	NX_UART_DMAONERR	280,9427
	NX_UART_DMAONERR		= 1UL<UL280,9427
}NX_UART_DMA;NX_UART_DMA282,9476
	NX_UART_FIFOLEVEL1_8	286,9506
	NX_UART_FIFOLEVEL1_8	= (NX_UART_FIFO_DEPTH*NX_UART_FIFO_DEPTH286,9506
	NX_UART_FIFOLEVEL2_8	287,9566
	NX_UART_FIFOLEVEL2_8	= (NX_UART_FIFO_DEPTH*NX_UART_FIFO_DEPTH287,9566
	NX_UART_FIFOLEVEL4_8	288,9626
	NX_UART_FIFOLEVEL4_8	= (NX_UART_FIFO_DEPTH*NX_UART_FIFO_DEPTH288,9626
	NX_UART_FIFOLEVEL6_8	289,9686
	NX_UART_FIFOLEVEL6_8	= (NX_UART_FIFO_DEPTH*NX_UART_FIFO_DEPTH289,9686
	NX_UART_FIFOLEVEL7_8	290,9746
	NX_UART_FIFOLEVEL7_8	= (NX_UART_FIFO_DEPTH*NX_UART_FIFO_DEPTH290,9746
	NX_UART_FIFOLEVEL_ERR	291,9806
	NX_UART_FIFOLEVEL_ERR	= 0xFFFFFFFFULxFFFFFFFFUL291,9806
}NX_UART_FIFOLEVEL;NX_UART_FIFOLEVEL292,9844
	NX_UART_DATABIT_5	296,9880
	NX_UART_DATABIT_5	= 0UL,UL296,9880
	NX_UART_DATABIT_6	297,9918
	NX_UART_DATABIT_6	= 1UL,UL297,9918
	NX_UART_DATABIT_7	298,9956
	NX_UART_DATABIT_7	= 2UL,UL298,9956
	NX_UART_DATABIT_8	299,9994
	NX_UART_DATABIT_8	= 4UL,UL299,9994
	NX_UART_DATABIT_ERR	300,10032
	NX_UART_DATABIT_ERR	= 0xFFFFFFFFULxFFFFFFFFUL300,10032
}NX_UART_DATABIT;NX_UART_DATABIT301,10068

prototype/module/nx_disptop_clkgen.c,1207
	struct NX_DISPTOP_CLKGEN_RegisterSet *__g_pRegister;__g_pRegister41,1232
} __g_ModuleVariables[__g_ModuleVariables43,1287
CBOOL	NX_DISPTOP_CLKGEN_Initialize(46,1362
U32			NX_DISPTOP_CLKGEN_GetNumberOfModule(64,1624
U32 		NX_DISPTOP_CLKGEN_GetPhysicalAddress(68,1719
U32			NX_DISPTOP_CLKGEN_GetSizeOfRegisterSet(80,2323
void		NX_DISPTOP_CLKGEN_SetBaseAddress(84,2434
void*		NX_DISPTOP_CLKGEN_GetBaseAddress(90,2718
void	NX_DISPTOP_CLKGEN_SetClockBClkMode(97,2910
NX_BCLKMODE	NX_DISPTOP_CLKGEN_GetClockBClkMode(128,3691
void	NX_DISPTOP_CLKGEN_SetClockPClkMode(148,4210
NX_PCLKMODE	NX_DISPTOP_CLKGEN_GetClockPClkMode(187,5437
void	NX_DISPTOP_CLKGEN_SetClockSource(216,6544
U32				NX_DISPTOP_CLKGEN_GetClockSource(249,7980
void			NX_DISPTOP_CLKGEN_SetClockDivisor(274,9111
U32				NX_DISPTOP_CLKGEN_GetClockDivisor(306,10418
void			NX_DISPTOP_CLKGEN_SetClockDivisorEnable(330,11462
CBOOL			NX_DISPTOP_CLKGEN_GetClockDivisorEnable(361,12800
void			NX_DISPTOP_CLKGEN_SetClockOutInv(372,13197
CBOOL			NX_DISPTOP_CLKGEN_GetClockOutInv(392,13869
CBOOL		NX_DISPTOP_CLKGEN_SetInputInv(432,15211
CBOOL		NX_DISPTOP_CLKGEN_GetInputInv(452,15834
void NX_DISPTOP_CLKGEN_SetClockOutSelect(470,16298

prototype/module/nx_mali400.c,624
static	NX_MALI400_RegisterSet *__g_pRegister[__g_pRegister22,633
#define NUMBEROF_PP 24,706
U32   NX_MALI400_GetTEMP(37,1071
CBOOL	NX_MALI400_Initialize(57,1774
U32		NX_MALI400_GetNumberOfModule(77,2224
U32		NX_MALI400_GetSizeOfRegisterSet(91,2676
void	NX_MALI400_SetBaseAddress(106,3157
void*	NX_MALI400_GetBaseAddress(122,3759
U32		NX_MALI400_GetPhysicalAddress(138,4347
CBOOL	NX_MALI400_OpenModule(159,5055
CBOOL	NX_MALI400_CloseModule(201,7298
CBOOL	NX_MALI400_CheckBusy(238,9012
U32 NX_MALI400_GetClockNumber 261,9827
U32 NX_MALI400_GetResetNumber 281,10438
U32 	NX_MALI400_GetInterruptNumber(311,11509

prototype/module/nx_simio.h,1514
#define __NX_SIMIO_H__23,780
struct NX_SIMIO_RegisterSet 38,1249
	volatile U32 TIMEOUTVALUE 40,1291
	volatile U32 COMMAND 41,1320
	volatile U32 RESULT 42,1349
	volatile U32 PARAM[PARAM43,1378
	volatile U32 STANDBYWFI 44,1407
enum COMMAND48,1476
	COMMAND_DEBUGPRINT	50,1491
	COMMAND_LOADHEXFILE	51,1517
	COMMAND_SAVEHEXFILE	52,1544
	COMMAND_COMPAREMEMORY	53,1571
	COMMAND_DEBUGBREAK	54,1599
	COMMAND_EXIT	55,1625
	COMMAND_LOADIMGFILE	56,1646
	COMMAND_SAVEIMGFILE	57,1673
	COMMAND_COMPAREIMAGE	58,1700
	COMMAND_QUERYPERFORMANCEFREQUENCY 59,1727
	COMMAND_QUERYPERFORMANCECOUNTER 60,1768
	COMMAND_LOADTEXTHEXFILE	61,1809
	COMMAND_SAVETEXTHEXFILE	62,1841
	COMMAND_COMPARETEXTMEMORY	63,1873
	COMMAND_LOADTEXTIMGFILE	64,1906
	COMMAND_SAVETEXTIMGFILE	65,1938
	COMMAND_COMPARETEXTIMAGE	66,1970
	COMMAND_SAVETEXTIMGFILE_EX	68,2004
	COMMAND_COMPARETEXTIMAGE_EX	69,2038
	COMMAND_LOADTEXTIMGFILE_EX 70,2073
	COMMAND_FILLMEMORY 72,2110
	COMMAND_TD_READ 74,2139
	COMMAND_TD_WRITE 75,2162
	COMMAND_LOADCODECBITCODE	78,2215
	COMMAND_LOADCODECYUV	79,2253
	COMMAND_LOADCODECSTREAM	80,2289
	COMMAND_SAVECODECYUV	81,2328
	COMMAND_SAVECODECSTREAM	82,2363
	COMMAND_MEMCOPY	83,2401
	COMMAND_CMPBINFILE	84,2434
	COMMAND_LOADIMGFILE_A8 86,2470
	COMMAND_EOS 88,2502
	COMMAND_FORCEU32	90,2522
	COMMAND_FORCEU32		= 0x7FFFFFFFx7FFFFFFF90,2522
	NX_IMAGELAYOUT_LINEAR 96,2603
	NX_IMAGELAYOUT_LINEAR = 0UL,UL96,2603
	NX_IMAGELAYOUT_VR 97,2650
	NX_IMAGELAYOUT_MALI 98,2707
} NX_IMAGELAYOUT 99,2764

prototype/module/nx_rstcon.h,460
#define __NX_RSTCON_H__18,590
#define __def_RSTCON__RSTREGISTERCNT 22,650
	struct	NX_RSTCON_RegisterSet34,912
		volatile U32	REGRST[REGRST36,945
		RSTCON_nDISABLE 41,1025
		RSTCON_nDISABLE = 0UL,UL41,1025
		RSTCON_nENABLE	42,1050
		RSTCON_nENABLE	= 1ULUL42,1050
	}RSTCON_nRST;RSTCON_nRST43,1073
		RSTCON_ENABLE	47,1106
		RSTCON_ENABLE	= 1UL,UL47,1106
		RSTCON_DISABLE	48,1129
		RSTCON_DISABLE	= 0ULUL48,1129
	}RSTCON_RST;RSTCON_RST49,1152

prototype/module/nx_dpc.c,3210
	struct NX_DPC_RegisterSet *pRegister;pRegister25,656
} __g_ModuleVariables[__g_ModuleVariables27,696
CBOOL	NX_DPC_Initialize(38,1145
U32		NX_DPC_GetNumberOfModule(62,1572
U32		NX_DPC_GetPhysicalAddress(75,1979
U32		NX_DPC_GetSizeOfRegisterSet(91,2449
void	NX_DPC_SetBaseAddress(103,2807
void*	NX_DPC_GetBaseAddress(117,3287
CBOOL	NX_DPC_OpenModule(131,3758
CBOOL	NX_DPC_CloseModule(144,4186
CBOOL	NX_DPC_CheckBusy(157,4605
CBOOL	NX_DPC_CanPowerDown(170,5083
S32		NX_DPC_GetInterruptNumber(185,5590
void	NX_DPC_SetInterruptEnable(208,6406
CBOOL	NX_DPC_GetInterruptEnable(242,7566
void	NX_DPC_SetInterruptEnable32(262,8368
U32		NX_DPC_GetInterruptEnable32(293,9483
CBOOL	NX_DPC_GetInterruptPending(313,10261
U32		NX_DPC_GetInterruptPending32(333,11016
void	NX_DPC_ClearInterruptPending(352,11704
void	NX_DPC_ClearInterruptPending32(379,12568
void	NX_DPC_SetInterruptEnableAll(406,13540
CBOOL	NX_DPC_GetInterruptEnableAll(438,14595
CBOOL	NX_DPC_GetInterruptPendingAll(456,15286
void	NX_DPC_ClearInterruptPendingAll(473,15868
S32		NX_DPC_GetInterruptPendingNumber(499,16683
void			NX_DPC_SetClockPClkMode(531,17532
NX_PCLKMODE	NX_DPC_GetClockPClkMode(567,18469
void	NX_DPC_SetClockSource(594,19473
U32				NX_DPC_GetClockSource(631,20914
void			NX_DPC_SetClockDivisor(652,21770
U32				NX_DPC_GetClockDivisor(683,22895
void			NX_DPC_SetClockOutInv(713,24269
CBOOL			NX_DPC_GetClockOutInv(753,25900
void			NX_DPC_SetClockOutSelect(783,27251
CBOOL			NX_DPC_GetClockOutSelect(826,28896
void			NX_DPC_SetClockPolarity(862,30166
CBOOL			NX_DPC_GetClockPolarity(902,31664
void			NX_DPC_SetClockOutEnb(939,33017
CBOOL			NX_DPC_GetClockOutEnb(982,34664
void			NX_DPC_SetClockOutDelay(1021,36144
U32				NX_DPC_GetClockOutDelay(1063,37826
void			NX_DPC_SetClockDivisorEnable(1091,39021
CBOOL			NX_DPC_GetClockDivisorEnable(1128,40421
void	NX_DPC_SetDPCEnable(1150,41210
CBOOL	NX_DPC_GetDPCEnable(1184,42228
void	NX_DPC_SetDelay(1225,44123
void	NX_DPC_GetDelay(1277,46073
void	NX_DPC_SetDither(1317,47769
void	NX_DPC_GetDither(1354,49115
void	NX_DPC_SetMode(1408,51519
void	NX_DPC_GetMode(1532,55700
void	NX_DPC_SetHSync(1612,59142
void	NX_DPC_GetHSync(1659,60826
void	NX_DPC_SetVSync(1726,63485
void	NX_DPC_GetVSync(1799,66512
void	NX_DPC_SetVSyncOffset(1896,70599
void	NX_DPC_GetVSyncOffset(1947,73430
void	NX_DPC_SetHorizontalUpScaler(1978,74745
void	NX_DPC_GetHorizontalUpScaler(2028,76556
void NX_DPC_SetSync2070,77920
void NX_DPC_SetOutputFormat2158,82206
void NX_DPC_SetQuantizationMode2222,84484
void NX_DPC_SetEnable2243,84991
void NX_DPC_SetOutVideoClkSelect2270,85879
void NX_DPC_SetRegFlush(2286,86336
void NX_DPC_SetSRAMOn 2301,86730
void NX_DPC_SetSyncLCDType2318,87247
void NX_DPC_SetUpScaleControl2345,87935
void NX_DPC_SetMPUTime(2373,88831
void NX_DPC_SetIndex(2383,89246
void NX_DPC_SetData(2401,89790
void NX_DPC_SetCmdBufferFlush(2412,90189
void NX_DPC_SetCmdBufferClear(2423,90583
void NX_DPC_SetCmdBufferWrite(2435,90980
void NX_DPC_SetMPUCS1(2446,91407
U32 NX_DPC_GetData(2458,91787
U32 NX_DPC_GetStatus(2471,92180
void NX_DPC_RGBMASK(2488,92626
void NX_DPC_SetPadLocation(2501,93029
U32 NX_DPC_GetFieldFlag(2511,93385

prototype/module/nx_crypto.c,2790
static	NX_CRYPTO_RegisterSet *__g_pRegister[__g_pRegister21,628
U32 NX_CRYPTO_GetClockNumber 37,1116
CBOOL	NX_CRYPTO_Initialize(51,1636
U32		NX_CRYPTO_GetNumberOfModule(71,2083
U32		NX_CRYPTO_GetSizeOfRegisterSet(85,2527
void	NX_CRYPTO_SetBaseAddress(100,3009
void*	NX_CRYPTO_GetBaseAddress(116,3602
U32		NX_CRYPTO_GetPhysicalAddress(132,4181
CBOOL	NX_CRYPTO_OpenModule(153,4879
CBOOL	NX_CRYPTO_CloseModule(171,5532
U32 NX_CRYPTO_GetResetNumber 206,6704
U32 NX_CRYPTO_GetInterruptNumber(223,7276
void	NX_CRYPTO_SetInterruptEnable(233,7598
void	NX_CRYPTO_SetInterruptMask(252,8239
CBOOL	NX_CRYPTO_GetInterruptPendingAll(293,9546
void	NX_CRYPTO_ClearInterruptPendingAll(322,10505
U32 NX_CRYPTO_GetDMANumber 348,11534
U32 NX_CRYPTO_GetDMABusWidth(362,11957
void	NX_CRYPTO_SetAESTextIn	377,12398
void	NX_CRYPTO_SetAESInitVec	392,12949
void	NX_CRYPTO_SetAESKey	407,13488
void	NX_CRYPTO_SetAESEfuseKeyMode	427,14339
void	NX_CRYPTO_SetAESOutputSwap	442,14863
void	NX_CRYPTO_SetAESInputSwap	458,15385
void	NX_CRYPTO_SetAESBlockCiphterMode	474,15952
void	NX_CRYPTO_SetAESMode	491,16489
void NX_CRYPTO_SetAES64bitCounter(508,17005
void	NX_CRYPTO_SetAESDMAMode	524,17509
void	NX_CRYPTO_SetAESEncoderMode	541,18032
void	NX_CRYPTO_SetAESEnable	559,18565
void	NX_CRYPTO_SetHASHRun	575,19083
void	NX_CRYPTO_SetDESRun	592,19738
void	NX_CRYPTO_SetAESRun	609,20380
void	NX_CRYPTO_GetAESTextOut	627,21012
void	NX_CRYPTO_SetLoadDESIV	643,21589
void	NX_CRYPTO_SetLoadAESIV	662,22240
CBOOL NX_CRYPTO_GetIdleAES(682,22892
CBOOL	NX_CRYPTO_GetIdleHASH(697,23321
CBOOL	NX_CRYPTO_GetIdleDES 711,23755
void NX_CRYPTO_SetDESTextIn 726,24190
void NX_CRYPTO_SetDESInitVec 738,24598
void NX_CRYPTO_SetDESKeyIn0 750,24978
void NX_CRYPTO_SetDESKeyIn1 762,25376
void NX_CRYPTO_SetDESKeyIn2 774,25774
void NX_CRYPTO_SetTDESMode 787,26173
void NX_CRYPTO_SetDESOutputSwap 803,26650
void	NX_CRYPTO_SetDESInputSwap	819,27177
void	NX_CRYPTO_SetDESBlockCiphterMode	835,27744
void	NX_CRYPTO_SetDESMode	852,28282
void	NX_CRYPTO_SetDESDMAMode	869,28799
void	NX_CRYPTO_SetDESEncoderMode	886,29322
void	NX_CRYPTO_SetDESEnable	904,29855
void NX_CRYPTO_SetDMAWritePath 921,30374
void NX_CRYPTO_SetMSZEE0 939,30959
void NX_CRYPTO_SetINITTABLE 952,31359
void NX_CRYPTO_SetHASHDMAPath 970,31957
void NX_CRYPTO_SetHASHInputSwap 987,32465
void NX_CRYPTO_SetHASHMode 1004,33010
void NX_CRYPTO_SetHASHCont 1022,33524
void NX_CRYPTO_SetDMAMode 1040,34035
void NX_CRYPTO_SetHASHEnable 1058,34569
void NX_CRYPTO_GetDESTextOut 1076,35067
void NX_CRYPTO_GetHASHTextOut(1089,35454
void	NX_CRYPTO_SetHASHTextIn	1107,36070
CBOOL NX_CRYPTO_GetIdleHASHCore(1121,36403
CBOOL NX_CRYPTO_RegTest(1153,37288
CBOOL NX_CRYPTO_CheckReg(1417,45640
CBOOL NX_CRYPTO_RegTest_ECO_20130129(1454,46422

prototype/module/nx_mlc.c,3886
	struct NX_MLC_RegisterSet *pRegister;pRegister23,644
} __g_ModuleVariables[__g_ModuleVariables25,684
CBOOL	NX_MLC_Initialize(36,1141
U32		NX_MLC_GetNumberOfModule(60,1568
U32		NX_MLC_GetPhysicalAddress(73,1975
U32		NX_MLC_GetSizeOfRegisterSet(89,2445
void	NX_MLC_SetBaseAddress(101,2803
void*	NX_MLC_GetBaseAddress(115,3283
CBOOL	NX_MLC_OpenModule(129,3769
CBOOL	NX_MLC_CloseModule(143,4213
CBOOL	NX_MLC_CheckBusy(157,4648
CBOOL	NX_MLC_CanPowerDown(171,5142
void			NX_MLC_SetClockPClkMode(187,5594
NX_PCLKMODE	NX_MLC_GetClockPClkMode(225,6621
void			NX_MLC_SetClockBClkMode(247,7232
NX_BCLKMODE	NX_MLC_GetClockBClkMode(281,8156
void	NX_MLC_SetTopPowerMode(326,10007
CBOOL	NX_MLC_GetTopPowerMode(357,11054
void	NX_MLC_SetTopSleepMode(393,12781
CBOOL	NX_MLC_GetTopSleepMode(425,13873
void	NX_MLC_SetTopDirtyFlag(446,14809
CBOOL	NX_MLC_GetTopDirtyFlag(473,15665
void	NX_MLC_SetMLCEnable(493,16363
CBOOL	NX_MLC_GetMLCEnable(526,17360
void	NX_MLC_SetFieldEnable(546,18098
CBOOL	NX_MLC_GetFieldEnable(579,19137
void	NX_MLC_SetLayerPriority(599,19849
void	NX_MLC_SetScreenSize(636,21167
void	NX_MLC_GetScreenSize(662,22002
void	NX_MLC_SetBackground(688,22945
void	NX_MLC_SetDirtyFlag(715,24099
CBOOL	NX_MLC_GetDirtyFlag(755,25463
void	NX_MLC_SetLayerEnable(791,26763
CBOOL	NX_MLC_GetLayerEnable(840,28305
void	NX_MLC_SetLockSize(872,29466
void	NX_MLC_SetAlphaBlending(922,31322
void	NX_MLC_SetTransparency(989,33710
void	NX_MLC_SetColorInversion(1043,35666
U32		NX_MLC_GetExtendedColor(1100,37693
void	NX_MLC_SetFormatRGB(1190,40730
void	NX_MLC_SetFormatYUV(1227,41956
void	NX_MLC_SetPosition(1262,43474
void	NX_MLC_SetDitherEnableWhenUsingGamma(1311,45651
CBOOL	NX_MLC_GetDitherEnableWhenUsingGamma(1341,46672
void	NX_MLC_SetGammaPriority(1360,47425
CBOOL	NX_MLC_GetGammaPriority(1390,48439
void	NX_MLC_SetRGBLayerInvalidPosition(1420,49964
void	NX_MLC_SetRGBLayerStride(1477,52461
void	NX_MLC_SetRGBLayerAddress(1518,54077
void	NX_MLC_SetRGBLayerGamaTablePowerMode(1561,55567
void	NX_MLC_GetRGBLayerGamaTablePowerMode(1606,57389
void	NX_MLC_SetRGBLayerGamaTableSleepMode(1644,59078
void	NX_MLC_GetRGBLayerGamaTableSleepMode(1689,60842
void	NX_MLC_SetRGBLayerRGammaTable(1723,62190
void	NX_MLC_SetRGBLayerGGammaTable(1748,63100
void	NX_MLC_SetRGBLayerBGammaTable(1773,64007
void	NX_MLC_SetRGBLayerGammaEnable(1798,64936
CBOOL	NX_MLC_GetRGBLayerGammaEnable(1828,65960
void	NX_MLC_SetVideoLayerStride(1855,67222
void	NX_MLC_SetVideoLayerAddress(1897,69143
void	NX_MLC_SetVideoLayerAddressYUYV(1932,70487
void	NX_MLC_SetVideoLayerScaleFactor(1973,72393
void	NX_MLC_SetVideoLayerScaleFilter(2019,74794
void	NX_MLC_GetVideoLayerScaleFilter(2061,76529
void	NX_MLC_SetVideoLayerScale(2103,78433
void	NX_MLC_SetVideoLayerLumaEnhance(2170,80796
void	NX_MLC_SetVideoLayerChromaEnhance(2225,83075
void	NX_MLC_SetVideoLayerLineBufferPowerMode(2297,85932
CBOOL	NX_MLC_GetVideoLayerLineBufferPowerMode(2328,87074
void	NX_MLC_SetVideoLayerLineBufferSleepMode(2371,89128
CBOOL	NX_MLC_GetVideoLayerLineBufferSleepMode(2403,90355
void	NX_MLC_SetVideoLayerGamaTablePowerMode(2434,91439
void	NX_MLC_GetVideoLayerGamaTablePowerMode(2479,93209
void	NX_MLC_SetVideoLayerGamaTableSleepMode(2517,94854
void	NX_MLC_GetVideoLayerGamaTableSleepMode(2562,96577
void	NX_MLC_SetVideoLayerGammaEnable(2596,97939
CBOOL	NX_MLC_GetVideoLayerGammaEnable(2626,98971
NX_MLC_SetMLCTopControlParameter2650,99959
NX_MLC_SetRGB0LayerControlParameter2681,101102
U32 NX_MLC_GetRGBFormat(2732,102986
NX_MLC_SetRGB1LayerControlParameter2776,104497
NX_MLC_SetRGB2LayerControlParameter2828,106454
NX_MLC_SetVideoLayerControlParameter2880,108406
void NX_MLC_SetSRAMMODE(2923,109825
NX_MLC_SetLayerRegFinish(2967,111548
NX_MLC_SetVideoLayerCoordinate3017,113560
void NX_MLC_SetGammaControlParameter3080,115873
void NX_MLC_SetLayerAlpha256(3109,116769

prototype/module/nx_intc.h,929
#define __NX_INTC_H__18,596
	struct NX_INTC_RegisterSet37,1190
		volatile U32 IRQSTATUS;39,1221
		volatile U32 FIQSTATUS;40,1260
		volatile U32 RAWINTR;41,1299
		volatile U32 INTMODE;42,1336
		volatile U32 INTENABLE;43,1373
		volatile U32 INTDISABLE;44,1412
		volatile U32 SWINT;45,1451
		volatile U32 SWINTCLEAR;46,1487
		volatile U32 PROENBALE;47,1526
		volatile U32 SWPRIMASK;48,1587
		volatile U32 PRIORITY;49,1649
		volatile U8  _Reserved0[_Reserved050,1711
		volatile U32 VECTORADDR[VECTORADDR51,1766
		volatile U8  _Reserved1[_Reserved152,1814
		volatile U32 VECTORPRI[VECTORPRI53,1869
		volatile U8  _Reserved2[_Reserved254,1917
		volatile U32 CURRENTVECTOR;55,1972
		volatile U8  _Reserved3[_Reserved356,2014
		NX_INTC_INTMODE_IRQ 62,2120
		NX_INTC_INTMODE_IRQ = 0UL,UL62,2120
		NX_INTC_INTMODE_FIQ 63,2164
		NX_INTC_INTMODE_FIQ = 1UL	UL63,2164
	}NX_INTC_INTMODE NX_INTC_INTMODE65,2208

prototype/module/nx_wdt.h,311
#define _NX_WDT_H18,634
struct NX_WDT_RegisterSet33,1104
	volatile U32 WTCON;35,1132
	volatile U32 WTDAT;36,1191
	volatile U32 WTCNT;37,1247
	volatile U32 WTCLRINT;38,1304
	WDT_CLOCK_DIV16	46,1561
	WDT_CLOCK_DIV32 47,1584
	WDT_CLOCK_DIV64 48,1607
	WDT_CLOCK_DIV128 49,1630
} NX_WDT_CLOCK_DIV;51,1654

prototype/module/nx_i2c.c,2070
    struct NX_I2C_RegisterSet *pRegister;pRegister23,660
} __g_ModuleVariables[__g_ModuleVariables25,703
CBOOL   NX_I2C_Initialize(36,1137
U32     NX_I2C_GetNumberOfModule(62,1848
U32     NX_I2C_GetPhysicalAddress(75,2256
U32     NX_I2C_GetSizeOfRegisterSet(92,2713
void    NX_I2C_SetBaseAddress(104,3074
void*    NX_I2C_GetBaseAddress(118,3561
CBOOL   NX_I2C_OpenModule(133,4061
CBOOL   NX_I2C_CloseModule(147,4517
CBOOL   NX_I2C_CheckBusy(162,4965
CBOOL   NX_I2C_CanPowerDown(176,5493
S32     NX_I2C_GetInterruptNumber(192,5960
void    NX_I2C_SetInterruptEnable(211,6683
CBOOL   NX_I2C_GetInterruptEnable(243,7817
void    NX_I2C_SetInterruptEnable32(263,8648
U32     NX_I2C_GetInterruptEnable32(294,9729
CBOOL   NX_I2C_GetInterruptPending(314,10553
U32     NX_I2C_GetInterruptPending32(335,11370
void	NX_I2C_ClearInterruptPending(354,12082
void    NX_I2C_ClearInterruptPending32(387,13198
void    NX_I2C_SetInterruptEnableAll(417,14349
CBOOL   NX_I2C_GetInterruptEnableAll(447,15387
CBOOL   NX_I2C_GetInterruptPendingAll(465,16118
void    NX_I2C_ClearInterruptPendingAll(482,16695
S32     NX_I2C_GetInterruptPendingNumber(510,17725
U32     NX_I2C_GetClockNumber(610,20710
U32     NX_I2C_GetResetNumber(630,21213
void    NX_I2C_SetClockPrescaler(655,22050
void    NX_I2C_GetClockPrescaler(696,23449
void    NX_I2C_SetSlaveAddress(731,24590
U32    NX_I2C_GetSlaveAddress(741,24973
void        NX_I2C_SetAckGenerationEnable(808,27637
CBOOL       NX_I2C_GetAckGenerationEnable(838,28634
void        NX_I2C_ControlMode 880,30300
void        NX_I2C_SetTXRXEnable(901,31000
CBOOL       NX_I2C_IsBusy(924,31803
void        NX_I2C_WriteByte 942,32426
U8          NX_I2C_ReadByte 957,32952
void        NX_I2C_BusDisable(976,33718
void    NX_I2C_NotAckGen(1008,34866
void    NX_I2C_DataLineRelease(1033,35770
void    NX_I2C_ClockLineRelease(1057,36615
CBOOL       NX_I2C_IsSlaveAddressMatch(1082,37570
CBOOL       NX_I2C_IsBusArbitFail(1231,42832
CBOOL       NX_I2C_IsACKReceived(1250,43574
CBOOL       NX_I2C_IsTxMode(1269,44383

prototype/module/nx_timer.h,1398
#define _NX_TIMER_H22,779
#define NUMBER_OF_TIMER_CHANNEL	37,1224
#define NX_TIMER_INT	38,1258
struct NX_TIMER_RegisterSet43,1490
	volatile U32 TCFG0	45,1520
	volatile U32 TCFG1	46,1652
	volatile U32 TCON 47,1768
	volatile U32 TCNTB0 48,1836
	volatile U32 TCMPB0 49,1911
	volatile U32 TCNTO0 50,1988
 	volatile U32 TCNTB1 51,2066
	volatile U32 TCMPB1 52,2142
	volatile U32 TCNTO1 53,2219
	volatile U32 TCNTB2 54,2297
	volatile U32 TCMPB2 55,2372
	volatile U32 TCNTO2 56,2449
	volatile U32 TCNTB3 57,2527
	volatile U32 TCMPB3 58,2602
	volatile U32 TCNTO3 59,2679
	volatile U32 TCNTB4 60,2757
	volatile U32 TCNTO4 61,2832
	volatile U32 TINT_CSTAT 62,2910
	volatile U8 _Reserved0[_Reserved063,2999
	NX_TIMER_DIVIDSELECT_1	70,3242
	NX_TIMER_DIVIDSELECT_1	= 0UL,UL70,3242
	NX_TIMER_DIVIDSELECT_2	71,3273
	NX_TIMER_DIVIDSELECT_2	= 1UL,UL71,3273
	NX_TIMER_DIVIDSELECT_4	72,3304
	NX_TIMER_DIVIDSELECT_4	= 2UL,UL72,3304
	NX_TIMER_DIVIDSELECT_8	73,3335
	NX_TIMER_DIVIDSELECT_8	= 3UL,UL73,3335
	NX_TIMER_DIVIDSELECT_16	74,3366
	NX_TIMER_DIVIDSELECT_16	= 4UL,UL74,3366
	NX_TIMER_DIVIDSELECT_TCLK	75,3398
}NX_TIMER_DIVIDSELECT;NX_TIMER_DIVIDSELECT77,3430
	NX_TIMER_LOADMODE_ONESHOT	80,3469
	NX_TIMER_LOADMODE_ONESHOT		= 0UL,UL80,3469
	NX_TIMER_LOADMODE_AUTORELOAD	81,3504
	NX_TIMER_LOADMODE_AUTORELOAD	= 1ULUL81,3504
}NX_TIMER_LOADMODE;NX_TIMER_LOADMODE82,3540

prototype/module/nx_usbehci.h,2328
#define __NX_USB20HOST_H__17,606
    volatile U32 HCCAPBASE;35,1019
    volatile U32 HCSPARAMS;36,1054
    volatile U32 HCCPARAMS;37,1089
    volatile U32 RESERVED00;38,1124
    volatile U32 USBCMD;40,1160
    volatile U32 USBSTS;41,1193
    volatile U32 USBINTR;42,1226
    volatile U32 FRINDEX;43,1260
    volatile U32 CTRLDSSEGMENT;44,1294
    volatile U32 PERIODICLISTBASE;45,1333
    volatile U32 ASYNCLISTADDR;46,1374
    volatile U32 RESERVED01[RESERVED0147,1413
    volatile U32 CONFIGFLAG;49,1456
    volatile U32 PORTSC;50,1492
    volatile U32 PORTSC1;51,1525
    volatile U32 PORTSC2;52,1559
    volatile U32 RESERVED02[RESERVED0253,1593
    volatile U32 INSNREG00;55,1636
    volatile U32 INSNREG01;56,1672
    volatile U32 INSNREG02;57,1708
    volatile U32 INSNREG03;58,1744
    volatile U32 INSNREG04;59,1780
    volatile U32 INSNREG05;60,1816
    volatile U32 INSNREG06;61,1866
    volatile U32 INSNREG07;62,1909
    volatile U32 INSNREG08;63,1952
} NX_USB20HOST_RegisterSet;64,1995
    volatile U32 HcRevision;68,2041
    volatile U32 HcControl;69,2100
    volatile U32 HcCommandStatus;70,2162
    volatile U32 HcInterruptStatus;71,2225
    volatile U32 HcInterruptEnable;72,2285
    volatile U32 HcInterruptDisable;73,2348
    volatile U32 HcHCCA;74,2411
    volatile U32 HcPeriodCurrentED;75,2474
    volatile U32 HcControlHeadED;76,2537
    volatile U32 HcControlCurrentED;77,2600
    volatile U32 HcBulkHeadED;78,2663
    volatile U32 HcBulkCurrentED;79,2726
    volatile U32 HcDoneHead;80,2789
    volatile U32 HcFmInterval;81,2852
    volatile U32 HcFmRemaining;82,2915
    volatile U32 HcFmNumber;83,2978
    volatile U32 HcPeriodicStart;84,3041
    volatile U32 HcLSThreshold;85,3104
    volatile U32 HcRhDescriptorA;86,3167
    volatile U32 HcRhDescriptorB;87,3230
    volatile U32 HcRhStatus;88,3293
    volatile U32 HcRhPortStatus;89,3356
    volatile U32 HcReserve[HcReserve90,3417
} NX_USB20HOST_OHCI_RegisterSet;91,3480
    volatile U32 APB00[APB0095,3531
} NX_USB20HOST_APB_RegisterSet;96,3559
    NX_USB20HOST_INT_TEST0 135,5015
    NX_USB20HOST_INT_TEST1 136,5068
    NX_USB20HOST_INT_TEST2 137,5121
} NX_USB20HOST_INT;138,5174
    NX_USB20HOST_DMA_TXDMA 158,6151
    NX_USB20HOST_DMA_RXDMA 159,6199
} NX_USB20HOST_DMA;160,6247

prototype/module/nx_i2s.h,1649
#define __NX_I2S_H__18,578
	struct	NX_I2S_RegisterSet33,904
		volatile U32 CON;35,934
		volatile U32 MOD;36,967
		volatile U32 FIC;37,1000
		volatile U32 PSR;38,1033
		volatile U32 TXD;39,1066
		volatile U32 RXD;40,1099
		NX_I2S_INT_PCMOUTUNDER	46,1196
		NX_I2S_INT_PCMINOVER	47,1266
        NX_I2S_CH_LEFT 53,1391
        NX_I2S_CH_RIGHT 54,1426
    }   NX_I2S_CH;55,1460
        NX_I2S_BLC_16BIT 59,1503
        NX_I2S_BLC_8BIT 60,1561
        NX_I2S_BLC_24BIT 61,1619
    }   NX_I2S_BLC;62,1677
        NX_I2S_IMS_DIVIDE 66,1721
        NX_I2S_IMS_BYPASS 67,1783
        NX_I2S_IMS_PCLK_SLAVE 68,1845
        NX_I2S_IMS_CODECLKI_SLAVE 69,1907
    }   NX_I2S_IMS;70,1971
        NX_I2S_TXR_TXONLY 74,2015
        NX_I2S_TXR_RXONLY 75,2048
        NX_I2S_TXR_TXRX 76,2081
    }   NX_I2S_TXR;77,2113
        NX_I2S_LRP_LEFT 81,2157
        NX_I2S_LRP_RIGHT 82,2246
    }   NX_I2S_LRP;83,2335
		NX_I2S_SDF_I2S	87,2373
		NX_I2S_SDF_MSB	88,2410
		NX_I2S_SDF_LSB	89,2459
	}	NX_I2S_SDF 90,2508
		NX_I2S_MS_MASTER	94,2542
		NX_I2S_MS_SLAVE	95,2583
	}	NX_I2S_MS;96,2622
		NX_I2S_CLOCK_INTERNAL	100,2654
		NX_I2S_CLOCK_EXTERNAL	101,2726
	}	NX_I2S_CLOCK;102,2791
		NX_I2S_ROOTCLOCK_256FS	106,2826
		NX_I2S_ROOTCLOCK_512FS	107,2862
		NX_I2S_ROOTCLOCK_384FS	108,2898
		NX_I2S_ROOTCLOCK_768FS	109,2929
	}	NX_I2S_ROOTCLOCK;110,2959
		NX_I2S_BITCLOCK_32FS	114,2998
		NX_I2S_BITCLOCK_48FS	115,3032
		NX_I2S_BITCLOCK_16FS	116,3061
		NX_I2S_BITCLOCK_24FS	117,3090
	}	NX_I2S_BITCLOCK;118,3118
		NX_I2S_BITLENGTH_16	122,3156
		NX_I2S_BITLENGTH_8	123,3189
		NX_I2S_BITLENGTH_24	124,3216
	}	NX_I2S_BITLENGTH;125,3243

prototype/module/nx_mcus.h,3291
#define __NX_MCUS_H__19,661
#define CS_SIZE 32,972
struct	NX_MCUS_RegisterSet34,1035
	volatile U32 MEMBW	36,1064
	volatile U32 MEMTIMEACS[MEMTIMEACS37,1127
	volatile U32 MEMTIMECOS[MEMTIMECOS38,1206
	volatile U32 MEMTIMEACC[MEMTIMEACC39,1285
	volatile U32 MEMTIMESACC[MEMTIMESACC40,1365
	volatile U32 MEMTIMEWACC[MEMTIMEWACC41,1447
	volatile U32 MEMTIMECOH[MEMTIMECOH42,1529
	volatile U32 MEMTIMECAH[MEMTIMECAH43,1608
	volatile U32 MEMBURST	44,1687
	volatile U32 __Reserved1[__Reserved145,1756
	volatile U32 MEMWAIT	46,1824
	volatile U32 IDEDMATIMEOUT	47,1891
	volatile U32 IDEDMACTRL	48,1956
	volatile U32 IDEDMAPOL	49,2018
	volatile U32 IDEDMATIME0	50,2080
	volatile U32 IDEDMATIME1	51,2143
	volatile U32 IDEDMATIME2	52,2206
	volatile U32 IDEDMATIME3	53,2269
	volatile U32 IDEDMARST	54,2332
	volatile U32 IDEDMATIME4	55,2391
	volatile U32 __Reserved2[__Reserved256,2454
	volatile U32 NFCONTROL	57,2523
	volatile U32 NFECCCTRL	58,2591
	volatile U32 NFCNT	59,2657
	volatile U32 NFECCSTATUS	60,2725
	volatile U32 NFTACS	61,2797
	volatile U32 NFTCOS	62,2865
	volatile U32 NFTACC	63,2933
	volatile U32 __Reserved4	64,3001
	volatile U32 NFTOCH	65,3067
	volatile U32 NFTCAH	66,3135
	volatile U32 NFECC[NFECC67,3203
	volatile U32 NFORGECC[NFORGECC68,3278
	volatile U32 NFSYNDROME[NFSYNDROME69,3363
	volatile U32 NFELP[NFELP70,3458
	volatile U32 NFERRLOCATION[NFERRLOCATION71,3541
	volatile U32 NFECCAUTOMODE	72,3635
	volatile U32 WRNFSYNDROME[WRNFSYNDROME73,3710
struct	NX_MCUS_NAND_RegisterSet76,3807
	volatile U32 NAND_DATA	78,3841
	volatile U32 NAND_ADDR	79,3906
	volatile U32 NAND_CMD	80,3971
	NX_MCUS_SBUSID_STATIC0	90,4188
	NX_MCUS_SBUSID_STATIC1	91,4236
	NX_MCUS_SBUSID_STATIC2	92,4284
	NX_MCUS_SBUSID_STATIC3	93,4332
	NX_MCUS_SBUSID_STATIC4	94,4380
	NX_MCUS_SBUSID_STATIC5	95,4428
	NX_MCUS_SBUSID_STATIC6	96,4476
	NX_MCUS_SBUSID_STATIC7	97,4524
	NX_MCUS_SBUSID_STATIC8	98,4572
	NX_MCUS_SBUSID_STATIC9	99,4620
	NX_MCUS_SBUSID_STATIC10	100,4668
	NX_MCUS_SBUSID_STATIC11	101,4719
	NX_MCUS_SBUSID_STATIC12	102,4770
	NX_MCUS_SBUSID_STATIC13	103,4821
	NX_MCUS_SBUSID_IDE	104,4872
	NX_MCUS_SBUSID_NAND	105,4909
} NX_MCUS_SBUSID 106,4953
	NX_MCUS_WAITMODE_DISABLE	111,5012
	NX_MCUS_WAITMODE_ACTIVEHIGH	112,5074
	NX_MCUS_WAITMODE_ACTIVELOW	113,5136
} NX_MCUS_WAITMODE 114,5196
	NX_MCUS_BURSTMODE_DISABLE	119,5263
	NX_MCUS_BURSTMODE_4BYTEBURST	120,5322
	NX_MCUS_BURSTMODE_8BYTEBURST	121,5382
	NX_MCUS_BURSTMODE_16BYTEBURST	122,5442
} NX_MCUS_BURSTMODE 123,5504
	NX_MCUS_POLARITY_ACTIVELOW	128,5569
	NX_MCUS_POLARITY_ACTIVEHIGH	129,5626
} NX_MCUS_POLARITY 130,5685
	NX_MCUS_NFTYPE_SBADDR3	135,5759
	NX_MCUS_NFTYPE_SBADDR4	136,5820
	NX_MCUS_NFTYPE_LBADDR4	137,5881
	NX_MCUS_NFTYPE_LBADDR5	138,5942
} NX_MCUS_NFTYPE 139,6003
	NX_MCUS_DECMODE_ENCODER	144,6087
	NX_MCUS_DECMODE_DECODER	145,6147
} NX_MCUS_DECMODE;146,6207
	NX_MCUS_4BITECC	151,6267
	NX_MCUS_8BITECC	152,6320
	NX_MCUS_12BITECC	153,6373
	NX_MCUS_16BITECC	154,6426
	NX_MCUS_24BITECC	155,6479
	NX_MCUS_24BITECC_512=156,6532
	NX_MCUS_40BITECC	157,6588
	NX_MCUS_60BITECC	158,6641
} NX_MCUS_ECCMODE;159,6693
	NX_MCUS_8BIT	163,6728
	NX_MCUS_16BIT	164,6777
} NX_MCUS_BUSBITS;165,6826
enum	NX_MCUS_INT168,6898
	NX_MCUS_INT_NAND	170,6917

prototype/module/nx_pdm.h,312
#define __NX_PDM_H__18,564
struct NX_PDM_RegisterSet34,948
    volatile U32 PDM_CTRL	36,976
    volatile U32 PDM_GAIN0	37,1008
    volatile U32 PDM_GAIN1	38,1041
    volatile U32 PDM_COEFF	39,1074
    volatile U32 PDM_DATA	40,1107
    volatile U32 PDM_CTRL1 41,1139
    volatile U32 PDM_IRQCTRL	42,1173

prototype/module/nx_rtc.h,1145
#define __NX_RTC_H__18,581
	struct	NX_RTC_RegisterSet33,907
		volatile U32 RTCCNTWRITE;35,937
		volatile U32 RTCCNTREAD;36,1012
		volatile U32 RTCALARM;37,1085
		volatile U32 RTCCTRL;38,1143
		volatile U32 RTCINTENB;39,1202
		volatile U32 RTCINTPND;40,1272
		volatile U32 RTCCORERSTIMESEL;41,1355
		volatile U32 RTCSCRATCH;42,1434
		volatile U32 RTCSCRATCHSTATUS;43,1461
		NX_RTC_INT_COUNTER	49,1558
		NX_RTC_INT_ALARM	50,1612
		NX_RTC_RESETDELAY_BYPASS	56,1732
		NX_RTC_RESETDELAY_BYPASS	= 1UL UL56,1732
		NX_RTC_RESETDELAY_31MS	57,1849
		NX_RTC_RESETDELAY_31MS		= 1UL UL57,1849
		NX_RTC_RESETDELAY_62MS	58,1945
		NX_RTC_RESETDELAY_62MS		= 1UL UL58,1945
		NX_RTC_RESETDELAY_93MS	59,2041
		NX_RTC_RESETDELAY_93MS		= 1UL UL59,2041
		NX_RTC_RESETDELAY_124MS	60,2137
		NX_RTC_RESETDELAY_124MS		= 1UL UL60,2137
		NX_RTC_RESETDELAY_155MS	61,2234
		NX_RTC_RESETDELAY_155MS		= 1UL UL61,2234
		NX_RTC_RESETDELAY_186MS	62,2331
		NX_RTC_RESETDELAY_186MS		= 1UL UL62,2331
		NX_RTC_RESETDELAY_210MS	63,2428
	} NX_RTC_RESETDELAY;65,2522
		NX_RTC_OSCSEL_1HZ	69,2563
		NX_RTC_OSCSEL_32HZ	70,2626
	} NX_RTC_OSCSEL;71,2691

prototype/module/nx_sdmmc.c,5470
    struct NX_SDMMC_RegisterSet *pRegister;pRegister25,822
} __g_ModuleVariables[__g_ModuleVariables26,866
CBOOL   NX_SDMMC_Initialize(39,1394
U32     NX_SDMMC_GetNumberOfModule(63,1907
U32     NX_SDMMC_GetPhysicalAddress(77,2298
U32     NX_SDMMC_GetSizeOfRegisterSet(94,2773
void    NX_SDMMC_SetBaseAddress(122,3884
void*    NX_SDMMC_GetBaseAddress(137,4349
CBOOL   NX_SDMMC_OpenModule(174,5795
CBOOL   NX_SDMMC_CloseModule(202,6836
CBOOL   NX_SDMMC_CheckBusy(227,7747
CBOOL   NX_SDMMC_CanPowerDown(245,8434
S32     NX_SDMMC_GetInterruptNumber(266,9057
void    NX_SDMMC_SetInterruptEnable(283,9787
CBOOL   NX_SDMMC_GetInterruptEnable(309,10823
CBOOL   NX_SDMMC_GetInterruptPending(328,11820
void    NX_SDMMC_ClearInterruptPending(343,12440
void    NX_SDMMC_SetInterruptEnableAll(359,13096
CBOOL   NX_SDMMC_GetInterruptEnableAll(379,13822
CBOOL   NX_SDMMC_GetInterruptPendingAll(401,14746
void    NX_SDMMC_ClearInterruptPendingAll(418,15239
S32     NX_SDMMC_GetInterruptPendingNumber(434,15957
void    NX_SDMMC_SetInterruptEnable32 468,16973
U32 NX_SDMMC_GetInterruptEnable32 484,17681
U32 NX_SDMMC_GetInterruptPending32 500,18346
void    NX_SDMMC_ClearInterruptPending32(516,18993
U32     NX_SDMMC_GetClockNumber(535,19711
U32     NX_SDMMC_GetResetNumber(555,20224
void    NX_SDMMC_SetPowerEnable(572,20686
CBOOL   NX_SDMMC_GetPowerEnable(589,21166
void    NX_SDMMC_AbortReadData(605,21800
void    NX_SDMMC_SendIRQResponse(631,22824
void    NX_SDMMC_SetReadWait(658,23920
void    NX_SDMMC_ResetDMAC(690,25141
void    NX_SDMMC_SetDMAMode(718,26097
void NX_SDMMC_SetUseInternalDMAC(736,26664
CBOOL   NX_SDMMC_IsDMAReq(761,27537
CBOOL   NX_SDMMC_IsDMAAck(779,28216
CBOOL   NX_SDMMC_IsResetDMAC(790,28589
void    NX_SDMMC_ResetFIFO(818,29744
CBOOL   NX_SDMMC_IsResetFIFO(844,30619
void    NX_SDMMC_ResetController(872,31773
CBOOL   NX_SDMMC_IsResetController(898,32672
void    NX_SDMMC_SetClockSource(979,36057
NX_SDMMC_CLOCK_SOURCE    NX_SDMMC_GetClockSource(988,36375
void    NX_SDMMC_SetOutputClockDivider(997,36689
U32     NX_SDMMC_GetOutputClockDivider(1016,37575
void    NX_SDMMC_SetLowPowerClockMode(1046,39003
CBOOL   NX_SDMMC_GetLowPowerClockMode(1073,40087
void    NX_SDMMC_SetOutputClockEnable(1097,41218
CBOOL   NX_SDMMC_GetOutputClockEnable(1124,42282
void    NX_SDMMC_SetDriveClockShiftPhase(1144,43122
NX_SDMMC_CLKSHIFT   NX_SDMMC_GetDriveClockShiftPhase(1166,43974
void    NX_SDMMC_SetSampleClockShiftPhase(1177,44400
NX_SDMMC_CLKSHIFT   NX_SDMMC_GetSampleClockShiftPhase(1199,45253
void    NX_SDMMC_SetDriveClockDelay(1210,45680
U32     NX_SDMMC_GetDriveClockDelay(1229,46300
void    NX_SDMMC_SetSampleClockDelay(1240,46690
U32     NX_SDMMC_GetSampleClockDelay(1259,47311
void    NX_SDMMC_SetDataTimeOut(1303,49492
U32     NX_SDMMC_GetDataTimeOut(1328,50324
void    NX_SDMMC_SetResponseTimeOut(1353,51440
U32     NX_SDMMC_GetResponseTimeOut(1378,52282
void    NX_SDMMC_SetDataBusWidth(1399,53072
U32     NX_SDMMC_GetDataBusWidth(1415,53607
void    NX_SDMMC_SetBlockSize(1433,54317
U32     NX_SDMMC_GetBlockSize(1448,54858
void    NX_SDMMC_SetByteCount(1467,55717
U32     NX_SDMMC_GetByteCount(1482,56223
void    NX_SDMMC_SetCommandArgument(1496,56716
void    NX_SDMMC_SetCommand(1525,58115
void    NX_SDMMC_StartCommand(1548,58986
CBOOL   NX_SDMMC_IsCommandBusy(1582,60716
U32     NX_SDMMC_GetShortResponse(1598,61263
void    NX_SDMMC_GetLongResponse(1614,61869
U32     NX_SDMMC_GetAutoStopResponse(1647,63168
U32     NX_SDMMC_GetResponseIndex(1661,63686
void    NX_SDMMC_SetFIFORxThreshold(1694,65527
U32     NX_SDMMC_GetFIFORxThreshold(1719,66416
void    NX_SDMMC_SetFIFOTxThreshold(1750,68100
U32     NX_SDMMC_GetFIFOTxThreshold(1775,69015
U32     NX_SDMMC_GetFIFOCount(1792,69614
CBOOL   NX_SDMMC_IsFIFOFull(1810,70270
CBOOL   NX_SDMMC_IsFIFOEmpty(1828,70919
CBOOL   NX_SDMMC_IsFIFOTxThreshold(1848,71773
CBOOL   NX_SDMMC_IsFIFORxThreshold(1868,72616
U32     NX_SDMMC_GetDataTransferSize(1885,73265
U32     NX_SDMMC_GetFIFOTransferSize(1899,73789
void    NX_SDMMC_SetData(1917,74571
U32     NX_SDMMC_GetData(1934,75309
void    NX_SDMMC_SetData32(1953,76162
void    NX_SDMMC_GetData32(1989,77586
volatile U32*   NX_SDMMC_GetDataPointer(2027,78966
CBOOL   NX_SDMMC_MakeBIU(2039,79403
void    NX_SDMMC_GetDataBIU(2082,80511
void    NX_SDMMC_SetDataBIU(2091,80830
void NX_SDMMC_PollDemand(2100,81134
void NX_SDMMC_SetDMACStatus(2108,81380
U32 NX_SDMMC_GetDMACStatus(2116,81647
void NX_SDMMC_SetDMACIntEnable(2124,81897
U32 NX_SDMMC_GetDMACIntEnable(2132,82169
CBOOL NX_SDMMC_GetDMACResetStatus(2140,82424
void NX_SDMMC_SetDMACBurstLength(2148,82698
void NX_SDMMC_SetIDMACEnable(2196,83934
CBOOL NX_SDMMC_GetIDMACEnable(2213,84452
void NX_SDMMC_SetDescSkipLen(2221,84724
U32 NX_SDMMC_GetDescSkipLen(2238,85228
void NX_SDMMC_ResetIDMAC(2246,85492
CBOOL NX_SDMMC_IsResetIDMAC(2261,85913
void NX_SDMMC_SetDebounce(2269,86178
U32 NX_SDMMC_GetDebounce(2278,86492
CBOOL NX_SDMMC_IsIDMACSupported(2286,86754
void    NX_SDMMC_SetCardVoltage(2311,87525
U32     NX_SDMMC_GetCardVoltage(2329,88104
CBOOL   NX_SDMMC_IsDataTransferBusy(2346,88752
CBOOL   NX_SDMMC_IsCardDataBusy(2366,89531
CBOOL   NX_SDMMC_IsCardPresent(2394,90861
void    NX_SDMMC_SetDDRMode(2412,91505
CBOOL   NX_SDMMC_GetDDRMode(2429,92030
void    NX_SDMMC_SetVoltageMode(2437,92304
CBOOL   NX_SDMMC_GetVoltageMode(2454,92831
NX_SDMMC_CMDFSM NX_SDMMC_GetCommandFSM(2469,93369

prototype/module/nx_gpio.c,4247
U32 __g_NX_GPIO_VALID_BIT[__g_NX_GPIO_VALID_BIT31,1001
U32	__g_NX_GPIO_VALID_NUM_OF_INT[__g_NX_GPIO_VALID_NUM_OF_INT32,1051
U32	__g_NX_GPIO_VALID_INT_MASK[__g_NX_GPIO_VALID_INT_MASK33,1108
static const U32 __g_GPIO_PAD_INFO[__g_GPIO_PAD_INFO35,1164
	struct NX_GPIO_RegisterSet *pRegister;pRegister73,3095
} __g_ModuleVariables[__g_ModuleVariables75,3136
enum { NX_GPIO_MAX_BIT 77,3199
__inline void NX_GPIO_SetBit95,3729
__inline CBOOL NX_GPIO_GetBit125,4355
__inline void NX_GPIO_SetBit2144,4771
__inline U32 NX_GPIO_GetBit2170,5327
CBOOL	NX_GPIO_Initialize(189,5828
U32		NX_GPIO_GetNumberOfModule(218,6411
U32		NX_GPIO_GetPhysicalAddress(231,6801
U32		NX_GPIO_GetSizeOfRegisterSet(248,7454
void	NX_GPIO_SetBaseAddress(260,7795
void*	NX_GPIO_GetBaseAddress(273,8258
CBOOL	NX_GPIO_OpenModule(287,8725
CBOOL	NX_GPIO_CloseModule(301,9150
CBOOL	NX_GPIO_CheckBusy(316,9569
 U32		NX_GPIO_GetInterruptNumber(331,9968
void	NX_GPIO_SetInterruptEnable(357,10788
CBOOL	NX_GPIO_GetInterruptEnable(388,11881
void	NX_GPIO_SetInterruptEnable32(412,12758
U32		NX_GPIO_GetInterruptEnable32(434,13742
CBOOL	NX_GPIO_GetInterruptPending(450,14408
U32		NX_GPIO_GetInterruptPending32(475,15258
void	NX_GPIO_ClearInterruptPending(490,15826
void	NX_GPIO_ClearInterruptPending32(510,16685
void	NX_GPIO_SetInterruptEnableAll(527,17492
CBOOL	NX_GPIO_GetInterruptEnableAll(553,18390
CBOOL	NX_GPIO_GetInterruptPendingAll(572,19031
void	NX_GPIO_ClearInterruptPendingAll(590,19541
S32		NX_GPIO_GetInterruptPendingNumber(603,20125
void				NX_GPIO_SetInterruptMode(638,21123
NX_GPIO_INTMODE	NX_GPIO_GetInterruptMode(656,22040
void	NX_GPIO_SetOutputEnable 674,22866
CBOOL			NX_GPIO_GetDetectEnable 693,23734
U32			NX_GPIO_GetDetectEnable32 702,24095
void			NX_GPIO_SetDetectEnable 717,24677
void			NX_GPIO_SetDetectEnable32 727,25107
CBOOL	NX_GPIO_GetOutputEnable 743,25822
void	NX_GPIO_SetOutputEnable32 761,26602
U32		NX_GPIO_GetOutputEnable32 783,27488
void	NX_GPIO_SetOutputValue	800,28143
CBOOL	NX_GPIO_GetOutputValue	818,28981
void	NX_GPIO_SetOutputValue32	837,29752
U32		NX_GPIO_GetOutputValue32	854,30443
CBOOL	NX_GPIO_GetInputValue	872,31136
void	NX_GPIO_SetPullSelect 890,31909
void	NX_GPIO_SetPullSelect32 901,32479
CBOOL	NX_GPIO_GetPullSelect 916,33083
U32		NX_GPIO_GetPullSelect32 924,33368
void	NX_GPIO_SetPullMode 932,33608
void	NX_GPIO_SetPullEnable 966,35201
void	NX_GPIO_SetPullEnable32	977,35769
CBOOL	NX_GPIO_GetPullEnable 993,36370
U32		NX_GPIO_GetPullEnable32	1001,36650
void	NX_GPIO_SetPadFunction(1021,37499
void	NX_GPIO_SetPadFunction32_0(1031,37949
void	NX_GPIO_SetPadFunction32_1(1039,38215
NX_GPIO_PADFUNC	NX_GPIO_GetPadFunction(1054,38792
U32		NX_GPIO_GetValidBit(1071,39569
void		NX_GPIO_SetSLEW	1085,39959
U32		NX_GPIO_GetSLEW	1099,40430
void		NX_GPIO_SetSLEW_DISABLE_DEFAULT	1114,40920
U32		NX_GPIO_GetSLEW_DISABLE_DEFAULT	1128,41460
void		NX_GPIO_SetDRV1	1143,41966
U32		NX_GPIO_GetDRV1	1157,42442
void		NX_GPIO_SetDRV1_DISABLE_DEFAULT	1172,42932
U32		NX_GPIO_GetDRV1_DISABLE_DEFAULT	1186,43462
void		NX_GPIO_SetDRV0	1201,43968
U32		NX_GPIO_GetDRV0	1215,44439
void		NX_GPIO_SetDRV0_DISABLE_DEFAULT	1230,44924
U32		NX_GPIO_GetDRV0_DISABLE_DEFAULT	1244,45454
void		NX_GPIO_SetSlew	1260,46019
void		NX_GPIO_SetSlewDisableDefault	1273,46350
CBOOL		NX_GPIO_GetSlew	1294,47031
void		NX_GPIO_SetSlew32	1313,47627
U32		NX_GPIO_GetSlew32	1332,48161
void		NX_GPIO_SetDriveStrength	1353,48754
void		NX_GPIO_SetDriveStrengthDisableDefault	1367,49232
NX_GPIO_DRVSTRENGTH		NX_GPIO_GetDriveStrength	1389,49999
void		NX_GPIO_SetPULLSEL	1413,50746
U32		NX_GPIO_GetPULLSEL	1427,51229
void		NX_GPIO_SetPULLSEL_DISABLE_DEFAULT	1442,51728
U32		NX_GPIO_GetPULLSEL_DISABLE_DEFAULT	1456,52270
void		NX_GPIO_SetPULLENB	1471,52785
U32		NX_GPIO_GetPULLENB	1485,53268
void		NX_GPIO_SetPULLENB_DISABLE_DEFAULT	1500,53767
U32		NX_GPIO_GetPULLENB_DISABLE_DEFAULT	1514,54291
void	NX_GPIO_SetInputMuxSelect0	1529,54811
void	NX_GPIO_SetInputMuxSelect1	1544,55340
static U32 NX_GPIO_PadInfo_GetModuleIndex(1565,55939
static U32 NX_GPIO_PadInfo_GetBitNumber(1569,56050
static NX_GPIO_PADFUNC  NX_GPIO_PadInfo_GetPadFunction(1573,56158
void NX_GPIO_SetPadFunctionEnable 1578,56299

prototype/module/nx_usb20otg.h,8073
#define __NX_USB20OTG_H__18,581
	volatile U32	GOTGCTL 36,992
	volatile U32	GOTGINT 37,1037
	volatile U32	GAHBCFG 38,1086
	volatile U32	GUSBCFG 39,1135
	volatile U32	GRSTCTL 40,1184
	volatile U32	GINTSTS 41,1233
	volatile U32	GINTMSK 42,1282
	volatile U32	GRXSTSR 43,1331
	volatile U32	GRXSTSP 44,1380
	volatile U32	GRXFSIZ 45,1429
	volatile U32	GNPTXFSIZ 46,1478
	volatile U32	GNPTXSTS 47,1529
	volatile U32	GI2CCTL 48,1579
	volatile U32	GPVNDCTL 49,1628
	volatile U32	GGPIO 50,1678
	volatile U32	GUID 51,1726
	volatile U32	GSNPSID 52,1773
	volatile U32	GHWCFG1 53,1822
	volatile U32	GHWCFG2 54,1871
	volatile U32	GHWCFG3 55,1920
	volatile U32	GHWCFG4 56,1969
	volatile U32	GLPMCFG 57,2018
	volatile U32	GPWRDN 58,2067
	volatile U32	GDFIFOCFG 59,2118
	volatile U32	GADPCTL 60,2190
	volatile U32	RESERVED00[RESERVED0062,2261
	volatile U32	HPTXFSIZ 63,2315
	volatile U32	DPTXFSIZ[DPTXFSIZ64,2365
	volatile U32	RESERVED01[RESERVED0165,2417
	volatile U32	HCFG 67,2514
	volatile U32	HFIR 68,2557
	volatile U32	HFNUM 69,2604
	volatile U32	RESERVED02	70,2652
	volatile U32	HPTXSTS 71,2703
	volatile U32	HAINT 72,2752
	volatile U32	HAINTMSK 73,2800
	volatile U32	RESERVED03[RESERVED0374,2850
	volatile U32	HPRT 75,2899
	volatile U32	RESERVED04[RESERVED0476,2942
	volatile U32	HCSR16[HCSR1677,2998
	volatile U32	RESERVED05[RESERVED0580,3172
	volatile U32	DCFG 82,3317
	volatile U32	DCTL 83,3360
	volatile U32	DSTS 84,3422
	volatile U32	RESERVED06	85,3484
	volatile U32	DIEPMSK 86,3550
	volatile U32	DOEPMSK 87,3614
	volatile U32	DAINT 88,3678
	volatile U32	DAINTMSK 89,3741
	volatile U32	DTKNQR1 90,3806
	volatile U32	DTKNQR2 91,3870
	volatile U32	DVBUSDIS 92,3934
	volatile U32	DVBUSPULSE 93,3999
	volatile U32	DTKNQR3 94,4066
	volatile U32	DTKNQR4 95,4130
	volatile U32	DEACHINT 96,4194
	volatile U32	DEACHINTMSK 97,4246
	volatile U32	DIEPEACHMSK[DIEPEACHMSK98,4319
	volatile U32	DOEPEACHMSK[DOEPEACHMSK99,4395
	volatile U32	RESERVED07[RESERVED07101,4472
	volatile U32	DIESR16[DIESR16102,4515
	volatile U32	DOESR16[DOESR16105,4718
	volatile U32	RESERVED08[RESERVED08108,4901
	volatile U32	PCGCCTL 110,4988
	volatile U32	RESERVED09[RESERVED09111,5033
	volatile U32	EP00FIFO[EP00FIFO113,5106
	volatile U32	EP01FIFO[EP01FIFO114,5145
	volatile U32	EP02FIFO[EP02FIFO115,5184
	volatile U32	EP03FIFO[EP03FIFO116,5223
	volatile U32	EP04FIFO[EP04FIFO117,5262
	volatile U32	EP05FIFO[EP05FIFO118,5301
	volatile U32	EP06FIFO[EP06FIFO119,5340
	volatile U32	EP07FIFO[EP07FIFO120,5379
	volatile U32	EP08FIFO[EP08FIFO121,5418
	volatile U32	EP09FIFO[EP09FIFO122,5457
	volatile U32	EP10FIFO[EP10FIFO123,5496
	volatile U32	EP11FIFO[EP11FIFO124,5535
	volatile U32	EP12FIFO[EP12FIFO125,5574
	volatile U32	EP13FIFO[EP13FIFO126,5613
	volatile U32	EP14FIFO[EP14FIFO127,5652
	volatile U32	EP15FIFO[EP15FIFO128,5691
	volatile U32	RESERVED10[RESERVED10129,5731
	volatile U32	DEBUGFIFO[DEBUGFIFO130,5780
} NX_USB20OTG_RegisterSet;143,6600
    volatile U32 OTG_APB00[OTG_APB00147,6645
} NX_USB20OTG_APB_RegisterSet;148,6677
    NX_USB20OTG_INT_TEST0 194,8294
    NX_USB20OTG_INT_TEST1 195,8346
    NX_USB20OTG_INT_TEST2 196,8398
} NX_USB20OTG_INT;197,8450
	void (*SetGOTGCTL	SetGOTGCTL433,17343
	void (*SetGOTGINT SetGOTGINT434,17388
	void (*SetGAHBCFG SetGAHBCFG435,17437
	void (*SetGUSBCFG SetGUSBCFG436,17486
	void (*SetGRSTCTL SetGRSTCTL437,17535
	void (*SetGINTSTS SetGINTSTS438,17584
	void (*SetGINTMSK SetGINTMSK439,17633
	void (*SetGRXSTSR SetGRXSTSR440,17682
	void (*SetGRXSTSP SetGRXSTSP441,17731
	void (*SetGRXFSIZ SetGRXFSIZ442,17780
	void (*SetGNPTXFSIZ SetGNPTXFSIZ443,17829
	void (*SetGNPTXSTS SetGNPTXSTS444,17878
	void (*SetGI2CCTL SetGI2CCTL445,17927
	void (*SetGPVNDCTL SetGPVNDCTL446,17976
	void (*SetGGPIO SetGGPIO447,18025
	void (*SetGUID SetGUID448,18074
	void (*SetGSNPSID SetGSNPSID449,18123
	void (*SetGHWCFG1 SetGHWCFG1450,18172
	void (*SetGHWCFG2 SetGHWCFG2451,18221
	void (*SetGHWCFG3 SetGHWCFG3452,18270
	void (*SetGHWCFG4 SetGHWCFG4453,18319
	void (*SetGLPMCFG SetGLPMCFG454,18368
	void (*SetHPTXFSIZ SetHPTXFSIZ455,18417
	void (*SetHCFG SetHCFG456,18466
	void (*SetHFIR SetHFIR457,18515
	void (*SetHFNUM SetHFNUM458,18564
	void (*SetHPTXSTS SetHPTXSTS459,18613
	void (*SetHAINT SetHAINT460,18662
	void (*SetHAINTMSK SetHAINTMSK461,18711
	void (*SetHPRT SetHPRT462,18760
	void (*SetDCFG SetDCFG463,18809
	void (*SetDCTL SetDCTL464,18858
	void (*SetDSTS SetDSTS465,18907
	void (*SetDIEPMSK SetDIEPMSK466,18956
	void (*SetDOEPMSK SetDOEPMSK467,19005
	void (*SetDAINT SetDAINT468,19054
	void (*SetDAINTMSK SetDAINTMSK469,19103
	void (*SetDTKNQR1 SetDTKNQR1470,19152
	void (*SetDTKNQR2 SetDTKNQR2471,19201
	void (*SetDVBUSDIS SetDVBUSDIS472,19250
	void (*SetDVBUSPULSE SetDVBUSPULSE473,19299
	void (*SetDTKNQR3 SetDTKNQR3474,19348
	void (*SetDTKNQR4 SetDTKNQR4475,19397
	void (*SetPCGCCTL SetPCGCCTL476,19446
	void (*SetDPTXFSIZ SetDPTXFSIZ478,19496
	void (*SetHCSR	SetHCSR480,19550
	void (*SetHCCHAR	SetHCCHAR481,19660
	void (*SetHCSPLT	SetHCSPLT482,19707
	void (*SetHCINT	SetHCINT483,19754
	void (*SetHCINTMSK	SetHCINTMSK484,19800
	void (*SetHCTSIZ	SetHCTSIZ485,19851
	void (*SetHCDMA	SetHCDMA486,19898
	void (*SetDIESR	SetDIESR488,19945
	void (*SetDIEPCTL	SetDIEPCTL489,20035
	void (*SetDIEPINT	SetDIEPINT490,20087
	void (*SetDIEPTSIZ	SetDIEPTSIZ491,20139
	void (*SetDIEPDMA	SetDIEPDMA492,20190
	void (*SetDOESR	SetDOESR494,20243
	void (*SetDOEPCTL	SetDOEPCTL495,20333
	void (*SetDOEPINT	SetDOEPINT496,20385
	void (*SetDOEPTSIZ	SetDOEPTSIZ497,20437
	void (*SetDOEPDMA	SetDOEPDMA498,20488
	U32 (*GetGOTGCTL GetGOTGCTL500,20541
	U32 (*GetGOTGINT GetGOTGINT501,20577
	U32 (*GetGAHBCFG GetGAHBCFG502,20613
	U32 (*GetGUSBCFG GetGUSBCFG503,20649
	U32 (*GetGRSTCTL GetGRSTCTL504,20685
	U32 (*GetGINTSTS GetGINTSTS505,20721
	U32 (*GetGINTMSK GetGINTMSK506,20757
	U32 (*GetGRXSTSR GetGRXSTSR507,20793
	U32 (*GetGRXSTSP GetGRXSTSP508,20829
	U32 (*GetGRXFSIZ GetGRXFSIZ509,20865
	U32 (*GetGNPTXFSIZ GetGNPTXFSIZ510,20901
	U32 (*GetGNPTXSTS GetGNPTXSTS511,20937
	U32 (*GetGI2CCTL GetGI2CCTL512,20973
	U32 (*GetGPVNDCTL GetGPVNDCTL513,21009
	U32 (*GetGGPIO GetGGPIO514,21045
	U32 (*GetGUID GetGUID515,21081
	U32 (*GetGSNPSID GetGSNPSID516,21117
	U32 (*GetGHWCFG1 GetGHWCFG1517,21153
	U32 (*GetGHWCFG2 GetGHWCFG2518,21189
	U32 (*GetGHWCFG3 GetGHWCFG3519,21225
	U32 (*GetGHWCFG4 GetGHWCFG4520,21261
	U32 (*GetGLPMCFG GetGLPMCFG521,21297
	U32 (*GetHPTXFSIZ GetHPTXFSIZ522,21333
	U32 (*GetHCFG GetHCFG523,21369
	U32 (*GetHFIR GetHFIR524,21405
	U32 (*GetHFNUM GetHFNUM525,21441
	U32 (*GetHPTXSTS GetHPTXSTS526,21477
	U32 (*GetHAINT GetHAINT527,21513
	U32 (*GetHAINTMSK GetHAINTMSK528,21549
	U32 (*GetHPRT GetHPRT529,21585
	U32 (*GetDCFG GetDCFG530,21621
	U32 (*GetDCTL GetDCTL531,21657
	U32 (*GetDSTS GetDSTS532,21693
	U32 (*GetDIEPMSK GetDIEPMSK533,21729
	U32 (*GetDOEPMSK GetDOEPMSK534,21765
	U32 (*GetDAINT GetDAINT535,21801
	U32 (*GetDAINTMSK GetDAINTMSK536,21837
	U32 (*GetDTKNQR1 GetDTKNQR1537,21873
	U32 (*GetDTKNQR2 GetDTKNQR2538,21909
	U32 (*GetDVBUSDIS GetDVBUSDIS539,21945
	U32 (*GetDVBUSPULSE GetDVBUSPULSE540,21981
	U32 (*GetDTKNQR3 GetDTKNQR3541,22017
	U32 (*GetDTKNQR4 GetDTKNQR4542,22053
	U32 (*GetPCGCCTL GetPCGCCTL543,22089
	U32 (*GetDPTXFSIZ GetDPTXFSIZ545,22126
	U32 (*GetHCCHAR	GetHCCHAR547,22164
	U32 (*GetHCSPLT	GetHCSPLT548,22197
	U32 (*GetHCINT	GetHCINT549,22230
	U32 (*GetHCINTMSK	GetHCINTMSK550,22262
	U32 (*GetHCTSIZ	GetHCTSIZ551,22299
	U32 (*GetHCDMA	GetHCDMA552,22332
	U32 (*GetDIEPCTL	GetDIEPCTL554,22365
	U32 (*GetDIEPINT	GetDIEPINT555,22401
	U32 (*GetDIEPTSIZ	GetDIEPTSIZ556,22437
	U32 (*GetDIEPDMA	GetDIEPDMA557,22471
	U32 (*GetDOEPCTL	GetDOEPCTL559,22508
	U32 (*GetDOEPINT	GetDOEPINT560,22544
	U32 (*GetDOEPTSIZ	GetDOEPTSIZ561,22580
	U32 (*GetDOEPDMA	GetDOEPDMA562,22614
} OTG_FUNC_IF;563,22650

prototype/module/nx_drex.h,7925
#define __NX_DREX_H__18,622
#define PORTNUM	25,758
	struct NX_DREX_QOS37,1005
		volatile U32 QOSCONTROL;39,1028
		volatile U32 _Reserved;40,1055
	struct NX_DREX_ACTIMING43,1086
		volatile U32 TIMINGROW;45,1114
		volatile U32 TIMINGDATA;46,1181
		volatile U32 TIMINGPOWER;47,1249
	struct NX_DREX_BP50,1332
		volatile U32 BP_CONTROL;52,1354
		volatile U32 BP_CONFIG_R;53,1419
		volatile U32 BP_CONFIG_W;54,1500
		volatile U32 _Reserved;55,1582
    struct  NX_DREXSDRAM_RegisterSet59,1685
        volatile U32 CONCONTROL;61,1728
        volatile U32 MEMCONTROL;62,1780
        volatile U32 MEMCONFIG[MEMCONFIG63,1832
        volatile U32 DIRECTCMD;64,1891
        volatile U32 PRECHCONFIG;65,1943
        volatile U32 PHYCONTROL[PHYCONTROL66,1995
        volatile U32 PWRDNCONFIG;67,2054
        volatile U32 TIMINGPZQ;68,2106
        volatile U32 TIMINGAREF;69,2158
        volatile U32 TIMINGROW;70,2210
        volatile U32 TIMINGDATA;71,2262
        volatile U32 TIMINGPOWER;72,2314
        volatile U32 PHYSTATUS;73,2366
        volatile U32 PAD_0[PAD_074,2418
        volatile U32 CHIPSTATUS;75,2470
        volatile U32 PAD_1[PAD_176,2522
        volatile U32 MRSTATUS;77,2581
        volatile U32 PAD_2[PAD_278,2633
        struct NX_DREX_QOS QOSCONTROL[QOSCONTROL79,2692
        volatile U32 PAD_19[PAD_1980,2751
        volatile U32 WRTRA_CONFIG;82,2811
        volatile U32 RDLVL_CONFIG;83,2863
        volatile U32 PAD_20[PAD_2084,2915
        volatile U32 BRBRSVCONTROL;86,2968
        volatile U32 BRBRSVCONFIG;87,3021
        volatile U32 BRBQOSCONFIG;88,3074
        volatile U32 MEMBASECONFIG[MEMBASECONFIG89,3127
        volatile U32 PAD_21[PAD_2190,3188
        volatile U32 WRLVL_CONFIG[WRLVL_CONFIG92,3250
        volatile U32 WRLVL_STATUS;93,3311
        volatile U32 PAD_22[PAD_2294,3364
        volatile U32 CTRL_IO_RDATA;96,3426
        volatile U32 PAD_23[PAD_2397,3479
        volatile U32 CACAL_CONFIG[CACAL_CONFIG99,3541
        volatile U32 CACAL_STATUS;100,3602
	struct	NX_DREXSDRAM_RegisterSet106,3703
		volatile U32 CONCONTROL;108,3739
		volatile U32 MEMCONTROL;109,3802
		volatile U32 CGCONTROL;110,3861
		volatile U32 _Reserved0;111,3926
		volatile U32 DIRECTCMD;112,3968
		volatile U32 PRECHCONFIG0;113,4034
		volatile U32 PHYCONTROL;114,4112
		volatile U32 PRECHCONFIG1;115,4169
		volatile U32 TIMINGRFCPB;116,4247
		volatile U32 _Reserved1;117,4329
		volatile U32 PWRDNCONFIG;118,4371
		volatile U32 TIMINGPZQ;119,4449
		volatile U32 TIMINGAREF;120,4537
		struct NX_DREX_ACTIMING ACTIMING0;121,4614
		volatile U32 PHYSTATUS;122,4682
		volatile U32 ETCTIMING;123,4737
		volatile U32 CHIPSTATUS;124,4823
		volatile U32 _Reserved2[_Reserved2125,4881
		volatile U32 MRSTATUS;126,4933
		volatile U32 _Reserved3[_Reserved3127,5005
		struct NX_DREX_QOS QOSCONTROL[QOSCONTROL128,5057
		volatile U32 TIMING_SET_SW;129,5143
		struct NX_DREX_ACTIMING ACTIMING1;130,5223
		volatile U32 _Reserved4;131,5292
		volatile U32 WRTRA_CONFIG;132,5334
		volatile U32 RDLVL_CONFIG;133,5409
		volatile U32 PEREVCONFIG0;134,5523
		volatile U32 BRBRSVCONTROL;135,5602
		volatile U32 BRBRSVCONFIG;136,5673
		volatile U32 BRBQOSCONFIG;137,5749
		volatile U32 _Reserved5[_Reserved5138,5817
		volatile U32 WRLVL_CONFIG[WRLVL_CONFIG139,5868
		volatile U32 WRLVL_STATUS;140,5952
		volatile U32 _Reserved6;141,6020
		volatile U32 PPCCLKCON;142,6062
		volatile U32 PEREVCONFIG1[PEREVCONFIG1143,6138
		volatile U32 _Reserved7[_Reserved7144,6225
		volatile U32 CTRL_IO_RDATA;145,6277
		volatile U32 _Reserved8[_Reserved8146,6347
		volatile U32 CACAL_CONFIG[CACAL_CONFIG147,6399
		volatile U32 CACAL_STATUS;148,6483
		volatile U32 _Reserved9[_Reserved9149,6551
		volatile U32 EMERGENT_CONFIG[EMERGENT_CONFIG150,6603
		volatile U32 _Reserved10[_Reserved10151,6676
		struct NX_DREX_BP BPCONTROL[BPCONTROL152,6728
		volatile U32 _Reserved11[_Reserved11153,6783
		volatile U32 WINCONFIG_ODT_W;154,6836
		volatile U32 _Reserved12;155,6919
		volatile U32 WINCONFIG_CTRL_READ;156,6962
		volatile U32 WINCONFIG_CTRL_GATE;157,7047
	struct NX_DREXPPC_RegisterSet162,7150
		volatile U32 PMNC;164,7184
		volatile U32 CNTENS;165,7248
		volatile U32 CNTENC;166,7302
		volatile U32 INTENS;167,7358
		volatile U32 INTENC;168,7416
		volatile U32 FLAG;169,7476
		volatile U32 CCNT;170,7542
		volatile U32 PMCNT0;171,7590
		DREX_PORT_DISP	176,7673
		DREX_PORT_CCI	177,7696
		DREX_PORT_BOT	178,7718
		SDRAM_CMD_MRS	183,7761
		SDRAM_CMD_MRS		= 0x0,x0183,7761
		SDRAM_CMD_EMRS	184,7811
		SDRAM_CMD_EMRS		= 0x0,x0184,7811
		SDRAM_CMD_PALL	185,7836
		SDRAM_CMD_PALL		= 0x1,x1185,7836
		SDRAM_CMD_PRE	186,7884
		SDRAM_CMD_PRE		= 0x2,x2186,7884
		SDRAM_CMD_REFS	187,7930
		SDRAM_CMD_REFS		= 0x4,x4187,7930
		SDRAM_CMD_REFA	188,7971
		SDRAM_CMD_REFA		= 0x5,x5188,7971
		SDRAM_CMD_CKEL	190,8087
		SDRAM_CMD_CKEL		= 0x6,x6190,8087
		SDRAM_CMD_NOP	191,8143
		SDRAM_CMD_NOP		= 0x7,x7191,8143
		SDRAM_CMD_REFSX	192,8208
		SDRAM_CMD_REFSX		= 0x8,x8192,8208
		SDRAM_CMD_MRR	193,8260
		SDRAM_CMD_MRR		= 0x9,x9193,8260
		SDRAM_CMD_ZQINIT	194,8309
		SDRAM_CMD_ZQINIT	= 0xa,xa194,8309
		SDRAM_CMD_ZQOPER	195,8358
		SDRAM_CMD_ZQOPER	= 0xb,xb195,8358
		SDRAM_CMD_ZQCS	196,8407
		SDRAM_CMD_ZQCS		= 0xc,xc196,8407
		SDRAM_CMD_SRR	197,8456
		SDRAM_CMD_SRR		= 0xd	xd197,8456
	}SDRAM_CMD;SDRAM_CMD198,8501
		WRITE_LEVEL_STATUS_FSM_IDLE	203,8533
		WRITE_LEVEL_STATUS_FSM_SETUP	204,8572
		WRITE_LEVEL_STATUS_FSM_ACCESS	205,8611
		WRITE_LEVEL_STATUS_FSM_DONE	206,8651
		WRITE_LEVEL_STATUS_FSM_TWLO	207,8690
	}WRITE_LEVEL_STATUS;WRITE_LEVEL_STATUS208,8728
	struct NX_DREXTZFAIL211,8752
		volatile U32 TZFAILADDRLOWR;213,8777
		volatile U32 TZFAILADDRHIGHR;214,8843
		volatile U32 TZFAILCTRLR;215,8911
		volatile U32 TZFAILIDR;216,8971
		volatile U32 TZFAILADDRLOWW;217,9025
		volatile U32 TZFAILADDRHIGH;218,9092
		volatile U32 TZFAILCTRLW;219,9160
		volatile U32 TZFAILIDW;220,9221
	struct NX_DREXTZSETUP222,9280
		volatile U32 TZRSLOW;224,9306
		volatile U32 TZRSHIGH;225,9365
		volatile U32 TZRSATTR;226,9426
		volatile U32 _Reserved;227,9492
	struct NX_DREXTZ_RegisterSet229,9535
		volatile U32 TZCONFIG;231,9568
		volatile U32 TZACTION;232,9622
		volatile U32 TZLDRANGE;233,9669
		volatile U32 TZLDSELECT;234,9725
		volatile U32 TZINTSTATUS;235,9782
		volatile U32 TZINTCLEAR;236,9841
		volatile U32 _Reserved0[_Reserved0237,9898
		struct NX_DREXTZFAIL TZFAIL[TZFAIL238,9947
		volatile U32 _Reserved1[_Reserved1239,9999
		struct NX_DREXTZSETUP TZSETUP[TZSETUP240,10048
		volatile U32 _Reserved2[_Reserved2241,10101
		volatile U32 TZITCRG;242,10153
		volatile U32 TZITIP;243,10220
		volatile U32 TZITOP;244,10284
		volatile U32 _Reserved3[_Reserved3245,10349
		volatile U32 MEMBASECONFIG[MEMBASECONFIG246,10400
		volatile U32 _Reserved4[_Reserved4247,10484
		volatile U32 MEMCONFIG[MEMCONFIG248,10533
		CHIP_COL_7	253,10623
		CHIP_COL_8	254,10641
		CHIP_COL_9	255,10659
		CHIP_COL_10 256,10677
		CHIP_COL_11 257,10696
		CHIP_ROW_12 262,10728
		CHIP_ROW_13 263,10747
		CHIP_ROW_14 264,10766
		CHIP_ROW_15 265,10785
		CHIP_ROW_16 266,10804
		CHIP_BANK_4 271,10836
		CHIP_BANK_8 272,10855
		CHIP_SIZE_MASK_256MB	276,10886
		CHIP_SIZE_MASK_256MB	= 0x7F0,x7F0276,10886
		CHIP_SIZE_MASK_512MB	277,10918
		CHIP_SIZE_MASK_512MB	= 0x7E0,x7E0277,10918
		CHIP_SIZE_MASK_1GB	278,10950
		CHIP_SIZE_MASK_1GB		= 0x7C0,x7C0278,10950
		CHIP_SIZE_MASK_2GB	279,10981
		CHIP_SIZE_MASK_2GB		= 0x780,x780279,10981
		CHIP_SIZE_MASK_4GB	280,11012
		CHIP_SIZE_MASK_4GB		= 0x700x700280,11012
		BANK_OF_LSB_BIT_POSITION_8	285,11056
		BANK_OF_LSB_BIT_POSITION_9	286,11114
		BANK_OF_LSB_BIT_POSITION_10 287,11172
		BANK_OF_LSB_BIT_POSITION_11 288,11230
		BANK_OF_LSB_BIT_POSITION_12 289,11288
		BANK_OF_LSB_BIT_POSITION_13 290,11346

prototype/module/nx_clkgen.h,135
#define __NX_CLKGEN_H__18,590
	struct	NX_CLKGEN_RegisterSet32,872
		volatile U32	CLKENB;34,905
		volatile U32	CLKGEN[CLKGEN35,964

prototype/module/nx_gmac.c,2604
static      NX_DWC_GMAC_RegisterSet * __g_pRegister[__g_pRegister20,589
volatile    EMAC_HANDLE_T *hEmac[hEmac21,672
const char _default_mac_addr[_default_mac_addr23,734
static const char *_str_mdio_reg(_str_mdio_reg26,796
static const char *_str_duplex_mode(_str_duplex_mode75,2311
static const char *_str_link_speed(_str_link_speed89,2584
void NX_DWC_GMAC_CSR_REGS_DUMP(110,3108
void NX_DWC_GMAC_DMA_REGS_DUMP(154,8363
U64 NX_DWC_GMAC_CSR_GetMacAddr 201,11924
void    NX_DWC_GMAC_CSR_ENABLE(252,13296
void    NX_DWC_GMAC_CSR_DISABLE(268,13875
CBOOL    NX_DWC_GMAC_CSR_TX_ERRCHK(278,14162
CBOOL    NX_DWC_GMAC_CSR_RX_ERRCHK(287,14351
U32   NX_DWC_GMAC_GetID(297,14541
void    NX_DWC_GMAC_CSR_SetReceiveAll(304,14853
CBOOL   NX_DWC_GMAC_DMA_SWReset(325,15634
CBOOL   NX_DWC_GMAC_DMA_Init(336,16057
void    NX_DWC_GMAC_DMA_DISPLAY_DESC_RING(407,19168
void    NX_DWC_GMAC_DMA_INIT_RX_DESC(413,19443
void    NX_DWC_GMAC_DMA_START_RX(425,19755
void    NX_DWC_GMAC_DMA_START_TX(462,20580
void    NX_DWC_GMAC_DMA_TxPollDemand(478,21076
void    NX_DWC_GMAC_DMA_RxPollDemand(487,21422
CBOOL   NX_DWC_GMAC_MDC_DIV(715,29195
CBOOL NX_DWC_GMAC_DRV_GET_MAC_ADDRESS(726,29714
void  NX_DWC_GMAC_DRV_SET_MAC_ADDRESS(744,30301
CBOOL NX_DWC_GMAC_DRV_INIT(767,30945
CBOOL NX_DWC_GMAC_DRV_TX(904,37076
CBOOL NX_DWC_GMAC_DRV_RX(1070,42297
CBOOL   NX_DWC_GMAC_Initialize(1182,46154
U32     NX_DWC_GMAC_GetNumberOfModule(1201,46618
U32     NX_DWC_GMAC_GetNumberOfChennel(1206,46707
U32     NX_DWC_GMAC_GetSizeOfRegisterSet(1216,46988
void    NX_DWC_GMAC_SetBaseAddress(1227,47288
void*    NX_DWC_GMAC_GetBaseAddress(1239,47747
U32     NX_DWC_GMAC_GetPhysicalAddress(1251,48201
CBOOL   NX_DWC_GMAC_OpenModule(1270,48902
CBOOL   NX_DWC_GMAC_CloseModule(1284,49391
CBOOL   NX_DWC_GMAC_CheckBusy(1298,49871
U32 NX_DWC_GMAC_GetClockNumber 1315,50502
U32 NX_DWC_GMAC_GetResetNumber 1332,51080
U32     NX_DWC_GMAC_GetInterruptNumber(1353,51840
void    NX_DWC_GMAC_SetInterruptEnable(1374,52695
CBOOL   NX_DWC_GMAC_GetInterruptEnable(1401,53794
CBOOL   NX_DWC_GMAC_GetInterruptPending(1418,54625
void    NX_DWC_GMAC_ClearInterruptPending(1439,55483
void    NX_DWC_GMAC_SetInterruptEnableAll(1457,56252
CBOOL   NX_DWC_GMAC_GetInterruptEnableAll(1480,57144
CBOOL   NX_DWC_GMAC_GetInterruptPendingAll(1495,57820
void    NX_DWC_GMAC_ClearInterruptPendingAll(1514,58532
S32     NX_DWC_GMAC_GetInterruptPendingNumber(1531,59358
CBOOL   NX_DWC_GMAC_DMA_GetInterruptPending(1556,60060
void    NX_DWC_GMAC_DMA_ClearInterruptPending(1569,60500
U32 NX_DWC_GMAC_GetDMANumber 1594,61412

prototype/module/nx_tieoff.h,21828
#define __NX_TIEOFF_H__19,593
	#define NumberOfTieOffReg 34,904
	struct	NX_TIEOFF_RegisterSet36,935
		volatile U32	TIEOFFREG[TIEOFFREG38,968
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CLAMPCOREOUT 59,1337
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU0 60,1409
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU1 61,1478
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU2 62,1547
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU3 63,1616
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_COREPWRDOWN 64,1685
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CPU0PWRDOWN 65,1756
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CPU1PWRDOWN 66,1827
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CPU2PWRDOWN 67,1898
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CPU3PWRDOWN 68,1969
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L2_CFGENDIAN 69,2040
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L1EMAS 70,2113
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L2RET1N_0 71,2180
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L2RET1N_1 72,2250
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L2PGEN_0 73,2320
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L2PGEN_1 74,2389
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CLAMPL2_0 75,2458
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CLAMPL2_1 76,2528
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_VINITHI 77,2598
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L2EMA 78,2666
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_TEINIT 79,2732
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L1EMAW 80,2799
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L2EMAW 81,2866
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L1EMA 82,2933
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CPUCLKOFF 83,2999
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_PWRCTLI0 84,3069
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_PWRCTLI1 85,3138
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_PWRCTLI2 86,3207
	#define TIEOFFINDEX_OF_AXISRAM0_i_TIE_ra2w_EMAA 87,3276
	#define TIEOFFINDEX_OF_AXISRAM0_i_TIE_ra2w_EMAB 88,3338
	#define TIEOFFINDEX_OF_AXISRAM0_i_TIE_ra2w_EMAWA 89,3400
	#define TIEOFFINDEX_OF_AXISRAM0_i_TIE_ra2w_EMAWB 90,3463
	#define TIEOFFINDEX_OF_AXISRAM0_i_nPowerDown 91,3526
	#define TIEOFFINDEX_OF_AXISRAM0_i_nSleep 92,3585
	#define TIEOFFINDEX_OF_CAN0_i_TIE_rf1_EMA 93,3640
	#define TIEOFFINDEX_OF_CAN0_i_TIE_rf1_EMAW 94,3696
	#define TIEOFFINDEX_OF_CAN0_i_nPowerDown 95,3753
	#define TIEOFFINDEX_OF_CAN0_i_nSleep 96,3808
	#define TIEOFFINDEX_OF_CAN1_i_TIE_rf1_EMA 97,3859
	#define TIEOFFINDEX_OF_CAN1_i_TIE_rf1_EMAW 98,3915
	#define TIEOFFINDEX_OF_CAN1_i_nPowerDown 99,3972
	#define TIEOFFINDEX_OF_CAN1_i_nSleep 100,4027
	#define TIEOFFINDEX_OF_DEINTERLACE0_i_NX_RF1_EMA 101,4078
	#define TIEOFFINDEX_OF_DEINTERLACE0_i_NX_RF1_EMAW 102,4141
	#define TIEOFFINDEX_OF_DEINTERLACE0_i_NX_RF2_EMAA 103,4205
	#define TIEOFFINDEX_OF_DEINTERLACE0_i_NX_RF2_EMAB 104,4269
	#define TIEOFFINDEX_OF_DEINTERLACE0_i_NX_RF2W_EMAA 105,4333
	#define TIEOFFINDEX_OF_DEINTERLACE0_i_NX_RF2W_EMAB 106,4398
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_ResConv_nPowerDown 107,4463
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_ResConv_nSleep 108,4533
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_HDMI_nPowerDown 109,4599
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_HDMI_nSleep 110,4666
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_HDMI_PHY_REFCLK_SEL 111,4729
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_SPSRAM_EMA 112,4800
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_SPSRAM_EMAW 113,4869
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_DPSRAM_1R1W_EMAA 114,4940
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_DPSRAM_1R1W_EMAB 115,5016
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAA 116,5092
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAB 117,5163
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAWA 118,5234
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAWB 119,5306
	#define TIEOFFINDEX_OF_MCUSTOP0_i_vrom_EMA 120,5378
	#define TIEOFFINDEX_OF_DREX0_CKE_INIT 121,5436
	#define TIEOFFINDEX_OF_DREX0_CA_SWAP 122,5489
	#define TIEOFFINDEX_OF_DREX0_CSYSREQ 123,5541
	#define TIEOFFINDEX_OF_DREX0_PAUSE_REQ 124,5593
	#define TIEOFFINDEX_OF_DREX0_PEREV_TRIGGER 125,5647
	#define TIEOFFINDEX_OF_DREX0_CTRL_HCKE 126,5705
	#define TIEOFFINDEX_OF_DREX0_DFI_RESET_N_P0 127,5759
	#define TIEOFFINDEX_OF_DREX0_DFI_RESET_N_P1 128,5818
	#define TIEOFFINDEX_OF_MIPI0_NX_DPSRAM_1R1W_EMAA 129,5877
	#define TIEOFFINDEX_OF_MIPI0_NX_DPSRAM_1R1W_EMAB 130,5941
	#define TIEOFFINDEX_OF_MIPI0_i_NX_NPOWERDOWN 131,6005
	#define TIEOFFINDEX_OF_MIPI0_i_NX_NSLEEP 132,6065
	#define TIEOFFINDEX_OF_SCALER0_i_NX_EMA 133,6121
	#define TIEOFFINDEX_OF_SCALER0_i_NX_EMAW 134,6176
	#define TIEOFFINDEX_OF_UART0_USESMC 135,6232
	#define TIEOFFINDEX_OF_UART0_SMCTXENB 136,6283
	#define TIEOFFINDEX_OF_UART0_SMCRXENB 137,6336
	#define TIEOFFINDEX_OF_UART_MODEM0_USESMC 138,6389
	#define TIEOFFINDEX_OF_UART_MODEM0_SMCTXENB 139,6446
	#define TIEOFFINDEX_OF_UART_MODEM0_SMCRXENB 140,6505
	#define TIEOFFINDEX_OF_UART1_USESMC 141,6564
	#define TIEOFFINDEX_OF_UART1_SMCTXENB 142,6615
	#define TIEOFFINDEX_OF_UART1_SMCRXENB 143,6668
	#define TIEOFFINDEX_OF_UART_NODMA0_USESMC 144,6721
	#define TIEOFFINDEX_OF_UART_NODMA0_SMCTXENB 145,6778
	#define TIEOFFINDEX_OF_UART_NODMA0_SMCRXENB 146,6837
	#define TIEOFFINDEX_OF_UART_NODMA1_USESMC 147,6896
	#define TIEOFFINDEX_OF_UART_NODMA1_SMCTXENB 148,6953
	#define TIEOFFINDEX_OF_UART_NODMA1_SMCRXENB 149,7012
	#define TIEOFFINDEX_OF_UART_NODMA2_USESMC 150,7071
	#define TIEOFFINDEX_OF_UART_NODMA2_SMCTXENB 151,7128
	#define TIEOFFINDEX_OF_UART_NODMA2_SMCRXENB 152,7187
	#define TIEOFFINDEX_OF_USB20HOST0_i_nPowerDown 153,7246
	#define TIEOFFINDEX_OF_USB20HOST0_i_nSleep 154,7308
	#define TIEOFFINDEX_OF_USB20HOST0_i_NX_RF1_EMA 155,7366
	#define TIEOFFINDEX_OF_USB20HOST0_i_NX_RF1_EMAW 156,7428
	#define TIEOFFINDEX_OF_USB20HOST0_sys_interrupt_i 157,7491
	#define TIEOFFINDEX_OF_USB20HOST0_i_hsic_en 158,7556
	#define TIEOFFINDEX_OF_USB20HOST0_i_nResetSync 159,7615
	#define TIEOFFINDEX_OF_USB20HOST0_i_nResetSync_ohci 160,7677
	#define TIEOFFINDEX_OF_USB20HOST0_i_nAuxWellResetSync 161,7744
	#define TIEOFFINDEX_OF_USB20HOST0_i_nHostPhyResetSync 162,7813
	#define TIEOFFINDEX_OF_USB20HOST0_i_nHostUtmiResetSync 163,7882
	#define TIEOFFINDEX_OF_USB20HOST0_i_nHostHsicResetSync 164,7952
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_FREE_CLOCK_ENB 165,8022
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_480M_FROM_OTG_PHY 166,8093
	#define TIEOFFINDEX_OF_USB20HOST0_ss_word_if_enb_i 167,8167
	#define TIEOFFINDEX_OF_USB20HOST0_ss_word_if_i 168,8233
	#define TIEOFFINDEX_OF_USB20HOST0_ss_utmi_backward_enb_i 169,8295
	#define TIEOFFINDEX_OF_USB20HOST0_ss_resume_utmi_pls_dis_i 170,8367
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_0_i 171,8441
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_1_i 172,8506
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_2_i 173,8571
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_3_i 174,8636
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_4_i 175,8701
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_5_i 176,8766
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_6_i 177,8831
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_7_i 178,8896
	#define TIEOFFINDEX_OF_USB20HOST0_ss_power_state_valid_i 179,8961
	#define TIEOFFINDEX_OF_USB20HOST0_ss_nxt_power_state_valid_i 180,9033
	#define TIEOFFINDEX_OF_USB20HOST0_ss_power_state_i 181,9109
	#define TIEOFFINDEX_OF_USB20HOST0_ss_next_power_state_i 182,9175
	#define TIEOFFINDEX_OF_USB20HOST0_app_prt_ovrcur_i 183,9246
	#define TIEOFFINDEX_OF_USB20HOST0_ss_simulation_mode_i 184,9312
	#define TIEOFFINDEX_OF_USB20HOST0_ss_fladj_val_host_i 185,9382
	#define TIEOFFINDEX_OF_USB20HOST0_ss_fladj_val_5_i 186,9451
	#define TIEOFFINDEX_OF_USB20HOST0_ss_fladj_val_4_i 187,9517
	#define TIEOFFINDEX_OF_USB20HOST0_ss_fladj_val_3_i 188,9583
	#define TIEOFFINDEX_OF_USB20HOST0_ss_fladj_val_2_i 189,9649
	#define TIEOFFINDEX_OF_USB20HOST0_ss_fladj_val_1_i 190,9715
	#define TIEOFFINDEX_OF_USB20HOST0_ss_fladj_val_0_i 191,9781
	#define TIEOFFINDEX_OF_USB20HOST0_ss_autoppd_on_overcur_en_i 192,9847
	#define TIEOFFINDEX_OF_USB20HOST0_ss_ena_incr16_i 193,9923
	#define TIEOFFINDEX_OF_USB20HOST0_ss_ena_incr8_i 194,9988
	#define TIEOFFINDEX_OF_USB20HOST0_ss_ena_incr4_i 195,10052
	#define TIEOFFINDEX_OF_USB20HOST0_ss_ena_incrx_align_i 196,10116
	#define TIEOFFINDEX_OF_USB20HOST0_i_ohci_0_cntsel_n 197,10186
	#define TIEOFFINDEX_OF_USB20HOST0_ohci_0_app_irq1_i 198,10253
	#define TIEOFFINDEX_OF_USB20HOST0_ohci_0_app_irq12_i 199,10320
	#define TIEOFFINDEX_OF_USB20HOST0_ohci_0_app_io_hit_i 200,10388
	#define TIEOFFINDEX_OF_USB20HOST0_ss_hubsetup_min_i 201,10457
	#define TIEOFFINDEX_OF_USB20HOST0_app_start_clk_i 202,10524
	#define TIEOFFINDEX_OF_USB20HOST0_ohci_susp_lgcy_i 203,10589
	#define TIEOFFINDEX_OF_USB20HOST0_i_SIDDQ 204,10655
	#define TIEOFFINDEX_OF_USB20HOST0_i_VATESTENB 205,10712
	#define TIEOFFINDEX_OF_USB20HOST0_i_POR_ENB 206,10773
	#define TIEOFFINDEX_OF_USB20HOST0_i_POR 207,10832
	#define TIEOFFINDEX_OF_USB20HOST0_i_REFCLKSEL 208,10887
	#define TIEOFFINDEX_OF_USB20HOST0_i_FSEL 209,10948
	#define TIEOFFINDEX_OF_USB20HOST0_i_COMMONONN 210,11004
	#define TIEOFFINDEX_OF_USB20HOST0_i_RESREQIN 211,11065
	#define TIEOFFINDEX_OF_USB20HOST0_i_PORTRESET 212,11125
	#define TIEOFFINDEX_OF_USB20HOST0_i_OTGDISABLE 213,11186
	#define TIEOFFINDEX_OF_USB20HOST0_i_LOOPBACKENB 214,11248
	#define TIEOFFINDEX_OF_USB20HOST0_i_IDPULLUP 215,11311
	#define TIEOFFINDEX_OF_USB20HOST0_i_DRVVBUS 216,11371
	#define TIEOFFINDEX_OF_USB20HOST0_i_ADPCHRG 217,11430
	#define TIEOFFINDEX_OF_USB20HOST0_i_ADPDISCHRG 218,11489
	#define TIEOFFINDEX_OF_USB20HOST0_i_ADPPRBENB 219,11551
	#define TIEOFFINDEX_OF_USB20HOST0_i_VBUSVLDEXT 220,11612
	#define TIEOFFINDEX_OF_USB20HOST0_i_VBUSVLDEXTSEL 221,11674
	#define TIEOFFINDEX_OF_USB20HOST0_i_DPPULLDOWN 222,11739
	#define TIEOFFINDEX_OF_USB20HOST0_i_DMPULLDOWN 223,11801
	#define TIEOFFINDEX_OF_USB20HOST0_i_SUSPENDM_ENB 224,11863
	#define TIEOFFINDEX_OF_USB20HOST0_i_SUSPENDM 225,11927
	#define TIEOFFINDEX_OF_USB20HOST0_i_SLEEPM_ENB 226,11987
	#define TIEOFFINDEX_OF_USB20HOST0_i_SLEEPM 227,12049
	#define TIEOFFINDEX_OF_USB20HOST0_i_OPMODE_ENB 228,12107
	#define TIEOFFINDEX_OF_USB20HOST0_i_OPMODE 229,12169
	#define TIEOFFINDEX_OF_USB20HOST0_i_TERMSEL_ENB 230,12227
	#define TIEOFFINDEX_OF_USB20HOST0_i_TERMSEL 231,12290
	#define TIEOFFINDEX_OF_USB20HOST0_i_XCVRSEL_ENB 232,12349
	#define TIEOFFINDEX_OF_USB20HOST0_i_XCVRSEL 233,12412
	#define TIEOFFINDEX_OF_USB20HOST0_i_WORDINTERFACE_ENB 234,12471
	#define TIEOFFINDEX_OF_USB20HOST0_i_WORDINTERFACE 235,12540
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXBITSTUFFEN 236,12605
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXBITSTUFFENH 237,12669
	#define TIEOFFINDEX_OF_USB20HOST0_i_BYPASSDPDATA 238,12734
	#define TIEOFFINDEX_OF_USB20HOST0_i_BYPASSDMDATA 239,12798
	#define TIEOFFINDEX_OF_USB20HOST0_i_BYPASSDPEN 240,12862
	#define TIEOFFINDEX_OF_USB20HOST0_i_BYPASSDMEN 241,12924
	#define TIEOFFINDEX_OF_USB20HOST0_i_BYPASSSEL 242,12986
	#define TIEOFFINDEX_OF_USB20HOST0_i_COMPDISTUNE 243,13047
	#define TIEOFFINDEX_OF_USB20HOST0_i_SQRXTUNE 244,13110
	#define TIEOFFINDEX_OF_USB20HOST0_i_OTGTUNE 245,13170
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXHSXVTUNE 246,13229
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXFSLSTUNE 247,13291
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXVREFTUNE 248,13353
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXRISETUNE 249,13415
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXRESTUNE 250,13477
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXPREEMPAMPTUNE 251,13538
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXPREEMPPULSETUNE 252,13605
	#define TIEOFFINDEX_OF_USB20HOST0_i_CHRGSEL 253,13674
	#define TIEOFFINDEX_OF_USB20HOST0_i_VDATDETENB 254,13733
	#define TIEOFFINDEX_OF_USB20HOST0_i_VDATSRCENB 255,13795
	#define TIEOFFINDEX_OF_USB20HOST0_i_DCDENB 256,13857
	#define TIEOFFINDEX_OF_USB20HOST0_i_ACAENB 257,13915
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_MSTRXCVR 258,13973
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_SIDDQ 259,14038
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_POR_ENB 260,14100
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_POR 261,14164
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_REFCLKDIV 262,14224
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_REFCLKSEL 263,14290
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_COMMONONN 264,14356
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_PORTRESET 265,14422
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_LOOPBACKENB 266,14488
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_DPPULLDOWN 267,14556
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_DMPULLDOWN 268,14623
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_SUSPENDM_ENB 269,14690
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_SUSPENDM 270,14759
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_SLEEPM_ENB 271,14824
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_SLEEPM 272,14891
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_MSTRXOPU 273,14954
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_OPMODE_ENB 274,15019
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_OPMODE 275,15086
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_XCVRSELECT_ENB 276,15149
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_XCVRSELECT 277,15220
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_WORDINTERFACE_ENB 278,15287
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_WORDINTERFACE 279,15361
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_TXBITSTUFFEN 280,15431
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_TXBITSTUFFENH 281,15500
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_TXRPUTUNE 282,15570
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_TXRPDTUNE 283,15636
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_TXSRTUNE 284,15702
	#define TIEOFFINDEX_OF_USB20OTG0_i_nPowerDown 285,15767
	#define TIEOFFINDEX_OF_USB20OTG0_i_nSleep 286,15828
	#define TIEOFFINDEX_OF_USB20OTG0_i_NX_RF1_EMA 287,15885
	#define TIEOFFINDEX_OF_USB20OTG0_i_NX_RF1_EMAW 288,15946
	#define TIEOFFINDEX_OF_USB20OTG0_i_ss_scaledown_mode 289,16008
	#define TIEOFFINDEX_OF_USB20OTG0_i_gp_in 290,16076
	#define TIEOFFINDEX_OF_USB20OTG0_i_sof_count 291,16133
	#define TIEOFFINDEX_OF_USB20OTG0_i_sys_dma_done 292,16194
	#define TIEOFFINDEX_OF_USB20OTG0_i_if_select_hsic 293,16257
	#define TIEOFFINDEX_OF_USB20OTG0_i_nResetSync 294,16322
	#define TIEOFFINDEX_OF_USB20OTG0_i_nUtmiResetSync 295,16383
	#define TIEOFFINDEX_OF_USB20OTG0_i_SIDDQ 296,16448
	#define TIEOFFINDEX_OF_USB20OTG0_i_VATESTENB 297,16504
	#define TIEOFFINDEX_OF_USB20OTG0_i_POR_ENB 298,16564
	#define TIEOFFINDEX_OF_USB20OTG0_i_POR 299,16622
	#define TIEOFFINDEX_OF_USB20OTG0_i_REFCLKSEL 300,16676
	#define TIEOFFINDEX_OF_USB20OTG0_i_FSEL 301,16736
	#define TIEOFFINDEX_OF_USB20OTG0_i_COMMONONN 302,16791
	#define TIEOFFINDEX_OF_USB20OTG0_i_RESREQIN 303,16851
	#define TIEOFFINDEX_OF_USB20OTG0_i_PORTRESET 304,16910
	#define TIEOFFINDEX_OF_USB20OTG0_i_OTGDISABLE 305,16970
	#define TIEOFFINDEX_OF_USB20OTG0_i_LOOPBACKENB 306,17031
	#define TIEOFFINDEX_OF_USB20OTG0_i_IDPULLUP 307,17093
	#define TIEOFFINDEX_OF_USB20OTG0_i_DRVVBUS 308,17152
	#define TIEOFFINDEX_OF_USB20OTG0_i_ADPCHRG 309,17210
	#define TIEOFFINDEX_OF_USB20OTG0_i_ADPDISCHRG 310,17268
	#define TIEOFFINDEX_OF_USB20OTG0_i_ADPPRBENB 311,17329
	#define TIEOFFINDEX_OF_USB20OTG0_i_VBUSVLDEXT 312,17389
	#define TIEOFFINDEX_OF_USB20OTG0_i_VBUSVLDEXTSEL 313,17450
	#define TIEOFFINDEX_OF_USB20OTG0_i_DPPULLDOWN 314,17514
	#define TIEOFFINDEX_OF_USB20OTG0_i_DMPULLDOWN 315,17575
	#define TIEOFFINDEX_OF_USB20OTG0_i_SUSPENDM_ENB 316,17636
	#define TIEOFFINDEX_OF_USB20OTG0_i_SUSPENDM 317,17699
	#define TIEOFFINDEX_OF_USB20OTG0_i_SLEEPM_ENB 318,17758
	#define TIEOFFINDEX_OF_USB20OTG0_i_SLEEPM 319,17819
	#define TIEOFFINDEX_OF_USB20OTG0_i_OPMODE_ENB 320,17876
	#define TIEOFFINDEX_OF_USB20OTG0_i_OPMODE 321,17937
	#define TIEOFFINDEX_OF_USB20OTG0_i_TERMSEL_ENB 322,17994
	#define TIEOFFINDEX_OF_USB20OTG0_i_TERMSEL 323,18056
	#define TIEOFFINDEX_OF_USB20OTG0_i_XCVRSEL_ENB 324,18114
	#define TIEOFFINDEX_OF_USB20OTG0_i_XCVRSEL 325,18176
	#define TIEOFFINDEX_OF_USB20OTG0_i_WORDINTERFACE_ENB 326,18234
	#define TIEOFFINDEX_OF_USB20OTG0_i_WORDINTERFACE 327,18302
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXBITSTUFFEN 328,18366
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXBITSTUFFENH 329,18429
	#define TIEOFFINDEX_OF_USB20OTG0_i_BYPASSDPDATA 330,18493
	#define TIEOFFINDEX_OF_USB20OTG0_i_BYPASSDMDATA 331,18556
	#define TIEOFFINDEX_OF_USB20OTG0_i_BYPASSDPEN 332,18619
	#define TIEOFFINDEX_OF_USB20OTG0_i_BYPASSDMEN 333,18680
	#define TIEOFFINDEX_OF_USB20OTG0_i_BYPASSSEL 334,18741
	#define TIEOFFINDEX_OF_USB20OTG0_i_COMPDISTUNE 335,18801
	#define TIEOFFINDEX_OF_USB20OTG0_i_SQRXTUNE 336,18863
	#define TIEOFFINDEX_OF_USB20OTG0_i_OTGTUNE 337,18922
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXHSXVTUNE 338,18980
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXFSLSTUNE 339,19041
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXVREFTUNE 340,19102
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXRISETUNE 341,19163
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXRESTUNE 342,19224
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXPREEMPAMPTUNE 343,19284
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXPREEMPPULSETUNE 344,19350
	#define TIEOFFINDEX_OF_USB20OTG0_i_CHRGSEL 345,19418
	#define TIEOFFINDEX_OF_USB20OTG0_i_VDATDETENB 346,19476
	#define TIEOFFINDEX_OF_USB20OTG0_i_VDATSRCENB 347,19537
	#define TIEOFFINDEX_OF_USB20OTG0_i_DCDENB 348,19598
	#define TIEOFFINDEX_OF_USB20OTG0_i_ACAENB 349,19655
	#define TIEOFFINDEX_OF_USB20OTG0_i_IDPULLUP_ENB 350,19712
	#define TIEOFFINDEX_OF_USB20OTG0_i_DPPULLDOWN_ENB 351,19775
	#define TIEOFFINDEX_OF_USB20OTG0_i_DMPULLDOWN_ENB 352,19840
	#define TIEOFFINDEX_OF_USB20OTG0_i_DRVVBUS_ENB 353,19905
	#define TIEOFFINDEX_OF_USB20OTG0_i_LPMClkMuxCntrl 354,19967
	#define TIEOFFINDEX_OF_USB20OTG0_i_GLITCHLESSMUXCntrl 355,20032
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN00 356,20101
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP00 357,20159
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN01 358,20217
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP01 359,20275
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN02 360,20333
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP02 361,20392
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN03 362,20451
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP03 363,20509
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN04 364,20567
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP04 365,20625
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN05 366,20683
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP05 367,20741
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN06 368,20799
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP06 369,20857
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN07 370,20915
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP07 371,20974
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN08 372,21033
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP08 373,21091
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN09 374,21149
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP09 375,21207
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN10 376,21265
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP10 377,21324
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN11 378,21383
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP11 379,21441
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf2_EMAA 380,21499
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf2_EMAB 381,21561
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf2w_EMAA 382,21623
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf2w_EMAB 383,21686
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2_EMAA 384,21749
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2_EMAB 385,21811
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2_EMAWA 386,21873
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2_EMAWB 387,21936
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2w_EMAA 388,21999
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2w_EMAB 389,22062
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2w_EMAWA 390,22125
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2w_EMAWB 391,22189
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf1_EMA 392,22253
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf1_EMAW 393,22314
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf1w_EMA 394,22376
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf1w_EMAW 395,22438
	#define TIEOFFINDEX_OF_DWC_GMAC0_sbd_flowctrl_i 396,22501
	#define TIEOFFINDEX_OF_DWC_GMAC0_phy_intf_sel_i 397,22564
	#define TIEOFFINDEX_OF_DWC_GMAC0_i_NX_RF2_EMAA 398,22627
	#define TIEOFFINDEX_OF_DWC_GMAC0_i_NX_RF2_EMAB 399,22689
	#define TIEOFFINDEX_OF_MALI4000_NX_DPSRAM_1R1W_EMAA 400,22751
	#define TIEOFFINDEX_OF_MALI4000_NX_DPSRAM_1R1W_EMAB 401,22818
	#define TIEOFFINDEX_OF_MALI4000_NX_SPSRAM_EMA 402,22885
	#define TIEOFFINDEX_OF_MALI4000_NX_SPSRAM_EMAW 403,22946
	#define TIEOFFINDEX_OF_MALI4000_NX_SPSRAM_BW_EMA 404,23008
	#define TIEOFFINDEX_OF_MALI4000_NX_SPSRAM_BW_EMAW 405,23072
	#define TIEOFFINDEX_OF_MALI4000_PWRDNBYPASS 406,23137
	#define TIEOFFINDEX_OF_MALI4000_GP_NX_NPOWERDOWN 407,23196
	#define TIEOFFINDEX_OF_MALI4000_GP_NX_NSLEEP 408,23261
	#define TIEOFFINDEX_OF_MALI4000_L2_NX_NPOWERDOWN 409,23322
	#define TIEOFFINDEX_OF_MALI4000_L2_NX_NSLEEP 410,23386
	#define TIEOFFINDEX_OF_MALI4000_PP0_NX_NPOWERDOWN 411,23446
	#define TIEOFFINDEX_OF_MALI4000_PP0_NX_NSLEEP 412,23512
	#define TIEOFFINDEX_OF_MALI4000_PP1_NX_NPOWERDOWN 413,23574
	#define TIEOFFINDEX_OF_MALI4000_PP1_NX_NSLEEP 414,23640
	#define TIEOFFINDEX_OF_MALI4000_PP2_NX_NPOWERDOWN 415,23702
	#define TIEOFFINDEX_OF_MALI4000_PP2_NX_NSLEEP 416,23768
	#define TIEOFFINDEX_OF_MALI4000_PP3_NX_NPOWERDOWN 417,23830
	#define TIEOFFINDEX_OF_MALI4000_PP3_NX_NSLEEP 418,23896
	#define TIEOFFINDEX_OF_A3BM_AXI_PERI_BUS0_SYNCMODEREQm9 419,23958
	#define TIEOFFINDEX_OF_A3BM_AXI_PERI_BUS0_SYNCMODEREQm10 420,24030
	#define TIEOFFINDEX_OF_A3BM_AXI_PERI_BUS0_SYNCMODEREQm16 421,24103
	#define TIEOFFINDEX_OF_A3BM_AXI_TOP_MASTER_BUS0_REMAP 422,24176

prototype/module/nx_pmu.c,589
static	struct NX_PMU_RegisterSet *__g_pRegister __g_pRegister24,629
CBOOL	NX_PMU_Initialize(34,1049
U32		NX_PMU_GetNumberOfModule(54,1396
U32		NX_PMU_GetPhysicalAddress(70,1934
U32		NX_PMU_GetSizeOfRegisterSet(84,2386
void	NX_PMU_SetBaseAddress(99,2878
void*	NX_PMU_GetBaseAddress(115,3387
CBOOL	NX_PMU_OpenModule(130,3925
CBOOL	NX_PMU_CloseModule(145,4440
CBOOL	NX_PMU_CheckBusy(160,4957
CBOOL	NX_PMU_CanPowerDown(175,5520
void NX_PMU_SetPowerDown 181,5576
void NX_PMU_SetPowerUp 210,6598
CBOOL NX_PMU_GetPowerDownState 236,7607
U32 NX_PMU_GetNumberOfPowerDomain 245,7817

prototype/module/nx_deinterlace.h,2542
#define __NX_DEINTERLACE_H__18,620
    struct NX_DEINTERLACE_RegisterSet33,973
        volatile U32 MODE;36,1036
        volatile U32 INTENB;37,1123
        volatile U32 INTPEND;38,1213
        volatile U32 SRAMPORSLEEP;40,1305
        volatile U32 TSPARA;41,1407
        volatile U32 TMPARA;42,1500
        volatile U32 TIPARA;43,1596
        volatile U32 TPARA;44,1689
        volatile U32 BLENDPARA;45,1782
        volatile U32 LRMASK;46,1878
        volatile U32 CMDSTATE;50,2086
        volatile U32 CMDBUFADDR;51,2171
        volatile U32 SRCSIZE_Y;55,2361
        volatile U32 SRCADDRP_Y;56,2454
        volatile U32 SRCADDRC_Y;57,2553
        volatile U32 SRCADDRN_Y;58,2651
        volatile U32 SRCSTRD_Y;59,2746
        volatile U32 SRCCONT_Y;60,2842
        volatile U32 DESTADDRD_Y;62,3008
        volatile U32 DESTADDRF_Y;63,3101
        volatile U32 DESTSTRD_Y;64,3187
        volatile U32 RESERVED_3[RESERVED_367,3317
        volatile U32 CLKENB;68,3354
        volatile U32 RESERVED_4[RESERVED_471,3456
        volatile U32 SRCSIZE_CB;72,3493
        volatile U32 SRCADDRC_CB;73,3587
        volatile U32 SRCSTRD_CB;74,3686
        volatile U32 SRCCONT_CB;75,3783
        volatile U32 DESTADDRD_CB;77,3950
        volatile U32 DESTADDRF_CB;78,4044
        volatile U32 DESTSTRD_CB;79,4131
        volatile U32 RESERVED_6[RESERVED_681,4247
        volatile U32 SRCSIZE_CR;82,4284
        volatile U32 SRCADDRC_CR;83,4378
        volatile U32 SRCSTRD_CR;84,4477
        volatile U32 SRCCONT_CR;85,4574
        volatile U32 DESTADDRD_CR;87,4741
        volatile U32 DESTADDRF_CR;88,4835
        volatile U32 DESTSTRD_CR;89,4922
		NX_DEINTERLACE_INT_Y	95,5102
		NX_DEINTERLACE_INT_CB	96,5167
		NX_DEINTERLACE_INT_CR	97,5234
		NX_DEINTERLACE_INT_YCBCR	98,5301
		NX_DEINTERLACE_FIELD_EVEN	104,5425
		NX_DEINTERLACE_FIELD_EVEN		=	0UL,UL104,5425
		NX_DEINTERLACE_FIELD_ODD	105,5477
		NX_DEINTERLACE_FIELD_ODD		=	1UL	UL105,5477
	}	NX_DEINTERLACE_FIELD;107,5528
		NX_DEINTERLACE_BURST_8	112,5597
		NX_DEINTERLACE_BURST_8			=	0UL,UL112,5597
		NX_DEINTERLACE_BURST_4	113,5644
		NX_DEINTERLACE_BURST_4			=	1UL,UL113,5644
	}	NX_DEINTERLACE_BURST;115,5692
        NX_DEINTERLACE_DIR_DISABLE 120,5764
        NX_DEINTERLACE_DIR_ENABLE 121,5805
    }   NX_DEINTERLACE_DIR;123,5846
        NX_DEINTERLACE_BIT8 128,5931
        NX_DEINTERLACE_BIT16 129,5968
        NX_DEINTERLACE_BIT32 130,6005
        NX_DEINTERLACE_BIT64 131,6042
    }   NX_DEINTERLACE_BITWIDTH;133,6079

prototype/module/nx_pwm.h,1318
#define _NX_PWM_H22,805
#define NUMBER_OF_PWM_CHANNEL	37,1248
#define NX_PWM_INT	38,1280
struct NX_PWM_RegisterSet43,1504
	volatile U32 TCFG0	45,1532
	volatile U32 TCFG1	46,1662
	volatile U32 TCON 47,1776
	volatile U32 TCNTB0 48,1842
	volatile U32 TCMPB0 49,1915
	volatile U32 TCNTO0 50,1990
 	volatile U32 TCNTB1 51,2066
	volatile U32 TCMPB1 52,2140
	volatile U32 TCNTO1 53,2215
	volatile U32 TCNTB2 54,2291
	volatile U32 TCMPB2 55,2364
	volatile U32 TCNTO2 56,2439
	volatile U32 TCNTB3 57,2515
	volatile U32 TCMPB3 58,2588
	volatile U32 TCNTO3 59,2663
	volatile U32 TCNTB4 60,2739
	volatile U32 TCNTO4 61,2812
	volatile U32 TINT_CSTAT 62,2888
	NX_PWM_DIVIDSELECT_1	71,3167
	NX_PWM_DIVIDSELECT_1	= 0UL,UL71,3167
	NX_PWM_DIVIDSELECT_2	72,3196
	NX_PWM_DIVIDSELECT_2	= 1UL,UL72,3196
	NX_PWM_DIVIDSELECT_4	73,3225
	NX_PWM_DIVIDSELECT_4	= 2UL,UL73,3225
	NX_PWM_DIVIDSELECT_8	74,3254
	NX_PWM_DIVIDSELECT_8	= 3UL,UL74,3254
	NX_PWM_DIVIDSELECT_16 75,3283
	NX_PWM_DIVIDSELECT_16 	= 4UL,UL75,3283
	NX_PWM_DIVIDSELECT_TCLK	76,3314
	NX_PWM_DIVIDSELECT_TCLK	= 5ULUL76,3314
} NX_PWM_DIVIDSELECT;78,3346
	NX_PWM_LOADMODE_ONESHOT	82,3385
	NX_PWM_LOADMODE_ONESHOT		= 0UL,UL82,3385
	NX_PWM_LOADMODE_AUTORELOAD	83,3418
	NX_PWM_LOADMODE_AUTORELOAD	= 1ULUL83,3418
} NX_PWM_LOADMODE;84,3452

prototype/module/nx_wdt.c,1172
	struct NX_WDT_RegisterSet *pRegister;pRegister22,674
} __g_ModuleVariables[__g_ModuleVariables24,714
CBOOL	NX_WDT_Initialize(34,1139
U32		NX_WDT_GetNumberOfModule(58,1566
U32		NX_WDT_GetPhysicalAddress(71,1965
U32		NX_WDT_GetSizeOfRegisterSet(85,2358
void	NX_WDT_SetBaseAddress(97,2708
void*	NX_WDT_GetBaseAddress(111,3180
CBOOL	NX_WDT_OpenModule(125,3655
CBOOL	NX_WDT_CloseModule(149,4444
CBOOL	NX_WDT_CheckBusy(173,5184
CBOOL	NX_WDT_CanPowerDown(187,5668
U32 NX_WDT_GetResetNumber 199,5921
U32 NX_WDT_GetNumberOfReset(215,6321
U32		NX_WDT_GetInterruptNumber(229,6754
void	NX_WDT_SetInterruptEnable(250,7357
CBOOL	NX_WDT_GetInterruptEnable(280,8331
void	NX_WDT_ClearInterruptPending(298,8930
void	NX_WDT_SetPrescaler(321,9649
U8		NX_WDT_GetPrescaler(349,10407
void	NX_WDT_SetClockDivide(367,10957
NX_WDT_CLOCK_DIV	NX_WDT_GetClockDivide(396,11786
void	NX_WDT_SetEnable(414,12403
CBOOL		NX_WDT_GetEnable(442,13219
void	NX_WDT_SetResetEnable(460,13813
CBOOL		NX_WDT_GetResetEnable(488,14652
void	NX_WDT_SetReloadCount(505,15178
U16		NX_WDT_GetReloadCount(532,15972
void	NX_WDT_SetCurrentCount(549,16517
U16		NX_WDT_GetCurrentCount(576,17298

prototype/module/nx_ppm.c,1252
static	NX_PPM_RegisterSet *__g_pRegister[__g_pRegister20,606
void	NX_PPM_SetPPMEnable33,983
CBOOL	NX_PPM_GetPPMEnable 66,1633
void	NX_PPM_SetInputSignalPolarity89,2140
NX_PPM_INPUTPOL	NX_PPM_GetInputSignalPolarity(124,2920
CBOOL	NX_PPM_IsHighOverflow(148,3627
CBOOL	NX_PPM_IsLowOverflow(173,4282
U32		NX_PPM_GetPPMLowPeriodValue 195,4761
U32		NX_PPM_GetPPMHighPeriodValue 208,5160
CBOOL	NX_PPM_Initialize(228,5828
U32		NX_PPM_GetNumberOfModule(250,6304
U32		NX_PPM_GetSizeOfRegisterSet(264,6720
void	NX_PPM_SetBaseAddress(279,7173
void*	NX_PPM_GetBaseAddress(295,7734
U32		NX_PPM_GetPhysicalAddress(311,8279
CBOOL	NX_PPM_OpenModule(332,8935
CBOOL	NX_PPM_CloseModule(353,9665
CBOOL	NX_PPM_CheckBusy(373,10385
U32 NX_PPM_GetClockNumber 399,11091
U32 NX_PPM_GetResetNumber 416,11603
U32 	NX_PPM_GetInterruptNumber(437,12289
void	NX_PPM_SetInterruptEnable(457,13102
CBOOL	NX_PPM_GetInterruptEnable(494,14343
CBOOL	NX_PPM_GetInterruptPending(520,15343
void	NX_PPM_ClearInterruptPending(550,16361
void	NX_PPM_SetInterruptEnableAll(577,17310
CBOOL	NX_PPM_GetInterruptEnableAll(612,18478
CBOOL	NX_PPM_GetInterruptPendingAll(636,19353
void	NX_PPM_ClearInterruptPendingAll(664,20255
S32		NX_PPM_GetInterruptPendingNumber(690,21247

prototype/module/nx_spdiftx.c,3209
	struct NX_SPDIFTX_RegisterSet *pRegister;pRegister22,650
} __g_ModuleVariables[__g_ModuleVariables24,694
CBOOL	NX_SPDIFTX_Initialize(35,1158
U32		NX_SPDIFTX_GetNumberOfModule(59,1597
U32		NX_SPDIFTX_GetPhysicalAddress(72,2004
U32		NX_SPDIFTX_GetSizeOfRegisterSet(86,2409
void	NX_SPDIFTX_SetBaseAddress(98,2767
void*	NX_SPDIFTX_GetBaseAddress(112,3251
CBOOL	NX_SPDIFTX_OpenModule(126,3735
CBOOL	NX_SPDIFTX_CloseModule(162,5216
CBOOL	NX_SPDIFTX_CheckBusy(198,6477
CBOOL	NX_SPDIFTX_CanPowerDown(212,6969
U32 NX_SPDIFTX_GetNumberOfReset(224,7236
U32 NX_SPDIFTX_GetClockNumber 238,7724
U32 NX_SPDIFTX_GetResetNumber 256,8257
U32		NX_SPDIFTX_GetInterruptNumber(274,8829
void	NX_SPDIFTX_SetInterruptEnable(295,9464
CBOOL	NX_SPDIFTX_GetInterruptEnable(326,10519
CBOOL	NX_SPDIFTX_GetInterruptPending(345,11237
void	NX_SPDIFTX_ClearInterruptPending(363,11861
void	NX_SPDIFTX_SetInterruptEnableAll(387,12694
CBOOL	NX_SPDIFTX_GetInterruptEnableAll(415,13514
CBOOL	NX_SPDIFTX_GetInterruptPendingAll(438,14234
void	NX_SPDIFTX_ClearInterruptPendingAll(460,14829
U32		NX_SPDIFTX_GetInterruptPendingNumber(481,15555
U32		NX_SPDIFTX_GetDMAIndex(510,16407
U32		NX_SPDIFTX_GetDMABusWidth(520,16641
void	NX_SPDIFTX_SetMCLK(538,17129
NX_SPDIFTX_MCLK		NX_SPDIFTX_GetMCLK(566,17980
CBOOL	NX_SPDIFTX_GetClockDownReady(588,18623
void	NX_SPDIFTX_SetPowerOn(610,19284
CBOOL	NX_SPDIFTX_GetPowerOn(638,20081
CBOOL	NX_SPDIFTX_IsFIFOEmpty(665,20863
CBOOL	NX_SPDIFTX_IsFIFOFull(697,21612
U32		NX_SPDIFTX_GetFIFOLVL(729,22347
void	NX_SPDIFTX_SetTriggerLevel(753,23071
NX_SPDIFTX_TRIGGER_LEVEL  	NX_SPDIFTX_GetTriggerLevel(780,23965
void	NX_SPDIFTX_SetTransferMode(807,24835
NX_SPDIFTX_TRANSFER_MODE  	NX_SPDIFTX_GetTransferMode(834,25692
void	NX_SPDIFTX_SetEndianFormat(856,26449
NX_SPDIFTX_SWAP  NX_SPDIFTX_GetEndianFormat(883,27262
void	NX_SPDIFTX_SetUserData(906,28045
CBOOL  NX_SPDIFTX_GetUserData(933,28921
void	NX_SPDIFTX_SetSoftwareReset(957,29672
CBOOL  NX_SPDIFTX_GetSoftwareReset(984,30521
void	NX_SPDIFTX_SetMCLKSamplingSel(1006,31257
NX_SPIDFTX_MCLK_SAMPLE  NX_SPDIFTX_GetMCLKSamplingSel(1032,32094
void	NX_SPDIFTX_SetBitWidth(1054,32830
NX_SPDIFTX_DATA_BIT  NX_SPDIFTX_GetBitWidth(1080,33630
void	NX_SPDIFTX_SetTransferType(1102,34351
CBOOL  NX_SPDIFTX_GetTransferType(1128,35136
void	NX_SPDIFTX_SetSPDCLKCON(1147,35754
U32		NX_SPDIFTX_GetSPDCLKCON(1154,36017
void	NX_SPDIFTX_SetSPDCON(1162,36276
U32		NX_SPDIFTX_GetSPDCON(1169,36533
void	NX_SPDIFTX_SetSPDBSTAS(1177,36786
U32		NX_SPDIFTX_GetSPDBSTAS(1184,37047
void	NX_SPDIFTX_SetSPDCSTAS(1192,37304
U32		NX_SPDIFTX_GetSPDCSTAS(1199,37565
void	NX_SPDIFTX_SetSPDDAT(1207,37822
void	NX_SPDIFTX_SetSPDCNT(1215,38094
U32		NX_SPDIFTX_GetSPDBSTAS_SHD(1223,38353
U32		NX_SPDIFTX_GetSPDCNT_SHD(1231,38618
void	NX_SPDIFTX_SetUSERBIT1(1239,38879
U32		NX_SPDIFTX_GetUSERBIT1(1246,39137
void	NX_SPDIFTX_SetUSERBIT2(1254,39391
U32		NX_SPDIFTX_GetUSERBIT2(1261,39649
void	NX_SPDIFTX_SetUSERBIT3(1269,39903
U32		NX_SPDIFTX_GetUSERBIT3(1276,40161
U32		NX_SPDIFTX_GetUSERBIT1_SHD(1284,40415
U32		NX_SPDIFTX_GetUSERBIT2_SHD(1292,40677
U32		NX_SPDIFTX_GetUSERBIT3_SHD(1300,40939
U32		NX_SPDIFTX_GetVERSION_INFO(1308,41201
