Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Documents/git/CECS-341/Labs/Lab3 Control Unit/Lab3Project/t_controller_isim_beh.exe -prj D:/Documents/git/CECS-341/Labs/Lab3 Control Unit/Lab3Project/t_controller_beh.prj work.t_controller work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Documents/git/CECS-341/Labs/Lab3 Control Unit/Lab3Project/controller.v" into library work
Analyzing Verilog file "D:/Documents/git/CECS-341/Labs/Lab3 Control Unit/Lab3Project/testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module maindec
Compiling module aludec
Compiling module controller
Compiling module t_controller
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable D:/Documents/git/CECS-341/Labs/Lab3 Control Unit/Lab3Project/t_controller_isim_beh.exe
Fuse Memory Usage: 28096 KB
Fuse CPU Usage: 359 ms
