[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SignedPort/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 93
LIB: work
FILE: ${SURELOG_DIR}/tests/SignedPort/dut.sv
n<> u<92> t<Top_level_rule> c<1> l<2:1> el<8:1>
  n<> u<1> t<Null_rule> p<92> s<91> l<2:1> el<2:1>
  n<> u<91> t<Source_text> p<92> c<90> l<2:1> el<5:10>
    n<> u<90> t<Description> p<91> c<89> l<2:1> el<5:10>
      n<> u<89> t<Module_declaration> p<90> c<43> l<2:1> el<5:10>
        n<> u<43> t<Module_ansi_header> p<89> c<2> s<66> l<2:1> el<2:72>
          n<module> u<2> t<Module_keyword> p<43> s<3> l<2:1> el<2:7>
          n<dut> u<3> t<STRING_CONST> p<43> s<42> l<2:8> el<2:11>
          n<> u<42> t<List_of_port_declarations> p<43> c<22> l<2:12> el<2:71>
            n<> u<22> t<Ansi_port_declaration> p<42> c<20> s<41> l<2:13> el<2:39>
              n<> u<20> t<Net_port_header> p<22> c<4> s<21> l<2:13> el<2:37>
                n<> u<4> t<PortDir_Inp> p<20> s<19> l<2:13> el<2:18>
                n<> u<19> t<Net_port_type> p<20> c<18> l<2:19> el<2:37>
                  n<> u<18> t<Data_type_or_implicit> p<19> c<17> l<2:19> el<2:37>
                    n<> u<17> t<Data_type> p<18> c<5> l<2:19> el<2:37>
                      n<> u<5> t<IntVec_TypeLogic> p<17> s<6> l<2:19> el<2:24>
                      n<> u<6> t<Signing_Signed> p<17> s<16> l<2:25> el<2:31>
                      n<> u<16> t<Packed_dimension> p<17> c<15> l<2:32> el<2:37>
                        n<> u<15> t<Constant_range> p<16> c<10> l<2:33> el<2:36>
                          n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<2:33> el<2:34>
                            n<> u<9> t<Constant_primary> p<10> c<8> l<2:33> el<2:34>
                              n<> u<8> t<Primary_literal> p<9> c<7> l<2:33> el<2:34>
                                n<2> u<7> t<INT_CONST> p<8> l<2:33> el<2:34>
                          n<> u<14> t<Constant_expression> p<15> c<13> l<2:35> el<2:36>
                            n<> u<13> t<Constant_primary> p<14> c<12> l<2:35> el<2:36>
                              n<> u<12> t<Primary_literal> p<13> c<11> l<2:35> el<2:36>
                                n<0> u<11> t<INT_CONST> p<12> l<2:35> el<2:36>
              n<a> u<21> t<STRING_CONST> p<22> l<2:38> el<2:39>
            n<> u<41> t<Ansi_port_declaration> p<42> c<39> l<2:41> el<2:70>
              n<> u<39> t<Net_port_header> p<41> c<23> s<40> l<2:41> el<2:68>
                n<> u<23> t<PortDir_Out> p<39> s<38> l<2:41> el<2:47>
                n<> u<38> t<Net_port_type> p<39> c<37> l<2:48> el<2:68>
                  n<> u<37> t<Data_type_or_implicit> p<38> c<36> l<2:48> el<2:68>
                    n<> u<36> t<Data_type> p<37> c<24> l<2:48> el<2:68>
                      n<> u<24> t<IntVec_TypeLogic> p<36> s<25> l<2:48> el<2:53>
                      n<> u<25> t<Signing_Unsigned> p<36> s<35> l<2:54> el<2:62>
                      n<> u<35> t<Packed_dimension> p<36> c<34> l<2:63> el<2:68>
                        n<> u<34> t<Constant_range> p<35> c<29> l<2:64> el<2:67>
                          n<> u<29> t<Constant_expression> p<34> c<28> s<33> l<2:64> el<2:65>
                            n<> u<28> t<Constant_primary> p<29> c<27> l<2:64> el<2:65>
                              n<> u<27> t<Primary_literal> p<28> c<26> l<2:64> el<2:65>
                                n<2> u<26> t<INT_CONST> p<27> l<2:64> el<2:65>
                          n<> u<33> t<Constant_expression> p<34> c<32> l<2:66> el<2:67>
                            n<> u<32> t<Constant_primary> p<33> c<31> l<2:66> el<2:67>
                              n<> u<31> t<Primary_literal> p<32> c<30> l<2:66> el<2:67>
                                n<0> u<30> t<INT_CONST> p<31> l<2:66> el<2:67>
              n<b> u<40> t<STRING_CONST> p<41> l<2:69> el<2:70>
        n<> u<66> t<Non_port_module_item> p<89> c<65> s<87> l<3:3> el<3:24>
          n<> u<65> t<Module_or_generate_item> p<66> c<64> l<3:3> el<3:24>
            n<> u<64> t<Module_common_item> p<65> c<63> l<3:3> el<3:24>
              n<> u<63> t<Module_or_generate_item_declaration> p<64> c<62> l<3:3> el<3:24>
                n<> u<62> t<Package_or_generate_item_declaration> p<63> c<61> l<3:3> el<3:24>
                  n<> u<61> t<Data_declaration> p<62> c<60> l<3:3> el<3:24>
                    n<> u<60> t<Variable_declaration> p<61> c<56> l<3:3> el<3:24>
                      n<> u<56> t<Data_type> p<60> c<44> s<59> l<3:3> el<3:21>
                        n<> u<44> t<IntVec_TypeLogic> p<56> s<45> l<3:3> el<3:8>
                        n<> u<45> t<Signing_Signed> p<56> s<55> l<3:9> el<3:15>
                        n<> u<55> t<Packed_dimension> p<56> c<54> l<3:16> el<3:21>
                          n<> u<54> t<Constant_range> p<55> c<49> l<3:17> el<3:20>
                            n<> u<49> t<Constant_expression> p<54> c<48> s<53> l<3:17> el<3:18>
                              n<> u<48> t<Constant_primary> p<49> c<47> l<3:17> el<3:18>
                                n<> u<47> t<Primary_literal> p<48> c<46> l<3:17> el<3:18>
                                  n<2> u<46> t<INT_CONST> p<47> l<3:17> el<3:18>
                            n<> u<53> t<Constant_expression> p<54> c<52> l<3:19> el<3:20>
                              n<> u<52> t<Constant_primary> p<53> c<51> l<3:19> el<3:20>
                                n<> u<51> t<Primary_literal> p<52> c<50> l<3:19> el<3:20>
                                  n<0> u<50> t<INT_CONST> p<51> l<3:19> el<3:20>
                      n<> u<59> t<List_of_variable_decl_assignments> p<60> c<58> l<3:22> el<3:23>
                        n<> u<58> t<Variable_decl_assignment> p<59> c<57> l<3:22> el<3:23>
                          n<c> u<57> t<STRING_CONST> p<58> l<3:22> el<3:23>
        n<> u<87> t<Non_port_module_item> p<89> c<86> s<88> l<4:4> el<4:28>
          n<> u<86> t<Module_or_generate_item> p<87> c<85> l<4:4> el<4:28>
            n<> u<85> t<Module_common_item> p<86> c<84> l<4:4> el<4:28>
              n<> u<84> t<Continuous_assign> p<85> c<83> l<4:4> el<4:28>
                n<> u<83> t<List_of_net_assignments> p<84> c<82> l<4:11> el<4:27>
                  n<> u<82> t<Net_assignment> p<83> c<71> l<4:11> el<4:27>
                    n<> u<71> t<Net_lvalue> p<82> c<68> s<81> l<4:11> el<4:12>
                      n<> u<68> t<Ps_or_hierarchical_identifier> p<71> c<67> s<70> l<4:11> el<4:12>
                        n<b> u<67> t<STRING_CONST> p<68> l<4:11> el<4:12>
                      n<> u<70> t<Constant_select> p<71> c<69> l<4:13> el<4:13>
                        n<> u<69> t<Constant_bit_select> p<70> l<4:13> el<4:13>
                    n<> u<81> t<Expression> p<82> c<80> l<4:15> el<4:27>
                      n<> u<80> t<Primary> p<81> c<79> l<4:15> el<4:27>
                        n<> u<79> t<System_task> p<80> c<73> l<4:15> el<4:27>
                          n<> u<73> t<System_task_names> p<79> c<72> s<78> l<4:15> el<4:24>
                            n<$unsigned> u<72> t<STRING_CONST> p<73> l<4:16> el<4:24>
                          n<> u<78> t<List_of_arguments> p<79> c<77> l<4:25> el<4:26>
                            n<> u<77> t<Expression> p<78> c<76> l<4:25> el<4:26>
                              n<> u<76> t<Primary> p<77> c<75> l<4:25> el<4:26>
                                n<> u<75> t<Primary_literal> p<76> c<74> l<4:25> el<4:26>
                                  n<a> u<74> t<STRING_CONST> p<75> l<4:25> el<4:26>
        n<> u<88> t<ENDMODULE> p<89> l<5:1> el<5:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SignedPort/dut.sv:2:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SignedPort/dut.sv:2:1: Compile module "work@dut".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClassDefn                                              8
ClassTypespec                                          1
Constant                                              21
ContAssign                                             1
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
IODecl                                                11
IntTypespec                                            9
LogicNet                                               2
LogicTypespec                                          6
LogicVar                                               1
Module                                                 1
Package                                                1
Port                                                   2
Range                                                  8
RefObj                                                 2
RefTypespec                                           17
SysFuncCall                                            1
Task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SignedPort/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: (state), line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiImportTypespec:
    \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SignedPort/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedPort/dut.sv, line:2:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiVariables:
  \_LogicVar: (work@dut.c), line:3:22, endln:3:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedPort/dut.sv, line:2:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.c), line:3:3, endln:3:21
      |vpiParent:
      \_LogicVar: (work@dut.c), line:3:22, endln:3:23
      |vpiFullName:work@dut.c
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:21
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiSigned:1
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@dut.c), line:3:22, endln:3:23
  |vpiTypedef:
  \_LogicTypespec: , line:2:19, endln:2:37
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedPort/dut.sv, line:2:1, endln:5:10
    |vpiRange:
    \_Range: , line:2:32, endln:2:37
      |vpiParent:
      \_LogicTypespec: , line:2:19, endln:2:37
      |vpiLeftRange:
      \_Constant: , line:2:33, endln:2:34
        |vpiParent:
        \_Range: , line:2:32, endln:2:37
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:35, endln:2:36
        |vpiParent:
        \_Range: , line:2:32, endln:2:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:2:48, endln:2:68
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedPort/dut.sv, line:2:1, endln:5:10
    |vpiRange:
    \_Range: , line:2:63, endln:2:68
      |vpiParent:
      \_LogicTypespec: , line:2:48, endln:2:68
      |vpiLeftRange:
      \_Constant: , line:2:64, endln:2:65
        |vpiParent:
        \_Range: , line:2:63, endln:2:68
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:66, endln:2:67
        |vpiParent:
        \_Range: , line:2:63, endln:2:68
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:3:3, endln:3:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedPort/dut.sv, line:2:1, endln:5:10
    |vpiRange:
    \_Range: , line:3:16, endln:3:21
      |vpiParent:
      \_LogicTypespec: , line:3:3, endln:3:21
      |vpiLeftRange:
      \_Constant: , line:3:17, endln:3:18
        |vpiParent:
        \_Range: , line:3:16, endln:3:21
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:19, endln:3:20
        |vpiParent:
        \_Range: , line:3:16, endln:3:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:2:19, endln:2:37
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedPort/dut.sv, line:2:1, endln:5:10
    |vpiRange:
    \_Range: , line:2:32, endln:2:37
      |vpiParent:
      \_LogicTypespec: , line:2:19, endln:2:37
      |vpiLeftRange:
      \_Constant: , line:2:33, endln:2:34
        |vpiParent:
        \_Range: , line:2:32, endln:2:37
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:35, endln:2:36
        |vpiParent:
        \_Range: , line:2:32, endln:2:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:2:48, endln:2:68
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedPort/dut.sv, line:2:1, endln:5:10
    |vpiRange:
    \_Range: , line:2:63, endln:2:68
      |vpiParent:
      \_LogicTypespec: , line:2:48, endln:2:68
      |vpiLeftRange:
      \_Constant: , line:2:64, endln:2:65
        |vpiParent:
        \_Range: , line:2:63, endln:2:68
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:66, endln:2:67
        |vpiParent:
        \_Range: , line:2:63, endln:2:68
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:19, endln:2:37
  |vpiImportTypespec:
  \_LogicNet: (work@dut.a), line:2:38, endln:2:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedPort/dut.sv, line:2:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:2:19, endln:2:37
      |vpiParent:
      \_LogicNet: (work@dut.a), line:2:38, endln:2:39
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: , line:2:19, endln:2:37
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:36
    |vpiSigned:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:48, endln:2:68
  |vpiImportTypespec:
  \_LogicNet: (work@dut.b), line:2:69, endln:2:70
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedPort/dut.sv, line:2:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.b), line:2:48, endln:2:68
      |vpiParent:
      \_LogicNet: (work@dut.b), line:2:69, endln:2:70
      |vpiFullName:work@dut.b
      |vpiActual:
      \_LogicTypespec: , line:2:48, endln:2:68
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:3, endln:3:21
  |vpiImportTypespec:
  \_LogicVar: (work@dut.c), line:3:22, endln:3:23
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:19, endln:2:37
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:48, endln:2:68
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.a), line:2:38, endln:2:39
  |vpiNet:
  \_LogicNet: (work@dut.b), line:2:69, endln:2:70
  |vpiPort:
  \_Port: (a), line:2:38, endln:2:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedPort/dut.sv, line:2:1, endln:5:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:2:19, endln:2:24
      |vpiParent:
      \_Port: (a), line:2:38, endln:2:39
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: , line:2:19, endln:2:37
  |vpiPort:
  \_Port: (b), line:2:69, endln:2:70
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedPort/dut.sv, line:2:1, endln:5:10
    |vpiName:b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.b), line:2:48, endln:2:53
      |vpiParent:
      \_Port: (b), line:2:69, endln:2:70
      |vpiFullName:work@dut.b
      |vpiActual:
      \_LogicTypespec: , line:2:48, endln:2:68
  |vpiContAssign:
  \_ContAssign: , line:4:11, endln:4:27
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedPort/dut.sv, line:2:1, endln:5:10
    |vpiRhs:
    \_SysFuncCall: ($unsigned), line:4:15, endln:4:27
      |vpiParent:
      \_ContAssign: , line:4:11, endln:4:27
      |vpiArgument:
      \_RefObj: (work@dut.a), line:4:25, endln:4:26
        |vpiParent:
        \_SysFuncCall: ($unsigned), line:4:15, endln:4:27
        |vpiName:a
        |vpiFullName:work@dut.a
        |vpiActual:
        \_LogicNet: (work@dut.a), line:2:38, endln:2:39
      |vpiName:$unsigned
    |vpiLhs:
    \_RefObj: (work@dut.b), line:4:11, endln:4:12
      |vpiParent:
      \_ContAssign: , line:4:11, endln:4:27
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_LogicNet: (work@dut.b), line:2:69, endln:2:70
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
