<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Standard for High-Speed Test Access Port and On-Chip Distribution Architecture</title>
  <title type="main" format="text/plain">IEEE Standard for High-Speed Test Access Port and On-Chip Distribution Architecture</title>
  <uri type="src">https://ieeexplore.ieee.org/document/7995164</uri>
  <docidentifier type="IEEE">IEEE Std 1149.10-2017</docidentifier>
  <docidentifier type="ISBN">978-1-5044-3995-4</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.2017.7995164</docidentifier>
  <docnumber>1149.10-2017</docnumber>
  <date type="updated">
    <on>2017-08-18</on>
  </date>
  <date type="created">
    <on>2017</on>
  </date>
  <date type="published">
    <on>2017-07-28</on>
  </date>
  <date type="issued">
    <on>2017-05-18</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city/>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards, assembled multi-die packages, and the test of die internal circuits is defined in this standard. The circuitry includes a high-speed TAP (HSTAP) with a packet encoder/decoder and distribution architecture through which instructions and test data are communicated. The standard leverages the languages of IEEE Std 1149.1(TM) to describe and operate the on-chip circuits.</abstract>
  <abstract format="text/plain" language="en" script="Latn">Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards, assembled multi-die packages, and the test of die internal circuits is defined in this standard. The circuitry includes a high-speed TAP (HSTAP) with a packet encoder/decoder and distribution architecture through which instructions and test data are communicated. The standard leverages the languages of IEEE Std 1149.1™ to describe and operate the on-chip circuits.</abstract>
  <copyright>
    <from>2017</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <keyword>IEEE Standards</keyword>
  <keyword>Integrated circuits</keyword>
  <keyword>System-on-chip</keyword>
  <keyword>Maintenance engineering</keyword>
  <keyword>Printed circuits</keyword>
  <keyword>Boundary conditions</keyword>
  <keyword>3D-IC</keyword>
  <keyword>Boundary-Scan Description Language</keyword>
  <keyword>BSDL</keyword>
  <keyword>debug</keyword>
  <keyword>High Speed JTAG</keyword>
  <keyword>I2C</keyword>
  <keyword>IEEE 1149.1™</keyword>
  <keyword>PDL</keyword>
  <keyword>IEEE 1149.10™</keyword>
  <keyword>integrated circuit</keyword>
  <keyword>JTAG</keyword>
  <keyword>wafer</keyword>
  <keyword>Procedural Description Language</keyword>
  <keyword>SERDES</keyword>
  <keyword>SPI</keyword>
  <keyword>system level test</keyword>
</bibdata>