
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010638                       # Number of seconds simulated
sim_ticks                                 10637973993                       # Number of ticks simulated
final_tick                               538413350538                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 183931                       # Simulator instruction rate (inst/s)
host_op_rate                                   239470                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 249395                       # Simulator tick rate (ticks/s)
host_mem_usage                               67383936                       # Number of bytes of host memory used
host_seconds                                 42655.18                       # Real time elapsed on the host
sim_insts                                  7845615813                       # Number of instructions simulated
sim_ops                                   10214643500                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       175232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        88576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       187904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       302464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       188416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       107776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       187904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1379712                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           33536                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       452352                       # Number of bytes written to this memory
system.physmem.bytes_written::total            452352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1369                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          692                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1468                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2363                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1472                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          842                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1468                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10779                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3534                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3534                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       421133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16472309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       421133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8326397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       348939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17663514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     28432482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       336906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17711643                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10131252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       324874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17663514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               129696877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       421133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       421133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       348939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       336906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       324874                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3152480                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42522383                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42522383                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42522383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       421133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16472309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       421133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8326397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       348939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17663514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     28432482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       336906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17711643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10131252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       324874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17663514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              172219259                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068326                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1692387                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204482                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       871611                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          815347                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213916                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9308                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19950214                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11556219                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068326                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1029263                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2414076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         556448                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        548131                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221976                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23261762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.950998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20847686     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112578      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          179547      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242113      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248787      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210369      0.90%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          118997      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          175562      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1126123      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23261762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081077                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.452994                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19746590                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       753739                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2409559                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2788                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        349081                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340118                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14183858                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1512                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        349081                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19800452                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         143685                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       485795                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2359162                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       123582                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14178169                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         17908                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53230                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19784701                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65953683                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65953683                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153383                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2631303                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3514                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1826                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369391                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1330780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718540                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8471                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       254749                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14161133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13453578                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2035                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1560366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3728595                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23261762                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.578356                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.265485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17501618     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2423075     10.42%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1212052      5.21%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       867182      3.73%     94.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       688380      2.96%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       284027      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179444      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93338      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12646      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23261762                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2509     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8225     36.48%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11814     52.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11314849     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200021      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1220981      9.08%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716040      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13453578                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527369                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22548                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50193501                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15725080                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13247478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13476126                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        27314                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       216229                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9490                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        349081                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         114425                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12189                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14164677                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1330780                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718540                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1827                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114120                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233366                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13264117                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147370                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       189461                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1863339                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885158                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            715969                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519943                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13247591                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13247478                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7604352                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20494736                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519290                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371039                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305296                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1859381                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206807                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22912681                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.375487                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17808906     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2555578     11.15%     88.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       941132      4.11%     92.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       450032      1.96%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       413941      1.81%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       219252      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       169411      0.74%     98.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86564      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       267865      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22912681                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305296                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823601                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114551                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774541                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086908                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       267865                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36809428                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28678454                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2248968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.551072                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.551072                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.391992                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.391992                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59700813                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18454951                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13145361                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                25509898                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2001588                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1640982                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198127                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       818383                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          777922                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          204822                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8811                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19120110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11392789                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2001588                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       982744                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2503066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         567333                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1077373                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1180246                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       196840                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23066400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.950698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20563334     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          270948      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          313064      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          171391      0.74%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197822      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          109133      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           73671      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          194251      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1172786      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23066400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078463                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.446603                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18958576                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1242277                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2481438                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        20342                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        363766                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       324961                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2085                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13905969                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11136                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        363766                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18990188                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         357740                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       797282                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2471174                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        86241                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13896578                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         21346                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        40380                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19306358                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     64710111                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     64710111                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16417344                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2888957                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3636                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2036                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           232872                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1331352                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       724030                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19036                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       160467                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13871839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3646                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13086173                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18643                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1780046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4136024                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          424                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23066400                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.567326                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.258713                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17554215     76.10%     76.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2216628      9.61%     85.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1190950      5.16%     90.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       824572      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       720987      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       368146      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        90145      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57675      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        43082      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23066400                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3225     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12697     44.09%     55.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12878     44.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10949387     83.67%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204781      1.56%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1599      0.01%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1212742      9.27%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       717664      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13086173                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.512984                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              28800                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002201                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     49286189                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15655666                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12862565                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13114973                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        32937                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       242560                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        19156                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          799                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          165                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        363766                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         309914                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13886                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13875512                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         6867                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1331352                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       724030                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2037                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          137                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       113444                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226193                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12888574                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1137939                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       197599                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1855359                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1801883                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            717420                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.505238                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12862860                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12862565                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7646365                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20032882                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.504219                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381691                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9643242                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11831233                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2044362                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199148                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22702634                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.521139                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.338977                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17868921     78.71%     78.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2241508      9.87%     88.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       940436      4.14%     92.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       563406      2.48%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       390555      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       251976      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       132380      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       105361      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       208091      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22702634                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9643242                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11831233                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1793624                       # Number of memory references committed
system.switch_cpus1.commit.loads              1088775                       # Number of loads committed
system.switch_cpus1.commit.membars               1608                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1693163                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10666533                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       240750                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       208091                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            36370073                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           28115053                       # The number of ROB writes
system.switch_cpus1.timesIdled                 296303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2443498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9643242                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11831233                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9643242                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.645365                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.645365                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.378020                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.378020                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        58141083                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17848668                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12978142                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3218                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2279328                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1898064                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       209209                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       899091                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          834578                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          245001                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9789                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19858802                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12505379                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2279328                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1079579                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2606177                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         581459                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1017240                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1234363                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       200008                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23852563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.644231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.015337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21246386     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          159214      0.67%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          202106      0.85%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          321560      1.35%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          134148      0.56%     92.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          172067      0.72%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          201340      0.84%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           92445      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1323297      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23852563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089348                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.490201                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19742417                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1144930                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2593898                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1246                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        370065                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       346307                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      15282504                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1649                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        370065                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19762709                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          63934                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1025518                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2574871                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        55460                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      15188974                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          8066                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        38445                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     21217253                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     70634806                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     70634806                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17744085                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3473168                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3728                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1967                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           195580                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1421848                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       743434                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8258                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       168656                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14830476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3742                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14224154                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        14554                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1806193                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3682551                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          189                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23852563                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.596337                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.318209                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17822386     74.72%     74.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2753643     11.54%     86.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1121809      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       631590      2.65%     93.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       851780      3.57%     97.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       263319      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       258813      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       138254      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        10969      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23852563                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          98468     79.22%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         13083     10.53%     89.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12746     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11983043     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       194407      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1760      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1304214      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       740730      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14224154                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.557575                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             124297                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008738                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     52439722                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16640496                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13853566                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14348451                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        10520                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       268360                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10322                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        370065                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          48962                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         6231                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14834222                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        11071                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1421848                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       743434                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1968                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          5414                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124249                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       240888                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13976450                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1282728                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       247704                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2023370                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1976212                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            740642                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.547866                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13853638                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13853566                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8298165                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         22292160                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.543049                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372246                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10323530                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12721104                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2113178                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3553                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       210778                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23482498                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.541727                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.361416                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18097289     77.07%     77.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2729037     11.62%     88.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       992080      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       492498      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       451953      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       189956      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       187555      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        89549      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       252581      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23482498                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10323530                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12721104                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1886600                       # Number of memory references committed
system.switch_cpus2.commit.loads              1153488                       # Number of loads committed
system.switch_cpus2.commit.membars               1772                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1843862                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11453170                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       262691                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       252581                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            38064121                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           30038640                       # The number of ROB writes
system.switch_cpus2.timesIdled                 303392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1658167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10323530                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12721104                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10323530                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.471125                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.471125                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.404674                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.404674                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62891314                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19360269                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14136331                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3550                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1869863                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1672607                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       150738                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1263775                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1230208                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          109991                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4576                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19825957                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10631709                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1869863                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1340199                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2369688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         495906                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        449364                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1200975                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       147679                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22989363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.517122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.755358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20619675     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          364924      1.59%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          179608      0.78%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          359650      1.56%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          112051      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          334438      1.45%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           51487      0.22%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           84333      0.37%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          883197      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22989363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073297                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.416754                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19655256                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       624921                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2364798                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1960                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        342427                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       173702                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1927                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      11866700                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4572                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        342427                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19675418                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         390155                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       172109                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2344556                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        64691                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      11848966                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9326                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        48299                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     15499532                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     53661217                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     53661217                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12528307                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2971214                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1556                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          790                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           151979                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2163822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       339999                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3048                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        77287                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          11786622                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1558                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11021739                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7287                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2157111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4445970                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22989363                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.479428                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.091265                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18159460     78.99%     78.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1501288      6.53%     85.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1638769      7.13%     92.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       940319      4.09%     96.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       481469      2.09%     98.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       121188      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       140695      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3430      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2745      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22989363                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18143     57.38%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7392     23.38%     80.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6085     19.24%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8626814     78.27%     78.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        84714      0.77%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          768      0.01%     79.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1972663     17.90%     96.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       336780      3.06%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11021739                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.432043                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              31620                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002869                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     45071748                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     13945319                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     10739147                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11053359                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         8684                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       446304                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         8619                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        342427                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         319905                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7830                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     11788187                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          524                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2163822                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       339999                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          786                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4073                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          166                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       101298                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        58099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       159397                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     10882921                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1944290                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       138818                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2281028                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1655668                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            336738                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.426602                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              10741883                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             10739147                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6505867                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14075663                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.420966                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.462207                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8559400                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9614322                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2174289                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1546                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       149602                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22646936                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.424531                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.294913                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19079033     84.25%     84.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1393827      6.15%     90.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       903006      3.99%     94.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       282443      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       475160      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        91040      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        57870      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        52362      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       312195      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22646936                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8559400                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9614322                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2048897                       # Number of memory references committed
system.switch_cpus3.commit.loads              1717517                       # Number of loads committed
system.switch_cpus3.commit.membars                772                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1476971                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8395321                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       117963                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       312195                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            34123326                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           23919897                       # The number of ROB writes
system.switch_cpus3.timesIdled                 446700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2521367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8559400                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9614322                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8559400                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.980434                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.980434                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.335522                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.335522                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        50622606                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       13969955                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12639043                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1544                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1970380                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1612005                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       194767                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       807287                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          773246                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          201529                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8632                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19094709                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11180859                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1970380                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       974775                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2341398                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         568605                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        582608                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1176599                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       195992                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22388393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.610352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20046995     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          127881      0.57%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          198862      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          318678      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          131837      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          146964      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          156956      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          102503      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1157717      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22388393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077237                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.438281                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18916572                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       762510                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2333855                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         6069                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        369383                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       322484                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13653716                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1627                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        369383                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18947011                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         201097                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       476148                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2309900                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        84850                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13644075                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents         1807                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         23425                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        32035                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         4009                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     18938204                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     63466648                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     63466648                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16108467                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2829710                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3410                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1850                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           256862                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1303223                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       697821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        20935                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       160484                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13621949                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3420                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12867300                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        16696                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1761381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3980369                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          279                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22388393                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.574731                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.267645                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16964265     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2176578      9.72%     85.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1189343      5.31%     90.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       812669      3.63%     94.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       760063      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       216806      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       170894      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        57817      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        39958      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22388393                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3068     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          9621     39.42%     52.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        11715     48.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10780047     83.78%     83.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       203422      1.58%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1557      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1189066      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       693208      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12867300                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.504388                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              24404                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001897                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     48164093                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15386903                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12654855                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12891704                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        37133                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       239996                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        21824                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          812                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        369383                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         134758                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11890                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13625397                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6300                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1303223                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       697821                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1852                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          8832                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       112185                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       112632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       224817                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12679668                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1117144                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       187632                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1810055                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1783593                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            692911                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.497033                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12655043                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12654855                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7401543                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         19346788                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.496060                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382572                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9462233                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11598186                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2027273                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3141                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       198571                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22019010                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.526735                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.379439                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17309015     78.61%     78.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2282086     10.36%     88.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       888792      4.04%     93.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       477341      2.17%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       357651      1.62%     96.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       199425      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       124236      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       110364      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       270100      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22019010                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9462233                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11598186                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1739224                       # Number of memory references committed
system.switch_cpus4.commit.loads              1063227                       # Number of loads committed
system.switch_cpus4.commit.membars               1568                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1664786                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10450868                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       235605                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       270100                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35374304                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           27620334                       # The number of ROB writes
system.switch_cpus4.timesIdled                 310978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                3122337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9462233                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11598186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9462233                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.696058                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.696058                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.370912                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.370912                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        57169961                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17544091                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12728448                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3136                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1871784                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1674670                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       151086                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1265373                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1231823                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          110049                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4558                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19846813                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10641004                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1871784                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1341872                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2372651                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         496916                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        449010                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1202324                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       147939                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23013490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.517069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.755037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20640839     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          365194      1.59%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          180068      0.78%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          360375      1.57%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          112502      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          335326      1.46%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           51665      0.22%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           83684      0.36%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          883837      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23013490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073372                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.417119                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19675725                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       625049                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2367618                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2004                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        343093                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       173489                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1923                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      11877482                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4566                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        343093                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19696130                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         393231                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       169009                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2347210                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        64810                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      11859219                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9288                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        48442                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     15512831                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     53708185                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     53708185                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12534616                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2978205                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1565                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          799                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           152442                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2165843                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       340295                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3021                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        77555                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          11796448                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1570                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         11028880                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7330                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2161650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4456845                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23013490                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.479235                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.090906                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18180147     79.00%     79.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1501354      6.52%     85.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1640850      7.13%     92.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       942156      4.09%     96.75% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       481236      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       120897      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       140765      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3341      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2744      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23013490                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          18162     57.40%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7395     23.37%     80.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6084     19.23%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8632495     78.27%     78.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        84678      0.77%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          768      0.01%     79.05% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.05% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.05% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1973953     17.90%     96.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       336986      3.06%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      11028880                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.432323                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              31641                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002869                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     45110221                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     13959699                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     10745846                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      11060521                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8787                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       446747                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         8870                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        343093                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         322590                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         7815                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     11798027                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          865                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2165843                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       340295                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          796                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4012                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          162                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       101634                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        58204                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       159838                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     10889358                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1945762                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       139522                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2282700                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1656758                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            336938                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.426854                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              10748647                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             10745846                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6509658                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14081881                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.421228                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.462272                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8564636                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9619643                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2178818                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       149954                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22670397                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.424326                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.294716                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     19100842     84.25%     84.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1394337      6.15%     90.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       903229      3.98%     94.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       282824      1.25%     95.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       475787      2.10%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        90670      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        57749      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        52288      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       312671      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22670397                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8564636                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9619643                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2050517                       # Number of memory references committed
system.switch_cpus5.commit.loads              1719092                       # Number of loads committed
system.switch_cpus5.commit.membars                772                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1477805                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8399838                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       117976                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       312671                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            34156161                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           23940273                       # The number of ROB writes
system.switch_cpus5.timesIdled                 447336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2497240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8564636                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9619643                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8564636                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.978612                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.978612                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.335727                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.335727                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        50654579                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       13977623                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12650266                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1548                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2067873                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1692083                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       204431                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       873550                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          814807                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          214035                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9307                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19942266                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11557756                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2067873                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1028842                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2414196                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         556987                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        556009                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1221542                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       204381                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23262399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.951164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20848203     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          112873      0.49%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          179659      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          241662      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          249186      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          210430      0.90%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          117792      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          175617      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1126977      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23262399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081059                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.453055                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19738466                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       761832                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2409728                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2699                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        349669                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       339978                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14184739                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1512                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        349669                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19792803                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         145590                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       491684                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2358730                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       123918                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14178331                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         18076                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        53301                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19784822                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     65956189                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     65956189                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17141576                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2643231                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3531                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1843                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           370274                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1330767                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       718491                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8562                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       211894                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14159759                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3541                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13448265                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1999                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1568947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3746633                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          146                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23262399                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.578112                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.267571                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17537454     75.39%     75.39% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2382160     10.24%     85.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1199739      5.16%     90.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       879321      3.78%     94.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       694681      2.99%     97.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       283254      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       179534      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        93582      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        12674      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23262399                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2462     10.94%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          8232     36.59%     47.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11807     52.47%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11309929     84.10%     84.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       199914      1.49%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1686      0.01%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1220706      9.08%     94.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       716030      5.32%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13448265                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.527161                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              22501                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001673                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     50183428                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15732308                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13241483                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13470766                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        26815                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       216955                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         9907                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        349669                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         116112                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        11957                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14163326                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         4919                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1330767                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       718491                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1845                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         10045                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       118879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       114519                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       233398                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13258490                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1147382                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       189774                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1863354                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1883989                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            715972                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.519722                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13241599                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13241483                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7601894                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20486320                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.519055                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371072                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9993132                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12296914                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1866408                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3395                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       206759                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22912730                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.536685                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379901                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17840151     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2526475     11.03%     88.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       942918      4.12%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       450552      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       396330      1.73%     96.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       218683      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       180230      0.79%     98.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        86296      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       271095      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22912730                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9993132                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12296914                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1822396                       # Number of memory references committed
system.switch_cpus6.commit.loads              1113812                       # Number of loads committed
system.switch_cpus6.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1773356                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11079347                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       253269                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       271095                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36804892                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           28676336                       # The number of ROB writes
system.switch_cpus6.timesIdled                 304094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2248331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9993132                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12296914                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9993132                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.552826                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.552826                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.391723                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.391723                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        59676232                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18446847                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13146716                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3392                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus7.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1869071                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1672353                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       150123                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      1263950                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         1229882                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          109691                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4546                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19806786                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10625655                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1869071                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1339573                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2368746                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         494232                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        458034                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1199418                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       146993                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22976855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.517091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.755233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20608109     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          365026      1.59%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          179525      0.78%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          359878      1.57%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          111645      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          334524      1.46%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           51659      0.22%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           83653      0.36%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          882836      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22976855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.073266                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.416517                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19636450                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       633296                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2363692                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2042                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        341374                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       173309                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1915                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      11859212                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         4526                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        341374                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19656732                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         395789                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       174821                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2343423                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        64709                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      11840869                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          9315                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        48353                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     15490751                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     53621896                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     53621896                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     12523479                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2967272                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1561                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          794                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           153139                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      2161742                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       339768                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3050                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        77251                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          11777786                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1565                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         11013287                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7236                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2151920                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4437195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22976855                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.479321                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.090953                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18150170     78.99%     78.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1498786      6.52%     85.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1639531      7.14%     92.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       941146      4.10%     96.75% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       479851      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       120483      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       140777      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3368      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         2743      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22976855                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          18129     57.36%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          7394     23.39%     80.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         6085     19.25%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8620226     78.27%     78.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        84675      0.77%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          768      0.01%     79.05% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.05% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.05% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1971077     17.90%     96.94% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       336541      3.06%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      11013287                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.431712                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              31608                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002870                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     45042273                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     13931304                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     10731716                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      11044895                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         8904                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       444541                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         8580                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        341374                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         325653                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         7793                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     11779362                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          838                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      2161742                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       339768                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          792                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          4008                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          162                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       100935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        57936                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       158871                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     10874877                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1943242                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       138410                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2279743                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1654835                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            336501                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.426286                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              10734343                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             10731716                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6501529                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14058237                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.420675                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.462471                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8556603                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      9610841                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2168963                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1547                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       149003                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22635481                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.424592                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.295167                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     19069401     84.25%     84.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1392779      6.15%     90.40% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       902729      3.99%     94.39% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       282657      1.25%     95.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       474869      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        90480      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        57788      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        52195      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       312583      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22635481                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8556603                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       9610841                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2048389                       # Number of memory references committed
system.switch_cpus7.commit.loads              1717201                       # Number of loads committed
system.switch_cpus7.commit.membars                772                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1476465                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          8392178                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       117885                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       312583                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            34102676                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           23901235                       # The number of ROB writes
system.switch_cpus7.timesIdled                 445802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2533875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8556603                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              9610841                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8556603                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.981409                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.981409                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.335412                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.335412                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        50586406                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       13960208                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12632390                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1546                       # number of misc regfile writes
system.l20.replacements                           879                       # number of replacements
system.l20.tagsinuse                      4095.403393                       # Cycle average of tags in use
system.l20.total_refs                          266212                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4975                       # Sample count of references to valid blocks.
system.l20.avg_refs                         53.509950                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.361914                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.700198                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   386.527648                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3600.813633                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007251                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094367                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.879105                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999854                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3189                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3191                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l20.Writeback_hits::total                  985                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3204                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3206                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3204                       # number of overall hits
system.l20.overall_hits::total                   3206                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          844                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  880                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          844                       # number of demand (read+write) misses
system.l20.demand_misses::total                   880                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          844                       # number of overall misses
system.l20.overall_misses::total                  880                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     34512976                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    389977093                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      424490069                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     34512976                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    389977093                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       424490069                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     34512976                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    389977093                       # number of overall miss cycles
system.l20.overall_miss_latency::total      424490069                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4033                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4071                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4048                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4086                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4048                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4086                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.209273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.216163                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.208498                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.215370                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.208498                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.215370                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 958693.777778                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 462058.167062                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 482375.078409                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 958693.777778                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 462058.167062                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 482375.078409                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 958693.777778                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 462058.167062                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 482375.078409                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 476                       # number of writebacks
system.l20.writebacks::total                      476                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          843                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             879                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          843                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              879                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          843                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             879                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     31927183                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    328870830                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    360798013                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     31927183                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    328870830                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    360798013                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     31927183                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    328870830                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    360798013                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.209026                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.215917                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.208251                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.215125                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.208251                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.215125                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 886866.194444                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 390119.608541                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 410464.178612                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 886866.194444                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 390119.608541                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 410464.178612                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 886866.194444                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 390119.608541                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 410464.178612                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1405                       # number of replacements
system.l21.tagsinuse                      4095.381013                       # Cycle average of tags in use
system.l21.total_refs                          347350                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5500                       # Sample count of references to valid blocks.
system.l21.avg_refs                         63.154545                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          147.514502                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    27.312156                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   700.061842                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3220.492513                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.036014                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006668                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.170914                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.786253                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4109                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4110                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2361                       # number of Writeback hits
system.l21.Writeback_hits::total                 2361                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4124                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4125                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4124                       # number of overall hits
system.l21.overall_hits::total                   4125                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1367                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1402                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1370                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1405                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1370                       # number of overall misses
system.l21.overall_misses::total                 1405                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     28838639                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    681877278                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      710715917                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1518422                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1518422                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     28838639                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    683395700                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       712234339                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     28838639                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    683395700                       # number of overall miss cycles
system.l21.overall_miss_latency::total      712234339                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5476                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5512                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2361                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2361                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5494                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5530                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5494                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5530                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.249635                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.254354                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.166667                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.166667                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.249363                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.254069                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.249363                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.254069                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 823961.114286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 498812.931968                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 506930.040656                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 506140.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 506140.666667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 823961.114286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 498828.978102                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 506928.355160                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 823961.114286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 498828.978102                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 506928.355160                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 888                       # number of writebacks
system.l21.writebacks::total                      888                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1367                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1402                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1370                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1405                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1370                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1405                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     26310039                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    583254682                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    609564721                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1301522                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1301522                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     26310039                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    584556204                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    610866243                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     26310039                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    584556204                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    610866243                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.249635                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.254354                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.249363                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.254069                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.249363                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.254069                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 751715.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 426667.653255                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 434782.254636                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 433840.666667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 433840.666667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 751715.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 426683.360584                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 434780.244128                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 751715.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 426683.360584                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 434780.244128                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           727                       # number of replacements
system.l22.tagsinuse                      4095.526653                       # Cycle average of tags in use
system.l22.total_refs                          253947                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4821                       # Sample count of references to valid blocks.
system.l22.avg_refs                         52.675171                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          122.526653                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    29.875725                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   343.655597                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3599.468679                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.029914                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007294                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.083900                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.878777                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999884                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3073                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3075                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             998                       # number of Writeback hits
system.l22.Writeback_hits::total                  998                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           14                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3087                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3089                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3087                       # number of overall hits
system.l22.overall_hits::total                   3089                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          692                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  727                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          692                       # number of demand (read+write) misses
system.l22.demand_misses::total                   727                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          692                       # number of overall misses
system.l22.overall_misses::total                  727                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     43752529                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    313829679                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      357582208                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     43752529                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    313829679                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       357582208                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     43752529                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    313829679                       # number of overall miss cycles
system.l22.overall_miss_latency::total      357582208                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3765                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3802                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          998                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              998                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           14                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3779                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3816                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3779                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3816                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.183798                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.191215                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.183117                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.190514                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.183117                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.190514                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1250072.257143                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 453511.096821                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 491859.983494                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1250072.257143                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 453511.096821                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 491859.983494                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1250072.257143                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 453511.096821                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 491859.983494                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 435                       # number of writebacks
system.l22.writebacks::total                      435                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          692                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             727                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          692                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              727                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          692                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             727                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     41239529                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    264144079                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    305383608                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     41239529                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    264144079                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    305383608                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     41239529                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    264144079                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    305383608                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.183798                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.191215                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.183117                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.190514                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.183117                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.190514                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1178272.257143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 381711.096821                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 420059.983494                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1178272.257143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 381711.096821                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 420059.983494                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1178272.257143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 381711.096821                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 420059.983494                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1497                       # number of replacements
system.l23.tagsinuse                      4095.869750                       # Cycle average of tags in use
system.l23.total_refs                          180813                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5593                       # Sample count of references to valid blocks.
system.l23.avg_refs                         32.328446                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.841834                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    24.938662                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   686.240481                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3330.848773                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.013145                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006089                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.167539                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.813196                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999968                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3950                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3951                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             693                       # number of Writeback hits
system.l23.Writeback_hits::total                  693                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3956                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3957                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3956                       # number of overall hits
system.l23.overall_hits::total                   3957                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           29                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1468                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1497                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           29                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1468                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1497                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           29                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1468                       # number of overall misses
system.l23.overall_misses::total                 1497                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     29653969                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    641176509                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      670830478                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     29653969                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    641176509                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       670830478                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     29653969                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    641176509                       # number of overall miss cycles
system.l23.overall_miss_latency::total      670830478                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           30                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5418                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5448                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          693                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              693                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           30                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5424                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5454                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           30                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5424                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5454                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.270949                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.274780                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.270649                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.274477                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.270649                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.274477                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1022550.655172                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 436768.739101                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 448116.551770                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1022550.655172                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 436768.739101                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 448116.551770                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1022550.655172                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 436768.739101                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 448116.551770                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 249                       # number of writebacks
system.l23.writebacks::total                      249                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1468                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1497                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1468                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1497                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1468                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1497                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     27569484                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    535715782                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    563285266                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     27569484                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    535715782                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    563285266                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     27569484                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    535715782                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    563285266                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.270949                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.274780                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.270649                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.274477                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.270649                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.274477                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 950671.862069                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 364929.006812                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 376276.062792                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 950671.862069                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 364929.006812                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 376276.062792                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 950671.862069                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 364929.006812                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 376276.062792                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          2399                       # number of replacements
system.l24.tagsinuse                      4095.548912                       # Cycle average of tags in use
system.l24.total_refs                          324713                       # Total number of references to valid blocks.
system.l24.sampled_refs                          6495                       # Sample count of references to valid blocks.
system.l24.avg_refs                         49.994303                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           36.990444                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    28.585943                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   920.825990                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3109.146535                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.009031                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006979                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.224811                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.759069                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999890                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4556                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4557                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1433                       # number of Writeback hits
system.l24.Writeback_hits::total                 1433                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           14                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4570                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4571                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4570                       # number of overall hits
system.l24.overall_hits::total                   4571                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         2362                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 2398                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         2363                       # number of demand (read+write) misses
system.l24.demand_misses::total                  2399                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         2363                       # number of overall misses
system.l24.overall_misses::total                 2399                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     30125733                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   1241031372                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     1271157105                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data       350162                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total       350162                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     30125733                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   1241381534                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      1271507267                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     30125733                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   1241381534                       # number of overall miss cycles
system.l24.overall_miss_latency::total     1271507267                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         6918                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               6955                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1433                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1433                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         6933                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                6970                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         6933                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               6970                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.341428                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.344788                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.066667                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.340834                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.344189                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.340834                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.344189                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 836825.916667                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 525415.483489                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 530090.535863                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       350162                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       350162                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 836825.916667                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 525341.317816                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 530015.534389                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 836825.916667                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 525341.317816                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 530015.534389                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 513                       # number of writebacks
system.l24.writebacks::total                      513                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         2362                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            2398                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            1                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         2363                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             2399                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         2363                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            2399                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     27540933                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   1071377086                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   1098918019                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data       278362                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total       278362                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     27540933                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   1071655448                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   1099196381                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     27540933                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   1071655448                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   1099196381                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.341428                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.344788                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.340834                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.344189                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.340834                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.344189                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 765025.916667                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 453588.944115                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 458264.394912                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       278362                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       278362                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 765025.916667                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 453514.789674                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 458189.404335                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 765025.916667                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 453514.789674                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 458189.404335                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1500                       # number of replacements
system.l25.tagsinuse                      4095.848071                       # Cycle average of tags in use
system.l25.total_refs                          180798                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5596                       # Sample count of references to valid blocks.
system.l25.avg_refs                         32.308435                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           53.843733                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    24.095969                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   687.647865                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3330.260505                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.013145                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005883                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.167883                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.813052                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999963                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3938                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3939                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             690                       # number of Writeback hits
system.l25.Writeback_hits::total                  690                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3944                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3945                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3944                       # number of overall hits
system.l25.overall_hits::total                   3945                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           28                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         1472                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1500                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           28                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         1472                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1500                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           28                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         1472                       # number of overall misses
system.l25.overall_misses::total                 1500                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     27782594                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    629777820                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      657560414                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     27782594                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    629777820                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       657560414                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     27782594                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    629777820                       # number of overall miss cycles
system.l25.overall_miss_latency::total      657560414                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           29                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         5410                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               5439                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          690                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              690                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           29                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         5416                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                5445                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           29                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         5416                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               5445                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.272089                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.275786                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.271787                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.275482                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.271787                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.275482                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 992235.500000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 427838.192935                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 438373.609333                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 992235.500000                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 427838.192935                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 438373.609333                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 992235.500000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 427838.192935                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 438373.609333                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 249                       # number of writebacks
system.l25.writebacks::total                      249                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         1472                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1500                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         1472                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1500                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         1472                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1500                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     25772194                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    524066515                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    549838709                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     25772194                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    524066515                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    549838709                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     25772194                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    524066515                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    549838709                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.272089                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.275786                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.271787                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.275482                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.271787                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.275482                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 920435.500000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 356023.447690                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 366559.139333                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 920435.500000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 356023.447690                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 366559.139333                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 920435.500000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 356023.447690                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 366559.139333                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           878                       # number of replacements
system.l26.tagsinuse                      4095.403261                       # Cycle average of tags in use
system.l26.total_refs                          266209                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4974                       # Sample count of references to valid blocks.
system.l26.avg_refs                         53.520105                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.361519                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    29.700109                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   385.371213                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3601.970419                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019131                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007251                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.094085                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.879387                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999854                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3186                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3188                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l26.Writeback_hits::total                  985                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3201                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3203                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3201                       # number of overall hits
system.l26.overall_hits::total                   3203                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          843                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  879                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          843                       # number of demand (read+write) misses
system.l26.demand_misses::total                   879                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          843                       # number of overall misses
system.l26.overall_misses::total                  879                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     31195826                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    393765922                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      424961748                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     31195826                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    393765922                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       424961748                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     31195826                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    393765922                       # number of overall miss cycles
system.l26.overall_miss_latency::total      424961748                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         4029                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               4067                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         4044                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                4082                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         4044                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               4082                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.209233                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.216130                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.208457                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.215336                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.208457                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.215336                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 866550.722222                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 467100.737841                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 483460.464164                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 866550.722222                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 467100.737841                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 483460.464164                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 866550.722222                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 467100.737841                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 483460.464164                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 475                       # number of writebacks
system.l26.writebacks::total                      475                       # number of writebacks
system.l26.ReadReq_mshr_hits::switch_cpus6.data            1                       # number of ReadReq MSHR hits
system.l26.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l26.demand_mshr_hits::switch_cpus6.data            1                       # number of demand (read+write) MSHR hits
system.l26.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l26.overall_mshr_hits::switch_cpus6.data            1                       # number of overall MSHR hits
system.l26.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          842                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             878                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          842                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              878                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          842                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             878                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     28608201                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    332541917                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    361150118                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     28608201                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    332541917                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    361150118                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     28608201                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    332541917                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    361150118                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.208985                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.215884                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.208210                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.215091                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.208210                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.215091                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 794672.250000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 394942.894299                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 411332.708428                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 794672.250000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 394942.894299                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 411332.708428                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 794672.250000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 394942.894299                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 411332.708428                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1495                       # number of replacements
system.l27.tagsinuse                      4095.867622                       # Cycle average of tags in use
system.l27.total_refs                          180806                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5591                       # Sample count of references to valid blocks.
system.l27.avg_refs                         32.338759                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           53.841020                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    23.684897                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   686.442584                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3331.899120                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.013145                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005782                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.167589                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.813452                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999968                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3944                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3945                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             692                       # number of Writeback hits
system.l27.Writeback_hits::total                  692                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            6                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3950                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3951                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3950                       # number of overall hits
system.l27.overall_hits::total                   3951                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         1468                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1495                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         1468                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1495                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         1468                       # number of overall misses
system.l27.overall_misses::total                 1495                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     22813342                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    653281978                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      676095320                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     22813342                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    653281978                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       676095320                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     22813342                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    653281978                       # number of overall miss cycles
system.l27.overall_miss_latency::total      676095320                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         5412                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               5440                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          692                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              692                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            6                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         5418                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                5446                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         5418                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               5446                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.271249                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.274816                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.270949                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.274513                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.270949                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.274513                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 844938.592593                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 445014.971390                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 452237.672241                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 844938.592593                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 445014.971390                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 452237.672241                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 844938.592593                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 445014.971390                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 452237.672241                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 249                       # number of writebacks
system.l27.writebacks::total                      249                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         1468                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1495                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         1468                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1495                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         1468                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1495                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     20874742                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    547827068                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    568701810                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     20874742                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    547827068                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    568701810                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     20874742                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    547827068                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    568701810                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.271249                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.274816                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.270949                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.274513                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.270949                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.274513                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 773138.592593                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 373179.201635                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 380402.548495                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 773138.592593                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 373179.201635                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 380402.548495                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 773138.592593                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 373179.201635                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 380402.548495                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.147757                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230023                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1951715.444444                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    31.147757                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.049916                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811134                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221927                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221927                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221927                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221927                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221927                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221927                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     43461513                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43461513                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     43461513                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43461513                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     43461513                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43461513                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221976                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221976                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221976                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221976                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 886969.653061                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 886969.653061                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 886969.653061                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 886969.653061                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 886969.653061                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 886969.653061                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     34991177                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34991177                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     34991177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34991177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     34991177                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34991177                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 920820.447368                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 920820.447368                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4048                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152642937                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4304                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35465.366403                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.963358                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.036642                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.863138                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.136862                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       839337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         839337                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705704                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1806                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1545041                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1545041                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1545041                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1545041                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12926                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12926                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13012                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13012                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13012                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13012                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2375628668                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2375628668                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7010526                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7010526                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2382639194                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2382639194                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2382639194                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2382639194                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       852263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       852263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1558053                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1558053                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1558053                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1558053                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015167                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015167                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008351                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008351                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008351                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008351                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 183786.838001                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 183786.838001                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81517.744186                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81517.744186                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 183110.912542                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 183110.912542                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 183110.912542                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 183110.912542                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu0.dcache.writebacks::total              985                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8893                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8893                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8964                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8964                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8964                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8964                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    604649310                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    604649310                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       971994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       971994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    605621304                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    605621304                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    605621304                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    605621304                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149925.442599                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 149925.442599                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64799.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64799.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 149610.005929                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 149610.005929                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 149610.005929                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 149610.005929                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.451182                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002504347                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1935336.577220                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    28.451182                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.045595                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818031                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1180196                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1180196                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1180196                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1180196                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1180196                       # number of overall hits
system.cpu1.icache.overall_hits::total        1180196                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     44182886                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     44182886                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     44182886                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     44182886                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     44182886                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     44182886                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1180246                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1180246                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1180246                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1180246                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1180246                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1180246                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 883657.720000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 883657.720000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 883657.720000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 883657.720000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 883657.720000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 883657.720000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     29194519                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     29194519                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     29194519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     29194519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     29194519                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     29194519                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 810958.861111                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 810958.861111                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 810958.861111                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 810958.861111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 810958.861111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 810958.861111                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5493                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158523396                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5749                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27574.081753                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.702201                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.297799                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885555                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114445                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       831404                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         831404                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       700706                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        700706                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1637                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1637                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1609                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1609                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1532110                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1532110                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1532110                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1532110                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18802                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18802                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          664                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          664                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19466                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19466                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19466                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19466                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4416304903                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4416304903                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    298591120                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    298591120                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4714896023                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4714896023                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4714896023                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4714896023                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       850206                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       850206                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       701370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       701370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1551576                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1551576                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1551576                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1551576                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.022115                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022115                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000947                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000947                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012546                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012546                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012546                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012546                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 234884.847516                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 234884.847516                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 449685.421687                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 449685.421687                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 242211.857752                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 242211.857752                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 242211.857752                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 242211.857752                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1953388                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 217043.111111                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2361                       # number of writebacks
system.cpu1.dcache.writebacks::total             2361                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13326                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13326                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          646                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          646                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13972                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13972                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13972                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13972                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5476                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5476                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5494                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5494                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5494                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5494                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    963141758                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    963141758                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2523994                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2523994                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    965665752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    965665752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    965665752                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    965665752                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003541                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003541                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003541                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003541                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 175884.177867                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 175884.177867                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 140221.888889                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 140221.888889                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 175767.337459                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 175767.337459                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 175767.337459                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 175767.337459                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               486.693139                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004333751                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2041328.762195                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.693139                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.050790                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.779957                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1234311                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1234311                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1234311                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1234311                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1234311                       # number of overall hits
system.cpu2.icache.overall_hits::total        1234311                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     68254853                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     68254853                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     68254853                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     68254853                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     68254853                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     68254853                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1234363                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1234363                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1234363                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1234363                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1234363                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1234363                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1312593.326923                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1312593.326923                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1312593.326923                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1312593.326923                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1312593.326923                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1312593.326923                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     44184444                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     44184444                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     44184444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     44184444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     44184444                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     44184444                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1194174.162162                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1194174.162162                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1194174.162162                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1194174.162162                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1194174.162162                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1194174.162162                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3779                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148951427                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4035                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36914.851797                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.459415                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.540585                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.857263                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.142737                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       982168                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         982168                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       729471                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        729471                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1932                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1932                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1775                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1775                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1711639                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1711639                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1711639                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1711639                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9628                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9628                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           52                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9680                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9680                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9680                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9680                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1347221549                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1347221549                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4374579                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4374579                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1351596128                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1351596128                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1351596128                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1351596128                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       991796                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       991796                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       729523                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       729523                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1721319                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1721319                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1721319                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1721319                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009708                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009708                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000071                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005624                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005624                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005624                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005624                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 139927.456273                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 139927.456273                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84126.519231                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84126.519231                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 139627.699174                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 139627.699174                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 139627.699174                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 139627.699174                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          998                       # number of writebacks
system.cpu2.dcache.writebacks::total              998                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5863                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5863                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           38                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         5901                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5901                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         5901                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5901                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3765                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3765                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           14                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3779                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3779                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3779                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3779                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    519819220                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    519819220                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       958975                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       958975                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    520778195                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    520778195                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    520778195                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    520778195                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003796                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003796                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002195                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002195                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002195                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002195                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 138066.193891                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 138066.193891                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68498.214286                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68498.214286                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 137808.466526                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 137808.466526                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 137808.466526                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 137808.466526                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               551.938544                       # Cycle average of tags in use
system.cpu3.icache.total_refs               921345967                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1654122.023339                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    25.768418                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.170126                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.041296                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843221                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.884517                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1200935                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1200935                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1200935                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1200935                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1200935                       # number of overall hits
system.cpu3.icache.overall_hits::total        1200935                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.cpu3.icache.overall_misses::total           40                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     37246823                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     37246823                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     37246823                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     37246823                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     37246823                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     37246823                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1200975                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1200975                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1200975                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1200975                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1200975                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1200975                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 931170.575000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 931170.575000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 931170.575000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 931170.575000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 931170.575000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 931170.575000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           30                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           30                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     30001885                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30001885                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     30001885                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30001885                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     30001885                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30001885                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1000062.833333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1000062.833333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1000062.833333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1000062.833333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1000062.833333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1000062.833333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5424                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               205468909                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5680                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36174.103697                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   194.304873                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    61.695127                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.759003                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.240997                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1779750                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1779750                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       329793                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        329793                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          774                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          774                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          772                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          772                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2109543                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2109543                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2109543                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2109543                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18560                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18560                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           26                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18586                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18586                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18586                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18586                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4246911818                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4246911818                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2226036                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2226036                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4249137854                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4249137854                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4249137854                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4249137854                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1798310                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1798310                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       329819                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       329819                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          772                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          772                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2128129                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2128129                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2128129                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2128129                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010321                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010321                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000079                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000079                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008733                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008733                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008733                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008733                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 228820.679849                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 228820.679849                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85616.769231                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85616.769231                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 228620.351555                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 228620.351555                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 228620.351555                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 228620.351555                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          693                       # number of writebacks
system.cpu3.dcache.writebacks::total              693                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13142                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13142                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13162                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13162                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13162                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13162                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5418                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5418                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5424                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5424                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5424                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5424                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    912150458                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    912150458                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    912535058                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    912535058                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    912535058                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    912535058                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002549                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002549                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002549                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002549                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 168355.566261                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 168355.566261                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 168240.239307                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 168240.239307                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 168240.239307                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 168240.239307                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               521.799726                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1006951869                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1910724.609108                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    31.799726                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.050961                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.836218                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1176544                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1176544                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1176544                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1176544                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1176544                       # number of overall hits
system.cpu4.icache.overall_hits::total        1176544                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           55                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           55                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           55                       # number of overall misses
system.cpu4.icache.overall_misses::total           55                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     46610627                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     46610627                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     46610627                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     46610627                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     46610627                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     46610627                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1176599                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1176599                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1176599                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1176599                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1176599                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1176599                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 847465.945455                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 847465.945455                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 847465.945455                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 847465.945455                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 847465.945455                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 847465.945455                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           18                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           18                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           18                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     30501298                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     30501298                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     30501298                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     30501298                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     30501298                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     30501298                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 824359.405405                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 824359.405405                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 824359.405405                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 824359.405405                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 824359.405405                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 824359.405405                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  6933                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               167352280                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  7189                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              23278.937265                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   227.159679                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    28.840321                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.887342                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.112658                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       813948                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         813948                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       672737                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        672737                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1795                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1795                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1568                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1568                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1486685                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1486685                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1486685                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1486685                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        17944                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        17944                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           90                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18034                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18034                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18034                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18034                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4264613926                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4264613926                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      9813801                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      9813801                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4274427727                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4274427727                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4274427727                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4274427727                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       831892                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       831892                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       672827                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       672827                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1504719                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1504719                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1504719                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1504719                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021570                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021570                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000134                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000134                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011985                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011985                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011985                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011985                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 237662.389991                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 237662.389991                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 109042.233333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 109042.233333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 237020.501664                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 237020.501664                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 237020.501664                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 237020.501664                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1433                       # number of writebacks
system.cpu4.dcache.writebacks::total             1433                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        11026                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        11026                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           75                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        11101                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        11101                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        11101                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        11101                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         6918                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         6918                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         6933                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         6933                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         6933                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         6933                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   1560499526                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1560499526                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1274996                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1274996                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   1561774522                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1561774522                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   1561774522                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1561774522                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008316                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008316                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004608                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004608                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004608                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004608                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 225570.905753                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 225570.905753                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 84999.733333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 84999.733333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 225266.770806                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 225266.770806                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 225266.770806                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 225266.770806                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               551.095859                       # Cycle average of tags in use
system.cpu5.icache.total_refs               921347316                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1657099.489209                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    24.925756                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.170103                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.039945                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843221                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.883166                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1202284                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1202284                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1202284                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1202284                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1202284                       # number of overall hits
system.cpu5.icache.overall_hits::total        1202284                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.cpu5.icache.overall_misses::total           40                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     40086839                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     40086839                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     40086839                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     40086839                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     40086839                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     40086839                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1202324                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1202324                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1202324                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1202324                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1202324                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1202324                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1002170.975000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1002170.975000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1002170.975000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1002170.975000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1002170.975000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1002170.975000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           29                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           29                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     28096982                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     28096982                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     28096982                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     28096982                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     28096982                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     28096982                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 968861.448276                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 968861.448276                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 968861.448276                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 968861.448276                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 968861.448276                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 968861.448276                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5416                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               205470249                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5672                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              36225.361248                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   192.841641                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    63.158359                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.753288                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.246712                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1781036                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1781036                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       329836                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        329836                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          783                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          783                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          774                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          774                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2110872                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2110872                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2110872                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2110872                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18558                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18558                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           26                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18584                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18584                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18584                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18584                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4204440480                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4204440480                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2251650                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2251650                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4206692130                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4206692130                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4206692130                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4206692130                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1799594                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1799594                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       329862                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       329862                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          774                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          774                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2129456                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2129456                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2129456                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2129456                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010312                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010312                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000079                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000079                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008727                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008727                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008727                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008727                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 226556.766893                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 226556.766893                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86601.923077                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86601.923077                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 226360.962656                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 226360.962656                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 226360.962656                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 226360.962656                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          690                       # number of writebacks
system.cpu5.dcache.writebacks::total              690                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13148                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13148                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13168                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13168                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13168                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13168                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5410                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5410                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5416                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5416                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5416                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5416                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    899811751                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    899811751                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       389731                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       389731                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    900201482                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    900201482                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    900201482                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    900201482                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002543                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002543                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002543                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002543                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 166323.798706                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 166323.798706                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64955.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64955.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 166211.499631                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 166211.499631                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 166211.499631                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 166211.499631                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               505.957712                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1001229588                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1951714.596491                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.957712                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.049612                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.810830                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1221492                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1221492                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1221492                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1221492                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1221492                       # number of overall hits
system.cpu6.icache.overall_hits::total        1221492                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     39627664                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     39627664                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     39627664                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     39627664                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     39627664                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     39627664                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1221542                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1221542                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1221542                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1221542                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1221542                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1221542                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 792553.280000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 792553.280000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 792553.280000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 792553.280000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 792553.280000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 792553.280000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     31648481                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     31648481                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     31648481                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     31648481                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     31648481                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     31648481                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 832854.763158                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 832854.763158                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 832854.763158                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 832854.763158                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 832854.763158                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 832854.763158                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  4044                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               152643182                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4300                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              35498.414419                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   220.986968                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    35.013032                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.863230                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.136770                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       840034                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         840034                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       705239                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        705239                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1820                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1820                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1696                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1545273                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1545273                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1545273                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1545273                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        12897                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        12897                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           86                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12983                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12983                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12983                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12983                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2389739906                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2389739906                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      6749544                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      6749544                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2396489450                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2396489450                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2396489450                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2396489450                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       852931                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       852931                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       705325                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       705325                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1558256                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1558256                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1558256                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1558256                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015121                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015121                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000122                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008332                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008332                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008332                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008332                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 185294.247189                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 185294.247189                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 78483.069767                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 78483.069767                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 184586.724948                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 184586.724948                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 184586.724948                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 184586.724948                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu6.dcache.writebacks::total              985                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         8868                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         8868                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           71                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         8939                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         8939                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         8939                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         8939                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         4029                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         4029                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         4044                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         4044                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         4044                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         4044                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    608180739                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    608180739                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       971971                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       971971                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    609152710                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    609152710                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    609152710                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    609152710                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004724                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004724                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002595                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002595                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002595                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002595                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 150950.791512                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 150950.791512                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64798.066667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64798.066667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 150631.233927                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 150631.233927                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 150631.233927                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 150631.233927                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               550.684798                       # Cycle average of tags in use
system.cpu7.icache.total_refs               921344412                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1660080.021622                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.514536                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   526.170262                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.039286                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.843222                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.882508                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1199380                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1199380                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1199380                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1199380                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1199380                       # number of overall hits
system.cpu7.icache.overall_hits::total        1199380                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.cpu7.icache.overall_misses::total           38                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     28402719                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     28402719                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     28402719                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     28402719                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     28402719                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     28402719                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1199418                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1199418                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1199418                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1199418                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1199418                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1199418                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000032                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000032                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 747439.973684                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 747439.973684                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 747439.973684                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 747439.973684                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 747439.973684                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 747439.973684                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     23129391                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     23129391                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     23129391                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     23129391                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     23129391                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     23129391                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 826049.678571                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 826049.678571                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 826049.678571                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 826049.678571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 826049.678571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 826049.678571                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5418                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               205467567                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5674                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36212.119669                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   193.526532                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    62.473468                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.755963                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.244037                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1778593                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1778593                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       329599                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        329599                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          782                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          782                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          773                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          773                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      2108192                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2108192                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      2108192                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2108192                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18620                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18620                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           27                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18647                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18647                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18647                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18647                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4317592459                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4317592459                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2194417                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2194417                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4319786876                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4319786876                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4319786876                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4319786876                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1797213                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1797213                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       329626                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       329626                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          773                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          773                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2126839                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2126839                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2126839                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2126839                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010360                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010360                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000082                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000082                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008767                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008767                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008767                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008767                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 231879.294253                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 231879.294253                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 81274.703704                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 81274.703704                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 231661.225720                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 231661.225720                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 231661.225720                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 231661.225720                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          692                       # number of writebacks
system.cpu7.dcache.writebacks::total              692                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        13208                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        13208                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        13229                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        13229                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        13229                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        13229                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5412                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5412                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5418                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5418                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5418                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5418                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    923744875                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    923744875                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    924129475                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    924129475                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    924129475                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    924129475                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002547                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002547                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002547                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002547                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 170684.566704                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 170684.566704                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 170566.532853                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 170566.532853                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 170566.532853                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 170566.532853                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
