// Seed: 566718294
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    input tri id_5,
    output wire id_6,
    output logic id_7,
    input wand id_8,
    input supply1 id_9
);
  final id_7 <= -1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input wor id_2,
    output tri0 id_3,
    input wand id_4,
    output tri0 id_5,
    input wand id_6,
    input wire id_7,
    input supply1 id_8,
    output tri id_9 id_21,
    input supply1 id_10,
    input supply0 id_11,
    output wor id_12,
    input wire id_13,
    input supply0 id_14,
    output logic id_15,
    input wor id_16,
    input tri0 id_17,
    input wor id_18,
    input tri0 id_19
);
  always id_15 <= 1;
  module_0 modCall_1 (
      id_21,
      id_9,
      id_0,
      id_8,
      id_3,
      id_18,
      id_12,
      id_15,
      id_14,
      id_16
  );
  wire id_22, id_23, id_24, id_25;
endmodule
