module savupdn(clk, rst, mode, q);
input clk, rst, mode;
output reg[3:0]q;
initial q=4'd0;
always@(posedge clk)
begin
if(rst==0)
q=4'd0;
else
begin
if(mode==0)
q=q+1;
q=q-1;
end
end
endmodule



TEST BENCH


module savupdntbff_v;
reg clk; reg rst; reg mode;
wire[3:0]q;
savupdn uut(.clk(clk),.rst(rst),.mode(mode),.q(q));
always
#10clk=~clk;
initial begin
clk=0;
rst=1;
mode=0; #65;
rst=0; mode=0; #60;
mode=1; rst=1; #50;
end
endmodule
