ARM GAS  /tmp/cc6bRJor.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB40:
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** 
  24:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f0xx_hal_msp.c **** 
  26:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f0xx_hal_msp.c **** 
  28:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f0xx_hal_msp.c **** 
  31:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/cc6bRJor.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f0xx_hal_msp.c **** 
  36:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f0xx_hal_msp.c **** 
  38:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f0xx_hal_msp.c **** 
  41:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f0xx_hal_msp.c **** 
  43:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f0xx_hal_msp.c **** 
  46:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f0xx_hal_msp.c **** 
  48:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f0xx_hal_msp.c **** 
  51:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f0xx_hal_msp.c **** 
  53:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f0xx_hal_msp.c **** 
  56:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f0xx_hal_msp.c **** 
  58:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f0xx_hal_msp.c **** 
  60:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f0xx_hal_msp.c **** /**
  62:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f0xx_hal_msp.c ****   */
  64:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f0xx_hal_msp.c **** 
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  34              		.loc 1 70 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 70 3 view .LVU2
  37              		.loc 1 70 3 view .LVU3
  38 0002 0A4B     		ldr	r3, .L2
  39 0004 9969     		ldr	r1, [r3, #24]
  40 0006 0122     		movs	r2, #1
  41 0008 1143     		orrs	r1, r2
  42 000a 9961     		str	r1, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9969     		ldr	r1, [r3, #24]
  45 000e 0A40     		ands	r2, r1
ARM GAS  /tmp/cc6bRJor.s 			page 3


  46 0010 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0012 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0014 DA69     		ldr	r2, [r3, #28]
  56 0016 8021     		movs	r1, #128
  57 0018 4905     		lsls	r1, r1, #21
  58 001a 0A43     		orrs	r2, r1
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 71 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 0B40     		ands	r3, r1
  63 0022 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0024 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f0xx_hal_msp.c **** 
  73:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f0xx_hal_msp.c **** }
  68              		.loc 1 78 1 is_stmt 0 view .LVU13
  69 0026 02B0     		add	sp, sp, #8
  70              		@ sp needed
  71 0028 7047     		bx	lr
  72              	.L3:
  73 002a C046     		.align	2
  74              	.L2:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE40:
  79              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_CRC_MspInit
  82              		.syntax unified
  83              		.code	16
  84              		.thumb_func
  86              	HAL_CRC_MspInit:
  87              	.LVL0:
  88              	.LFB41:
  79:Core/Src/stm32f0xx_hal_msp.c **** 
  80:Core/Src/stm32f0xx_hal_msp.c **** /**
  81:Core/Src/stm32f0xx_hal_msp.c **** * @brief CRC MSP Initialization
  82:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f0xx_hal_msp.c **** * @param hcrc: CRC handle pointer
  84:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f0xx_hal_msp.c **** */
  86:Core/Src/stm32f0xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
ARM GAS  /tmp/cc6bRJor.s 			page 4


  87:Core/Src/stm32f0xx_hal_msp.c **** {
  89              		.loc 1 87 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 8
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  94              		.loc 1 87 1 is_stmt 0 view .LVU15
  95 0000 82B0     		sub	sp, sp, #8
  96              		.cfi_def_cfa_offset 8
  88:Core/Src/stm32f0xx_hal_msp.c ****   if(hcrc->Instance==CRC)
  97              		.loc 1 88 3 is_stmt 1 view .LVU16
  98              		.loc 1 88 10 is_stmt 0 view .LVU17
  99 0002 0268     		ldr	r2, [r0]
 100              		.loc 1 88 5 view .LVU18
 101 0004 074B     		ldr	r3, .L7
 102 0006 9A42     		cmp	r2, r3
 103 0008 01D0     		beq	.L6
 104              	.L4:
  89:Core/Src/stm32f0xx_hal_msp.c ****   {
  90:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
  91:Core/Src/stm32f0xx_hal_msp.c **** 
  92:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
  93:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
  95:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
  96:Core/Src/stm32f0xx_hal_msp.c **** 
  97:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
  98:Core/Src/stm32f0xx_hal_msp.c ****   }
  99:Core/Src/stm32f0xx_hal_msp.c **** 
 100:Core/Src/stm32f0xx_hal_msp.c **** }
 105              		.loc 1 100 1 view .LVU19
 106 000a 02B0     		add	sp, sp, #8
 107              		@ sp needed
 108 000c 7047     		bx	lr
 109              	.L6:
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 110              		.loc 1 94 5 is_stmt 1 view .LVU20
 111              	.LBB4:
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 112              		.loc 1 94 5 view .LVU21
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 113              		.loc 1 94 5 view .LVU22
 114 000e 064A     		ldr	r2, .L7+4
 115 0010 5169     		ldr	r1, [r2, #20]
 116 0012 4023     		movs	r3, #64
 117 0014 1943     		orrs	r1, r3
 118 0016 5161     		str	r1, [r2, #20]
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 119              		.loc 1 94 5 view .LVU23
 120 0018 5269     		ldr	r2, [r2, #20]
 121 001a 1340     		ands	r3, r2
 122 001c 0193     		str	r3, [sp, #4]
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 123              		.loc 1 94 5 view .LVU24
 124 001e 019B     		ldr	r3, [sp, #4]
 125              	.LBE4:
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
ARM GAS  /tmp/cc6bRJor.s 			page 5


 126              		.loc 1 94 5 discriminator 1 view .LVU25
 127              		.loc 1 100 1 is_stmt 0 view .LVU26
 128 0020 F3E7     		b	.L4
 129              	.L8:
 130 0022 C046     		.align	2
 131              	.L7:
 132 0024 00300240 		.word	1073885184
 133 0028 00100240 		.word	1073876992
 134              		.cfi_endproc
 135              	.LFE41:
 137              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 138              		.align	1
 139              		.global	HAL_CRC_MspDeInit
 140              		.syntax unified
 141              		.code	16
 142              		.thumb_func
 144              	HAL_CRC_MspDeInit:
 145              	.LVL1:
 146              	.LFB42:
 101:Core/Src/stm32f0xx_hal_msp.c **** 
 102:Core/Src/stm32f0xx_hal_msp.c **** /**
 103:Core/Src/stm32f0xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 104:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 105:Core/Src/stm32f0xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 106:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 107:Core/Src/stm32f0xx_hal_msp.c **** */
 108:Core/Src/stm32f0xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 109:Core/Src/stm32f0xx_hal_msp.c **** {
 147              		.loc 1 109 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 110:Core/Src/stm32f0xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 152              		.loc 1 110 3 view .LVU28
 153              		.loc 1 110 10 is_stmt 0 view .LVU29
 154 0000 0268     		ldr	r2, [r0]
 155              		.loc 1 110 5 view .LVU30
 156 0002 054B     		ldr	r3, .L12
 157 0004 9A42     		cmp	r2, r3
 158 0006 00D0     		beq	.L11
 159              	.L9:
 111:Core/Src/stm32f0xx_hal_msp.c ****   {
 112:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 113:Core/Src/stm32f0xx_hal_msp.c **** 
 114:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 115:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 116:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 117:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 118:Core/Src/stm32f0xx_hal_msp.c **** 
 119:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 120:Core/Src/stm32f0xx_hal_msp.c ****   }
 121:Core/Src/stm32f0xx_hal_msp.c **** 
 122:Core/Src/stm32f0xx_hal_msp.c **** }
 160              		.loc 1 122 1 view .LVU31
 161              		@ sp needed
 162 0008 7047     		bx	lr
ARM GAS  /tmp/cc6bRJor.s 			page 6


 163              	.L11:
 116:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 164              		.loc 1 116 5 is_stmt 1 view .LVU32
 165 000a 044A     		ldr	r2, .L12+4
 166 000c 5369     		ldr	r3, [r2, #20]
 167 000e 4021     		movs	r1, #64
 168 0010 8B43     		bics	r3, r1
 169 0012 5361     		str	r3, [r2, #20]
 170              		.loc 1 122 1 is_stmt 0 view .LVU33
 171 0014 F8E7     		b	.L9
 172              	.L13:
 173 0016 C046     		.align	2
 174              	.L12:
 175 0018 00300240 		.word	1073885184
 176 001c 00100240 		.word	1073876992
 177              		.cfi_endproc
 178              	.LFE42:
 180              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 181              		.align	1
 182              		.global	HAL_SPI_MspInit
 183              		.syntax unified
 184              		.code	16
 185              		.thumb_func
 187              	HAL_SPI_MspInit:
 188              	.LVL2:
 189              	.LFB43:
 123:Core/Src/stm32f0xx_hal_msp.c **** 
 124:Core/Src/stm32f0xx_hal_msp.c **** /**
 125:Core/Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP Initialization
 126:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 127:Core/Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 128:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 129:Core/Src/stm32f0xx_hal_msp.c **** */
 130:Core/Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 131:Core/Src/stm32f0xx_hal_msp.c **** {
 190              		.loc 1 131 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 32
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		.loc 1 131 1 is_stmt 0 view .LVU35
 195 0000 10B5     		push	{r4, lr}
 196              		.cfi_def_cfa_offset 8
 197              		.cfi_offset 4, -8
 198              		.cfi_offset 14, -4
 199 0002 88B0     		sub	sp, sp, #32
 200              		.cfi_def_cfa_offset 40
 201 0004 0400     		movs	r4, r0
 132:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 202              		.loc 1 132 3 is_stmt 1 view .LVU36
 203              		.loc 1 132 20 is_stmt 0 view .LVU37
 204 0006 1422     		movs	r2, #20
 205 0008 0021     		movs	r1, #0
 206 000a 03A8     		add	r0, sp, #12
 207              	.LVL3:
 208              		.loc 1 132 20 view .LVU38
 209 000c FFF7FEFF 		bl	memset
 210              	.LVL4:
ARM GAS  /tmp/cc6bRJor.s 			page 7


 133:Core/Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 211              		.loc 1 133 3 is_stmt 1 view .LVU39
 212              		.loc 1 133 10 is_stmt 0 view .LVU40
 213 0010 2268     		ldr	r2, [r4]
 214              		.loc 1 133 5 view .LVU41
 215 0012 124B     		ldr	r3, .L17
 216 0014 9A42     		cmp	r2, r3
 217 0016 01D0     		beq	.L16
 218              	.L14:
 134:Core/Src/stm32f0xx_hal_msp.c ****   {
 135:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 136:Core/Src/stm32f0xx_hal_msp.c **** 
 137:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 138:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 139:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 140:Core/Src/stm32f0xx_hal_msp.c **** 
 141:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 142:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 143:Core/Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 144:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 145:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 146:Core/Src/stm32f0xx_hal_msp.c ****     */
 147:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 148:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 149:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 150:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 151:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 152:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 153:Core/Src/stm32f0xx_hal_msp.c **** 
 154:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 155:Core/Src/stm32f0xx_hal_msp.c **** 
 156:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 157:Core/Src/stm32f0xx_hal_msp.c ****   }
 158:Core/Src/stm32f0xx_hal_msp.c **** 
 159:Core/Src/stm32f0xx_hal_msp.c **** }
 219              		.loc 1 159 1 view .LVU42
 220 0018 08B0     		add	sp, sp, #32
 221              		@ sp needed
 222              	.LVL5:
 223              		.loc 1 159 1 view .LVU43
 224 001a 10BD     		pop	{r4, pc}
 225              	.LVL6:
 226              	.L16:
 139:Core/Src/stm32f0xx_hal_msp.c **** 
 227              		.loc 1 139 5 is_stmt 1 view .LVU44
 228              	.LBB5:
 139:Core/Src/stm32f0xx_hal_msp.c **** 
 229              		.loc 1 139 5 view .LVU45
 139:Core/Src/stm32f0xx_hal_msp.c **** 
 230              		.loc 1 139 5 view .LVU46
 231 001c 104B     		ldr	r3, .L17+4
 232 001e 9A69     		ldr	r2, [r3, #24]
 233 0020 8021     		movs	r1, #128
 234 0022 4901     		lsls	r1, r1, #5
 235 0024 0A43     		orrs	r2, r1
 236 0026 9A61     		str	r2, [r3, #24]
 139:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/cc6bRJor.s 			page 8


 237              		.loc 1 139 5 view .LVU47
 238 0028 9A69     		ldr	r2, [r3, #24]
 239 002a 0A40     		ands	r2, r1
 240 002c 0192     		str	r2, [sp, #4]
 139:Core/Src/stm32f0xx_hal_msp.c **** 
 241              		.loc 1 139 5 view .LVU48
 242 002e 019A     		ldr	r2, [sp, #4]
 243              	.LBE5:
 139:Core/Src/stm32f0xx_hal_msp.c **** 
 244              		.loc 1 139 5 view .LVU49
 141:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 245              		.loc 1 141 5 view .LVU50
 246              	.LBB6:
 141:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 247              		.loc 1 141 5 view .LVU51
 141:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 248              		.loc 1 141 5 view .LVU52
 249 0030 5A69     		ldr	r2, [r3, #20]
 250 0032 8021     		movs	r1, #128
 251 0034 8902     		lsls	r1, r1, #10
 252 0036 0A43     		orrs	r2, r1
 253 0038 5A61     		str	r2, [r3, #20]
 141:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 254              		.loc 1 141 5 view .LVU53
 255 003a 5B69     		ldr	r3, [r3, #20]
 256 003c 0B40     		ands	r3, r1
 257 003e 0293     		str	r3, [sp, #8]
 141:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 258              		.loc 1 141 5 view .LVU54
 259 0040 029B     		ldr	r3, [sp, #8]
 260              	.LBE6:
 141:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 261              		.loc 1 141 5 view .LVU55
 147:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 262              		.loc 1 147 5 view .LVU56
 147:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 263              		.loc 1 147 25 is_stmt 0 view .LVU57
 264 0042 E023     		movs	r3, #224
 265 0044 0393     		str	r3, [sp, #12]
 148:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 266              		.loc 1 148 5 is_stmt 1 view .LVU58
 148:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 267              		.loc 1 148 26 is_stmt 0 view .LVU59
 268 0046 DE3B     		subs	r3, r3, #222
 269 0048 0493     		str	r3, [sp, #16]
 149:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 270              		.loc 1 149 5 is_stmt 1 view .LVU60
 150:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 271              		.loc 1 150 5 view .LVU61
 150:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 272              		.loc 1 150 27 is_stmt 0 view .LVU62
 273 004a 0133     		adds	r3, r3, #1
 274 004c 0693     		str	r3, [sp, #24]
 151:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 275              		.loc 1 151 5 is_stmt 1 view .LVU63
 152:Core/Src/stm32f0xx_hal_msp.c **** 
 276              		.loc 1 152 5 view .LVU64
ARM GAS  /tmp/cc6bRJor.s 			page 9


 277 004e 9020     		movs	r0, #144
 278 0050 03A9     		add	r1, sp, #12
 279 0052 C005     		lsls	r0, r0, #23
 280 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 281              	.LVL7:
 282              		.loc 1 159 1 is_stmt 0 view .LVU65
 283 0058 DEE7     		b	.L14
 284              	.L18:
 285 005a C046     		.align	2
 286              	.L17:
 287 005c 00300140 		.word	1073819648
 288 0060 00100240 		.word	1073876992
 289              		.cfi_endproc
 290              	.LFE43:
 292              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 293              		.align	1
 294              		.global	HAL_SPI_MspDeInit
 295              		.syntax unified
 296              		.code	16
 297              		.thumb_func
 299              	HAL_SPI_MspDeInit:
 300              	.LVL8:
 301              	.LFB44:
 160:Core/Src/stm32f0xx_hal_msp.c **** 
 161:Core/Src/stm32f0xx_hal_msp.c **** /**
 162:Core/Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 163:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 164:Core/Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 165:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 166:Core/Src/stm32f0xx_hal_msp.c **** */
 167:Core/Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 168:Core/Src/stm32f0xx_hal_msp.c **** {
 302              		.loc 1 168 1 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 0
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 306              		.loc 1 168 1 is_stmt 0 view .LVU67
 307 0000 10B5     		push	{r4, lr}
 308              		.cfi_def_cfa_offset 8
 309              		.cfi_offset 4, -8
 310              		.cfi_offset 14, -4
 169:Core/Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 311              		.loc 1 169 3 is_stmt 1 view .LVU68
 312              		.loc 1 169 10 is_stmt 0 view .LVU69
 313 0002 0268     		ldr	r2, [r0]
 314              		.loc 1 169 5 view .LVU70
 315 0004 074B     		ldr	r3, .L22
 316 0006 9A42     		cmp	r2, r3
 317 0008 00D0     		beq	.L21
 318              	.LVL9:
 319              	.L19:
 170:Core/Src/stm32f0xx_hal_msp.c ****   {
 171:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 172:Core/Src/stm32f0xx_hal_msp.c **** 
 173:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 174:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 175:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
ARM GAS  /tmp/cc6bRJor.s 			page 10


 176:Core/Src/stm32f0xx_hal_msp.c **** 
 177:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 178:Core/Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 179:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 180:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 181:Core/Src/stm32f0xx_hal_msp.c ****     */
 182:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 183:Core/Src/stm32f0xx_hal_msp.c **** 
 184:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 185:Core/Src/stm32f0xx_hal_msp.c **** 
 186:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 187:Core/Src/stm32f0xx_hal_msp.c ****   }
 188:Core/Src/stm32f0xx_hal_msp.c **** 
 189:Core/Src/stm32f0xx_hal_msp.c **** }
 320              		.loc 1 189 1 view .LVU71
 321              		@ sp needed
 322 000a 10BD     		pop	{r4, pc}
 323              	.LVL10:
 324              	.L21:
 175:Core/Src/stm32f0xx_hal_msp.c **** 
 325              		.loc 1 175 5 is_stmt 1 view .LVU72
 326 000c 064A     		ldr	r2, .L22+4
 327 000e 9369     		ldr	r3, [r2, #24]
 328 0010 0649     		ldr	r1, .L22+8
 329 0012 0B40     		ands	r3, r1
 330 0014 9361     		str	r3, [r2, #24]
 182:Core/Src/stm32f0xx_hal_msp.c **** 
 331              		.loc 1 182 5 view .LVU73
 332 0016 9020     		movs	r0, #144
 333              	.LVL11:
 182:Core/Src/stm32f0xx_hal_msp.c **** 
 334              		.loc 1 182 5 is_stmt 0 view .LVU74
 335 0018 E021     		movs	r1, #224
 336 001a C005     		lsls	r0, r0, #23
 337 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 338              	.LVL12:
 339              		.loc 1 189 1 view .LVU75
 340 0020 F3E7     		b	.L19
 341              	.L23:
 342 0022 C046     		.align	2
 343              	.L22:
 344 0024 00300140 		.word	1073819648
 345 0028 00100240 		.word	1073876992
 346 002c FFEFFFFF 		.word	-4097
 347              		.cfi_endproc
 348              	.LFE44:
 350              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 351              		.align	1
 352              		.global	HAL_TIM_Base_MspInit
 353              		.syntax unified
 354              		.code	16
 355              		.thumb_func
 357              	HAL_TIM_Base_MspInit:
 358              	.LVL13:
 359              	.LFB45:
 190:Core/Src/stm32f0xx_hal_msp.c **** 
 191:Core/Src/stm32f0xx_hal_msp.c **** /**
ARM GAS  /tmp/cc6bRJor.s 			page 11


 192:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 193:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 194:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 195:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 196:Core/Src/stm32f0xx_hal_msp.c **** */
 197:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 198:Core/Src/stm32f0xx_hal_msp.c **** {
 360              		.loc 1 198 1 is_stmt 1 view -0
 361              		.cfi_startproc
 362              		@ args = 0, pretend = 0, frame = 8
 363              		@ frame_needed = 0, uses_anonymous_args = 0
 364              		@ link register save eliminated.
 365              		.loc 1 198 1 is_stmt 0 view .LVU77
 366 0000 82B0     		sub	sp, sp, #8
 367              		.cfi_def_cfa_offset 8
 199:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 368              		.loc 1 199 3 is_stmt 1 view .LVU78
 369              		.loc 1 199 15 is_stmt 0 view .LVU79
 370 0002 0268     		ldr	r2, [r0]
 371              		.loc 1 199 5 view .LVU80
 372 0004 074B     		ldr	r3, .L27
 373 0006 9A42     		cmp	r2, r3
 374 0008 01D0     		beq	.L26
 375              	.L24:
 200:Core/Src/stm32f0xx_hal_msp.c ****   {
 201:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 0 */
 202:Core/Src/stm32f0xx_hal_msp.c **** 
 203:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 0 */
 204:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 205:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 206:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 207:Core/Src/stm32f0xx_hal_msp.c **** 
 208:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 1 */
 209:Core/Src/stm32f0xx_hal_msp.c ****   }
 210:Core/Src/stm32f0xx_hal_msp.c **** 
 211:Core/Src/stm32f0xx_hal_msp.c **** }
 376              		.loc 1 211 1 view .LVU81
 377 000a 02B0     		add	sp, sp, #8
 378              		@ sp needed
 379 000c 7047     		bx	lr
 380              	.L26:
 205:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 381              		.loc 1 205 5 is_stmt 1 view .LVU82
 382              	.LBB7:
 205:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 383              		.loc 1 205 5 view .LVU83
 205:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 384              		.loc 1 205 5 view .LVU84
 385 000e 064B     		ldr	r3, .L27+4
 386 0010 DA69     		ldr	r2, [r3, #28]
 387 0012 8021     		movs	r1, #128
 388 0014 4900     		lsls	r1, r1, #1
 389 0016 0A43     		orrs	r2, r1
 390 0018 DA61     		str	r2, [r3, #28]
 205:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 391              		.loc 1 205 5 view .LVU85
 392 001a DB69     		ldr	r3, [r3, #28]
ARM GAS  /tmp/cc6bRJor.s 			page 12


 393 001c 0B40     		ands	r3, r1
 394 001e 0193     		str	r3, [sp, #4]
 205:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 395              		.loc 1 205 5 view .LVU86
 396 0020 019B     		ldr	r3, [sp, #4]
 397              	.LBE7:
 205:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 398              		.loc 1 205 5 discriminator 1 view .LVU87
 399              		.loc 1 211 1 is_stmt 0 view .LVU88
 400 0022 F2E7     		b	.L24
 401              	.L28:
 402              		.align	2
 403              	.L27:
 404 0024 00200040 		.word	1073750016
 405 0028 00100240 		.word	1073876992
 406              		.cfi_endproc
 407              	.LFE45:
 409              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 410              		.align	1
 411              		.global	HAL_TIM_Base_MspDeInit
 412              		.syntax unified
 413              		.code	16
 414              		.thumb_func
 416              	HAL_TIM_Base_MspDeInit:
 417              	.LVL14:
 418              	.LFB46:
 212:Core/Src/stm32f0xx_hal_msp.c **** 
 213:Core/Src/stm32f0xx_hal_msp.c **** /**
 214:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 215:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 216:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 217:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 218:Core/Src/stm32f0xx_hal_msp.c **** */
 219:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 220:Core/Src/stm32f0xx_hal_msp.c **** {
 419              		.loc 1 220 1 is_stmt 1 view -0
 420              		.cfi_startproc
 421              		@ args = 0, pretend = 0, frame = 0
 422              		@ frame_needed = 0, uses_anonymous_args = 0
 423              		@ link register save eliminated.
 221:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 424              		.loc 1 221 3 view .LVU90
 425              		.loc 1 221 15 is_stmt 0 view .LVU91
 426 0000 0268     		ldr	r2, [r0]
 427              		.loc 1 221 5 view .LVU92
 428 0002 054B     		ldr	r3, .L32
 429 0004 9A42     		cmp	r2, r3
 430 0006 00D0     		beq	.L31
 431              	.L29:
 222:Core/Src/stm32f0xx_hal_msp.c ****   {
 223:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
 224:Core/Src/stm32f0xx_hal_msp.c **** 
 225:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 0 */
 226:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 227:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
 228:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 229:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/cc6bRJor.s 			page 13


 230:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 1 */
 231:Core/Src/stm32f0xx_hal_msp.c ****   }
 232:Core/Src/stm32f0xx_hal_msp.c **** 
 233:Core/Src/stm32f0xx_hal_msp.c **** }
 432              		.loc 1 233 1 view .LVU93
 433              		@ sp needed
 434 0008 7047     		bx	lr
 435              	.L31:
 227:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 436              		.loc 1 227 5 is_stmt 1 view .LVU94
 437 000a 044A     		ldr	r2, .L32+4
 438 000c D369     		ldr	r3, [r2, #28]
 439 000e 0449     		ldr	r1, .L32+8
 440 0010 0B40     		ands	r3, r1
 441 0012 D361     		str	r3, [r2, #28]
 442              		.loc 1 233 1 is_stmt 0 view .LVU95
 443 0014 F8E7     		b	.L29
 444              	.L33:
 445 0016 C046     		.align	2
 446              	.L32:
 447 0018 00200040 		.word	1073750016
 448 001c 00100240 		.word	1073876992
 449 0020 FFFEFFFF 		.word	-257
 450              		.cfi_endproc
 451              	.LFE46:
 453              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 454              		.align	1
 455              		.global	HAL_UART_MspInit
 456              		.syntax unified
 457              		.code	16
 458              		.thumb_func
 460              	HAL_UART_MspInit:
 461              	.LVL15:
 462              	.LFB47:
 234:Core/Src/stm32f0xx_hal_msp.c **** 
 235:Core/Src/stm32f0xx_hal_msp.c **** /**
 236:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP Initialization
 237:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 238:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 239:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 240:Core/Src/stm32f0xx_hal_msp.c **** */
 241:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 242:Core/Src/stm32f0xx_hal_msp.c **** {
 463              		.loc 1 242 1 is_stmt 1 view -0
 464              		.cfi_startproc
 465              		@ args = 0, pretend = 0, frame = 32
 466              		@ frame_needed = 0, uses_anonymous_args = 0
 467              		.loc 1 242 1 is_stmt 0 view .LVU97
 468 0000 10B5     		push	{r4, lr}
 469              		.cfi_def_cfa_offset 8
 470              		.cfi_offset 4, -8
 471              		.cfi_offset 14, -4
 472 0002 88B0     		sub	sp, sp, #32
 473              		.cfi_def_cfa_offset 40
 474 0004 0400     		movs	r4, r0
 243:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 475              		.loc 1 243 3 is_stmt 1 view .LVU98
ARM GAS  /tmp/cc6bRJor.s 			page 14


 476              		.loc 1 243 20 is_stmt 0 view .LVU99
 477 0006 1422     		movs	r2, #20
 478 0008 0021     		movs	r1, #0
 479 000a 03A8     		add	r0, sp, #12
 480              	.LVL16:
 481              		.loc 1 243 20 view .LVU100
 482 000c FFF7FEFF 		bl	memset
 483              	.LVL17:
 244:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 484              		.loc 1 244 3 is_stmt 1 view .LVU101
 485              		.loc 1 244 11 is_stmt 0 view .LVU102
 486 0010 2268     		ldr	r2, [r4]
 487              		.loc 1 244 5 view .LVU103
 488 0012 134B     		ldr	r3, .L37
 489 0014 9A42     		cmp	r2, r3
 490 0016 01D0     		beq	.L36
 491              	.L34:
 245:Core/Src/stm32f0xx_hal_msp.c ****   {
 246:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 247:Core/Src/stm32f0xx_hal_msp.c **** 
 248:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 249:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 250:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 252:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 253:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 254:Core/Src/stm32f0xx_hal_msp.c ****     PA2     ------> USART1_TX
 255:Core/Src/stm32f0xx_hal_msp.c ****     */
 256:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 257:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 258:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 259:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 260:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 261:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 262:Core/Src/stm32f0xx_hal_msp.c **** 
 263:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 264:Core/Src/stm32f0xx_hal_msp.c **** 
 265:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 266:Core/Src/stm32f0xx_hal_msp.c ****   }
 267:Core/Src/stm32f0xx_hal_msp.c **** 
 268:Core/Src/stm32f0xx_hal_msp.c **** }
 492              		.loc 1 268 1 view .LVU104
 493 0018 08B0     		add	sp, sp, #32
 494              		@ sp needed
 495              	.LVL18:
 496              		.loc 1 268 1 view .LVU105
 497 001a 10BD     		pop	{r4, pc}
 498              	.LVL19:
 499              	.L36:
 250:Core/Src/stm32f0xx_hal_msp.c **** 
 500              		.loc 1 250 5 is_stmt 1 view .LVU106
 501              	.LBB8:
 250:Core/Src/stm32f0xx_hal_msp.c **** 
 502              		.loc 1 250 5 view .LVU107
 250:Core/Src/stm32f0xx_hal_msp.c **** 
 503              		.loc 1 250 5 view .LVU108
 504 001c 114B     		ldr	r3, .L37+4
ARM GAS  /tmp/cc6bRJor.s 			page 15


 505 001e 9A69     		ldr	r2, [r3, #24]
 506 0020 8021     		movs	r1, #128
 507 0022 C901     		lsls	r1, r1, #7
 508 0024 0A43     		orrs	r2, r1
 509 0026 9A61     		str	r2, [r3, #24]
 250:Core/Src/stm32f0xx_hal_msp.c **** 
 510              		.loc 1 250 5 view .LVU109
 511 0028 9A69     		ldr	r2, [r3, #24]
 512 002a 0A40     		ands	r2, r1
 513 002c 0192     		str	r2, [sp, #4]
 250:Core/Src/stm32f0xx_hal_msp.c **** 
 514              		.loc 1 250 5 view .LVU110
 515 002e 019A     		ldr	r2, [sp, #4]
 516              	.LBE8:
 250:Core/Src/stm32f0xx_hal_msp.c **** 
 517              		.loc 1 250 5 view .LVU111
 252:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 518              		.loc 1 252 5 view .LVU112
 519              	.LBB9:
 252:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 520              		.loc 1 252 5 view .LVU113
 252:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 521              		.loc 1 252 5 view .LVU114
 522 0030 5A69     		ldr	r2, [r3, #20]
 523 0032 8021     		movs	r1, #128
 524 0034 8902     		lsls	r1, r1, #10
 525 0036 0A43     		orrs	r2, r1
 526 0038 5A61     		str	r2, [r3, #20]
 252:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 527              		.loc 1 252 5 view .LVU115
 528 003a 5B69     		ldr	r3, [r3, #20]
 529 003c 0B40     		ands	r3, r1
 530 003e 0293     		str	r3, [sp, #8]
 252:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 531              		.loc 1 252 5 view .LVU116
 532 0040 029B     		ldr	r3, [sp, #8]
 533              	.LBE9:
 252:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 534              		.loc 1 252 5 view .LVU117
 256:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 535              		.loc 1 256 5 view .LVU118
 256:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 536              		.loc 1 256 25 is_stmt 0 view .LVU119
 537 0042 0423     		movs	r3, #4
 538 0044 0393     		str	r3, [sp, #12]
 257:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 539              		.loc 1 257 5 is_stmt 1 view .LVU120
 257:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 540              		.loc 1 257 26 is_stmt 0 view .LVU121
 541 0046 0E33     		adds	r3, r3, #14
 542 0048 0493     		str	r3, [sp, #16]
 258:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 543              		.loc 1 258 5 is_stmt 1 view .LVU122
 258:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 544              		.loc 1 258 26 is_stmt 0 view .LVU123
 545 004a 113B     		subs	r3, r3, #17
 546 004c 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/cc6bRJor.s 			page 16


 259:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 547              		.loc 1 259 5 is_stmt 1 view .LVU124
 259:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 548              		.loc 1 259 27 is_stmt 0 view .LVU125
 549 004e 0322     		movs	r2, #3
 550 0050 0692     		str	r2, [sp, #24]
 260:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 551              		.loc 1 260 5 is_stmt 1 view .LVU126
 260:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 552              		.loc 1 260 31 is_stmt 0 view .LVU127
 553 0052 0793     		str	r3, [sp, #28]
 261:Core/Src/stm32f0xx_hal_msp.c **** 
 554              		.loc 1 261 5 is_stmt 1 view .LVU128
 555 0054 9020     		movs	r0, #144
 556 0056 03A9     		add	r1, sp, #12
 557 0058 C005     		lsls	r0, r0, #23
 558 005a FFF7FEFF 		bl	HAL_GPIO_Init
 559              	.LVL20:
 560              		.loc 1 268 1 is_stmt 0 view .LVU129
 561 005e DBE7     		b	.L34
 562              	.L38:
 563              		.align	2
 564              	.L37:
 565 0060 00380140 		.word	1073821696
 566 0064 00100240 		.word	1073876992
 567              		.cfi_endproc
 568              	.LFE47:
 570              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 571              		.align	1
 572              		.global	HAL_UART_MspDeInit
 573              		.syntax unified
 574              		.code	16
 575              		.thumb_func
 577              	HAL_UART_MspDeInit:
 578              	.LVL21:
 579              	.LFB48:
 269:Core/Src/stm32f0xx_hal_msp.c **** 
 270:Core/Src/stm32f0xx_hal_msp.c **** /**
 271:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 272:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 273:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 274:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 275:Core/Src/stm32f0xx_hal_msp.c **** */
 276:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 277:Core/Src/stm32f0xx_hal_msp.c **** {
 580              		.loc 1 277 1 is_stmt 1 view -0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 0
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584              		.loc 1 277 1 is_stmt 0 view .LVU131
 585 0000 10B5     		push	{r4, lr}
 586              		.cfi_def_cfa_offset 8
 587              		.cfi_offset 4, -8
 588              		.cfi_offset 14, -4
 278:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 589              		.loc 1 278 3 is_stmt 1 view .LVU132
 590              		.loc 1 278 11 is_stmt 0 view .LVU133
ARM GAS  /tmp/cc6bRJor.s 			page 17


 591 0002 0268     		ldr	r2, [r0]
 592              		.loc 1 278 5 view .LVU134
 593 0004 074B     		ldr	r3, .L42
 594 0006 9A42     		cmp	r2, r3
 595 0008 00D0     		beq	.L41
 596              	.LVL22:
 597              	.L39:
 279:Core/Src/stm32f0xx_hal_msp.c ****   {
 280:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 281:Core/Src/stm32f0xx_hal_msp.c **** 
 282:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 283:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 284:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 285:Core/Src/stm32f0xx_hal_msp.c **** 
 286:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 287:Core/Src/stm32f0xx_hal_msp.c ****     PA2     ------> USART1_TX
 288:Core/Src/stm32f0xx_hal_msp.c ****     */
 289:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2);
 290:Core/Src/stm32f0xx_hal_msp.c **** 
 291:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 292:Core/Src/stm32f0xx_hal_msp.c **** 
 293:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 294:Core/Src/stm32f0xx_hal_msp.c ****   }
 295:Core/Src/stm32f0xx_hal_msp.c **** 
 296:Core/Src/stm32f0xx_hal_msp.c **** }
 598              		.loc 1 296 1 view .LVU135
 599              		@ sp needed
 600 000a 10BD     		pop	{r4, pc}
 601              	.LVL23:
 602              	.L41:
 284:Core/Src/stm32f0xx_hal_msp.c **** 
 603              		.loc 1 284 5 is_stmt 1 view .LVU136
 604 000c 064A     		ldr	r2, .L42+4
 605 000e 9369     		ldr	r3, [r2, #24]
 606 0010 0649     		ldr	r1, .L42+8
 607 0012 0B40     		ands	r3, r1
 608 0014 9361     		str	r3, [r2, #24]
 289:Core/Src/stm32f0xx_hal_msp.c **** 
 609              		.loc 1 289 5 view .LVU137
 610 0016 9020     		movs	r0, #144
 611              	.LVL24:
 289:Core/Src/stm32f0xx_hal_msp.c **** 
 612              		.loc 1 289 5 is_stmt 0 view .LVU138
 613 0018 0421     		movs	r1, #4
 614 001a C005     		lsls	r0, r0, #23
 615 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 616              	.LVL25:
 617              		.loc 1 296 1 view .LVU139
 618 0020 F3E7     		b	.L39
 619              	.L43:
 620 0022 C046     		.align	2
 621              	.L42:
 622 0024 00380140 		.word	1073821696
 623 0028 00100240 		.word	1073876992
 624 002c FFBFFFFF 		.word	-16385
 625              		.cfi_endproc
 626              	.LFE48:
ARM GAS  /tmp/cc6bRJor.s 			page 18


 628              		.text
 629              	.Letext0:
 630              		.file 2 "/home/andruida/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-
 631              		.file 3 "/home/andruida/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-
 632              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h"
 633              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 634              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 635              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 636              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_crc.h"
 637              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 638              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 639              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 640              		.file 12 "<built-in>"
ARM GAS  /tmp/cc6bRJor.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
     /tmp/cc6bRJor.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/cc6bRJor.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cc6bRJor.s:75     .text.HAL_MspInit:0000002c $d
     /tmp/cc6bRJor.s:80     .text.HAL_CRC_MspInit:00000000 $t
     /tmp/cc6bRJor.s:86     .text.HAL_CRC_MspInit:00000000 HAL_CRC_MspInit
     /tmp/cc6bRJor.s:132    .text.HAL_CRC_MspInit:00000024 $d
     /tmp/cc6bRJor.s:138    .text.HAL_CRC_MspDeInit:00000000 $t
     /tmp/cc6bRJor.s:144    .text.HAL_CRC_MspDeInit:00000000 HAL_CRC_MspDeInit
     /tmp/cc6bRJor.s:175    .text.HAL_CRC_MspDeInit:00000018 $d
     /tmp/cc6bRJor.s:181    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/cc6bRJor.s:187    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/cc6bRJor.s:287    .text.HAL_SPI_MspInit:0000005c $d
     /tmp/cc6bRJor.s:293    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/cc6bRJor.s:299    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/cc6bRJor.s:344    .text.HAL_SPI_MspDeInit:00000024 $d
     /tmp/cc6bRJor.s:351    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/cc6bRJor.s:357    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/cc6bRJor.s:404    .text.HAL_TIM_Base_MspInit:00000024 $d
     /tmp/cc6bRJor.s:410    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/cc6bRJor.s:416    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/cc6bRJor.s:447    .text.HAL_TIM_Base_MspDeInit:00000018 $d
     /tmp/cc6bRJor.s:454    .text.HAL_UART_MspInit:00000000 $t
     /tmp/cc6bRJor.s:460    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/cc6bRJor.s:565    .text.HAL_UART_MspInit:00000060 $d
     /tmp/cc6bRJor.s:571    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/cc6bRJor.s:577    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/cc6bRJor.s:622    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
