================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Sep 27 14:10:48 CST 2022
    * Version:         2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:         simdArray_simple
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  3 ns
    * C-Synthesis target clock:    3 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              3620
FF:               5981
DSP:              5
BRAM:             3
URAM:             0
SRL:              548


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 3.000       |
| Post-Route | 1.941       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+----------+-----------------------------------+
| Name                                 | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl    | Latency | Variable | Source                            |
+--------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+----------+-----------------------------------+
| inst                                 | 3620 | 5981 | 5   | 3    |      |     |        |         |         |          |                                   |
|   (inst)                             | 445  | 2003 |     |      |      |     |        |         |         |          |                                   |
|   control_s_axi_U                    | 328  | 311  |     |      |      |     |        |         |         |          |                                   |
|   fadd_32ns_32ns_32_10_full_dsp_1_U1 | 245  | 361  | 2   |      |      |     |        |         |         |          |                                   |
|     bind_op fadd                     |      |      |     |      |      |     |        | fulldsp | 9       | add9     | simdArray_simple/simdArray.cpp:28 |
|     bind_op fadd                     |      |      |     |      |      |     |        | fulldsp | 9       | add      | simdArray_simple/simdArray.cpp:31 |
|   fdiv_32ns_32ns_32_16_no_dsp_1_U3   | 804  | 795  |     |      |      |     |        |         |         |          |                                   |
|     bind_op fdiv                     |      |      |     |      |      |     |        | fabric  | 15      | div      | simdArray_simple/simdArray.cpp:30 |
|   fmul_32ns_32ns_32_5_max_dsp_1_U2   | 103  | 153  | 3   |      |      |     |        |         |         |          |                                   |
|     bind_op fmul                     |      |      |     |      |      |     |        | maxdsp  | 4       | mul      | simdArray_simple/simdArray.cpp:29 |
|   gmem0_m_axi_U                      | 1170 | 1564 |     | 2    |      |     |        |         |         |          |                                   |
|   gmem1_m_axi_U                      | 525  | 794  |     | 1    |      |     |        |         |         |          |                                   |
+--------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+----------+-----------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.42%  | OK     |
| FD                                                        | 50%       | 0.34%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.14%  | OK     |
| CARRY8                                                    | 25%       | 0.27%  | OK     |
| MUXF7                                                     | 15%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 0.08%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.11%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.10%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 103    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------+------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | Slack | Startpoint Pin                                   | Endpoint Pin                                               | Logic Levels | Max Fanout | Datapath Delay | Datapath Logic | Datapath Net |
|       |       |                                                  |                                                            |              |            |                |          Delay |        Delay |
+-------+-------+--------------------------------------------------+------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.059 | gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/C | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] |            5 |          9 |          1.627 |          0.412 |        1.215 |
| Path2 | 1.147 | gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/C | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] |            5 |          9 |          1.544 |          0.380 |        1.164 |
| Path3 | 1.154 | opcode_read_reg_920_reg[12]/C                    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINADIN[0]      |            5 |         32 |          1.504 |          0.329 |        1.175 |
| Path4 | 1.169 | gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/C | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] |            5 |          9 |          1.502 |          0.380 |        1.122 |
| Path5 | 1.194 | opcode_read_reg_920_reg[12]/C                    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/DINADIN[7]      |            5 |         32 |          1.501 |          0.329 |        1.172 |
+-------+-------+--------------------------------------------------+------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------+------------------------+
    | Path1 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]            | REGISTER.SDR.FDRE      |
    | gmem0_m_axi_U/wreq_throttle/m_axi_gmem0_WVALID_INST_0_i_1 | CLB.LUT.LUT6           |
    | gmem0_m_axi_U/wreq_throttle/bus_equal_gen.WLAST_Dummy_i_3 | CLB.LUT.LUT6           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_43           | CLB.LUT.LUT4           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_42           | CLB.LUT.LUT6           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_2            | CLB.LUT.LUT3           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg                | BLOCKRAM.BRAM.RAMB18E2 |
    +-----------------------------------------------------------+------------------------+

    +-----------------------------------------------------------+------------------------+
    | Path2 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]            | REGISTER.SDR.FDRE      |
    | gmem0_m_axi_U/wreq_throttle/m_axi_gmem0_WVALID_INST_0_i_1 | CLB.LUT.LUT6           |
    | gmem0_m_axi_U/wreq_throttle/bus_equal_gen.WLAST_Dummy_i_3 | CLB.LUT.LUT6           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_43           | CLB.LUT.LUT4           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_42           | CLB.LUT.LUT6           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_1            | CLB.LUT.LUT4           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg                | BLOCKRAM.BRAM.RAMB18E2 |
    +-----------------------------------------------------------+------------------------+

    +-------------------------------------------------------------+------------------------+
    | Path3 Cells                                                 | Primitive Type         |
    +-------------------------------------------------------------+------------------------+
    | opcode_read_reg_920_reg[12]                                 | REGISTER.SDR.FDRE      |
    | gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6 | CLB.LUT.LUT4           |
    | gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_3 | CLB.LUT.LUT5           |
    | gmem0_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_79      | CLB.LUT.LUT6           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44             | CLB.LUT.LUT6           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_24             | CLB.LUT.LUT3           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg                  | BLOCKRAM.BRAM.RAMB18E2 |
    +-------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------+------------------------+
    | Path4 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]            | REGISTER.SDR.FDRE      |
    | gmem0_m_axi_U/wreq_throttle/m_axi_gmem0_WVALID_INST_0_i_1 | CLB.LUT.LUT6           |
    | gmem0_m_axi_U/wreq_throttle/bus_equal_gen.WLAST_Dummy_i_3 | CLB.LUT.LUT6           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_43           | CLB.LUT.LUT4           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_42           | CLB.LUT.LUT6           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_3            | CLB.LUT.LUT2           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg                | BLOCKRAM.BRAM.RAMB18E2 |
    +-----------------------------------------------------------+------------------------+

    +-------------------------------------------------------------+------------------------+
    | Path5 Cells                                                 | Primitive Type         |
    +-------------------------------------------------------------+------------------------+
    | opcode_read_reg_920_reg[12]                                 | REGISTER.SDR.FDRE      |
    | gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_6 | CLB.LUT.LUT4           |
    | gmem0_m_axi_U/bus_write/fifo_resp_to_user/din0_buf1[31]_i_3 | CLB.LUT.LUT5           |
    | gmem0_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_79      | CLB.LUT.LUT6           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_44             | CLB.LUT.LUT6           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_17             | CLB.LUT.LUT3           |
    | gmem0_m_axi_U/bus_write/buff_wdata/mem_reg                  | BLOCKRAM.BRAM.RAMB18E2 |
    +-------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/simd_array_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/simd_array_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/simd_array_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/simd_array_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/simd_array_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/simd_array_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


