DIGEST 5797ba99368f28e41c53ec3adfdc5753
FThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests
R635:649 Coq.Arith.Arith <> <> lib
R667:683 Coq.micromega.Lia <> <> lib
R701:714 Coq.Lists.List <> <> lib
R724:736 Coq.Lists.List ListNotations <> mod
R776:778 ThieleUniversal.CPU <> <> lib
R830:850 ThieleUniversal.verification.ThieleUniversalBridge <> <> lib
def 1601:1623 <> make_test_cpu_for_temp4
R1638:1640 Coq.Init.Datatypes <> nat ind
binder 1626:1634 <> temp1_val:1
R1645:1653 ThieleUniversal.CPU <> State rec
R1663:1670 ThieleUniversal.CPU <> regs proj
R1663:1670 ThieleUniversal.CPU <> regs proj
R1663:1670 ThieleUniversal.CPU <> regs proj
R1720:1726 ThieleUniversal.CPU <> mem proj
R1720:1726 ThieleUniversal.CPU <> mem proj
R1740:1747 ThieleUniversal.CPU <> cost proj
R1740:1747 ThieleUniversal.CPU <> cost proj
R1675:1675 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1677:1678 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1680:1681 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1683:1684 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1686:1687 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1689:1690 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1692:1693 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1695:1696 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1698:1699 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1709:1710 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1712:1712 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1700:1708 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> temp1_val:1 var
R1731:1732 Coq.Lists.List ListNotations ::list_scope:'['_']' not
def 1809:1824 <> test_temp4_case1
R1841:1863 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> make_test_cpu_for_temp4 def
binder 1834:1836 <> cpu:2
R1939:1941 Coq.Init.Logic <> ::type_scope:x_'='_x not
R1872:1883 ThieleUniversal.CPU <> read_reg def
R1885:1897 ThieleUniversal.CPU <> REG_TEMP1 def
R1900:1907 ThieleUniversal.CPU <> step def
R1910:1915 ThieleUniversal.CPU <> Jz constr
R1917:1929 ThieleUniversal.CPU <> REG_TEMP1 def
R1935:1937 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> cpu:2 var
def 2029:2044 <> test_temp4_case2
R2061:2083 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> make_test_cpu_for_temp4 def
binder 2054:2056 <> cpu:3
R2159:2161 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2092:2103 ThieleUniversal.CPU <> read_reg def
R2105:2117 ThieleUniversal.CPU <> REG_TEMP1 def
R2120:2127 ThieleUniversal.CPU <> step def
R2130:2135 ThieleUniversal.CPU <> Jz constr
R2137:2149 ThieleUniversal.CPU <> REG_TEMP1 def
R2155:2157 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> cpu:3 var
prf 2602:2614 <> nth_firstn_lt
binder 2617:2617 <> A:4
R2625:2628 Coq.Init.Datatypes <> list ind
R2630:2630 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> A:4 var
binder 2621:2621 <> l:5
R2640:2642 Coq.Init.Datatypes <> nat ind
binder 2634:2634 <> n:6
binder 2636:2636 <> m:7
R2650:2650 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> A:4 var
binder 2646:2646 <> d:8
R2662:2665 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2658:2660 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R2657:2657 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> n:6 var
R2661:2661 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> m:7 var
R2679:2682 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2667:2670 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R2666:2666 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> m:7 var
R2671:2676 Coq.Init.Datatypes <> length def
R2678:2678 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> l:5 var
R2703:2705 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2683:2685 Coq.Lists.List <> nth def
R2702:2702 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> d:8 var
R2690:2695 Coq.Lists.List <> firstn def
R2699:2699 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> l:5 var
R2697:2697 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> m:7 var
R2687:2687 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> n:6 var
R2706:2708 Coq.Lists.List <> nth def
R2714:2714 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> d:8 var
R2712:2712 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> l:5 var
R2710:2710 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> n:6 var
prf 2930:2941 <> nth_app_left
binder 2944:2944 <> A:9
R2956:2959 Coq.Init.Datatypes <> list ind
R2961:2961 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> A:9 var
binder 2948:2949 <> l1:10
binder 2951:2952 <> l2:11
R2969:2971 Coq.Init.Datatypes <> nat ind
binder 2965:2965 <> n:12
R2979:2979 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> A:9 var
binder 2975:2975 <> d:13
R2999:3002 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2987:2989 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R2986:2986 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> n:12 var
R2990:2995 Coq.Init.Datatypes <> length def
R2997:2998 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> l1:10 var
R3021:3023 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3003:3005 Coq.Lists.List <> nth def
R3020:3020 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> d:13 var
R3012:3015 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R3010:3011 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> l1:10 var
R3016:3017 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> l2:11 var
R3007:3007 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> n:12 var
R3024:3026 Coq.Lists.List <> nth def
R3033:3033 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> d:13 var
R3030:3031 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> l1:10 var
R3028:3028 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> n:12 var
prf 3196:3208 <> nth_app_right
binder 3211:3211 <> A:14
R3223:3226 Coq.Init.Datatypes <> list ind
R3228:3228 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> A:14 var
binder 3215:3216 <> l1:15
binder 3218:3219 <> l2:16
R3236:3238 Coq.Init.Datatypes <> nat ind
binder 3232:3232 <> n:17
R3246:3246 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> A:14 var
binder 3242:3242 <> d:18
R3267:3270 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3262:3265 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R3253:3258 Coq.Init.Datatypes <> length def
R3260:3261 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> l1:15 var
R3266:3266 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> n:17 var
R3289:3291 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3271:3273 Coq.Lists.List <> nth def
R3288:3288 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> d:18 var
R3280:3283 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R3278:3279 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> l1:15 var
R3284:3285 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> l2:16 var
R3275:3275 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> n:17 var
R3292:3294 Coq.Lists.List <> nth def
R3315:3315 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> d:18 var
R3312:3313 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> l2:16 var
R3298:3300 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R3297:3297 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> n:17 var
R3301:3306 Coq.Init.Datatypes <> length def
R3308:3309 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> l1:15 var
R3395:3405 Coq.Arith.PeanoNat Nat sub_0_r thm
R3395:3405 Coq.Arith.PeanoNat Nat sub_0_r thm
R3395:3405 Coq.Arith.PeanoNat Nat sub_0_r thm
prf 3521:3530 <> nth_skipn'
binder 3533:3533 <> A:19
R3541:3544 Coq.Init.Datatypes <> list ind
R3546:3546 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> A:19 var
binder 3537:3537 <> l:20
R3556:3558 Coq.Init.Datatypes <> nat ind
binder 3550:3550 <> n:21
binder 3552:3552 <> m:22
R3566:3566 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> A:19 var
binder 3562:3562 <> d:23
R3592:3594 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3573:3575 Coq.Lists.List <> nth def
R3591:3591 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> d:23 var
R3580:3584 Coq.Lists.List <> skipn def
R3588:3588 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> l:20 var
R3586:3586 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> m:22 var
R3577:3577 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> n:21 var
R3595:3597 Coq.Lists.List <> nth def
R3609:3609 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> d:23 var
R3607:3607 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> l:20 var
R3601:3603 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R3600:3600 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> n:21 var
R3604:3604 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> m:22 var
R3728:3738 Coq.Arith.PeanoNat Nat add_0_r thm
R3728:3738 Coq.Arith.PeanoNat Nat add_0_r thm
R3728:3738 Coq.Arith.PeanoNat Nat add_0_r thm
R3835:3845 Coq.Arith.PeanoNat Nat add_0_r thm
R3835:3845 Coq.Arith.PeanoNat Nat add_0_r thm
R3835:3845 Coq.Arith.PeanoNat Nat add_0_r thm
R3877:3890 Coq.Arith.PeanoNat Nat add_succ_r thm
R3877:3890 Coq.Arith.PeanoNat Nat add_succ_r thm
R3877:3890 Coq.Arith.PeanoNat Nat add_succ_r thm
prf 3983:4008 <> write_preserves_other_regs
binder 4019:4021 <> cpu:24
binder 4023:4023 <> r:25
binder 4025:4025 <> v:26
R4048:4117 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R4031:4034 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R4030:4030 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> r:25 var
R4035:4047 ThieleUniversal.CPU <> REG_TEMP1 def
R4165:4170 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R4139:4141 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R4118:4123 Coq.Init.Datatypes <> length def
R4126:4133 ThieleUniversal.CPU <> regs proj
R4135:4137 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> cpu:24 var
R4142:4148 Coq.Arith.PeanoNat Nat max def
R4150:4150 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> r:25 var
R4152:4164 ThieleUniversal.CPU <> REG_TEMP1 def
R4221:4225 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4171:4182 ThieleUniversal.CPU <> read_reg def
R4184:4196 ThieleUniversal.CPU <> REG_TEMP1 def
R4199:4211 ThieleUniversal.CPU <> write_reg def
R4213:4213 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> r:25 var
R4215:4215 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> v:26 var
R4217:4219 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> cpu:24 var
R4226:4237 ThieleUniversal.CPU <> read_reg def
R4239:4251 ThieleUniversal.CPU <> REG_TEMP1 def
R4253:4255 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> cpu:24 var
R4314:4325 ThieleUniversal.CPU <> read_reg def
R4328:4340 ThieleUniversal.CPU <> write_reg def
R4366:4378 ThieleUniversal.CPU <> REG_TEMP1 def
R4366:4378 ThieleUniversal.CPU <> REG_TEMP1 def
R4416:4418 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4419:4424 Coq.Init.Datatypes <> length def
R4416:4418 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4419:4424 Coq.Init.Datatypes <> length def
R4459:4461 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4462:4467 Coq.Init.Datatypes <> length def
R4459:4461 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4462:4467 Coq.Init.Datatypes <> length def
R4495:4509 Coq.Arith.PeanoNat Nat lt_ge_cases thm
R4495:4509 Coq.Arith.PeanoNat Nat lt_ge_cases thm
R4566:4568 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4569:4574 Coq.Init.Datatypes <> length def
R4577:4582 Coq.Lists.List <> firstn def
R4605:4617 Coq.Lists.List <> firstn_length thm
R4566:4568 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4569:4574 Coq.Init.Datatypes <> length def
R4577:4582 Coq.Lists.List <> firstn def
R4605:4617 Coq.Lists.List <> firstn_length thm
R4605:4617 Coq.Lists.List <> firstn_length thm
R4642:4653 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> nth_app_left thm
R4675:4678 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R4672:4672 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4674:4674 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4679:4683 Coq.Lists.List <> skipn def
R4686:4686 Coq.Init.Datatypes <> S constr
R4656:4661 Coq.Lists.List <> firstn def
R4642:4653 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> nth_app_left thm
R4675:4678 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R4672:4672 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4674:4674 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4679:4683 Coq.Lists.List <> skipn def
R4686:4686 Coq.Init.Datatypes <> S constr
R4656:4661 Coq.Lists.List <> firstn def
R4797:4800 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R4801:4806 Coq.Init.Datatypes <> length def
R4797:4800 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R4801:4806 Coq.Init.Datatypes <> length def
R4838:4850 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> nth_firstn_lt thm
R4838:4850 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> nth_firstn_lt thm
R4971:4974 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R4949:4954 Coq.Init.Datatypes <> length def
R4957:4962 Coq.Lists.List <> firstn def
R4994:5006 Coq.Lists.List <> firstn_length thm
R4971:4974 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R4949:4954 Coq.Init.Datatypes <> length def
R4957:4962 Coq.Lists.List <> firstn def
R4994:5006 Coq.Lists.List <> firstn_length thm
R4994:5006 Coq.Lists.List <> firstn_length thm
R5033:5045 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> nth_app_right thm
R5067:5070 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R5064:5064 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R5066:5066 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R5071:5075 Coq.Lists.List <> skipn def
R5078:5078 Coq.Init.Datatypes <> S constr
R5048:5053 Coq.Lists.List <> firstn def
R5033:5045 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> nth_app_right thm
R5067:5070 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R5064:5064 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R5066:5066 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R5071:5075 Coq.Lists.List <> skipn def
R5078:5078 Coq.Init.Datatypes <> S constr
R5048:5053 Coq.Lists.List <> firstn def
R5195:5197 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5173:5178 Coq.Init.Datatypes <> length def
R5181:5186 Coq.Lists.List <> firstn def
R5213:5225 Coq.Lists.List <> firstn_length thm
R5195:5197 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5173:5178 Coq.Init.Datatypes <> length def
R5181:5186 Coq.Lists.List <> firstn def
R5213:5225 Coq.Lists.List <> firstn_length thm
R5213:5225 Coq.Lists.List <> firstn_length thm
R5325:5327 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R5321:5323 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R5325:5327 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R5321:5323 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R5360:5362 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R5360:5362 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R5465:5467 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5468:5468 Coq.Init.Datatypes <> S constr
R5465:5467 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5468:5468 Coq.Init.Datatypes <> S constr
R5524:5524 Coq.Init.Datatypes <> S constr
R5536:5538 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5539:5539 Coq.Init.Datatypes <> S constr
R5524:5524 Coq.Init.Datatypes <> S constr
R5536:5538 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5539:5539 Coq.Init.Datatypes <> S constr
R5572:5581 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5591:5591 Coq.Init.Datatypes <> S constr
R5572:5581 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5591:5591 Coq.Init.Datatypes <> S constr
R5572:5581 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5591:5591 Coq.Init.Datatypes <> S constr
R5653:5655 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5658:5660 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5661:5661 Coq.Init.Datatypes <> S constr
R5664:5664 Coq.Init.Datatypes <> S constr
R5653:5655 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5658:5660 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5661:5661 Coq.Init.Datatypes <> S constr
R5664:5664 Coq.Init.Datatypes <> S constr
R5723:5725 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5726:5726 Coq.Init.Datatypes <> S constr
R5729:5729 Coq.Init.Datatypes <> S constr
R5745:5747 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5741:5741 Coq.Init.Datatypes <> S constr
R5748:5748 Coq.Init.Datatypes <> S constr
R5723:5725 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5726:5726 Coq.Init.Datatypes <> S constr
R5729:5729 Coq.Init.Datatypes <> S constr
R5745:5747 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5741:5741 Coq.Init.Datatypes <> S constr
R5748:5748 Coq.Init.Datatypes <> S constr
R5781:5790 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5805:5805 Coq.Init.Datatypes <> S constr
R5798:5798 Coq.Init.Datatypes <> S constr
R5781:5790 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5805:5805 Coq.Init.Datatypes <> S constr
R5798:5798 Coq.Init.Datatypes <> S constr
R5781:5790 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5805:5805 Coq.Init.Datatypes <> S constr
R5798:5798 Coq.Init.Datatypes <> S constr
prf 5932:5945 <> addr_neq_temp1
R5961:5964 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R5949:5960 ThieleUniversal.CPU <> REG_ADDR def
R5965:5977 ThieleUniversal.CPU <> REG_TEMP1 def
R5996:6007 ThieleUniversal.CPU <> REG_ADDR def
R6010:6022 ThieleUniversal.CPU <> REG_TEMP1 def
prf 6177:6220 <> temp1_preserved_through_addr_write_validated
binder 6231:6233 <> cpu:27
binder 6235:6242 <> addr_val:28
R6276:6283 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R6270:6273 Coq.Init.Peano <> ::nat_scope:x_'>='_x not
R6249:6254 Coq.Init.Datatypes <> length def
R6257:6264 ThieleUniversal.CPU <> regs proj
R6266:6268 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> cpu:27 var
R6352:6358 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6284:6295 ThieleUniversal.CPU <> read_reg def
R6297:6309 ThieleUniversal.CPU <> REG_TEMP1 def
R6312:6324 ThieleUniversal.CPU <> write_reg def
R6326:6337 ThieleUniversal.CPU <> REG_ADDR def
R6339:6346 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> addr_val:28 var
R6348:6350 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> cpu:27 var
R6359:6370 ThieleUniversal.CPU <> read_reg def
R6372:6384 ThieleUniversal.CPU <> REG_TEMP1 def
R6386:6388 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> cpu:27 var
R6475:6477 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R6454:6459 Coq.Init.Datatypes <> length def
R6462:6469 ThieleUniversal.CPU <> regs proj
R6475:6477 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R6454:6459 Coq.Init.Datatypes <> length def
R6462:6469 ThieleUniversal.CPU <> regs proj
R6501:6526 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> write_preserves_other_regs thm
R6501:6526 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> write_preserves_other_regs thm
R6557:6570 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> addr_neq_temp1 thm
R6557:6570 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> addr_neq_temp1 thm
prf 6879:6902 <> pc_update_preserves_regs
binder 6913:6915 <> cpu:29
binder 6917:6922 <> new_pc:30
R6954:6959 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R6948:6951 Coq.Init.Peano <> ::nat_scope:x_'>='_x not
R6927:6932 Coq.Init.Datatypes <> length def
R6935:6942 ThieleUniversal.CPU <> regs proj
R6944:6946 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> cpu:29 var
R7024:7028 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6960:6971 ThieleUniversal.CPU <> read_reg def
R6973:6985 ThieleUniversal.CPU <> REG_TEMP1 def
R6988:7000 ThieleUniversal.CPU <> write_reg def
R7002:7011 ThieleUniversal.CPU <> REG_PC def
R7013:7018 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> new_pc:30 var
R7020:7022 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> cpu:29 var
R7029:7040 ThieleUniversal.CPU <> read_reg def
R7042:7054 ThieleUniversal.CPU <> REG_TEMP1 def
R7056:7058 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> cpu:29 var
R7141:7143 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R7120:7125 Coq.Init.Datatypes <> length def
R7128:7135 ThieleUniversal.CPU <> regs proj
R7141:7143 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R7120:7125 Coq.Init.Datatypes <> length def
R7128:7135 ThieleUniversal.CPU <> regs proj
R7165:7190 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> write_preserves_other_regs thm
R7165:7190 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> write_preserves_other_regs thm
R7220:7229 ThieleUniversal.CPU <> REG_PC def
R7232:7244 ThieleUniversal.CPU <> REG_TEMP1 def
prf 7393:7434 <> temp1_preserved_through_pc_write_validated
binder 7445:7447 <> cpu:31
binder 7449:7454 <> new_pc:32
R7488:7495 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R7482:7485 Coq.Init.Peano <> ::nat_scope:x_'>='_x not
R7461:7466 Coq.Init.Datatypes <> length def
R7469:7476 ThieleUniversal.CPU <> regs proj
R7478:7480 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> cpu:31 var
R7560:7566 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7496:7507 ThieleUniversal.CPU <> read_reg def
R7509:7521 ThieleUniversal.CPU <> REG_TEMP1 def
R7524:7536 ThieleUniversal.CPU <> write_reg def
R7538:7547 ThieleUniversal.CPU <> REG_PC def
R7549:7554 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> new_pc:32 var
R7556:7558 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> cpu:31 var
R7567:7578 ThieleUniversal.CPU <> read_reg def
R7580:7592 ThieleUniversal.CPU <> REG_TEMP1 def
R7594:7596 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> cpu:31 var
R7646:7669 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> pc_update_preserves_regs thm
R7646:7669 ThieleUniversal.verification.ThieleUniversalBridge_Axiom_Tests <> pc_update_preserves_regs thm
