vhdl xil_defaultlib "H:/School/Spring2015/EECS443/project_9/proj_9/proj_9.srcs/sources_1/imports/lab6sources/memutils.vhd"
vhdl xil_defaultlib "H:/School/Spring2015/EECS443/project_9/proj_9/proj_9.srcs/sources_1/new/ReadOnlyMem.vhd"
vhdl xil_defaultlib "H:/School/Spring2015/EECS443/project_9/proj_9/proj_9.srcs/sources_1/new/Counter.vhd"
vhdl xil_defaultlib "H:/School/Spring2015/EECS443/project_9/proj_9/proj_9.srcs/sim_1/imports/project_9/simulation.vhd"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
