#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12fe08500 .scope module, "traffic_light_tb" "traffic_light_tb" 2 4;
 .timescale -9 -12;
v0x600000474630_0 .net "G1", 0 0, v0x600000474090_0;  1 drivers
v0x6000004746c0_0 .net "G2", 0 0, v0x600000474120_0;  1 drivers
v0x600000474750_0 .net "R1", 0 0, v0x6000004741b0_0;  1 drivers
v0x6000004747e0_0 .net "R2", 0 0, v0x600000474240_0;  1 drivers
v0x600000474870_0 .net "Y1", 0 0, v0x6000004742d0_0;  1 drivers
v0x600000474900_0 .net "Y2", 0 0, v0x600000474360_0;  1 drivers
v0x600000474990_0 .var "clk", 0 0;
v0x600000474a20_0 .var "rst_n", 0 0;
E_0x600002370240 .event posedge, v0x6000004743f0_0;
S_0x12fe08670 .scope module, "U1" "traffic_light" 2 10, 3 1 0, S_0x12fe08500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "R1";
    .port_info 3 /OUTPUT 1 "Y1";
    .port_info 4 /OUTPUT 1 "G1";
    .port_info 5 /OUTPUT 1 "R2";
    .port_info 6 /OUTPUT 1 "Y2";
    .port_info 7 /OUTPUT 1 "G2";
P_0x600000a74100 .param/l "S0" 0 3 9, C4<00>;
P_0x600000a74140 .param/l "S1" 0 3 10, C4<01>;
P_0x600000a74180 .param/l "S2" 0 3 11, C4<10>;
P_0x600000a741c0 .param/l "S3" 0 3 12, C4<11>;
v0x600000474090_0 .var "G1", 0 0;
v0x600000474120_0 .var "G2", 0 0;
v0x6000004741b0_0 .var "R1", 0 0;
v0x600000474240_0 .var "R2", 0 0;
v0x6000004742d0_0 .var "Y1", 0 0;
v0x600000474360_0 .var "Y2", 0 0;
v0x6000004743f0_0 .net "clk", 0 0, v0x600000474990_0;  1 drivers
v0x600000474480_0 .var "counter", 6 0;
v0x600000474510_0 .net "rst_n", 0 0, v0x600000474a20_0;  1 drivers
v0x6000004745a0_0 .var "state", 1 0;
E_0x600002373180 .event anyedge, v0x6000004745a0_0;
E_0x6000023731c0/0 .event negedge, v0x600000474510_0;
E_0x6000023731c0/1 .event posedge, v0x6000004743f0_0;
E_0x6000023731c0 .event/or E_0x6000023731c0/0, E_0x6000023731c0/1;
    .scope S_0x12fe08670;
T_0 ;
    %wait E_0x6000023731c0;
    %load/vec4 v0x600000474510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000004745a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600000474480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000004745a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x600000474480_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000004745a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600000474480_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x600000474480_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x600000474480_0, 0;
T_0.8 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x600000474480_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000004745a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600000474480_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x600000474480_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x600000474480_0, 0;
T_0.10 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x600000474480_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000004745a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600000474480_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x600000474480_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x600000474480_0, 0;
T_0.12 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x600000474480_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000004745a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600000474480_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x600000474480_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x600000474480_0, 0;
T_0.14 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12fe08670;
T_1 ;
    %wait E_0x600002373180;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004741b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000474090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000474240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000474360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000474120_0, 0, 1;
    %load/vec4 v0x6000004745a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000004741b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000474120_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000004741b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000474360_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000474240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000474090_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000474240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000004742d0_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12fe08500;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v0x600000474990_0;
    %inv;
    %store/vec4 v0x600000474990_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12fe08500;
T_3 ;
    %vpi_call 2 22 "$dumpfile", "vcd/traffic_light_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12fe08500 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000474990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000474a20_0, 0, 1;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000474a20_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x12fe08500;
T_4 ;
    %delay 5000000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x12fe08500;
T_5 ;
    %wait E_0x600002370240;
    %vpi_call 2 39 "$display", "Time=%dns | R1=%b Y1=%b G1=%b | R2=%b Y2=%b G2=%b", $time, v0x600000474750_0, v0x600000474870_0, v0x600000474630_0, v0x6000004747e0_0, v0x600000474900_0, v0x6000004746c0_0 {0 0 0};
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "vvc/traffic_light_tb.v";
    "./vvc/traffic_light.v";
