\hypertarget{stm32g4xx__ll__adc_8h_source}{}\doxysection{stm32g4xx\+\_\+ll\+\_\+adc.\+h}
\label{stm32g4xx__ll__adc_8h_source}\index{C:/Users/alixh/STM32CubeIDE/workspace\_1.10.1/TP\_Automatique/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_ll\_adc.h@{C:/Users/alixh/STM32CubeIDE/workspace\_1.10.1/TP\_Automatique/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_ll\_adc.h}}
\mbox{\hyperlink{stm32g4xx__ll__adc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{19 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#ifndef STM32G4xx\_LL\_ADC\_H}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#define STM32G4xx\_LL\_ADC\_H}}
\DoxyCodeLine{22 }
\DoxyCodeLine{23 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{24 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{26 }
\DoxyCodeLine{27 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32g4xx_8h}{stm32g4xx.h}}"{}}}
\DoxyCodeLine{29 }
\DoxyCodeLine{34 \textcolor{preprocessor}{\#if defined (ADC1) || defined (ADC2) || defined (ADC3) || defined (ADC4) || defined (ADC5)}}
\DoxyCodeLine{35 }
\DoxyCodeLine{40 \textcolor{comment}{/* Private types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{41 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{42 }
\DoxyCodeLine{43 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{48 \textcolor{comment}{/* Internal mask for ADC group regular sequencer:                             */}}
\DoxyCodeLine{49 \textcolor{comment}{/* To select into literal LL\_ADC\_REG\_RANK\_x the relevant bits for:            */}}
\DoxyCodeLine{50 \textcolor{comment}{/* -\/ sequencer register offset                                                */}}
\DoxyCodeLine{51 \textcolor{comment}{/* -\/ sequencer rank bits position into the selected register                  */}}
\DoxyCodeLine{52 }
\DoxyCodeLine{53 \textcolor{comment}{/* Internal register offset for ADC group regular sequencer configuration */}}
\DoxyCodeLine{54 \textcolor{comment}{/* (offset placed into a spare area of literal definition) */}}
\DoxyCodeLine{55 \textcolor{preprocessor}{\#define ADC\_SQR1\_REGOFFSET                 (0x00000000UL)}}
\DoxyCodeLine{56 \textcolor{preprocessor}{\#define ADC\_SQR2\_REGOFFSET                 (0x00000100UL)}}
\DoxyCodeLine{57 \textcolor{preprocessor}{\#define ADC\_SQR3\_REGOFFSET                 (0x00000200UL)}}
\DoxyCodeLine{58 \textcolor{preprocessor}{\#define ADC\_SQR4\_REGOFFSET                 (0x00000300UL)}}
\DoxyCodeLine{59 }
\DoxyCodeLine{60 \textcolor{preprocessor}{\#define ADC\_REG\_SQRX\_REGOFFSET\_MASK        (ADC\_SQR1\_REGOFFSET | ADC\_SQR2\_REGOFFSET \(\backslash\)}}
\DoxyCodeLine{61 \textcolor{preprocessor}{                                            | ADC\_SQR3\_REGOFFSET | ADC\_SQR4\_REGOFFSET)}}
\DoxyCodeLine{62 \textcolor{preprocessor}{\#define ADC\_SQRX\_REGOFFSET\_POS             (8UL) }\textcolor{comment}{/* Position of bits ADC\_SQRx\_REGOFFSET in ADC\_REG\_SQRX\_REGOFFSET\_MASK */}\textcolor{preprocessor}{}}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_ID\_SQRX\_MASK          (ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0)}}
\DoxyCodeLine{64 }
\DoxyCodeLine{65 \textcolor{comment}{/* Definition of ADC group regular sequencer bits information to be inserted  */}}
\DoxyCodeLine{66 \textcolor{comment}{/* into ADC group regular sequencer ranks literals definition.                */}}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_1\_SQRX\_BITOFFSET\_POS  (ADC\_SQR1\_SQ1\_Pos)}}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_2\_SQRX\_BITOFFSET\_POS  (ADC\_SQR1\_SQ2\_Pos)}}
\DoxyCodeLine{69 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_3\_SQRX\_BITOFFSET\_POS  (ADC\_SQR1\_SQ3\_Pos)}}
\DoxyCodeLine{70 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_4\_SQRX\_BITOFFSET\_POS  (ADC\_SQR1\_SQ4\_Pos)}}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_5\_SQRX\_BITOFFSET\_POS  (ADC\_SQR2\_SQ5\_Pos)}}
\DoxyCodeLine{72 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_6\_SQRX\_BITOFFSET\_POS  (ADC\_SQR2\_SQ6\_Pos)}}
\DoxyCodeLine{73 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_7\_SQRX\_BITOFFSET\_POS  (ADC\_SQR2\_SQ7\_Pos)}}
\DoxyCodeLine{74 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_8\_SQRX\_BITOFFSET\_POS  (ADC\_SQR2\_SQ8\_Pos)}}
\DoxyCodeLine{75 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_9\_SQRX\_BITOFFSET\_POS  (ADC\_SQR2\_SQ9\_Pos)}}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_10\_SQRX\_BITOFFSET\_POS (ADC\_SQR3\_SQ10\_Pos)}}
\DoxyCodeLine{77 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_11\_SQRX\_BITOFFSET\_POS (ADC\_SQR3\_SQ11\_Pos)}}
\DoxyCodeLine{78 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_12\_SQRX\_BITOFFSET\_POS (ADC\_SQR3\_SQ12\_Pos)}}
\DoxyCodeLine{79 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_13\_SQRX\_BITOFFSET\_POS (ADC\_SQR3\_SQ13\_Pos)}}
\DoxyCodeLine{80 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_14\_SQRX\_BITOFFSET\_POS (ADC\_SQR3\_SQ14\_Pos)}}
\DoxyCodeLine{81 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_15\_SQRX\_BITOFFSET\_POS (ADC\_SQR4\_SQ15\_Pos)}}
\DoxyCodeLine{82 \textcolor{preprocessor}{\#define ADC\_REG\_RANK\_16\_SQRX\_BITOFFSET\_POS (ADC\_SQR4\_SQ16\_Pos)}}
\DoxyCodeLine{83 }
\DoxyCodeLine{84 }
\DoxyCodeLine{85 }
\DoxyCodeLine{86 \textcolor{comment}{/* Internal mask for ADC group injected sequencer:                            */}}
\DoxyCodeLine{87 \textcolor{comment}{/* To select into literal LL\_ADC\_INJ\_RANK\_x the relevant bits for:            */}}
\DoxyCodeLine{88 \textcolor{comment}{/* -\/ data register offset                                                     */}}
\DoxyCodeLine{89 \textcolor{comment}{/* -\/ sequencer rank bits position into the selected register                  */}}
\DoxyCodeLine{90 }
\DoxyCodeLine{91 \textcolor{comment}{/* Internal register offset for ADC group injected data register */}}
\DoxyCodeLine{92 \textcolor{comment}{/* (offset placed into a spare area of literal definition) */}}
\DoxyCodeLine{93 \textcolor{preprocessor}{\#define ADC\_JDR1\_REGOFFSET                 (0x00000000UL)}}
\DoxyCodeLine{94 \textcolor{preprocessor}{\#define ADC\_JDR2\_REGOFFSET                 (0x00000100UL)}}
\DoxyCodeLine{95 \textcolor{preprocessor}{\#define ADC\_JDR3\_REGOFFSET                 (0x00000200UL)}}
\DoxyCodeLine{96 \textcolor{preprocessor}{\#define ADC\_JDR4\_REGOFFSET                 (0x00000300UL)}}
\DoxyCodeLine{97 }
\DoxyCodeLine{98 \textcolor{preprocessor}{\#define ADC\_INJ\_JDRX\_REGOFFSET\_MASK        (ADC\_JDR1\_REGOFFSET | ADC\_JDR2\_REGOFFSET \(\backslash\)}}
\DoxyCodeLine{99 \textcolor{preprocessor}{                                            | ADC\_JDR3\_REGOFFSET | ADC\_JDR4\_REGOFFSET)}}
\DoxyCodeLine{100 \textcolor{preprocessor}{\#define ADC\_INJ\_RANK\_ID\_JSQR\_MASK          (ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0)}}
\DoxyCodeLine{101 \textcolor{preprocessor}{\#define ADC\_JDRX\_REGOFFSET\_POS             (8UL) }\textcolor{comment}{/* Position of bits ADC\_JDRx\_REGOFFSET in ADC\_INJ\_JDRX\_REGOFFSET\_MASK */}\textcolor{preprocessor}{}}
\DoxyCodeLine{102 }
\DoxyCodeLine{103 \textcolor{comment}{/* Definition of ADC group injected sequencer bits information to be inserted */}}
\DoxyCodeLine{104 \textcolor{comment}{/* into ADC group injected sequencer ranks literals definition.               */}}
\DoxyCodeLine{105 \textcolor{preprocessor}{\#define ADC\_INJ\_RANK\_1\_JSQR\_BITOFFSET\_POS  (ADC\_JSQR\_JSQ1\_Pos)}}
\DoxyCodeLine{106 \textcolor{preprocessor}{\#define ADC\_INJ\_RANK\_2\_JSQR\_BITOFFSET\_POS  (ADC\_JSQR\_JSQ2\_Pos)}}
\DoxyCodeLine{107 \textcolor{preprocessor}{\#define ADC\_INJ\_RANK\_3\_JSQR\_BITOFFSET\_POS  (ADC\_JSQR\_JSQ3\_Pos)}}
\DoxyCodeLine{108 \textcolor{preprocessor}{\#define ADC\_INJ\_RANK\_4\_JSQR\_BITOFFSET\_POS  (ADC\_JSQR\_JSQ4\_Pos)}}
\DoxyCodeLine{109 }
\DoxyCodeLine{110 }
\DoxyCodeLine{111 }
\DoxyCodeLine{112 \textcolor{comment}{/* Internal mask for ADC group regular trigger:                               */}}
\DoxyCodeLine{113 \textcolor{comment}{/* To select into literal LL\_ADC\_REG\_TRIG\_x the relevant bits for:            */}}
\DoxyCodeLine{114 \textcolor{comment}{/* -\/ regular trigger source                                                   */}}
\DoxyCodeLine{115 \textcolor{comment}{/* -\/ regular trigger edge                                                     */}}
\DoxyCodeLine{116 \textcolor{preprocessor}{\#define ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT       (ADC\_CFGR\_EXTEN\_0) }\textcolor{comment}{/* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{117 }
\DoxyCodeLine{118 \textcolor{comment}{/* Mask containing trigger source masks for each of possible                  */}}
\DoxyCodeLine{119 \textcolor{comment}{/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */}}
\DoxyCodeLine{120 \textcolor{comment}{/* corresponding to \{SW start; ext trigger; ext trigger; ext trigger\}.        */}}
\DoxyCodeLine{121 \textcolor{preprocessor}{\#define ADC\_REG\_TRIG\_SOURCE\_MASK            (((LL\_ADC\_REG\_TRIG\_SOFTWARE \& ADC\_CFGR\_EXTSEL) << (4U * 0UL)) | \(\backslash\)}}
\DoxyCodeLine{122 \textcolor{preprocessor}{                                             ((ADC\_CFGR\_EXTSEL)                            << (4U * 1UL)) | \(\backslash\)}}
\DoxyCodeLine{123 \textcolor{preprocessor}{                                             ((ADC\_CFGR\_EXTSEL)                            << (4U * 2UL)) | \(\backslash\)}}
\DoxyCodeLine{124 \textcolor{preprocessor}{                                             ((ADC\_CFGR\_EXTSEL)                            << (4U * 3UL))  )}}
\DoxyCodeLine{125 }
\DoxyCodeLine{126 \textcolor{comment}{/* Mask containing trigger edge masks for each of possible                    */}}
\DoxyCodeLine{127 \textcolor{comment}{/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */}}
\DoxyCodeLine{128 \textcolor{comment}{/* corresponding to \{SW start; ext trigger; ext trigger; ext trigger\}.        */}}
\DoxyCodeLine{129 \textcolor{preprocessor}{\#define ADC\_REG\_TRIG\_EDGE\_MASK              (((LL\_ADC\_REG\_TRIG\_SOFTWARE \& ADC\_CFGR\_EXTEN) << (4U * 0UL)) | \(\backslash\)}}
\DoxyCodeLine{130 \textcolor{preprocessor}{                                             ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)             << (4U * 1UL)) | \(\backslash\)}}
\DoxyCodeLine{131 \textcolor{preprocessor}{                                             ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)             << (4U * 2UL)) | \(\backslash\)}}
\DoxyCodeLine{132 \textcolor{preprocessor}{                                             ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)             << (4U * 3UL))  )}}
\DoxyCodeLine{133 }
\DoxyCodeLine{134 \textcolor{comment}{/* Definition of ADC group regular trigger bits information.                  */}}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#define ADC\_REG\_TRIG\_EXTSEL\_BITOFFSET\_POS  (ADC\_CFGR\_EXTSEL\_Pos)}}
\DoxyCodeLine{136 \textcolor{preprocessor}{\#define ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS   (ADC\_CFGR\_EXTEN\_Pos)}}
\DoxyCodeLine{137 }
\DoxyCodeLine{138 }
\DoxyCodeLine{139 }
\DoxyCodeLine{140 \textcolor{comment}{/* Internal mask for ADC group injected trigger:                              */}}
\DoxyCodeLine{141 \textcolor{comment}{/* To select into literal LL\_ADC\_INJ\_TRIG\_x the relevant bits for:            */}}
\DoxyCodeLine{142 \textcolor{comment}{/* -\/ injected trigger source                                                  */}}
\DoxyCodeLine{143 \textcolor{comment}{/* -\/ injected trigger edge                                                    */}}
\DoxyCodeLine{144 \textcolor{preprocessor}{\#define ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT      (ADC\_JSQR\_JEXTEN\_0) }\textcolor{comment}{/* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{145 }
\DoxyCodeLine{146 \textcolor{comment}{/* Mask containing trigger source masks for each of possible                  */}}
\DoxyCodeLine{147 \textcolor{comment}{/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */}}
\DoxyCodeLine{148 \textcolor{comment}{/* corresponding to \{SW start; ext trigger; ext trigger; ext trigger\}.        */}}
\DoxyCodeLine{149 \textcolor{preprocessor}{\#define ADC\_INJ\_TRIG\_SOURCE\_MASK            (((LL\_ADC\_INJ\_TRIG\_SOFTWARE \& ADC\_JSQR\_JEXTSEL)  << (4U * 0UL)) | \(\backslash\)}}
\DoxyCodeLine{150 \textcolor{preprocessor}{                                             ((ADC\_JSQR\_JEXTSEL)                             << (4U * 1UL)) | \(\backslash\)}}
\DoxyCodeLine{151 \textcolor{preprocessor}{                                             ((ADC\_JSQR\_JEXTSEL)                             << (4U * 2UL)) | \(\backslash\)}}
\DoxyCodeLine{152 \textcolor{preprocessor}{                                             ((ADC\_JSQR\_JEXTSEL)                             << (4U * 3UL))  )}}
\DoxyCodeLine{153 }
\DoxyCodeLine{154 \textcolor{comment}{/* Mask containing trigger edge masks for each of possible                    */}}
\DoxyCodeLine{155 \textcolor{comment}{/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */}}
\DoxyCodeLine{156 \textcolor{comment}{/* corresponding to \{SW start; ext trigger; ext trigger; ext trigger\}.        */}}
\DoxyCodeLine{157 \textcolor{preprocessor}{\#define ADC\_INJ\_TRIG\_EDGE\_MASK              (((LL\_ADC\_INJ\_TRIG\_SOFTWARE \& ADC\_JSQR\_JEXTEN) << (4U * 0UL)) | \(\backslash\)}}
\DoxyCodeLine{158 \textcolor{preprocessor}{                                             ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)              << (4U * 1UL)) | \(\backslash\)}}
\DoxyCodeLine{159 \textcolor{preprocessor}{                                             ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)              << (4U * 2UL)) | \(\backslash\)}}
\DoxyCodeLine{160 \textcolor{preprocessor}{                                             ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)              << (4U * 3UL))  )}}
\DoxyCodeLine{161 }
\DoxyCodeLine{162 \textcolor{comment}{/* Definition of ADC group injected trigger bits information.                 */}}
\DoxyCodeLine{163 \textcolor{preprocessor}{\#define ADC\_INJ\_TRIG\_EXTSEL\_BITOFFSET\_POS  (ADC\_JSQR\_JEXTSEL\_Pos)}}
\DoxyCodeLine{164 \textcolor{preprocessor}{\#define ADC\_INJ\_TRIG\_EXTEN\_BITOFFSET\_POS   (ADC\_JSQR\_JEXTEN\_Pos)}}
\DoxyCodeLine{165 }
\DoxyCodeLine{166 }
\DoxyCodeLine{167 }
\DoxyCodeLine{168 }
\DoxyCodeLine{169 }
\DoxyCodeLine{170 }
\DoxyCodeLine{171 \textcolor{comment}{/* Internal mask for ADC channel:                                             */}}
\DoxyCodeLine{172 \textcolor{comment}{/* To select into literal LL\_ADC\_CHANNEL\_x the relevant bits for:             */}}
\DoxyCodeLine{173 \textcolor{comment}{/* -\/ channel identifier defined by number                                     */}}
\DoxyCodeLine{174 \textcolor{comment}{/* -\/ channel identifier defined by bitfield                                   */}}
\DoxyCodeLine{175 \textcolor{comment}{/* -\/ channel differentiation between external channels (connected to          */}}
\DoxyCodeLine{176 \textcolor{comment}{/*   GPIO pins) and internal channels (connected to internal paths)           */}}
\DoxyCodeLine{177 \textcolor{comment}{/* -\/ channel sampling time defined by SMPRx register offset                   */}}
\DoxyCodeLine{178 \textcolor{comment}{/*   and SMPx bits positions into SMPRx register                              */}}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_ID\_NUMBER\_MASK         (ADC\_CFGR\_AWD1CH)}}
\DoxyCodeLine{180 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_ID\_BITFIELD\_MASK       (ADC\_AWD2CR\_AWD2CH)}}
\DoxyCodeLine{181 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS (ADC\_CFGR\_AWD1CH\_Pos)}}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_ID\_MASK                (ADC\_CHANNEL\_ID\_NUMBER\_MASK | ADC\_CHANNEL\_ID\_BITFIELD\_MASK \(\backslash\)}}
\DoxyCodeLine{183 \textcolor{preprocessor}{                                            | ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{184 \textcolor{comment}{/* Equivalent mask of ADC\_CHANNEL\_NUMBER\_MASK aligned on register LSB (bit 0) */}}
\DoxyCodeLine{185 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0 (ADC\_SQR2\_SQ5) }\textcolor{comment}{/* Equivalent to shift: (ADC\_CHANNEL\_NUMBER\_MASK >> [Position of bitfield "{}ADC\_CHANNEL\_NUMBER\_MASK"{} in register]) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{186 }
\DoxyCodeLine{187 \textcolor{comment}{/* Channel differentiation between external and internal channels */}}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_ID\_INTERNAL\_CH         (0x80000000UL) }\textcolor{comment}{/* Marker of internal channel */}\textcolor{preprocessor}{}}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2       (0x00080000UL) }\textcolor{comment}{/* Marker of internal channel for other ADC instances, in case of different ADC internal channels mapped on same channel number on different ADC instances */}\textcolor{preprocessor}{}}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK    (ADC\_CHANNEL\_ID\_INTERNAL\_CH | ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)}}
\DoxyCodeLine{191 }
\DoxyCodeLine{192 \textcolor{comment}{/* Internal register offset for ADC channel sampling time configuration */}}
\DoxyCodeLine{193 \textcolor{comment}{/* (offset placed into a spare area of literal definition) */}}
\DoxyCodeLine{194 \textcolor{preprocessor}{\#define ADC\_SMPR1\_REGOFFSET                (0x00000000UL)}}
\DoxyCodeLine{195 \textcolor{preprocessor}{\#define ADC\_SMPR2\_REGOFFSET                (0x02000000UL)}}
\DoxyCodeLine{196 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK   (ADC\_SMPR1\_REGOFFSET | ADC\_SMPR2\_REGOFFSET)}}
\DoxyCodeLine{197 \textcolor{preprocessor}{\#define ADC\_SMPRX\_REGOFFSET\_POS            (25UL) }\textcolor{comment}{/* Position of bits ADC\_SMPRx\_REGOFFSET in ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK */}\textcolor{preprocessor}{}}
\DoxyCodeLine{198 }
\DoxyCodeLine{199 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK    (0x01F00000UL)}}
\DoxyCodeLine{200 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS     (20UL)           }\textcolor{comment}{/* Value equivalent to bitfield "{}ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{201 }
\DoxyCodeLine{202 \textcolor{comment}{/* Definition of channels ID number information to be inserted into           */}}
\DoxyCodeLine{203 \textcolor{comment}{/* channels literals definition.                                              */}}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_0\_NUMBER               (0x00000000UL)}}
\DoxyCodeLine{205 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_1\_NUMBER               (ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{206 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_2\_NUMBER               (ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_3\_NUMBER               (ADC\_CFGR\_AWD1CH\_1 | ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{208 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_4\_NUMBER               (ADC\_CFGR\_AWD1CH\_2)}}
\DoxyCodeLine{209 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_5\_NUMBER               (ADC\_CFGR\_AWD1CH\_2 | ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{210 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_6\_NUMBER               (ADC\_CFGR\_AWD1CH\_2 | ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{211 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_7\_NUMBER               (ADC\_CFGR\_AWD1CH\_2 | ADC\_CFGR\_AWD1CH\_1 | ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{212 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_8\_NUMBER               (ADC\_CFGR\_AWD1CH\_3)}}
\DoxyCodeLine{213 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_9\_NUMBER               (ADC\_CFGR\_AWD1CH\_3 | ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{214 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_10\_NUMBER              (ADC\_CFGR\_AWD1CH\_3 | ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{215 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_11\_NUMBER              (ADC\_CFGR\_AWD1CH\_3 | ADC\_CFGR\_AWD1CH\_1 | ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_12\_NUMBER              (ADC\_CFGR\_AWD1CH\_3 | ADC\_CFGR\_AWD1CH\_2)}}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_13\_NUMBER              (ADC\_CFGR\_AWD1CH\_3 | ADC\_CFGR\_AWD1CH\_2 | ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_14\_NUMBER              (ADC\_CFGR\_AWD1CH\_3 | ADC\_CFGR\_AWD1CH\_2 | ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_15\_NUMBER              (ADC\_CFGR\_AWD1CH\_3 | ADC\_CFGR\_AWD1CH\_2 | \(\backslash\)}}
\DoxyCodeLine{220 \textcolor{preprocessor}{                                            ADC\_CFGR\_AWD1CH\_1 | ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{221 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_16\_NUMBER              (ADC\_CFGR\_AWD1CH\_4)}}
\DoxyCodeLine{222 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_17\_NUMBER              (ADC\_CFGR\_AWD1CH\_4 | ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{223 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_18\_NUMBER              (ADC\_CFGR\_AWD1CH\_4 | ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{224 }
\DoxyCodeLine{225 \textcolor{comment}{/* Definition of channels ID bitfield information to be inserted into         */}}
\DoxyCodeLine{226 \textcolor{comment}{/* channels literals definition.                                              */}}
\DoxyCodeLine{227 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_0\_BITFIELD             (ADC\_AWD2CR\_AWD2CH\_0)}}
\DoxyCodeLine{228 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_1\_BITFIELD             (ADC\_AWD2CR\_AWD2CH\_1)}}
\DoxyCodeLine{229 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_2\_BITFIELD             (ADC\_AWD2CR\_AWD2CH\_2)}}
\DoxyCodeLine{230 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_3\_BITFIELD             (ADC\_AWD2CR\_AWD2CH\_3)}}
\DoxyCodeLine{231 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_4\_BITFIELD             (ADC\_AWD2CR\_AWD2CH\_4)}}
\DoxyCodeLine{232 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_5\_BITFIELD             (ADC\_AWD2CR\_AWD2CH\_5)}}
\DoxyCodeLine{233 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_6\_BITFIELD             (ADC\_AWD2CR\_AWD2CH\_6)}}
\DoxyCodeLine{234 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_7\_BITFIELD             (ADC\_AWD2CR\_AWD2CH\_7)}}
\DoxyCodeLine{235 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_8\_BITFIELD             (ADC\_AWD2CR\_AWD2CH\_8)}}
\DoxyCodeLine{236 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_9\_BITFIELD             (ADC\_AWD2CR\_AWD2CH\_9)}}
\DoxyCodeLine{237 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_10\_BITFIELD            (ADC\_AWD2CR\_AWD2CH\_10)}}
\DoxyCodeLine{238 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_11\_BITFIELD            (ADC\_AWD2CR\_AWD2CH\_11)}}
\DoxyCodeLine{239 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_12\_BITFIELD            (ADC\_AWD2CR\_AWD2CH\_12)}}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_13\_BITFIELD            (ADC\_AWD2CR\_AWD2CH\_13)}}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_14\_BITFIELD            (ADC\_AWD2CR\_AWD2CH\_14)}}
\DoxyCodeLine{242 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_15\_BITFIELD            (ADC\_AWD2CR\_AWD2CH\_15)}}
\DoxyCodeLine{243 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_16\_BITFIELD            (ADC\_AWD2CR\_AWD2CH\_16)}}
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_17\_BITFIELD            (ADC\_AWD2CR\_AWD2CH\_17)}}
\DoxyCodeLine{245 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_18\_BITFIELD            (ADC\_AWD2CR\_AWD2CH\_18)}}
\DoxyCodeLine{246 }
\DoxyCodeLine{247 \textcolor{comment}{/* Definition of channels sampling time information to be inserted into       */}}
\DoxyCodeLine{248 \textcolor{comment}{/* channels literals definition.                                              */}}
\DoxyCodeLine{249 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_0\_SMP                  (ADC\_SMPR1\_REGOFFSET | (( 0UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR1\_SMP0"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{250 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_1\_SMP                  (ADC\_SMPR1\_REGOFFSET | (( 3UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR1\_SMP1"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{251 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_2\_SMP                  (ADC\_SMPR1\_REGOFFSET | (( 6UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR1\_SMP2"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_3\_SMP                  (ADC\_SMPR1\_REGOFFSET | (( 9UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR1\_SMP3"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_4\_SMP                  (ADC\_SMPR1\_REGOFFSET | ((12UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR1\_SMP4"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{254 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_5\_SMP                  (ADC\_SMPR1\_REGOFFSET | ((15UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR1\_SMP5"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{255 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_6\_SMP                  (ADC\_SMPR1\_REGOFFSET | ((18UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR1\_SMP6"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{256 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_7\_SMP                  (ADC\_SMPR1\_REGOFFSET | ((21UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR1\_SMP7"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{257 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_8\_SMP                  (ADC\_SMPR1\_REGOFFSET | ((24UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR1\_SMP8"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{258 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_9\_SMP                  (ADC\_SMPR1\_REGOFFSET | ((27UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR1\_SMP9"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{259 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_10\_SMP                 (ADC\_SMPR2\_REGOFFSET | (( 0UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR2\_SMP10"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{260 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_11\_SMP                 (ADC\_SMPR2\_REGOFFSET | (( 3UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR2\_SMP11"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{261 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_12\_SMP                 (ADC\_SMPR2\_REGOFFSET | (( 6UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR2\_SMP12"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{262 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_13\_SMP                 (ADC\_SMPR2\_REGOFFSET | (( 9UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR2\_SMP13"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{263 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_14\_SMP                 (ADC\_SMPR2\_REGOFFSET | ((12UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR2\_SMP14"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{264 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_15\_SMP                 (ADC\_SMPR2\_REGOFFSET | ((15UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR2\_SMP15"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_16\_SMP                 (ADC\_SMPR2\_REGOFFSET | ((18UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR2\_SMP16"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{266 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_17\_SMP                 (ADC\_SMPR2\_REGOFFSET | ((21UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR2\_SMP17"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{267 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_18\_SMP                 (ADC\_SMPR2\_REGOFFSET | ((24UL) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)) }\textcolor{comment}{/* Value shifted is equivalent to bitfield "{}ADC\_SMPR2\_SMP18"{} position in register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{268 }
\DoxyCodeLine{269 }
\DoxyCodeLine{270 \textcolor{comment}{/* Internal mask for ADC mode single or differential ended:                   */}}
\DoxyCodeLine{271 \textcolor{comment}{/* To select into literals LL\_ADC\_SINGLE\_ENDED or LL\_ADC\_SINGLE\_DIFFERENTIAL  */}}
\DoxyCodeLine{272 \textcolor{comment}{/* the relevant bits for:                                                     */}}
\DoxyCodeLine{273 \textcolor{comment}{/* (concatenation of multiple bits used in different registers)               */}}
\DoxyCodeLine{274 \textcolor{comment}{/* -\/ ADC calibration: calibration start, calibration factor get or set        */}}
\DoxyCodeLine{275 \textcolor{comment}{/* -\/ ADC channels: set each ADC channel ending mode                           */}}
\DoxyCodeLine{276 \textcolor{preprocessor}{\#define ADC\_SINGLEDIFF\_CALIB\_START\_MASK    (ADC\_CR\_ADCALDIF)}}
\DoxyCodeLine{277 \textcolor{preprocessor}{\#define ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK   (ADC\_CALFACT\_CALFACT\_D | ADC\_CALFACT\_CALFACT\_S)}}
\DoxyCodeLine{278 \textcolor{preprocessor}{\#define ADC\_SINGLEDIFF\_CHANNEL\_MASK        (ADC\_CHANNEL\_ID\_BITFIELD\_MASK) }\textcolor{comment}{/* Equivalent to ADC\_DIFSEL\_DIFSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{279 \textcolor{preprocessor}{\#define ADC\_SINGLEDIFF\_CHANNEL\_SHIFT\_MASK  (ADC\_CALFACT\_CALFACT\_S\_4 | ADC\_CALFACT\_CALFACT\_S\_3) }\textcolor{comment}{/* Bits chosen to perform of shift when single mode is selected, shift value out of channels bits range. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{280 \textcolor{preprocessor}{\#define ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK   (0x00010000UL)                           }\textcolor{comment}{/* Selection of 1 bit to discriminate differential mode: mask of bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{281 \textcolor{preprocessor}{\#define ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_POS    (16UL)                                   }\textcolor{comment}{/* Selection of 1 bit to discriminate differential mode: position of bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{282 \textcolor{preprocessor}{\#define ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4 (ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_POS -\/ 4UL) }\textcolor{comment}{/* Shift of bit ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D to position to perform a shift of 4 ranks */}\textcolor{preprocessor}{}}
\DoxyCodeLine{283 }
\DoxyCodeLine{284 \textcolor{comment}{/* Internal mask for ADC analog watchdog:                                     */}}
\DoxyCodeLine{285 \textcolor{comment}{/* To select into literals LL\_ADC\_AWD\_CHANNELx\_xxx the relevant bits for:     */}}
\DoxyCodeLine{286 \textcolor{comment}{/* (concatenation of multiple bits used in different analog watchdogs,        */}}
\DoxyCodeLine{287 \textcolor{comment}{/* (feature of several watchdogs not available on all STM32 families)).       */}}
\DoxyCodeLine{288 \textcolor{comment}{/* -\/ analog watchdog 1: monitored channel defined by number,                  */}}
\DoxyCodeLine{289 \textcolor{comment}{/*   selection of ADC group (ADC groups regular and-\/or injected).             */}}
\DoxyCodeLine{290 \textcolor{comment}{/* -\/ analog watchdog 2 and 3: monitored channel defined by bitfield, no       */}}
\DoxyCodeLine{291 \textcolor{comment}{/*   selection on groups.                                                     */}}
\DoxyCodeLine{292 }
\DoxyCodeLine{293 \textcolor{comment}{/* Internal register offset for ADC analog watchdog channel configuration */}}
\DoxyCodeLine{294 \textcolor{preprocessor}{\#define ADC\_AWD\_CR1\_REGOFFSET              (0x00000000UL)}}
\DoxyCodeLine{295 \textcolor{preprocessor}{\#define ADC\_AWD\_CR2\_REGOFFSET              (0x00100000UL)}}
\DoxyCodeLine{296 \textcolor{preprocessor}{\#define ADC\_AWD\_CR3\_REGOFFSET              (0x00200000UL)}}
\DoxyCodeLine{297 }
\DoxyCodeLine{298 \textcolor{comment}{/* Register offset gap between AWD1 and AWD2-\/AWD3 configuration registers */}}
\DoxyCodeLine{299 \textcolor{comment}{/* (Set separately as ADC\_AWD\_CRX\_REGOFFSET to spare 32 bits space */}}
\DoxyCodeLine{300 \textcolor{preprocessor}{\#define ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK     (ADC\_AWD2CR\_AWD2CH\_0)}}
\DoxyCodeLine{301 \textcolor{preprocessor}{\#define ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL      (0x00000024UL)}}
\DoxyCodeLine{302 }
\DoxyCodeLine{303 \textcolor{preprocessor}{\#define ADC\_AWD\_CRX\_REGOFFSET\_MASK         (ADC\_AWD\_CR1\_REGOFFSET | ADC\_AWD\_CR2\_REGOFFSET | ADC\_AWD\_CR3\_REGOFFSET)}}
\DoxyCodeLine{304 }
\DoxyCodeLine{305 \textcolor{preprocessor}{\#define ADC\_AWD\_CR1\_CHANNEL\_MASK           (ADC\_CFGR\_AWD1CH | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL)}}
\DoxyCodeLine{306 \textcolor{preprocessor}{\#define ADC\_AWD\_CR23\_CHANNEL\_MASK          (ADC\_AWD2CR\_AWD2CH)}}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK        (ADC\_AWD\_CR1\_CHANNEL\_MASK | ADC\_AWD\_CR23\_CHANNEL\_MASK)}}
\DoxyCodeLine{308 }
\DoxyCodeLine{309 \textcolor{preprocessor}{\#define ADC\_AWD\_CRX\_REGOFFSET\_POS          (20UL) }\textcolor{comment}{/* Position of bits ADC\_AWD\_CRx\_REGOFFSET in ADC\_AWD\_CRX\_REGOFFSET\_MASK */}\textcolor{preprocessor}{}}
\DoxyCodeLine{310 }
\DoxyCodeLine{311 \textcolor{comment}{/* Internal register offset for ADC analog watchdog threshold configuration */}}
\DoxyCodeLine{312 \textcolor{preprocessor}{\#define ADC\_AWD\_TR1\_REGOFFSET              (ADC\_AWD\_CR1\_REGOFFSET)}}
\DoxyCodeLine{313 \textcolor{preprocessor}{\#define ADC\_AWD\_TR2\_REGOFFSET              (ADC\_AWD\_CR2\_REGOFFSET)}}
\DoxyCodeLine{314 \textcolor{preprocessor}{\#define ADC\_AWD\_TR3\_REGOFFSET              (ADC\_AWD\_CR3\_REGOFFSET)}}
\DoxyCodeLine{315 \textcolor{preprocessor}{\#define ADC\_AWD\_TRX\_REGOFFSET\_MASK         (ADC\_AWD\_TR1\_REGOFFSET | ADC\_AWD\_TR2\_REGOFFSET | ADC\_AWD\_TR3\_REGOFFSET)}}
\DoxyCodeLine{316 \textcolor{preprocessor}{\#define ADC\_AWD\_TRX\_REGOFFSET\_POS          (ADC\_AWD\_CRX\_REGOFFSET\_POS)     }\textcolor{comment}{/* Position of bits ADC\_SQRx\_REGOFFSET in ADC\_AWD\_TRX\_REGOFFSET\_MASK */}\textcolor{preprocessor}{}}
\DoxyCodeLine{317 \textcolor{preprocessor}{\#define ADC\_AWD\_TRX\_BIT\_HIGH\_MASK          (0x00010000UL)                   }\textcolor{comment}{/* Selection of 1 bit to discriminate threshold high: mask of bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{318 \textcolor{preprocessor}{\#define ADC\_AWD\_TRX\_BIT\_HIGH\_POS           (16UL)                           }\textcolor{comment}{/* Selection of 1 bit to discriminate threshold high: position of bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{319 \textcolor{preprocessor}{\#define ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4        (ADC\_AWD\_TRX\_BIT\_HIGH\_POS -\/ 4UL) }\textcolor{comment}{/* Shift of bit ADC\_AWD\_TRX\_BIT\_HIGH to position to perform a shift of 4 ranks */}\textcolor{preprocessor}{}}
\DoxyCodeLine{320 }
\DoxyCodeLine{321 \textcolor{comment}{/* Internal mask for ADC offset:                                              */}}
\DoxyCodeLine{322 \textcolor{comment}{/* Internal register offset for ADC offset number configuration */}}
\DoxyCodeLine{323 \textcolor{preprocessor}{\#define ADC\_OFR1\_REGOFFSET                 (0x00000000UL)}}
\DoxyCodeLine{324 \textcolor{preprocessor}{\#define ADC\_OFR2\_REGOFFSET                 (0x00000001UL)}}
\DoxyCodeLine{325 \textcolor{preprocessor}{\#define ADC\_OFR3\_REGOFFSET                 (0x00000002UL)}}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define ADC\_OFR4\_REGOFFSET                 (0x00000003UL)}}
\DoxyCodeLine{327 \textcolor{preprocessor}{\#define ADC\_OFRx\_REGOFFSET\_MASK            (ADC\_OFR1\_REGOFFSET | ADC\_OFR2\_REGOFFSET \(\backslash\)}}
\DoxyCodeLine{328 \textcolor{preprocessor}{                                            | ADC\_OFR3\_REGOFFSET | ADC\_OFR4\_REGOFFSET)}}
\DoxyCodeLine{329 }
\DoxyCodeLine{330 }
\DoxyCodeLine{331 \textcolor{comment}{/* ADC registers bits positions */}}
\DoxyCodeLine{332 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES\_BITOFFSET\_POS         (ADC\_CFGR\_RES\_Pos)}}
\DoxyCodeLine{333 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1SGL\_BITOFFSET\_POS     (ADC\_CFGR\_AWD1SGL\_Pos)}}
\DoxyCodeLine{334 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1EN\_BITOFFSET\_POS      (ADC\_CFGR\_AWD1EN\_Pos)}}
\DoxyCodeLine{335 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAWD1EN\_BITOFFSET\_POS     (ADC\_CFGR\_JAWD1EN\_Pos)}}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define ADC\_TR1\_HT1\_BITOFFSET\_POS          (ADC\_TR1\_HT1\_Pos)}}
\DoxyCodeLine{337 }
\DoxyCodeLine{338 }
\DoxyCodeLine{339 \textcolor{comment}{/* ADC registers bits groups */}}
\DoxyCodeLine{340 \textcolor{preprocessor}{\#define ADC\_CR\_BITS\_PROPERTY\_RS            (ADC\_CR\_ADCAL | ADC\_CR\_JADSTP | ADC\_CR\_ADSTP | ADC\_CR\_JADSTART | ADC\_CR\_ADSTART | ADC\_CR\_ADDIS | ADC\_CR\_ADEN) }\textcolor{comment}{/* ADC register CR bits with HW property "{}rs"{}: Software can read as well as set this bit. Writing '0' has no effect on the bit value. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{341 }
\DoxyCodeLine{342 }
\DoxyCodeLine{343 \textcolor{comment}{/* ADC internal channels related definitions */}}
\DoxyCodeLine{344 \textcolor{comment}{/* Internal voltage reference VrefInt */}}
\DoxyCodeLine{345 \textcolor{preprocessor}{\#define VREFINT\_CAL\_ADDR                   ((uint16\_t*) (0x1FFF75AAUL)) }\textcolor{comment}{/* Internal voltage reference, address of parameter VREFINT\_CAL: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-\/5 DegC), Vref+ = 3.0 V (tolerance: +-\/10 mV). */}\textcolor{preprocessor}{}}
\DoxyCodeLine{346 \textcolor{preprocessor}{\#define VREFINT\_CAL\_VREF                   (3000UL)                     }\textcolor{comment}{/* Analog voltage reference (Vref+) value with which temperature sensor has been calibrated in production (tolerance: +-\/10 mV) (unit: mV). */}\textcolor{preprocessor}{}}
\DoxyCodeLine{347 \textcolor{comment}{/* Temperature sensor */}}
\DoxyCodeLine{348 \textcolor{preprocessor}{\#define TEMPSENSOR\_CAL1\_ADDR               ((uint16\_t*) (0x1FFF75A8UL)) }\textcolor{comment}{/* Internal temperature sensor, address of parameter TS\_CAL1: On STM32G4, temperature sensor ADC raw data acquired at temperature  30 DegC (tolerance: +-\/5 DegC), Vref+ = 3.0 V (tolerance: +-\/10 mV). */}\textcolor{preprocessor}{}}
\DoxyCodeLine{349 \textcolor{preprocessor}{\#define TEMPSENSOR\_CAL2\_ADDR               ((uint16\_t*) (0x1FFF75CAUL)) }\textcolor{comment}{/* Internal temperature sensor, address of parameter TS\_CAL2: On STM32G4, temperature sensor ADC raw data acquired at temperature 110 DegC (tolerance: +-\/5 DegC), Vref+ = 3.0 V (tolerance: +-\/10 mV). */}\textcolor{preprocessor}{}}
\DoxyCodeLine{350 \textcolor{preprocessor}{\#define TEMPSENSOR\_CAL1\_TEMP               (30L)                        }\textcolor{comment}{/* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR\_CAL1\_ADDR (tolerance: +-\/5 DegC) (unit: DegC). */}\textcolor{preprocessor}{}}
\DoxyCodeLine{351 \textcolor{preprocessor}{\#define TEMPSENSOR\_CAL2\_TEMP               (130L)                       }\textcolor{comment}{/* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR\_CAL2\_ADDR (tolerance: +-\/5 DegC) (unit: DegC). */}\textcolor{preprocessor}{}}
\DoxyCodeLine{352 \textcolor{preprocessor}{\#define TEMPSENSOR\_CAL\_VREFANALOG          (3000UL)                     }\textcolor{comment}{/* Analog voltage reference (Vref+) voltage with which temperature sensor has been calibrated in production (+-\/10 mV) (unit: mV). */}\textcolor{preprocessor}{}}
\DoxyCodeLine{353 }
\DoxyCodeLine{359 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{372 \textcolor{preprocessor}{\#define \_\_ADC\_PTR\_REG\_OFFSET(\_\_REG\_\_, \_\_REG\_OFFFSET\_\_)                         \(\backslash\)}}
\DoxyCodeLine{373 \textcolor{preprocessor}{  ((\_\_IO uint32\_t *)((uint32\_t) ((uint32\_t)(\&(\_\_REG\_\_)) + ((\_\_REG\_OFFFSET\_\_) << 2UL))))}}
\DoxyCodeLine{374 }
\DoxyCodeLine{380 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{381 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{396 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{397 \{}
\DoxyCodeLine{398   uint32\_t CommonClock;                 }
\DoxyCodeLine{406 \textcolor{preprocessor}{\#if defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{407   uint32\_t Multimode;                   }
\DoxyCodeLine{412   uint32\_t MultiDMATransfer;            }
\DoxyCodeLine{417   uint32\_t MultiTwoSamplingDelay;       }
\DoxyCodeLine{421 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC\_MULTIMODE\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{422 }
\DoxyCodeLine{423 \} LL\_ADC\_CommonInitTypeDef;}
\DoxyCodeLine{424 }
\DoxyCodeLine{445 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{446 \{}
\DoxyCodeLine{447   uint32\_t Resolution;                  }
\DoxyCodeLine{452   uint32\_t DataAlignment;               }
\DoxyCodeLine{457   uint32\_t LowPowerMode;                }
\DoxyCodeLine{462 \} LL\_ADC\_InitTypeDef;}
\DoxyCodeLine{463 }
\DoxyCodeLine{483 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{484 \{}
\DoxyCodeLine{485   uint32\_t TriggerSource;               }
\DoxyCodeLine{493   uint32\_t SequencerLength;             }
\DoxyCodeLine{498   uint32\_t SequencerDiscont;            }
\DoxyCodeLine{505   uint32\_t ContinuousMode;              }
\DoxyCodeLine{511   uint32\_t DMATransfer;                 }
\DoxyCodeLine{516   uint32\_t Overrun;                     }
\DoxyCodeLine{522 \} LL\_ADC\_REG\_InitTypeDef;}
\DoxyCodeLine{523 }
\DoxyCodeLine{543 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{544 \{}
\DoxyCodeLine{545   uint32\_t TriggerSource;               }
\DoxyCodeLine{553   uint32\_t SequencerLength;             }
\DoxyCodeLine{558   uint32\_t SequencerDiscont;            }
\DoxyCodeLine{565   uint32\_t TrigAuto;                    }
\DoxyCodeLine{571 \} LL\_ADC\_INJ\_InitTypeDef;}
\DoxyCodeLine{572 }
\DoxyCodeLine{576 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{577 }
\DoxyCodeLine{578 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{587 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_ADRDY                  ADC\_ISR\_ADRDY      }}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_EOC                    ADC\_ISR\_EOC        }}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_EOS                    ADC\_ISR\_EOS        }}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_OVR                    ADC\_ISR\_OVR        }}
\DoxyCodeLine{591 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_EOSMP                  ADC\_ISR\_EOSMP      }}
\DoxyCodeLine{592 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_JEOC                   ADC\_ISR\_JEOC       }}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_JEOS                   ADC\_ISR\_JEOS       }}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_JQOVF                  ADC\_ISR\_JQOVF      }}
\DoxyCodeLine{595 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_AWD1                   ADC\_ISR\_AWD1       }}
\DoxyCodeLine{596 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_AWD2                   ADC\_ISR\_AWD2       }}
\DoxyCodeLine{597 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_AWD3                   ADC\_ISR\_AWD3       }}
\DoxyCodeLine{598 \textcolor{preprocessor}{\#if defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{599 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_ADRDY\_MST              ADC\_CSR\_ADRDY\_MST  }}
\DoxyCodeLine{600 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_ADRDY\_SLV              ADC\_CSR\_ADRDY\_SLV  }}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_EOC\_MST                ADC\_CSR\_EOC\_MST    }}
\DoxyCodeLine{602 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_EOC\_SLV                ADC\_CSR\_EOC\_SLV    }}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_EOS\_MST                ADC\_CSR\_EOS\_MST    }}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_EOS\_SLV                ADC\_CSR\_EOS\_SLV    }}
\DoxyCodeLine{605 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_OVR\_MST                ADC\_CSR\_OVR\_MST    }}
\DoxyCodeLine{606 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_OVR\_SLV                ADC\_CSR\_OVR\_SLV    }}
\DoxyCodeLine{607 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_EOSMP\_MST              ADC\_CSR\_EOSMP\_MST  }}
\DoxyCodeLine{608 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_EOSMP\_SLV              ADC\_CSR\_EOSMP\_SLV  }}
\DoxyCodeLine{609 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_JEOC\_MST               ADC\_CSR\_JEOC\_MST   }}
\DoxyCodeLine{610 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_JEOC\_SLV               ADC\_CSR\_JEOC\_SLV   }}
\DoxyCodeLine{611 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_JEOS\_MST               ADC\_CSR\_JEOS\_MST   }}
\DoxyCodeLine{612 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_JEOS\_SLV               ADC\_CSR\_JEOS\_SLV   }}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_JQOVF\_MST              ADC\_CSR\_JQOVF\_MST  }}
\DoxyCodeLine{614 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_JQOVF\_SLV              ADC\_CSR\_JQOVF\_SLV  }}
\DoxyCodeLine{615 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_AWD1\_MST               ADC\_CSR\_AWD1\_MST   }}
\DoxyCodeLine{616 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_AWD1\_SLV               ADC\_CSR\_AWD1\_SLV   }}
\DoxyCodeLine{617 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_AWD2\_MST               ADC\_CSR\_AWD2\_MST   }}
\DoxyCodeLine{618 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_AWD2\_SLV               ADC\_CSR\_AWD2\_SLV   }}
\DoxyCodeLine{619 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_AWD3\_MST               ADC\_CSR\_AWD3\_MST   }}
\DoxyCodeLine{620 \textcolor{preprocessor}{\#define LL\_ADC\_FLAG\_AWD3\_SLV               ADC\_CSR\_AWD3\_SLV   }}
\DoxyCodeLine{621 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC\_MULTIMODE\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{630 \textcolor{preprocessor}{\#define LL\_ADC\_IT\_ADRDY                    ADC\_IER\_ADRDYIE    }}
\DoxyCodeLine{631 \textcolor{preprocessor}{\#define LL\_ADC\_IT\_EOC                      ADC\_IER\_EOCIE      }}
\DoxyCodeLine{632 \textcolor{preprocessor}{\#define LL\_ADC\_IT\_EOS                      ADC\_IER\_EOSIE      }}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define LL\_ADC\_IT\_OVR                      ADC\_IER\_OVRIE      }}
\DoxyCodeLine{634 \textcolor{preprocessor}{\#define LL\_ADC\_IT\_EOSMP                    ADC\_IER\_EOSMPIE    }}
\DoxyCodeLine{635 \textcolor{preprocessor}{\#define LL\_ADC\_IT\_JEOC                     ADC\_IER\_JEOCIE     }}
\DoxyCodeLine{636 \textcolor{preprocessor}{\#define LL\_ADC\_IT\_JEOS                     ADC\_IER\_JEOSIE     }}
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define LL\_ADC\_IT\_JQOVF                    ADC\_IER\_JQOVFIE    }}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define LL\_ADC\_IT\_AWD1                     ADC\_IER\_AWD1IE     }}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define LL\_ADC\_IT\_AWD2                     ADC\_IER\_AWD2IE     }}
\DoxyCodeLine{640 \textcolor{preprocessor}{\#define LL\_ADC\_IT\_AWD3                     ADC\_IER\_AWD3IE     }}
\DoxyCodeLine{648 \textcolor{comment}{/* List of ADC registers intended to be used (most commonly) with             */}}
\DoxyCodeLine{649 \textcolor{comment}{/* DMA transfer.                                                              */}}
\DoxyCodeLine{650 \textcolor{comment}{/* Refer to function @ref LL\_ADC\_DMA\_GetRegAddr().                            */}}
\DoxyCodeLine{651 \textcolor{preprocessor}{\#define LL\_ADC\_DMA\_REG\_REGULAR\_DATA          (0x00000000UL) }\textcolor{comment}{/* ADC group regular conversion data register (corresponding to register DR) to be used with ADC configured in independent mode. Without DMA transfer, register accessed by LL function @ref LL\_ADC\_REG\_ReadConversionData32() and other functions @ref LL\_ADC\_REG\_ReadConversionDatax() */}\textcolor{preprocessor}{}}
\DoxyCodeLine{652 \textcolor{preprocessor}{\#if defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{653 \textcolor{preprocessor}{\#define LL\_ADC\_DMA\_REG\_REGULAR\_DATA\_MULTI    (0x00000001UL) }\textcolor{comment}{/* ADC group regular conversion data register (corresponding to register CDR) to be used with ADC configured in multimode (available on STM32 devices with several ADC instances). Without DMA transfer, register accessed by LL function @ref LL\_ADC\_REG\_ReadMultiConversionData32() */}\textcolor{preprocessor}{}}
\DoxyCodeLine{654 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC\_MULTIMODE\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{662 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV1        (ADC\_CCR\_CKMODE\_0)                                    }}
\DoxyCodeLine{663 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV2        (ADC\_CCR\_CKMODE\_1                   )                 }}
\DoxyCodeLine{664 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV4        (ADC\_CCR\_CKMODE\_1 | ADC\_CCR\_CKMODE\_0)                 }}
\DoxyCodeLine{665 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_ASYNC\_DIV1            (0x00000000UL)                                        }}
\DoxyCodeLine{666 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_ASYNC\_DIV2            (ADC\_CCR\_PRESC\_0)                                     }}
\DoxyCodeLine{667 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_ASYNC\_DIV4            (ADC\_CCR\_PRESC\_1                  )                   }}
\DoxyCodeLine{668 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_ASYNC\_DIV6            (ADC\_CCR\_PRESC\_1 | ADC\_CCR\_PRESC\_0)                   }}
\DoxyCodeLine{669 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_ASYNC\_DIV8            (ADC\_CCR\_PRESC\_2                                    ) }}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_ASYNC\_DIV10           (ADC\_CCR\_PRESC\_2                   | ADC\_CCR\_PRESC\_0) }}
\DoxyCodeLine{671 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_ASYNC\_DIV12           (ADC\_CCR\_PRESC\_2 | ADC\_CCR\_PRESC\_1                  ) }}
\DoxyCodeLine{672 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_ASYNC\_DIV16           (ADC\_CCR\_PRESC\_2 | ADC\_CCR\_PRESC\_1 | ADC\_CCR\_PRESC\_0) }}
\DoxyCodeLine{673 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_ASYNC\_DIV32           (ADC\_CCR\_PRESC\_3)                                     }}
\DoxyCodeLine{674 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_ASYNC\_DIV64           (ADC\_CCR\_PRESC\_3 | ADC\_CCR\_PRESC\_0)                   }}
\DoxyCodeLine{675 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_ASYNC\_DIV128          (ADC\_CCR\_PRESC\_3 | ADC\_CCR\_PRESC\_1)                   }}
\DoxyCodeLine{676 \textcolor{preprocessor}{\#define LL\_ADC\_CLOCK\_ASYNC\_DIV256          (ADC\_CCR\_PRESC\_3 | ADC\_CCR\_PRESC\_1 | ADC\_CCR\_PRESC\_0) }}
\DoxyCodeLine{684 \textcolor{comment}{/* Note: Other measurement paths to internal channels may be available        */}}
\DoxyCodeLine{685 \textcolor{comment}{/*       (connections to other peripherals).                                  */}}
\DoxyCodeLine{686 \textcolor{comment}{/*       If they are not listed below, they do not require any specific       */}}
\DoxyCodeLine{687 \textcolor{comment}{/*       path enable. In this case, Access to measurement path is done        */}}
\DoxyCodeLine{688 \textcolor{comment}{/*       only by selecting the corresponding ADC internal channel.            */}}
\DoxyCodeLine{689 \textcolor{preprocessor}{\#define LL\_ADC\_PATH\_INTERNAL\_NONE          (0x00000000UL)         }}
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define LL\_ADC\_PATH\_INTERNAL\_VREFINT       (ADC\_CCR\_VREFEN)       }}
\DoxyCodeLine{691 \textcolor{preprocessor}{\#define LL\_ADC\_PATH\_INTERNAL\_TEMPSENSOR    (ADC\_CCR\_VSENSESEL)    }}
\DoxyCodeLine{692 \textcolor{preprocessor}{\#define LL\_ADC\_PATH\_INTERNAL\_VBAT          (ADC\_CCR\_VBATSEL)      }}
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define LL\_ADC\_RESOLUTION\_12B              (0x00000000UL)                      }}
\DoxyCodeLine{701 \textcolor{preprocessor}{\#define LL\_ADC\_RESOLUTION\_10B              (                 ADC\_CFGR\_RES\_0)   }}
\DoxyCodeLine{702 \textcolor{preprocessor}{\#define LL\_ADC\_RESOLUTION\_8B               (ADC\_CFGR\_RES\_1                 )   }}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define LL\_ADC\_RESOLUTION\_6B               (ADC\_CFGR\_RES\_1 | ADC\_CFGR\_RES\_0)   }}
\DoxyCodeLine{711 \textcolor{preprocessor}{\#define LL\_ADC\_DATA\_ALIGN\_RIGHT            (0x00000000UL)         }}
\DoxyCodeLine{712 \textcolor{preprocessor}{\#define LL\_ADC\_DATA\_ALIGN\_LEFT             (ADC\_CFGR\_ALIGN)       }}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define LL\_ADC\_LP\_MODE\_NONE                (0x00000000UL)                      }}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define LL\_ADC\_LP\_AUTOWAIT                 (ADC\_CFGR\_AUTDLY)                   }}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#define LL\_ADC\_OFFSET\_1                    ADC\_OFR1\_REGOFFSET }}
\DoxyCodeLine{730 \textcolor{preprocessor}{\#define LL\_ADC\_OFFSET\_2                    ADC\_OFR2\_REGOFFSET }}
\DoxyCodeLine{731 \textcolor{preprocessor}{\#define LL\_ADC\_OFFSET\_3                    ADC\_OFR3\_REGOFFSET }}
\DoxyCodeLine{732 \textcolor{preprocessor}{\#define LL\_ADC\_OFFSET\_4                    ADC\_OFR4\_REGOFFSET }}
\DoxyCodeLine{740 \textcolor{preprocessor}{\#define LL\_ADC\_OFFSET\_DISABLE              (0x00000000UL)         }}
\DoxyCodeLine{741 \textcolor{preprocessor}{\#define LL\_ADC\_OFFSET\_ENABLE               (ADC\_OFR1\_OFFSET1\_EN)  }}
\DoxyCodeLine{749 \textcolor{preprocessor}{\#define LL\_ADC\_OFFSET\_SIGN\_NEGATIVE        (0x00000000UL)       }}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define LL\_ADC\_OFFSET\_SIGN\_POSITIVE        (ADC\_OFR1\_OFFSETPOS) }}
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define LL\_ADC\_OFFSET\_SATURATION\_DISABLE   (0x00000000UL)          }}
\DoxyCodeLine{759 \textcolor{preprocessor}{\#define LL\_ADC\_OFFSET\_SATURATION\_ENABLE    (ADC\_OFR1\_SATEN)        }}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#define LL\_ADC\_GROUP\_REGULAR               (0x00000001UL) }}
\DoxyCodeLine{767 \textcolor{preprocessor}{\#define LL\_ADC\_GROUP\_INJECTED              (0x00000002UL) }}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#define LL\_ADC\_GROUP\_REGULAR\_INJECTED      (0x00000003UL) }}
\DoxyCodeLine{776 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_0                   (ADC\_CHANNEL\_0\_NUMBER  | ADC\_CHANNEL\_0\_SMP  | ADC\_CHANNEL\_0\_BITFIELD ) }}
\DoxyCodeLine{777 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_1                   (ADC\_CHANNEL\_1\_NUMBER  | ADC\_CHANNEL\_1\_SMP  | ADC\_CHANNEL\_1\_BITFIELD ) }}
\DoxyCodeLine{778 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_2                   (ADC\_CHANNEL\_2\_NUMBER  | ADC\_CHANNEL\_2\_SMP  | ADC\_CHANNEL\_2\_BITFIELD ) }}
\DoxyCodeLine{779 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_3                   (ADC\_CHANNEL\_3\_NUMBER  | ADC\_CHANNEL\_3\_SMP  | ADC\_CHANNEL\_3\_BITFIELD ) }}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_4                   (ADC\_CHANNEL\_4\_NUMBER  | ADC\_CHANNEL\_4\_SMP  | ADC\_CHANNEL\_4\_BITFIELD ) }}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_5                   (ADC\_CHANNEL\_5\_NUMBER  | ADC\_CHANNEL\_5\_SMP  | ADC\_CHANNEL\_5\_BITFIELD ) }}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_6                   (ADC\_CHANNEL\_6\_NUMBER  | ADC\_CHANNEL\_6\_SMP  | ADC\_CHANNEL\_6\_BITFIELD ) }}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_7                   (ADC\_CHANNEL\_7\_NUMBER  | ADC\_CHANNEL\_7\_SMP  | ADC\_CHANNEL\_7\_BITFIELD ) }}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_8                   (ADC\_CHANNEL\_8\_NUMBER  | ADC\_CHANNEL\_8\_SMP  | ADC\_CHANNEL\_8\_BITFIELD ) }}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_9                   (ADC\_CHANNEL\_9\_NUMBER  | ADC\_CHANNEL\_9\_SMP  | ADC\_CHANNEL\_9\_BITFIELD ) }}
\DoxyCodeLine{786 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_10                  (ADC\_CHANNEL\_10\_NUMBER | ADC\_CHANNEL\_10\_SMP | ADC\_CHANNEL\_10\_BITFIELD) }}
\DoxyCodeLine{787 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_11                  (ADC\_CHANNEL\_11\_NUMBER | ADC\_CHANNEL\_11\_SMP | ADC\_CHANNEL\_11\_BITFIELD) }}
\DoxyCodeLine{788 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_12                  (ADC\_CHANNEL\_12\_NUMBER | ADC\_CHANNEL\_12\_SMP | ADC\_CHANNEL\_12\_BITFIELD) }}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_13                  (ADC\_CHANNEL\_13\_NUMBER | ADC\_CHANNEL\_13\_SMP | ADC\_CHANNEL\_13\_BITFIELD) }}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_14                  (ADC\_CHANNEL\_14\_NUMBER | ADC\_CHANNEL\_14\_SMP | ADC\_CHANNEL\_14\_BITFIELD) }}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_15                  (ADC\_CHANNEL\_15\_NUMBER | ADC\_CHANNEL\_15\_SMP | ADC\_CHANNEL\_15\_BITFIELD) }}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_16                  (ADC\_CHANNEL\_16\_NUMBER | ADC\_CHANNEL\_16\_SMP | ADC\_CHANNEL\_16\_BITFIELD) }}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_17                  (ADC\_CHANNEL\_17\_NUMBER | ADC\_CHANNEL\_17\_SMP | ADC\_CHANNEL\_17\_BITFIELD) }}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_18                  (ADC\_CHANNEL\_18\_NUMBER | ADC\_CHANNEL\_18\_SMP | ADC\_CHANNEL\_18\_BITFIELD) }}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_VREFINT             (LL\_ADC\_CHANNEL\_18 | ADC\_CHANNEL\_ID\_INTERNAL\_CH) }}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1     (LL\_ADC\_CHANNEL\_16 | ADC\_CHANNEL\_ID\_INTERNAL\_CH) }}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5     (LL\_ADC\_CHANNEL\_4  | ADC\_CHANNEL\_ID\_INTERNAL\_CH) }}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_VBAT                (LL\_ADC\_CHANNEL\_17 | ADC\_CHANNEL\_ID\_INTERNAL\_CH) }}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_VOPAMP1             (LL\_ADC\_CHANNEL\_13 | ADC\_CHANNEL\_ID\_INTERNAL\_CH) }}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_VOPAMP2             (LL\_ADC\_CHANNEL\_16 | ADC\_CHANNEL\_ID\_INTERNAL\_CH | ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2) }}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2        (LL\_ADC\_CHANNEL\_18 | ADC\_CHANNEL\_ID\_INTERNAL\_CH | ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2) }}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3        (LL\_ADC\_CHANNEL\_13 | ADC\_CHANNEL\_ID\_INTERNAL\_CH | ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2) }}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_VOPAMP4             (LL\_ADC\_CHANNEL\_5  | ADC\_CHANNEL\_ID\_INTERNAL\_CH) }}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_VOPAMP5             (LL\_ADC\_CHANNEL\_3  | ADC\_CHANNEL\_ID\_INTERNAL\_CH) }}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define LL\_ADC\_CHANNEL\_VOPAMP6             (LL\_ADC\_CHANNEL\_17 | ADC\_CHANNEL\_ID\_INTERNAL\_CH | ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2) }}
\DoxyCodeLine{813 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_SOFTWARE           (0x00000000UL)                                                                                                  }}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_TRGO      (ADC\_CFGR\_EXTSEL\_3 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                         }}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_TRGO2     (ADC\_CFGR\_EXTSEL\_3 | ADC\_CFGR\_EXTSEL\_1 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                         }}
\DoxyCodeLine{819 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH1       (ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                                                                 }}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH2       (ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                                             }}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH3       (ADC\_CFGR\_EXTSEL\_1 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                                             }}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_TRGO      (ADC\_CFGR\_EXTSEL\_3 | ADC\_CFGR\_EXTSEL\_1 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                     }}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH1       (ADC\_CFGR\_EXTSEL\_3 | ADC\_CFGR\_EXTSEL\_2 | ADC\_CFGR\_EXTSEL\_1 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT) }}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH2       (ADC\_CFGR\_EXTSEL\_1 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                         }}
\DoxyCodeLine{835 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH3       (ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                                             }}
\DoxyCodeLine{838 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_TRGO      (ADC\_CFGR\_EXTSEL\_2 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                                             }}
\DoxyCodeLine{840 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_CH1       (ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                                                                 }}
\DoxyCodeLine{843 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_CH4       (ADC\_CFGR\_EXTSEL\_3 | ADC\_CFGR\_EXTSEL\_2 | ADC\_CFGR\_EXTSEL\_1 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT) }}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_TRGO      (ADC\_CFGR\_EXTSEL\_3 | ADC\_CFGR\_EXTSEL\_2 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                         }}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_CH1       (ADC\_CFGR\_EXTSEL\_2 | ADC\_CFGR\_EXTSEL\_1 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                         }}
\DoxyCodeLine{851 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_CH4       (ADC\_CFGR\_EXTSEL\_2 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                         }}
\DoxyCodeLine{854 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM6\_TRGO      (ADC\_CFGR\_EXTSEL\_3 | ADC\_CFGR\_EXTSEL\_2 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                     }}
\DoxyCodeLine{856 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM7\_TRGO      (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_3 | ADC\_CFGR\_EXTSEL\_2 | ADC\_CFGR\_EXTSEL\_1 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT) }}
\DoxyCodeLine{858 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_TRGO      (ADC\_CFGR\_EXTSEL\_2 | ADC\_CFGR\_EXTSEL\_1 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                     }}
\DoxyCodeLine{860 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_TRGO2     (ADC\_CFGR\_EXTSEL\_3 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                                             }}
\DoxyCodeLine{862 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_CH1       (ADC\_CFGR\_EXTSEL\_1 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                         }}
\DoxyCodeLine{865 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM15\_TRGO     (ADC\_CFGR\_EXTSEL\_3 | ADC\_CFGR\_EXTSEL\_2 | ADC\_CFGR\_EXTSEL\_1 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                     }}
\DoxyCodeLine{867 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_TRGO     (ADC\_CFGR\_EXTSEL\_4 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                                             }}
\DoxyCodeLine{870 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_TRGO2    (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                         }}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_CH1      (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_1 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                         }}
\DoxyCodeLine{876 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_CH2      (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_1 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                     }}
\DoxyCodeLine{879 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_CH3      (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_2 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                         }}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG1     (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_2 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                     }}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG2     (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_1 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                     }}
\DoxyCodeLine{888 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG3     (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_2 | ADC\_CFGR\_EXTSEL\_1 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                     }}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG4     (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_2 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                         }}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG5     (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_2 | ADC\_CFGR\_EXTSEL\_1 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT) }}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG6     (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_3 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                         }}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG7     (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_3 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                     }}
\DoxyCodeLine{903 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG8     (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_3 | ADC\_CFGR\_EXTSEL\_1 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                     }}
\DoxyCodeLine{906 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG9     (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_3 | ADC\_CFGR\_EXTSEL\_1 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT) }}
\DoxyCodeLine{909 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG10    (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_3 | ADC\_CFGR\_EXTSEL\_2 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                     }}
\DoxyCodeLine{912 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_EXTI\_LINE11    (ADC\_CFGR\_EXTSEL\_2 | ADC\_CFGR\_EXTSEL\_1 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                         }}
\DoxyCodeLine{915 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_EXTI\_LINE2     (ADC\_CFGR\_EXTSEL\_2 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)                                         }}
\DoxyCodeLine{918 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_LPTIM\_OUT      (ADC\_CFGR\_EXTSEL\_4 | ADC\_CFGR\_EXTSEL\_3 | ADC\_CFGR\_EXTSEL\_2 | ADC\_CFGR\_EXTSEL\_0 | ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT) }}
\DoxyCodeLine{927 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_RISING         (                   ADC\_CFGR\_EXTEN\_0)   }}
\DoxyCodeLine{928 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_FALLING        (ADC\_CFGR\_EXTEN\_1                   )   }}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_TRIG\_EXT\_RISINGFALLING  (ADC\_CFGR\_EXTEN\_1 | ADC\_CFGR\_EXTEN\_0)   }}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SAMPLING\_MODE\_NORMAL               (0x00000000UL)       }}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SAMPLING\_MODE\_BULB                 (ADC\_CFGR2\_BULB)     }}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SAMPLING\_MODE\_TRIGGER\_CONTROLED    (ADC\_CFGR2\_SMPTRIG)  }}
\DoxyCodeLine{950 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_CONV\_SINGLE             (0x00000000UL)          }}
\DoxyCodeLine{951 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_CONV\_CONTINUOUS         (ADC\_CFGR\_CONT)         }}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_DMA\_TRANSFER\_NONE       (0x00000000UL)                        }}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_DMA\_TRANSFER\_LIMITED    (                  ADC\_CFGR\_DMAEN)    }}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_DMA\_TRANSFER\_UNLIMITED  (ADC\_CFGR\_DMACFG | ADC\_CFGR\_DMAEN)    }}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#if defined(ADC\_SMPR1\_SMPPLUS)}}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define LL\_ADC\_SAMPLINGTIME\_COMMON\_DEFAULT      (0x00000000UL)      }}
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define LL\_ADC\_SAMPLINGTIME\_COMMON\_3C5\_REPL\_2C5 (ADC\_SMPR1\_SMPPLUS) }}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{976 }
\DoxyCodeLine{980 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_OVR\_DATA\_PRESERVED      (0x00000000UL)         }}
\DoxyCodeLine{981 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_OVR\_DATA\_OVERWRITTEN    (ADC\_CFGR\_OVRMOD)      }}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_DISABLE        (0x00000000UL)                                              }}
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_2RANKS  (                                             ADC\_SQR1\_L\_0) }}
\DoxyCodeLine{991 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_3RANKS  (                              ADC\_SQR1\_L\_1               ) }}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_4RANKS  (                              ADC\_SQR1\_L\_1 | ADC\_SQR1\_L\_0) }}
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_5RANKS  (               ADC\_SQR1\_L\_2                              ) }}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_6RANKS  (               ADC\_SQR1\_L\_2                | ADC\_SQR1\_L\_0) }}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_7RANKS  (               ADC\_SQR1\_L\_2 | ADC\_SQR1\_L\_1               ) }}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_8RANKS  (               ADC\_SQR1\_L\_2 | ADC\_SQR1\_L\_1 | ADC\_SQR1\_L\_0) }}
\DoxyCodeLine{997 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_9RANKS  (ADC\_SQR1\_L\_3                                             ) }}
\DoxyCodeLine{998 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_10RANKS (ADC\_SQR1\_L\_3                               | ADC\_SQR1\_L\_0) }}
\DoxyCodeLine{999 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_11RANKS (ADC\_SQR1\_L\_3                | ADC\_SQR1\_L\_1               ) }}
\DoxyCodeLine{1000 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_12RANKS (ADC\_SQR1\_L\_3                | ADC\_SQR1\_L\_1 | ADC\_SQR1\_L\_0) }}
\DoxyCodeLine{1001 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_13RANKS (ADC\_SQR1\_L\_3 | ADC\_SQR1\_L\_2                              ) }}
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_14RANKS (ADC\_SQR1\_L\_3 | ADC\_SQR1\_L\_2                | ADC\_SQR1\_L\_0) }}
\DoxyCodeLine{1003 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_15RANKS (ADC\_SQR1\_L\_3 | ADC\_SQR1\_L\_2 | ADC\_SQR1\_L\_1               ) }}
\DoxyCodeLine{1004 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_16RANKS (ADC\_SQR1\_L\_3 | ADC\_SQR1\_L\_2 | ADC\_SQR1\_L\_1 | ADC\_SQR1\_L\_0) }}
\DoxyCodeLine{1012 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_DISCONT\_DISABLE     (0x00000000UL)                                                               }}
\DoxyCodeLine{1013 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_DISCONT\_1RANK       (                                                               ADC\_CFGR\_DISCEN) }}
\DoxyCodeLine{1014 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_DISCONT\_2RANKS      (                                          ADC\_CFGR\_DISCNUM\_0 | ADC\_CFGR\_DISCEN) }}
\DoxyCodeLine{1015 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_DISCONT\_3RANKS      (                     ADC\_CFGR\_DISCNUM\_1                      | ADC\_CFGR\_DISCEN) }}
\DoxyCodeLine{1016 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_DISCONT\_4RANKS      (                     ADC\_CFGR\_DISCNUM\_1 | ADC\_CFGR\_DISCNUM\_0 | ADC\_CFGR\_DISCEN) }}
\DoxyCodeLine{1017 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_DISCONT\_5RANKS      (ADC\_CFGR\_DISCNUM\_2                                           | ADC\_CFGR\_DISCEN) }}
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_DISCONT\_6RANKS      (ADC\_CFGR\_DISCNUM\_2                      | ADC\_CFGR\_DISCNUM\_0 | ADC\_CFGR\_DISCEN) }}
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_DISCONT\_7RANKS      (ADC\_CFGR\_DISCNUM\_2 | ADC\_CFGR\_DISCNUM\_1                      | ADC\_CFGR\_DISCEN) }}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_SEQ\_DISCONT\_8RANKS      (ADC\_CFGR\_DISCNUM\_2 | ADC\_CFGR\_DISCNUM\_1 | ADC\_CFGR\_DISCNUM\_0 | ADC\_CFGR\_DISCEN) }}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_1                  (ADC\_SQR1\_REGOFFSET | ADC\_REG\_RANK\_1\_SQRX\_BITOFFSET\_POS)  }}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_2                  (ADC\_SQR1\_REGOFFSET | ADC\_REG\_RANK\_2\_SQRX\_BITOFFSET\_POS)  }}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_3                  (ADC\_SQR1\_REGOFFSET | ADC\_REG\_RANK\_3\_SQRX\_BITOFFSET\_POS)  }}
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_4                  (ADC\_SQR1\_REGOFFSET | ADC\_REG\_RANK\_4\_SQRX\_BITOFFSET\_POS)  }}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_5                  (ADC\_SQR2\_REGOFFSET | ADC\_REG\_RANK\_5\_SQRX\_BITOFFSET\_POS)  }}
\DoxyCodeLine{1033 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_6                  (ADC\_SQR2\_REGOFFSET | ADC\_REG\_RANK\_6\_SQRX\_BITOFFSET\_POS)  }}
\DoxyCodeLine{1034 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_7                  (ADC\_SQR2\_REGOFFSET | ADC\_REG\_RANK\_7\_SQRX\_BITOFFSET\_POS)  }}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_8                  (ADC\_SQR2\_REGOFFSET | ADC\_REG\_RANK\_8\_SQRX\_BITOFFSET\_POS)  }}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_9                  (ADC\_SQR2\_REGOFFSET | ADC\_REG\_RANK\_9\_SQRX\_BITOFFSET\_POS)  }}
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_10                 (ADC\_SQR3\_REGOFFSET | ADC\_REG\_RANK\_10\_SQRX\_BITOFFSET\_POS) }}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_11                 (ADC\_SQR3\_REGOFFSET | ADC\_REG\_RANK\_11\_SQRX\_BITOFFSET\_POS) }}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_12                 (ADC\_SQR3\_REGOFFSET | ADC\_REG\_RANK\_12\_SQRX\_BITOFFSET\_POS) }}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_13                 (ADC\_SQR3\_REGOFFSET | ADC\_REG\_RANK\_13\_SQRX\_BITOFFSET\_POS) }}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_14                 (ADC\_SQR3\_REGOFFSET | ADC\_REG\_RANK\_14\_SQRX\_BITOFFSET\_POS) }}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_15                 (ADC\_SQR4\_REGOFFSET | ADC\_REG\_RANK\_15\_SQRX\_BITOFFSET\_POS) }}
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#define LL\_ADC\_REG\_RANK\_16                 (ADC\_SQR4\_REGOFFSET | ADC\_REG\_RANK\_16\_SQRX\_BITOFFSET\_POS) }}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_SOFTWARE           (0x00000000UL)                                                                                                      }}
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_TRGO      (ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                                                                     }}
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_TRGO2     (ADC\_JSQR\_JEXTSEL\_3 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                                                }}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_CH3       (ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                      }}
\DoxyCodeLine{1060 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_CH4       (ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                                                }}
\DoxyCodeLine{1062 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_TRGO      (ADC\_JSQR\_JEXTSEL\_1 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                                                }}
\DoxyCodeLine{1064 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_CH1       (ADC\_JSQR\_JEXTSEL\_1 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                           }}
\DoxyCodeLine{1067 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_TRGO      (ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_2 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                           }}
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH1       (ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_2 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                      }}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH3       (ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                      }}
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH4       (ADC\_JSQR\_JEXTSEL\_2 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                                                }}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_TRGO      (ADC\_JSQR\_JEXTSEL\_2 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                           }}
\DoxyCodeLine{1080 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH3       (ADC\_JSQR\_JEXTSEL\_2 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                                                }}
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH4       (ADC\_JSQR\_JEXTSEL\_2 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                           }}
\DoxyCodeLine{1086 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM6\_TRGO      (ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_2 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                      }}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM7\_TRGO      (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_2 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT) }}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_TRGO      (ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                           }}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_TRGO2     (ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                           }}
\DoxyCodeLine{1094 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH2       (ADC\_JSQR\_JEXTSEL\_1 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                           }}
\DoxyCodeLine{1097 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH4       (ADC\_JSQR\_JEXTSEL\_2 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                      }}
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM15\_TRGO     (ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_2 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT) }}
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM16\_CH1      (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT) }}
\DoxyCodeLine{1104 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM20\_TRGO     (ADC\_JSQR\_JEXTSEL\_4 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                                                }}
\DoxyCodeLine{1107 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM20\_TRGO2    (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                           }}
\DoxyCodeLine{1110 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM20\_CH2      (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                           }}
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_TIM20\_CH4      (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                           }}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG1     (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT) }}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG2     (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                      }}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG3     (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_2 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                      }}
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG4     (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_2 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                           }}
\DoxyCodeLine{1128 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG5     (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_2 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                      }}
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG6     (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_2 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                      }}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG7     (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_2 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT) }}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG8     (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_3 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                           }}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG9     (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                      }}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG10    (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                      }}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_EXTI\_LINE3     (ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_2 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                      }}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_EXTI\_LINE15    (ADC\_JSQR\_JEXTSEL\_2 | ADC\_JSQR\_JEXTSEL\_1 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)                                           }}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_LPTIM\_OUT      (ADC\_JSQR\_JEXTSEL\_4 | ADC\_JSQR\_JEXTSEL\_3 | ADC\_JSQR\_JEXTSEL\_2 | ADC\_JSQR\_JEXTSEL\_0 | ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT) }}
\DoxyCodeLine{1161 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_RISING         (                    ADC\_JSQR\_JEXTEN\_0) }}
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_FALLING        (ADC\_JSQR\_JEXTEN\_1                    ) }}
\DoxyCodeLine{1163 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_EXT\_RISINGFALLING  (ADC\_JSQR\_JEXTEN\_1 | ADC\_JSQR\_JEXTEN\_0) }}
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_INDEPENDENT        (0x00000000UL)         }}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_TRIG\_FROM\_GRP\_REGULAR   (ADC\_CFGR\_JAUTO)       }}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_QUEUE\_2CONTEXTS\_LAST\_ACTIVE (0x00000000UL)         }\textcolor{comment}{/* Group injected sequence context queue is enabled and can contain up to 2 contexts. When all contexts have been processed, the queue maintains the last context active perpetually. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1181 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_QUEUE\_2CONTEXTS\_END\_EMPTY   (ADC\_CFGR\_JQM)         }\textcolor{comment}{/* Group injected sequence context queue is enabled and can contain up to 2 contexts. When all contexts have been processed, the queue is empty and injected group triggers are disabled. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1182 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_QUEUE\_DISABLE               (ADC\_CFGR\_JQDIS)       }\textcolor{comment}{/* Group injected sequence context queue is disabled: only 1 sequence can be configured and is active perpetually. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1190 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_SEQ\_SCAN\_DISABLE        (0x00000000UL)                  }}
\DoxyCodeLine{1191 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_2RANKS  (                ADC\_JSQR\_JL\_0) }}
\DoxyCodeLine{1192 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_3RANKS  (ADC\_JSQR\_JL\_1                ) }}
\DoxyCodeLine{1193 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_4RANKS  (ADC\_JSQR\_JL\_1 | ADC\_JSQR\_JL\_0) }}
\DoxyCodeLine{1201 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_SEQ\_DISCONT\_DISABLE     (0x00000000UL)         }}
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_SEQ\_DISCONT\_1RANK       (ADC\_CFGR\_JDISCEN)     }}
\DoxyCodeLine{1210 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_RANK\_1                  (ADC\_JDR1\_REGOFFSET | ADC\_INJ\_RANK\_1\_JSQR\_BITOFFSET\_POS) }}
\DoxyCodeLine{1211 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_RANK\_2                  (ADC\_JDR2\_REGOFFSET | ADC\_INJ\_RANK\_2\_JSQR\_BITOFFSET\_POS) }}
\DoxyCodeLine{1212 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_RANK\_3                  (ADC\_JDR3\_REGOFFSET | ADC\_INJ\_RANK\_3\_JSQR\_BITOFFSET\_POS) }}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#define LL\_ADC\_INJ\_RANK\_4                  (ADC\_JDR4\_REGOFFSET | ADC\_INJ\_RANK\_4\_JSQR\_BITOFFSET\_POS) }}
\DoxyCodeLine{1221 \textcolor{preprocessor}{\#define LL\_ADC\_SAMPLINGTIME\_2CYCLES\_5      (0x00000000UL)                                              }}
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define LL\_ADC\_SAMPLINGTIME\_6CYCLES\_5      (                                        ADC\_SMPR2\_SMP10\_0) }}
\DoxyCodeLine{1223 \textcolor{preprocessor}{\#define LL\_ADC\_SAMPLINGTIME\_12CYCLES\_5     (                    ADC\_SMPR2\_SMP10\_1                    ) }}
\DoxyCodeLine{1224 \textcolor{preprocessor}{\#define LL\_ADC\_SAMPLINGTIME\_24CYCLES\_5     (                    ADC\_SMPR2\_SMP10\_1 | ADC\_SMPR2\_SMP10\_0) }}
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#define LL\_ADC\_SAMPLINGTIME\_47CYCLES\_5     (ADC\_SMPR2\_SMP10\_2                                        ) }}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define LL\_ADC\_SAMPLINGTIME\_92CYCLES\_5     (ADC\_SMPR2\_SMP10\_2                     | ADC\_SMPR2\_SMP10\_0) }}
\DoxyCodeLine{1227 \textcolor{preprocessor}{\#define LL\_ADC\_SAMPLINGTIME\_247CYCLES\_5    (ADC\_SMPR2\_SMP10\_2 | ADC\_SMPR2\_SMP10\_1                    ) }}
\DoxyCodeLine{1228 \textcolor{preprocessor}{\#define LL\_ADC\_SAMPLINGTIME\_640CYCLES\_5    (ADC\_SMPR2\_SMP10\_2 | ADC\_SMPR2\_SMP10\_1 | ADC\_SMPR2\_SMP10\_0) }}
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define LL\_ADC\_SINGLE\_ENDED                (                  ADC\_CALFACT\_CALFACT\_S)         }}
\DoxyCodeLine{1237 \textcolor{preprocessor}{\#define LL\_ADC\_DIFFERENTIAL\_ENDED          (ADC\_CR\_ADCALDIF | ADC\_CALFACT\_CALFACT\_D)         }}
\DoxyCodeLine{1238 \textcolor{preprocessor}{\#define LL\_ADC\_BOTH\_SINGLE\_DIFF\_ENDED      (LL\_ADC\_SINGLE\_ENDED | LL\_ADC\_DIFFERENTIAL\_ENDED) }}
\DoxyCodeLine{1246 \textcolor{preprocessor}{\#define LL\_ADC\_AWD1                        (ADC\_AWD\_CR1\_CHANNEL\_MASK  | ADC\_AWD\_CR1\_REGOFFSET) }}
\DoxyCodeLine{1247 \textcolor{preprocessor}{\#define LL\_ADC\_AWD2                        (ADC\_AWD\_CR23\_CHANNEL\_MASK | ADC\_AWD\_CR2\_REGOFFSET) }}
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define LL\_ADC\_AWD3                        (ADC\_AWD\_CR23\_CHANNEL\_MASK | ADC\_AWD\_CR3\_REGOFFSET) }}
\DoxyCodeLine{1256 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_DISABLE                 (0x00000000UL)                                                                                      }}
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_ALL\_CHANNELS\_REG        (ADC\_AWD\_CR23\_CHANNEL\_MASK                                    | ADC\_CFGR\_AWD1EN                   ) }}
\DoxyCodeLine{1258 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_ALL\_CHANNELS\_INJ        (ADC\_AWD\_CR23\_CHANNEL\_MASK                 | ADC\_CFGR\_JAWD1EN                                     ) }}
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_ALL\_CHANNELS\_REG\_INJ    (ADC\_AWD\_CR23\_CHANNEL\_MASK                 | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN                   ) }}
\DoxyCodeLine{1260 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_0\_REG           ((LL\_ADC\_CHANNEL\_0  \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_0\_INJ           ((LL\_ADC\_CHANNEL\_0  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_0\_REG\_INJ       ((LL\_ADC\_CHANNEL\_0  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_1\_REG           ((LL\_ADC\_CHANNEL\_1  \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1264 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_1\_INJ           ((LL\_ADC\_CHANNEL\_1  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_1\_REG\_INJ       ((LL\_ADC\_CHANNEL\_1  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1266 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_2\_REG           ((LL\_ADC\_CHANNEL\_2  \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1267 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_2\_INJ           ((LL\_ADC\_CHANNEL\_2  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1268 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_2\_REG\_INJ       ((LL\_ADC\_CHANNEL\_2  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1269 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_3\_REG           ((LL\_ADC\_CHANNEL\_3  \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1270 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_3\_INJ           ((LL\_ADC\_CHANNEL\_3  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1271 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_3\_REG\_INJ       ((LL\_ADC\_CHANNEL\_3  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1272 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_4\_REG           ((LL\_ADC\_CHANNEL\_4  \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1273 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_4\_INJ           ((LL\_ADC\_CHANNEL\_4  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1274 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_4\_REG\_INJ       ((LL\_ADC\_CHANNEL\_4  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1275 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_5\_REG           ((LL\_ADC\_CHANNEL\_5  \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1276 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_5\_INJ           ((LL\_ADC\_CHANNEL\_5  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_5\_REG\_INJ       ((LL\_ADC\_CHANNEL\_5  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1278 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_6\_REG           ((LL\_ADC\_CHANNEL\_6  \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1279 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_6\_INJ           ((LL\_ADC\_CHANNEL\_6  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1280 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_6\_REG\_INJ       ((LL\_ADC\_CHANNEL\_6  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_7\_REG           ((LL\_ADC\_CHANNEL\_7  \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_7\_INJ           ((LL\_ADC\_CHANNEL\_7  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1283 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_7\_REG\_INJ       ((LL\_ADC\_CHANNEL\_7  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1284 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_8\_REG           ((LL\_ADC\_CHANNEL\_8  \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1285 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_8\_INJ           ((LL\_ADC\_CHANNEL\_8  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_8\_REG\_INJ       ((LL\_ADC\_CHANNEL\_8  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_9\_REG           ((LL\_ADC\_CHANNEL\_9  \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_9\_INJ           ((LL\_ADC\_CHANNEL\_9  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_9\_REG\_INJ       ((LL\_ADC\_CHANNEL\_9  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1290 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_10\_REG          ((LL\_ADC\_CHANNEL\_10 \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_10\_INJ          ((LL\_ADC\_CHANNEL\_10 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_10\_REG\_INJ      ((LL\_ADC\_CHANNEL\_10 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1293 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_11\_REG          ((LL\_ADC\_CHANNEL\_11 \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1294 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_11\_INJ          ((LL\_ADC\_CHANNEL\_11 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_11\_REG\_INJ      ((LL\_ADC\_CHANNEL\_11 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_12\_REG          ((LL\_ADC\_CHANNEL\_12 \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_12\_INJ          ((LL\_ADC\_CHANNEL\_12 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_12\_REG\_INJ      ((LL\_ADC\_CHANNEL\_12 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_13\_REG          ((LL\_ADC\_CHANNEL\_13 \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_13\_INJ          ((LL\_ADC\_CHANNEL\_13 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_13\_REG\_INJ      ((LL\_ADC\_CHANNEL\_13 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_14\_REG          ((LL\_ADC\_CHANNEL\_14 \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1303 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_14\_INJ          ((LL\_ADC\_CHANNEL\_14 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1304 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_14\_REG\_INJ      ((LL\_ADC\_CHANNEL\_14 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1305 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_15\_REG          ((LL\_ADC\_CHANNEL\_15 \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_15\_INJ          ((LL\_ADC\_CHANNEL\_15 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_15\_REG\_INJ      ((LL\_ADC\_CHANNEL\_15 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_16\_REG          ((LL\_ADC\_CHANNEL\_16 \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_16\_INJ          ((LL\_ADC\_CHANNEL\_16 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1310 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_16\_REG\_INJ      ((LL\_ADC\_CHANNEL\_16 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_17\_REG          ((LL\_ADC\_CHANNEL\_17 \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_17\_INJ          ((LL\_ADC\_CHANNEL\_17 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_17\_REG\_INJ      ((LL\_ADC\_CHANNEL\_17 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1314 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_18\_REG          ((LL\_ADC\_CHANNEL\_18 \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_18\_INJ          ((LL\_ADC\_CHANNEL\_18 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CHANNEL\_18\_REG\_INJ      ((LL\_ADC\_CHANNEL\_18 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VREFINT\_REG          ((LL\_ADC\_CHANNEL\_VREFINT       \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VREFINT\_INJ          ((LL\_ADC\_CHANNEL\_VREFINT       \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VREFINT\_REG\_INJ      ((LL\_ADC\_CHANNEL\_VREFINT       \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1320 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC1\_REG       ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1 \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1321 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC1\_INJ       ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1322 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC1\_REG\_INJ   ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1323 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC5\_REG       ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5 \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1324 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC5\_INJ       ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1325 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC5\_REG\_INJ   ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5 \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1326 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VBAT\_REG             ((LL\_ADC\_CHANNEL\_VBAT          \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VBAT\_INJ             ((LL\_ADC\_CHANNEL\_VBAT          \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VBAT\_REG\_INJ         ((LL\_ADC\_CHANNEL\_VBAT          \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1329 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP1\_REG          ((LL\_ADC\_CHANNEL\_VOPAMP1       \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP1\_INJ          ((LL\_ADC\_CHANNEL\_VOPAMP1       \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1331 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP1\_REG\_INJ      ((LL\_ADC\_CHANNEL\_VOPAMP1       \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1332 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP2\_REG          ((LL\_ADC\_CHANNEL\_VOPAMP2       \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1333 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP2\_INJ          ((LL\_ADC\_CHANNEL\_VOPAMP2       \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1334 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP2\_REG\_INJ      ((LL\_ADC\_CHANNEL\_VOPAMP2       \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1335 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC2\_REG     ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2  \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC2\_INJ     ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC2\_REG\_INJ ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1338 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC3\_REG     ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3  \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1339 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC3\_INJ     ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC3\_REG\_INJ ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3  \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP4\_REG          ((LL\_ADC\_CHANNEL\_VOPAMP4       \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP4\_INJ          ((LL\_ADC\_CHANNEL\_VOPAMP4       \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP4\_REG\_INJ      ((LL\_ADC\_CHANNEL\_VOPAMP4       \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP5\_REG          ((LL\_ADC\_CHANNEL\_VOPAMP5       \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP5\_INJ          ((LL\_ADC\_CHANNEL\_VOPAMP5       \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP5\_REG\_INJ      ((LL\_ADC\_CHANNEL\_VOPAMP5       \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1347 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP6\_REG          ((LL\_ADC\_CHANNEL\_VOPAMP6       \& ADC\_CHANNEL\_ID\_MASK)                    | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP6\_INJ          ((LL\_ADC\_CHANNEL\_VOPAMP6       \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN                   | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1349 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_CH\_VOPAMP6\_REG\_INJ      ((LL\_ADC\_CHANNEL\_VOPAMP6       \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL) }}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_THRESHOLD\_HIGH          (ADC\_TR1\_HT1              ) }}
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_THRESHOLD\_LOW           (              ADC\_TR1\_LT1) }}
\DoxyCodeLine{1359 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_THRESHOLDS\_HIGH\_LOW     (ADC\_TR1\_HT1 | ADC\_TR1\_LT1) }}
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_FILTERING\_NONE          (0x00000000UL)                                              }}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_FILTERING\_2SAMPLES      (                                        ADC\_TR1\_AWDFILT\_0) }}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_FILTERING\_3SAMPLES      (                    ADC\_TR1\_AWDFILT\_1                    ) }}
\DoxyCodeLine{1370 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_FILTERING\_4SAMPLES      (                    ADC\_TR1\_AWDFILT\_1 | ADC\_TR1\_AWDFILT\_0) }}
\DoxyCodeLine{1371 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_FILTERING\_5SAMPLES      (ADC\_TR1\_AWDFILT\_2                                        ) }}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_FILTERING\_6SAMPLES      (ADC\_TR1\_AWDFILT\_2 |                     ADC\_TR1\_AWDFILT\_0) }}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_FILTERING\_7SAMPLES      (ADC\_TR1\_AWDFILT\_2 | ADC\_TR1\_AWDFILT\_1                    ) }}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#define LL\_ADC\_AWD\_FILTERING\_8SAMPLES      (ADC\_TR1\_AWDFILT\_2 | ADC\_TR1\_AWDFILT\_1 | ADC\_TR1\_AWDFILT\_0) }}
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_DISABLE                 (0x00000000UL)                                        }}
\DoxyCodeLine{1383 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_GRP\_REGULAR\_CONTINUED   (                                    ADC\_CFGR2\_ROVSE) }}
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_GRP\_REGULAR\_RESUMED     (ADC\_CFGR2\_ROVSM |                   ADC\_CFGR2\_ROVSE) }}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_GRP\_INJECTED            (                  ADC\_CFGR2\_JOVSE                  ) }}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_GRP\_INJ\_REG\_RESUMED     (                  ADC\_CFGR2\_JOVSE | ADC\_CFGR2\_ROVSE) }}
\DoxyCodeLine{1394 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_REG\_CONT                (0x00000000UL)         }}
\DoxyCodeLine{1395 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_REG\_DISCONT             (ADC\_CFGR2\_TROVS)      }}
\DoxyCodeLine{1403 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_RATIO\_2                 (0x00000000UL)                                           }}
\DoxyCodeLine{1404 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_RATIO\_4                 (                                      ADC\_CFGR2\_OVSR\_0) }}
\DoxyCodeLine{1405 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_RATIO\_8                 (                   ADC\_CFGR2\_OVSR\_1                   ) }}
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_RATIO\_16                (                   ADC\_CFGR2\_OVSR\_1 | ADC\_CFGR2\_OVSR\_0) }}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_RATIO\_32                (ADC\_CFGR2\_OVSR\_2                                      ) }}
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_RATIO\_64                (ADC\_CFGR2\_OVSR\_2                    | ADC\_CFGR2\_OVSR\_0) }}
\DoxyCodeLine{1409 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_RATIO\_128               (ADC\_CFGR2\_OVSR\_2 | ADC\_CFGR2\_OVSR\_1                   ) }}
\DoxyCodeLine{1410 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_RATIO\_256               (ADC\_CFGR2\_OVSR\_2 | ADC\_CFGR2\_OVSR\_1 | ADC\_CFGR2\_OVSR\_0) }}
\DoxyCodeLine{1418 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_SHIFT\_NONE              (0x00000000UL)                                                              }}
\DoxyCodeLine{1419 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_SHIFT\_RIGHT\_1           (                                                         ADC\_CFGR2\_OVSS\_0) }}
\DoxyCodeLine{1420 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_SHIFT\_RIGHT\_2           (                                      ADC\_CFGR2\_OVSS\_1                   ) }}
\DoxyCodeLine{1421 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_SHIFT\_RIGHT\_3           (                                      ADC\_CFGR2\_OVSS\_1 | ADC\_CFGR2\_OVSS\_0) }}
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_SHIFT\_RIGHT\_4           (                   ADC\_CFGR2\_OVSS\_2                                      ) }}
\DoxyCodeLine{1423 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_SHIFT\_RIGHT\_5           (                   ADC\_CFGR2\_OVSS\_2                    | ADC\_CFGR2\_OVSS\_0) }}
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_SHIFT\_RIGHT\_6           (                   ADC\_CFGR2\_OVSS\_2 | ADC\_CFGR2\_OVSS\_1                   ) }}
\DoxyCodeLine{1425 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_SHIFT\_RIGHT\_7           (                   ADC\_CFGR2\_OVSS\_2 | ADC\_CFGR2\_OVSS\_1 | ADC\_CFGR2\_OVSS\_0) }}
\DoxyCodeLine{1426 \textcolor{preprocessor}{\#define LL\_ADC\_OVS\_SHIFT\_RIGHT\_8           (ADC\_CFGR2\_OVSS\_3                                                         ) }}
\DoxyCodeLine{1431 \textcolor{preprocessor}{\#if defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{1435 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_INDEPENDENT           (0x00000000UL)                                                      }}
\DoxyCodeLine{1436 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_DUAL\_REG\_SIMULT       (                 ADC\_CCR\_DUAL\_2 | ADC\_CCR\_DUAL\_1                 ) }}
\DoxyCodeLine{1437 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_DUAL\_REG\_INTERL       (                 ADC\_CCR\_DUAL\_2 | ADC\_CCR\_DUAL\_1 | ADC\_CCR\_DUAL\_0) }}
\DoxyCodeLine{1438 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_DUAL\_INJ\_SIMULT       (                 ADC\_CCR\_DUAL\_2                  | ADC\_CCR\_DUAL\_0) }}
\DoxyCodeLine{1439 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_DUAL\_INJ\_ALTERN       (ADC\_CCR\_DUAL\_3                                   | ADC\_CCR\_DUAL\_0) }}
\DoxyCodeLine{1440 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_SIM  (                                                   ADC\_CCR\_DUAL\_0) }}
\DoxyCodeLine{1441 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_ALT  (                                  ADC\_CCR\_DUAL\_1                 ) }}
\DoxyCodeLine{1442 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_DUAL\_REG\_INT\_INJ\_SIM  (                                  ADC\_CCR\_DUAL\_1 | ADC\_CCR\_DUAL\_0) }}
\DoxyCodeLine{1450 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_REG\_DMA\_EACH\_ADC        (0x00000000UL)                                     }}
\DoxyCodeLine{1451 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_RES12\_10B (                 ADC\_CCR\_MDMA\_1                 ) }}
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_RES8\_6B   (                 ADC\_CCR\_MDMA\_1 | ADC\_CCR\_MDMA\_0) }}
\DoxyCodeLine{1453 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_RES12\_10B (ADC\_CCR\_DMACFG | ADC\_CCR\_MDMA\_1                 ) }}
\DoxyCodeLine{1454 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_RES8\_6B   (ADC\_CCR\_DMACFG | ADC\_CCR\_MDMA\_1 | ADC\_CCR\_MDMA\_0) }}
\DoxyCodeLine{1462 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_TWOSMP\_DELAY\_1CYCLE   (0x00000000UL)                                                          }}
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_TWOSMP\_DELAY\_2CYCLES  (                                                      ADC\_CCR\_DELAY\_0) }}
\DoxyCodeLine{1464 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_TWOSMP\_DELAY\_3CYCLES  (                                    ADC\_CCR\_DELAY\_1                  ) }}
\DoxyCodeLine{1465 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_TWOSMP\_DELAY\_4CYCLES  (                                    ADC\_CCR\_DELAY\_1 | ADC\_CCR\_DELAY\_0) }}
\DoxyCodeLine{1466 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_TWOSMP\_DELAY\_5CYCLES  (                  ADC\_CCR\_DELAY\_2                                    ) }}
\DoxyCodeLine{1467 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_TWOSMP\_DELAY\_6CYCLES  (                  ADC\_CCR\_DELAY\_2                   | ADC\_CCR\_DELAY\_0) }}
\DoxyCodeLine{1468 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_TWOSMP\_DELAY\_7CYCLES  (                  ADC\_CCR\_DELAY\_2 | ADC\_CCR\_DELAY\_1                  ) }}
\DoxyCodeLine{1469 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_TWOSMP\_DELAY\_8CYCLES  (                  ADC\_CCR\_DELAY\_2 | ADC\_CCR\_DELAY\_1 | ADC\_CCR\_DELAY\_0) }}
\DoxyCodeLine{1470 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_TWOSMP\_DELAY\_9CYCLES  (ADC\_CCR\_DELAY\_3                                                      ) }}
\DoxyCodeLine{1471 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_TWOSMP\_DELAY\_10CYCLES (ADC\_CCR\_DELAY\_3                                     | ADC\_CCR\_DELAY\_0) }}
\DoxyCodeLine{1472 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_TWOSMP\_DELAY\_11CYCLES (ADC\_CCR\_DELAY\_3                   | ADC\_CCR\_DELAY\_1                  ) }}
\DoxyCodeLine{1473 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_TWOSMP\_DELAY\_12CYCLES (ADC\_CCR\_DELAY\_3                   | ADC\_CCR\_DELAY\_1 | ADC\_CCR\_DELAY\_0) }}
\DoxyCodeLine{1481 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_MASTER                (                    ADC\_CDR\_RDATA\_MST) }}
\DoxyCodeLine{1482 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_SLAVE                 (ADC\_CDR\_RDATA\_SLV                    ) }}
\DoxyCodeLine{1483 \textcolor{preprocessor}{\#define LL\_ADC\_MULTI\_MASTER\_SLAVE          (ADC\_CDR\_RDATA\_SLV | ADC\_CDR\_RDATA\_MST) }}
\DoxyCodeLine{1488 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC\_MULTIMODE\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1489 }
\DoxyCodeLine{1490 }
\DoxyCodeLine{1499 \textcolor{comment}{/* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */}}
\DoxyCodeLine{1500 \textcolor{comment}{/*       not timeout values.                                                  */}}
\DoxyCodeLine{1501 \textcolor{comment}{/*       Timeout values for ADC operations are dependent to device clock      */}}
\DoxyCodeLine{1502 \textcolor{comment}{/*       configuration (system clock versus ADC clock),                       */}}
\DoxyCodeLine{1503 \textcolor{comment}{/*       and therefore must be defined in user application.                   */}}
\DoxyCodeLine{1504 \textcolor{comment}{/*       Indications for estimation of ADC timeout delays, for this           */}}
\DoxyCodeLine{1505 \textcolor{comment}{/*       STM32 series:                                                        */}}
\DoxyCodeLine{1506 \textcolor{comment}{/*       -\/ ADC calibration time: maximum delay is 112/fADC.                   */}}
\DoxyCodeLine{1507 \textcolor{comment}{/*         (refer to device datasheet, parameter "{}tCAL"{})                      */}}
\DoxyCodeLine{1508 \textcolor{comment}{/*       -\/ ADC enable time: maximum delay is 1 conversion cycle.              */}}
\DoxyCodeLine{1509 \textcolor{comment}{/*         (refer to device datasheet, parameter "{}tSTAB"{})                     */}}
\DoxyCodeLine{1510 \textcolor{comment}{/*       -\/ ADC disable time: maximum delay should be a few ADC clock cycles   */}}
\DoxyCodeLine{1511 \textcolor{comment}{/*       -\/ ADC stop conversion time: maximum delay should be a few ADC clock  */}}
\DoxyCodeLine{1512 \textcolor{comment}{/*         cycles                                                             */}}
\DoxyCodeLine{1513 \textcolor{comment}{/*       -\/ ADC conversion time: duration depending on ADC clock and ADC       */}}
\DoxyCodeLine{1514 \textcolor{comment}{/*         configuration.                                                     */}}
\DoxyCodeLine{1515 \textcolor{comment}{/*         (refer to device reference manual, section "{}Timing"{})               */}}
\DoxyCodeLine{1516 }
\DoxyCodeLine{1517 \textcolor{comment}{/* Delay for ADC stabilization time (ADC voltage regulator start-\/up time)     */}}
\DoxyCodeLine{1518 \textcolor{comment}{/* Delay set to maximum value (refer to device datasheet,                     */}}
\DoxyCodeLine{1519 \textcolor{comment}{/* parameter "{}tADCVREG\_STUP"{}).                                                */}}
\DoxyCodeLine{1520 \textcolor{comment}{/* Unit: us                                                                   */}}
\DoxyCodeLine{1521 \textcolor{preprocessor}{\#define LL\_ADC\_DELAY\_INTERNAL\_REGUL\_STAB\_US ( 20UL)  }}
\DoxyCodeLine{1523 \textcolor{comment}{/* Delay for internal voltage reference stabilization time.                   */}}
\DoxyCodeLine{1524 \textcolor{comment}{/* Delay set to maximum value (refer to device datasheet,                     */}}
\DoxyCodeLine{1525 \textcolor{comment}{/* parameter "{}tstart\_vrefint"{}).                                               */}}
\DoxyCodeLine{1526 \textcolor{comment}{/* Unit: us                                                                   */}}
\DoxyCodeLine{1527 \textcolor{preprocessor}{\#define LL\_ADC\_DELAY\_VREFINT\_STAB\_US           ( 12UL)  }}
\DoxyCodeLine{1529 \textcolor{comment}{/* Delay for temperature sensor stabilization time.                           */}}
\DoxyCodeLine{1530 \textcolor{comment}{/* Literal set to maximum value (refer to device datasheet,                   */}}
\DoxyCodeLine{1531 \textcolor{comment}{/* parameter "{}tSTART"{}).                                                       */}}
\DoxyCodeLine{1532 \textcolor{comment}{/* Unit: us                                                                   */}}
\DoxyCodeLine{1533 \textcolor{preprocessor}{\#define LL\_ADC\_DELAY\_TEMPSENSOR\_STAB\_US        (120UL)  }}
\DoxyCodeLine{1535 \textcolor{comment}{/* Delay required between ADC end of calibration and ADC enable.              */}}
\DoxyCodeLine{1536 \textcolor{comment}{/* Note: On this STM32 series, a minimum number of ADC clock cycles           */}}
\DoxyCodeLine{1537 \textcolor{comment}{/*       are required between ADC end of calibration and ADC enable.          */}}
\DoxyCodeLine{1538 \textcolor{comment}{/*       Wait time can be computed in user application by waiting for the     */}}
\DoxyCodeLine{1539 \textcolor{comment}{/*       equivalent number of CPU cycles, by taking into account              */}}
\DoxyCodeLine{1540 \textcolor{comment}{/*       ratio of CPU clock versus ADC clock prescalers.                      */}}
\DoxyCodeLine{1541 \textcolor{comment}{/* Unit: ADC clock cycles.                                                    */}}
\DoxyCodeLine{1542 \textcolor{preprocessor}{\#define LL\_ADC\_DELAY\_CALIB\_ENABLE\_ADC\_CYCLES   (  4UL)  }}
\DoxyCodeLine{1553 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1569 \textcolor{preprocessor}{\#define LL\_ADC\_WriteReg(\_\_INSTANCE\_\_, \_\_REG\_\_, \_\_VALUE\_\_) WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_, (\_\_VALUE\_\_))}}
\DoxyCodeLine{1570 }
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#define LL\_ADC\_ReadReg(\_\_INSTANCE\_\_, \_\_REG\_\_) READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{1639 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(\_\_CHANNEL\_\_)                                        \(\backslash\)}}
\DoxyCodeLine{1640 \textcolor{preprocessor}{  ((((\_\_CHANNEL\_\_) \& ADC\_CHANNEL\_ID\_BITFIELD\_MASK) == 0UL) ?                               \(\backslash\)}}
\DoxyCodeLine{1641 \textcolor{preprocessor}{   (                                                                                       \(\backslash\)}}
\DoxyCodeLine{1642 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) \& ADC\_CHANNEL\_ID\_NUMBER\_MASK) >> ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS \(\backslash\)}}
\DoxyCodeLine{1643 \textcolor{preprocessor}{   )                                                                                       \(\backslash\)}}
\DoxyCodeLine{1644 \textcolor{preprocessor}{   :                                                                                       \(\backslash\)}}
\DoxyCodeLine{1645 \textcolor{preprocessor}{   (                                                                                       \(\backslash\)}}
\DoxyCodeLine{1646 \textcolor{preprocessor}{       (uint32\_t)POSITION\_VAL((\_\_CHANNEL\_\_))                                               \(\backslash\)}}
\DoxyCodeLine{1647 \textcolor{preprocessor}{   )                                                                                       \(\backslash\)}}
\DoxyCodeLine{1648 \textcolor{preprocessor}{  )}}
\DoxyCodeLine{1649 }
\DoxyCodeLine{1703 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_DECIMAL\_NB\_TO\_CHANNEL(\_\_DECIMAL\_NB\_\_)                                                  \(\backslash\)}}
\DoxyCodeLine{1704 \textcolor{preprocessor}{  (((\_\_DECIMAL\_NB\_\_) <= 9UL) ?                                                                          \(\backslash\)}}
\DoxyCodeLine{1705 \textcolor{preprocessor}{   (                                                                                                    \(\backslash\)}}
\DoxyCodeLine{1706 \textcolor{preprocessor}{       ((\_\_DECIMAL\_NB\_\_) << ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)                             |          \(\backslash\)}}
\DoxyCodeLine{1707 \textcolor{preprocessor}{       (ADC\_AWD2CR\_AWD2CH\_0 << (\_\_DECIMAL\_NB\_\_))                                             |          \(\backslash\)}}
\DoxyCodeLine{1708 \textcolor{preprocessor}{       (ADC\_SMPR1\_REGOFFSET | (((3UL * (\_\_DECIMAL\_NB\_\_))) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))           \(\backslash\)}}
\DoxyCodeLine{1709 \textcolor{preprocessor}{   )                                                                                                    \(\backslash\)}}
\DoxyCodeLine{1710 \textcolor{preprocessor}{   :                                                                                                    \(\backslash\)}}
\DoxyCodeLine{1711 \textcolor{preprocessor}{   (                                                                                                    \(\backslash\)}}
\DoxyCodeLine{1712 \textcolor{preprocessor}{       ((\_\_DECIMAL\_NB\_\_) << ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)                                      | \(\backslash\)}}
\DoxyCodeLine{1713 \textcolor{preprocessor}{       (ADC\_AWD2CR\_AWD2CH\_0 << (\_\_DECIMAL\_NB\_\_))                                                      | \(\backslash\)}}
\DoxyCodeLine{1714 \textcolor{preprocessor}{       (ADC\_SMPR2\_REGOFFSET | (((3UL * ((\_\_DECIMAL\_NB\_\_) -\/ 10UL))) << ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))  \(\backslash\)}}
\DoxyCodeLine{1715 \textcolor{preprocessor}{   )                                                                                                    \(\backslash\)}}
\DoxyCodeLine{1716 \textcolor{preprocessor}{  )}}
\DoxyCodeLine{1717 }
\DoxyCodeLine{1780 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL(\_\_CHANNEL\_\_)                              \(\backslash\)}}
\DoxyCodeLine{1781 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) \& ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK) != 0UL)}}
\DoxyCodeLine{1782 }
\DoxyCodeLine{1859 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_CHANNEL\_INTERNAL\_TO\_EXTERNAL(\_\_CHANNEL\_\_)                     \(\backslash\)}}
\DoxyCodeLine{1860 \textcolor{preprocessor}{  ((\_\_CHANNEL\_\_) \& \string~ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{1861 }
\DoxyCodeLine{1900 \textcolor{preprocessor}{\#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)}}
\DoxyCodeLine{1901 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_, \_\_CHANNEL\_\_)  \(\backslash\)}}
\DoxyCodeLine{1902 \textcolor{preprocessor}{  ((((\_\_ADC\_INSTANCE\_\_) == ADC1)                                               \(\backslash\)}}
\DoxyCodeLine{1903 \textcolor{preprocessor}{    \&\&(                                                                        \(\backslash\)}}
\DoxyCodeLine{1904 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP1)         ||                    \(\backslash\)}}
\DoxyCodeLine{1905 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1) ||                    \(\backslash\)}}
\DoxyCodeLine{1906 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VBAT)            ||                    \(\backslash\)}}
\DoxyCodeLine{1907 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VREFINT)                               \(\backslash\)}}
\DoxyCodeLine{1908 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{1909 \textcolor{preprocessor}{   )                                                                           \(\backslash\)}}
\DoxyCodeLine{1910 \textcolor{preprocessor}{   ||                                                                          \(\backslash\)}}
\DoxyCodeLine{1911 \textcolor{preprocessor}{   (((\_\_ADC\_INSTANCE\_\_) == ADC2)                                               \(\backslash\)}}
\DoxyCodeLine{1912 \textcolor{preprocessor}{    \&\&(                                                                        \(\backslash\)}}
\DoxyCodeLine{1913 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP2)         ||                    \(\backslash\)}}
\DoxyCodeLine{1914 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2)                          \(\backslash\)}}
\DoxyCodeLine{1915 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{1916 \textcolor{preprocessor}{   )                                                                           \(\backslash\)}}
\DoxyCodeLine{1917 \textcolor{preprocessor}{   ||                                                                          \(\backslash\)}}
\DoxyCodeLine{1918 \textcolor{preprocessor}{   (((\_\_ADC\_INSTANCE\_\_) == ADC3)                                               \(\backslash\)}}
\DoxyCodeLine{1919 \textcolor{preprocessor}{    \&\&(                                                                        \(\backslash\)}}
\DoxyCodeLine{1920 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3)    ||                    \(\backslash\)}}
\DoxyCodeLine{1921 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VBAT)            ||                    \(\backslash\)}}
\DoxyCodeLine{1922 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VREFINT)                               \(\backslash\)}}
\DoxyCodeLine{1923 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{1924 \textcolor{preprocessor}{   )                                                                           \(\backslash\)}}
\DoxyCodeLine{1925 \textcolor{preprocessor}{   ||                                                                          \(\backslash\)}}
\DoxyCodeLine{1926 \textcolor{preprocessor}{   (((\_\_ADC\_INSTANCE\_\_) == ADC4)                                               \(\backslash\)}}
\DoxyCodeLine{1927 \textcolor{preprocessor}{    \&\&(                                                                        \(\backslash\)}}
\DoxyCodeLine{1928 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP6)         ||                    \(\backslash\)}}
\DoxyCodeLine{1929 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VREFINT)                               \(\backslash\)}}
\DoxyCodeLine{1930 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{1931 \textcolor{preprocessor}{   )                                                                           \(\backslash\)}}
\DoxyCodeLine{1932 \textcolor{preprocessor}{   ||                                                                          \(\backslash\)}}
\DoxyCodeLine{1933 \textcolor{preprocessor}{   (((\_\_ADC\_INSTANCE\_\_) == ADC5)                                               \(\backslash\)}}
\DoxyCodeLine{1934 \textcolor{preprocessor}{    \&\&(                                                                        \(\backslash\)}}
\DoxyCodeLine{1935 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP5)         ||                    \(\backslash\)}}
\DoxyCodeLine{1936 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5) ||                    \(\backslash\)}}
\DoxyCodeLine{1937 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP4)         ||                    \(\backslash\)}}
\DoxyCodeLine{1938 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VBAT)            ||                    \(\backslash\)}}
\DoxyCodeLine{1939 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VREFINT)                               \(\backslash\)}}
\DoxyCodeLine{1940 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{1941 \textcolor{preprocessor}{   )                                                                           \(\backslash\)}}
\DoxyCodeLine{1942 \textcolor{preprocessor}{  )}}
\DoxyCodeLine{1943 \textcolor{preprocessor}{\#elif defined(STM32G471xx)}}
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_, \_\_CHANNEL\_\_)  \(\backslash\)}}
\DoxyCodeLine{1945 \textcolor{preprocessor}{  ((((\_\_ADC\_INSTANCE\_\_) == ADC1)                                               \(\backslash\)}}
\DoxyCodeLine{1946 \textcolor{preprocessor}{    \&\&(                                                                        \(\backslash\)}}
\DoxyCodeLine{1947 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP1)         ||                    \(\backslash\)}}
\DoxyCodeLine{1948 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1) ||                    \(\backslash\)}}
\DoxyCodeLine{1949 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VBAT)            ||                    \(\backslash\)}}
\DoxyCodeLine{1950 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VREFINT)                               \(\backslash\)}}
\DoxyCodeLine{1951 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{1952 \textcolor{preprocessor}{   )                                                                           \(\backslash\)}}
\DoxyCodeLine{1953 \textcolor{preprocessor}{   ||                                                                          \(\backslash\)}}
\DoxyCodeLine{1954 \textcolor{preprocessor}{   (((\_\_ADC\_INSTANCE\_\_) == ADC2)                                               \(\backslash\)}}
\DoxyCodeLine{1955 \textcolor{preprocessor}{    \&\&(                                                                        \(\backslash\)}}
\DoxyCodeLine{1956 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP2)         ||                    \(\backslash\)}}
\DoxyCodeLine{1957 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2)                          \(\backslash\)}}
\DoxyCodeLine{1958 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{1959 \textcolor{preprocessor}{   )                                                                           \(\backslash\)}}
\DoxyCodeLine{1960 \textcolor{preprocessor}{   ||                                                                          \(\backslash\)}}
\DoxyCodeLine{1961 \textcolor{preprocessor}{   (((\_\_ADC\_INSTANCE\_\_) == ADC3)                                               \(\backslash\)}}
\DoxyCodeLine{1962 \textcolor{preprocessor}{    \&\&(                                                                        \(\backslash\)}}
\DoxyCodeLine{1963 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3)    ||                    \(\backslash\)}}
\DoxyCodeLine{1964 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VBAT)            ||                    \(\backslash\)}}
\DoxyCodeLine{1965 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VREFINT)                               \(\backslash\)}}
\DoxyCodeLine{1966 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{1967 \textcolor{preprocessor}{   )                                                                           \(\backslash\)}}
\DoxyCodeLine{1968 \textcolor{preprocessor}{  )}}
\DoxyCodeLine{1969 \textcolor{preprocessor}{\#elif defined(STM32GBK1CB) || defined(STM32G431xx) || defined(STM32G441xx)}}
\DoxyCodeLine{1970 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_, \_\_CHANNEL\_\_)  \(\backslash\)}}
\DoxyCodeLine{1971 \textcolor{preprocessor}{  ((((\_\_ADC\_INSTANCE\_\_) == ADC1)                                               \(\backslash\)}}
\DoxyCodeLine{1972 \textcolor{preprocessor}{    \&\&(                                                                        \(\backslash\)}}
\DoxyCodeLine{1973 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP1)         ||                    \(\backslash\)}}
\DoxyCodeLine{1974 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1) ||                    \(\backslash\)}}
\DoxyCodeLine{1975 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VBAT)            ||                    \(\backslash\)}}
\DoxyCodeLine{1976 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VREFINT)                               \(\backslash\)}}
\DoxyCodeLine{1977 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{1978 \textcolor{preprocessor}{   )                                                                           \(\backslash\)}}
\DoxyCodeLine{1979 \textcolor{preprocessor}{   ||                                                                          \(\backslash\)}}
\DoxyCodeLine{1980 \textcolor{preprocessor}{   (((\_\_ADC\_INSTANCE\_\_) == ADC2)                                               \(\backslash\)}}
\DoxyCodeLine{1981 \textcolor{preprocessor}{    \&\&(                                                                        \(\backslash\)}}
\DoxyCodeLine{1982 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP2)         ||                    \(\backslash\)}}
\DoxyCodeLine{1983 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2)                          \(\backslash\)}}
\DoxyCodeLine{1984 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{1985 \textcolor{preprocessor}{   )                                                                           \(\backslash\)}}
\DoxyCodeLine{1986 \textcolor{preprocessor}{  )}}
\DoxyCodeLine{1987 \textcolor{preprocessor}{\#elif defined(STM32G491xx) || defined(STM32G4A1xx)}}
\DoxyCodeLine{1988 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_, \_\_CHANNEL\_\_)  \(\backslash\)}}
\DoxyCodeLine{1989 \textcolor{preprocessor}{  ((((\_\_ADC\_INSTANCE\_\_) == ADC1)                                               \(\backslash\)}}
\DoxyCodeLine{1990 \textcolor{preprocessor}{    \&\&(                                                                        \(\backslash\)}}
\DoxyCodeLine{1991 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP1)         ||                    \(\backslash\)}}
\DoxyCodeLine{1992 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1) ||                    \(\backslash\)}}
\DoxyCodeLine{1993 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VBAT)            ||                    \(\backslash\)}}
\DoxyCodeLine{1994 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VREFINT)                               \(\backslash\)}}
\DoxyCodeLine{1995 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{1996 \textcolor{preprocessor}{   )                                                                           \(\backslash\)}}
\DoxyCodeLine{1997 \textcolor{preprocessor}{   ||                                                                          \(\backslash\)}}
\DoxyCodeLine{1998 \textcolor{preprocessor}{   (((\_\_ADC\_INSTANCE\_\_) == ADC2)                                               \(\backslash\)}}
\DoxyCodeLine{1999 \textcolor{preprocessor}{    \&\&(                                                                        \(\backslash\)}}
\DoxyCodeLine{2000 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP2)         ||                    \(\backslash\)}}
\DoxyCodeLine{2001 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2)                          \(\backslash\)}}
\DoxyCodeLine{2002 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{2003 \textcolor{preprocessor}{   )                                                                           \(\backslash\)}}
\DoxyCodeLine{2004 \textcolor{preprocessor}{   ||                                                                          \(\backslash\)}}
\DoxyCodeLine{2005 \textcolor{preprocessor}{   (((\_\_ADC\_INSTANCE\_\_) == ADC3)                                               \(\backslash\)}}
\DoxyCodeLine{2006 \textcolor{preprocessor}{    \&\&(                                                                        \(\backslash\)}}
\DoxyCodeLine{2007 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3)    ||                    \(\backslash\)}}
\DoxyCodeLine{2008 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VOPAMP6)         ||                    \(\backslash\)}}
\DoxyCodeLine{2009 \textcolor{preprocessor}{       ((\_\_CHANNEL\_\_) == LL\_ADC\_CHANNEL\_VREFINT)                               \(\backslash\)}}
\DoxyCodeLine{2010 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{2011 \textcolor{preprocessor}{   )                                                                           \(\backslash\)}}
\DoxyCodeLine{2012 \textcolor{preprocessor}{  )}}
\DoxyCodeLine{2013 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2014 }
\DoxyCodeLine{2179 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_ANALOGWD\_CHANNEL\_GROUP(\_\_CHANNEL\_\_, \_\_GROUP\_\_)                                           \(\backslash\)}}
\DoxyCodeLine{2180 \textcolor{preprocessor}{  (((\_\_GROUP\_\_) == LL\_ADC\_GROUP\_REGULAR)                                                                  \(\backslash\)}}
\DoxyCodeLine{2181 \textcolor{preprocessor}{   ? (((\_\_CHANNEL\_\_) \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL)                         \(\backslash\)}}
\DoxyCodeLine{2182 \textcolor{preprocessor}{   :                                                                                                      \(\backslash\)}}
\DoxyCodeLine{2183 \textcolor{preprocessor}{   ((\_\_GROUP\_\_) == LL\_ADC\_GROUP\_INJECTED)                                                                 \(\backslash\)}}
\DoxyCodeLine{2184 \textcolor{preprocessor}{   ? (((\_\_CHANNEL\_\_) \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1SGL)                        \(\backslash\)}}
\DoxyCodeLine{2185 \textcolor{preprocessor}{   :                                                                                                      \(\backslash\)}}
\DoxyCodeLine{2186 \textcolor{preprocessor}{   (((\_\_CHANNEL\_\_) \& ADC\_CHANNEL\_ID\_MASK) | ADC\_CFGR\_JAWD1EN | ADC\_CFGR\_AWD1EN | ADC\_CFGR\_AWD1SGL)        \(\backslash\)}}
\DoxyCodeLine{2187 \textcolor{preprocessor}{  )}}
\DoxyCodeLine{2188 }
\DoxyCodeLine{2209 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_ANALOGWD\_SET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_, \_\_AWD\_THRESHOLD\_\_) \(\backslash\)}}
\DoxyCodeLine{2210 \textcolor{preprocessor}{  ((\_\_AWD\_THRESHOLD\_\_) << ((\_\_ADC\_RESOLUTION\_\_) >> (ADC\_CFGR\_RES\_BITOFFSET\_POS -\/ 1U )))}}
\DoxyCodeLine{2211 }
\DoxyCodeLine{2231 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_ANALOGWD\_GET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_, \_\_AWD\_THRESHOLD\_12\_BITS\_\_) \(\backslash\)}}
\DoxyCodeLine{2232 \textcolor{preprocessor}{  ((\_\_AWD\_THRESHOLD\_12\_BITS\_\_) >> ((\_\_ADC\_RESOLUTION\_\_) >> (ADC\_CFGR\_RES\_BITOFFSET\_POS -\/ 1U )))}}
\DoxyCodeLine{2233 }
\DoxyCodeLine{2246 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_ANALOGWD\_THRESHOLDS\_HIGH\_LOW(\_\_AWD\_THRESHOLD\_TYPE\_\_, \_\_AWD\_THRESHOLDS\_\_)       \(\backslash\)}}
\DoxyCodeLine{2247 \textcolor{preprocessor}{  (((\_\_AWD\_THRESHOLDS\_\_) >> (((\_\_AWD\_THRESHOLD\_TYPE\_\_) \& ADC\_AWD\_TRX\_BIT\_HIGH\_MASK) >> ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4)) \& LL\_ADC\_AWD\_THRESHOLD\_LOW)}}
\DoxyCodeLine{2248 }
\DoxyCodeLine{2262 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_CALIB\_FACTOR\_SINGLE\_DIFF(\_\_CALIB\_FACTOR\_SINGLE\_ENDED\_\_, \_\_CALIB\_FACTOR\_DIFFERENTIAL\_\_)        \(\backslash\)}}
\DoxyCodeLine{2263 \textcolor{preprocessor}{  (((\_\_CALIB\_FACTOR\_DIFFERENTIAL\_\_) << ADC\_CALFACT\_CALFACT\_D\_Pos) | (\_\_CALIB\_FACTOR\_SINGLE\_ENDED\_\_))}}
\DoxyCodeLine{2264 }
\DoxyCodeLine{2265 \textcolor{preprocessor}{\#if defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{2279 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_MULTI\_CONV\_DATA\_MASTER\_SLAVE(\_\_ADC\_MULTI\_MASTER\_SLAVE\_\_, \_\_ADC\_MULTI\_CONV\_DATA\_\_) \(\backslash\)}}
\DoxyCodeLine{2280 \textcolor{preprocessor}{  (((\_\_ADC\_MULTI\_CONV\_DATA\_\_) >> ((ADC\_CDR\_RDATA\_SLV\_Pos) \& \string~(\_\_ADC\_MULTI\_MASTER\_SLAVE\_\_))) \& ADC\_CDR\_RDATA\_MST)}}
\DoxyCodeLine{2281 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC\_MULTIMODE\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2282 }
\DoxyCodeLine{2283 \textcolor{preprocessor}{\#if defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{2296 \textcolor{preprocessor}{\#if defined(ADC5)}}
\DoxyCodeLine{2297 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_MULTI\_INSTANCE\_MASTER(\_\_ADCx\_\_) \(\backslash\)}}
\DoxyCodeLine{2298 \textcolor{preprocessor}{  ( ( ((\_\_ADCx\_\_) == ADC2)                                                     \(\backslash\)}}
\DoxyCodeLine{2299 \textcolor{preprocessor}{    )?                                                                         \(\backslash\)}}
\DoxyCodeLine{2300 \textcolor{preprocessor}{    (ADC1)                                                                     \(\backslash\)}}
\DoxyCodeLine{2301 \textcolor{preprocessor}{    :                                                                          \(\backslash\)}}
\DoxyCodeLine{2302 \textcolor{preprocessor}{    ( ( ((\_\_ADCx\_\_) == ADC4)                                                   \(\backslash\)}}
\DoxyCodeLine{2303 \textcolor{preprocessor}{      )?                                                                       \(\backslash\)}}
\DoxyCodeLine{2304 \textcolor{preprocessor}{      (ADC3)                                                                   \(\backslash\)}}
\DoxyCodeLine{2305 \textcolor{preprocessor}{      :                                                                        \(\backslash\)}}
\DoxyCodeLine{2306 \textcolor{preprocessor}{      (\_\_ADCx\_\_)                                                               \(\backslash\)}}
\DoxyCodeLine{2307 \textcolor{preprocessor}{    )                                                                          \(\backslash\)}}
\DoxyCodeLine{2308 \textcolor{preprocessor}{  )}}
\DoxyCodeLine{2309 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2310 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_MULTI\_INSTANCE\_MASTER(\_\_ADCx\_\_) \(\backslash\)}}
\DoxyCodeLine{2311 \textcolor{preprocessor}{  ( ( ((\_\_ADCx\_\_) == ADC2)                                                     \(\backslash\)}}
\DoxyCodeLine{2312 \textcolor{preprocessor}{    )?                                                                         \(\backslash\)}}
\DoxyCodeLine{2313 \textcolor{preprocessor}{    (ADC1)                                                                     \(\backslash\)}}
\DoxyCodeLine{2314 \textcolor{preprocessor}{    :                                                                          \(\backslash\)}}
\DoxyCodeLine{2315 \textcolor{preprocessor}{    (\_\_ADCx\_\_)                                                                 \(\backslash\)}}
\DoxyCodeLine{2316 \textcolor{preprocessor}{  )}}
\DoxyCodeLine{2317 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2318 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC\_MULTIMODE\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2319 }
\DoxyCodeLine{2330 \textcolor{preprocessor}{\#if defined(ADC345\_COMMON)}}
\DoxyCodeLine{2331 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)                                     \(\backslash\)}}
\DoxyCodeLine{2332 \textcolor{preprocessor}{  ((((\_\_ADCx\_\_) == ADC1) || ((\_\_ADCx\_\_) == ADC2))                              \(\backslash\)}}
\DoxyCodeLine{2333 \textcolor{preprocessor}{    ? (                                                                        \(\backslash\)}}
\DoxyCodeLine{2334 \textcolor{preprocessor}{       (ADC12\_COMMON)                                                          \(\backslash\)}}
\DoxyCodeLine{2335 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{2336 \textcolor{preprocessor}{      :                                                                        \(\backslash\)}}
\DoxyCodeLine{2337 \textcolor{preprocessor}{      (                                                                        \(\backslash\)}}
\DoxyCodeLine{2338 \textcolor{preprocessor}{       (ADC345\_COMMON)                                                         \(\backslash\)}}
\DoxyCodeLine{2339 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{2340 \textcolor{preprocessor}{  )}}
\DoxyCodeLine{2341 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2342 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)  (ADC12\_COMMON)}}
\DoxyCodeLine{2343 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC345\_COMMON */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2361 \textcolor{preprocessor}{\#if defined(ADC345\_COMMON)}}
\DoxyCodeLine{2362 \textcolor{preprocessor}{\#if defined(ADC4) \&\&  defined(ADC5)}}
\DoxyCodeLine{2363 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)              \(\backslash\)}}
\DoxyCodeLine{2364 \textcolor{preprocessor}{  (((\_\_ADCXY\_COMMON\_\_) == ADC12\_COMMON)                                        \(\backslash\)}}
\DoxyCodeLine{2365 \textcolor{preprocessor}{    ? (                                                                        \(\backslash\)}}
\DoxyCodeLine{2366 \textcolor{preprocessor}{       (LL\_ADC\_IsEnabled(ADC1) |                                               \(\backslash\)}}
\DoxyCodeLine{2367 \textcolor{preprocessor}{        LL\_ADC\_IsEnabled(ADC2)  )                                              \(\backslash\)}}
\DoxyCodeLine{2368 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{2369 \textcolor{preprocessor}{      :                                                                        \(\backslash\)}}
\DoxyCodeLine{2370 \textcolor{preprocessor}{      (                                                                        \(\backslash\)}}
\DoxyCodeLine{2371 \textcolor{preprocessor}{       (LL\_ADC\_IsEnabled(ADC3) |                                               \(\backslash\)}}
\DoxyCodeLine{2372 \textcolor{preprocessor}{        LL\_ADC\_IsEnabled(ADC4) |                                               \(\backslash\)}}
\DoxyCodeLine{2373 \textcolor{preprocessor}{        LL\_ADC\_IsEnabled(ADC5)  )                                              \(\backslash\)}}
\DoxyCodeLine{2374 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{2375 \textcolor{preprocessor}{  )}}
\DoxyCodeLine{2376 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2377 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)              \(\backslash\)}}
\DoxyCodeLine{2378 \textcolor{preprocessor}{  (((\_\_ADCXY\_COMMON\_\_) == ADC12\_COMMON)                                        \(\backslash\)}}
\DoxyCodeLine{2379 \textcolor{preprocessor}{    ? (                                                                        \(\backslash\)}}
\DoxyCodeLine{2380 \textcolor{preprocessor}{       (LL\_ADC\_IsEnabled(ADC1) |                                               \(\backslash\)}}
\DoxyCodeLine{2381 \textcolor{preprocessor}{        LL\_ADC\_IsEnabled(ADC2)  )                                              \(\backslash\)}}
\DoxyCodeLine{2382 \textcolor{preprocessor}{      )                                                                        \(\backslash\)}}
\DoxyCodeLine{2383 \textcolor{preprocessor}{      :                                                                        \(\backslash\)}}
\DoxyCodeLine{2384 \textcolor{preprocessor}{      (LL\_ADC\_IsEnabled(ADC3))                                                 \(\backslash\)}}
\DoxyCodeLine{2385 \textcolor{preprocessor}{  )}}
\DoxyCodeLine{2386 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC4 \&\& ADC5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2387 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2388 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)              \(\backslash\)}}
\DoxyCodeLine{2389 \textcolor{preprocessor}{  (LL\_ADC\_IsEnabled(ADC1) | LL\_ADC\_IsEnabled(ADC2))}}
\DoxyCodeLine{2390 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2391 }
\DoxyCodeLine{2405 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)                             \(\backslash\)}}
\DoxyCodeLine{2406 \textcolor{preprocessor}{  (0xFFFUL >> ((\_\_ADC\_RESOLUTION\_\_) >> (ADC\_CFGR\_RES\_BITOFFSET\_POS -\/ 1UL)))}}
\DoxyCodeLine{2407 }
\DoxyCodeLine{2426 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION(\_\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{2427 \textcolor{preprocessor}{                                         \_\_ADC\_RESOLUTION\_CURRENT\_\_,\(\backslash\)}}
\DoxyCodeLine{2428 \textcolor{preprocessor}{                                         \_\_ADC\_RESOLUTION\_TARGET\_\_)          \(\backslash\)}}
\DoxyCodeLine{2429 \textcolor{preprocessor}{(((\_\_DATA\_\_)                                                                 \(\backslash\)}}
\DoxyCodeLine{2430 \textcolor{preprocessor}{  << ((\_\_ADC\_RESOLUTION\_CURRENT\_\_) >> (ADC\_CFGR\_RES\_BITOFFSET\_POS -\/ 1UL)))   \(\backslash\)}}
\DoxyCodeLine{2431 \textcolor{preprocessor}{ >> ((\_\_ADC\_RESOLUTION\_TARGET\_\_) >> (ADC\_CFGR\_RES\_BITOFFSET\_POS -\/ 1UL))      \(\backslash\)}}
\DoxyCodeLine{2432 \textcolor{preprocessor}{)}}
\DoxyCodeLine{2433 }
\DoxyCodeLine{2450 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_CALC\_DATA\_TO\_VOLTAGE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{2451 \textcolor{preprocessor}{                                      \_\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{2452 \textcolor{preprocessor}{                                      \_\_ADC\_RESOLUTION\_\_)                    \(\backslash\)}}
\DoxyCodeLine{2453 \textcolor{preprocessor}{((\_\_ADC\_DATA\_\_) * (\_\_VREFANALOG\_VOLTAGE\_\_)                                   \(\backslash\)}}
\DoxyCodeLine{2454 \textcolor{preprocessor}{ / \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)                                \(\backslash\)}}
\DoxyCodeLine{2455 \textcolor{preprocessor}{)}}
\DoxyCodeLine{2456 }
\DoxyCodeLine{2482 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_CALC\_VREFANALOG\_VOLTAGE(\_\_VREFINT\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{2483 \textcolor{preprocessor}{                                         \_\_ADC\_RESOLUTION\_\_)                 \(\backslash\)}}
\DoxyCodeLine{2484 \textcolor{preprocessor}{(((uint32\_t)(*VREFINT\_CAL\_ADDR) * VREFINT\_CAL\_VREF)                          \(\backslash\)}}
\DoxyCodeLine{2485 \textcolor{preprocessor}{ / \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_VREFINT\_ADC\_DATA\_\_),                  \(\backslash\)}}
\DoxyCodeLine{2486 \textcolor{preprocessor}{                                    (\_\_ADC\_RESOLUTION\_\_),                    \(\backslash\)}}
\DoxyCodeLine{2487 \textcolor{preprocessor}{                                    LL\_ADC\_RESOLUTION\_12B)                   \(\backslash\)}}
\DoxyCodeLine{2488 \textcolor{preprocessor}{)}}
\DoxyCodeLine{2489 }
\DoxyCodeLine{2535 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_CALC\_TEMPERATURE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{2536 \textcolor{preprocessor}{                                  \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{2537 \textcolor{preprocessor}{                                  \_\_ADC\_RESOLUTION\_\_)                            \(\backslash\)}}
\DoxyCodeLine{2538 \textcolor{preprocessor}{(((( ((int32\_t)((\_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_TEMPSENSOR\_ADC\_DATA\_\_),     \(\backslash\)}}
\DoxyCodeLine{2539 \textcolor{preprocessor}{                                                  (\_\_ADC\_RESOLUTION\_\_),          \(\backslash\)}}
\DoxyCodeLine{2540 \textcolor{preprocessor}{                                                  LL\_ADC\_RESOLUTION\_12B)         \(\backslash\)}}
\DoxyCodeLine{2541 \textcolor{preprocessor}{                 * (\_\_VREFANALOG\_VOLTAGE\_\_))                                     \(\backslash\)}}
\DoxyCodeLine{2542 \textcolor{preprocessor}{                / TEMPSENSOR\_CAL\_VREFANALOG)                                     \(\backslash\)}}
\DoxyCodeLine{2543 \textcolor{preprocessor}{      -\/ (int32\_t) *TEMPSENSOR\_CAL1\_ADDR)                                         \(\backslash\)}}
\DoxyCodeLine{2544 \textcolor{preprocessor}{   ) * (int32\_t)(TEMPSENSOR\_CAL2\_TEMP -\/ TEMPSENSOR\_CAL1\_TEMP)                    \(\backslash\)}}
\DoxyCodeLine{2545 \textcolor{preprocessor}{  ) / (int32\_t)((int32\_t)*TEMPSENSOR\_CAL2\_ADDR -\/ (int32\_t)*TEMPSENSOR\_CAL1\_ADDR) \(\backslash\)}}
\DoxyCodeLine{2546 \textcolor{preprocessor}{ ) + TEMPSENSOR\_CAL1\_TEMP                                                        \(\backslash\)}}
\DoxyCodeLine{2547 \textcolor{preprocessor}{)}}
\DoxyCodeLine{2548 }
\DoxyCodeLine{2593 \textcolor{preprocessor}{\#define \_\_LL\_ADC\_CALC\_TEMPERATURE\_TYP\_PARAMS(\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_,\(\backslash\)}}
\DoxyCodeLine{2594 \textcolor{preprocessor}{                                             \_\_TEMPSENSOR\_TYP\_CALX\_V\_\_,\(\backslash\)}}
\DoxyCodeLine{2595 \textcolor{preprocessor}{                                             \_\_TEMPSENSOR\_CALX\_TEMP\_\_,\(\backslash\)}}
\DoxyCodeLine{2596 \textcolor{preprocessor}{                                             \_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{2597 \textcolor{preprocessor}{                                             \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{2598 \textcolor{preprocessor}{                                             \_\_ADC\_RESOLUTION\_\_)            \(\backslash\)}}
\DoxyCodeLine{2599 \textcolor{preprocessor}{(((((int32\_t)((((\_\_TEMPSENSOR\_ADC\_DATA\_\_) * (\_\_VREFANALOG\_VOLTAGE\_\_))       \(\backslash\)}}
\DoxyCodeLine{2600 \textcolor{preprocessor}{               / \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_))                \(\backslash\)}}
\DoxyCodeLine{2601 \textcolor{preprocessor}{              * 1000UL)                                                     \(\backslash\)}}
\DoxyCodeLine{2602 \textcolor{preprocessor}{    -\/                                                                       \(\backslash\)}}
\DoxyCodeLine{2603 \textcolor{preprocessor}{    (int32\_t)(((\_\_TEMPSENSOR\_TYP\_CALX\_V\_\_))                                 \(\backslash\)}}
\DoxyCodeLine{2604 \textcolor{preprocessor}{              * 1000UL)                                                     \(\backslash\)}}
\DoxyCodeLine{2605 \textcolor{preprocessor}{   )                                                                        \(\backslash\)}}
\DoxyCodeLine{2606 \textcolor{preprocessor}{  ) / (int32\_t)(\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_)                                \(\backslash\)}}
\DoxyCodeLine{2607 \textcolor{preprocessor}{ ) + (int32\_t)(\_\_TEMPSENSOR\_CALX\_TEMP\_\_)                                    \(\backslash\)}}
\DoxyCodeLine{2608 \textcolor{preprocessor}{)}}
\DoxyCodeLine{2609 }
\DoxyCodeLine{2619 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2627 \textcolor{comment}{/* Note: LL ADC functions to set DMA transfer are located into sections of    */}}
\DoxyCodeLine{2628 \textcolor{comment}{/*       configuration of ADC instance, groups and multimode (if available):  */}}
\DoxyCodeLine{2629 \textcolor{comment}{/*       @ref LL\_ADC\_REG\_SetDMATransfer(), ...                                */}}
\DoxyCodeLine{2630 }
\DoxyCodeLine{2661 \textcolor{preprocessor}{\#if defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{2662 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_DMA\_GetRegAddr(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Register)}
\DoxyCodeLine{2663 \{}
\DoxyCodeLine{2664   uint32\_t data\_reg\_addr;}
\DoxyCodeLine{2665 }
\DoxyCodeLine{2666   \textcolor{keywordflow}{if} (Register == LL\_ADC\_DMA\_REG\_REGULAR\_DATA)}
\DoxyCodeLine{2667   \{}
\DoxyCodeLine{2668     \textcolor{comment}{/* Retrieve address of register DR */}}
\DoxyCodeLine{2669     data\_reg\_addr = (uint32\_t) \&(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}});}
\DoxyCodeLine{2670   \}}
\DoxyCodeLine{2671   \textcolor{keywordflow}{else} \textcolor{comment}{/* (Register == LL\_ADC\_DMA\_REG\_REGULAR\_DATA\_MULTI) */}}
\DoxyCodeLine{2672   \{}
\DoxyCodeLine{2673     \textcolor{comment}{/* Retrieve address of register CDR */}}
\DoxyCodeLine{2674     data\_reg\_addr = (uint32\_t) \&((\_\_LL\_ADC\_COMMON\_INSTANCE(ADCx))-\/>CDR);}
\DoxyCodeLine{2675   \}}
\DoxyCodeLine{2676 }
\DoxyCodeLine{2677   \textcolor{keywordflow}{return} data\_reg\_addr;}
\DoxyCodeLine{2678 \}}
\DoxyCodeLine{2679 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2680 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_DMA\_GetRegAddr(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Register)}
\DoxyCodeLine{2681 \{}
\DoxyCodeLine{2682   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{2683   (void)(Register);}
\DoxyCodeLine{2684 }
\DoxyCodeLine{2685   \textcolor{comment}{/* Retrieve address of register DR */}}
\DoxyCodeLine{2686   \textcolor{keywordflow}{return} (uint32\_t) \&(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}});}
\DoxyCodeLine{2687 \}}
\DoxyCodeLine{2688 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC\_MULTIMODE\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2689 }
\DoxyCodeLine{2732 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetCommonClock(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON, uint32\_t CommonClock)}
\DoxyCodeLine{2733 \{}
\DoxyCodeLine{2734   MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\_CCR\_CKMODE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163968c55b1756d3880add05e08e452f}{ADC\_CCR\_PRESC}}, CommonClock);}
\DoxyCodeLine{2735 \}}
\DoxyCodeLine{2736 }
\DoxyCodeLine{2760 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetCommonClock(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{2761 \{}
\DoxyCodeLine{2762   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\_CCR\_CKMODE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163968c55b1756d3880add05e08e452f}{ADC\_CCR\_PRESC}}));}
\DoxyCodeLine{2763 \}}
\DoxyCodeLine{2764 }
\DoxyCodeLine{2796 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetCommonPathInternalCh(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON, uint32\_t PathInternal)}
\DoxyCodeLine{2797 \{}
\DoxyCodeLine{2798   MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\_CCR\_VREFEN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185b59630bba0baf1faf376da07ff5a0}{ADC\_CCR\_VSENSESEL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4ea7557201240e9baeee28052542a0}{ADC\_CCR\_VBATSEL}}, PathInternal);}
\DoxyCodeLine{2799 \}}
\DoxyCodeLine{2800 }
\DoxyCodeLine{2831 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetCommonPathInternalChAdd(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON, uint32\_t PathInternal)}
\DoxyCodeLine{2832 \{}
\DoxyCodeLine{2833   SET\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}}, PathInternal);}
\DoxyCodeLine{2834 \}}
\DoxyCodeLine{2835 }
\DoxyCodeLine{2855 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetCommonPathInternalChRem(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON, uint32\_t PathInternal)}
\DoxyCodeLine{2856 \{}
\DoxyCodeLine{2857   CLEAR\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}}, PathInternal);}
\DoxyCodeLine{2858 \}}
\DoxyCodeLine{2859 }
\DoxyCodeLine{2877 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetCommonPathInternalCh(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{2878 \{}
\DoxyCodeLine{2879   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\_CCR\_VREFEN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185b59630bba0baf1faf376da07ff5a0}{ADC\_CCR\_VSENSESEL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4ea7557201240e9baeee28052542a0}{ADC\_CCR\_VBATSEL}}));}
\DoxyCodeLine{2880 \}}
\DoxyCodeLine{2881 }
\DoxyCodeLine{2921 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetCalibrationFactor(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t SingleDiff, uint32\_t CalibrationFactor)}
\DoxyCodeLine{2922 \{}
\DoxyCodeLine{2923   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a685111833b5ed05fa8199fcac1f404b6}{CALFACT}},}
\DoxyCodeLine{2924              SingleDiff \& ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK,}
\DoxyCodeLine{2925              CalibrationFactor << (((SingleDiff \& ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK) >> ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4) \& \string~(SingleDiff \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf2aa49ef5e2e03a137e7d42fd1eae1}{ADC\_CALFACT\_CALFACT\_S}})));}
\DoxyCodeLine{2926 \}}
\DoxyCodeLine{2927 }
\DoxyCodeLine{2944 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetCalibrationFactor(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t SingleDiff)}
\DoxyCodeLine{2945 \{}
\DoxyCodeLine{2946   \textcolor{comment}{/* Retrieve bits with position in register depending on parameter           */}}
\DoxyCodeLine{2947   \textcolor{comment}{/* "{}SingleDiff"{}.                                                            */}}
\DoxyCodeLine{2948   \textcolor{comment}{/* Parameter used with mask "{}ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK"{} because      */}}
\DoxyCodeLine{2949   \textcolor{comment}{/* containing other bits reserved for other purpose.                        */}}
\DoxyCodeLine{2950   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a685111833b5ed05fa8199fcac1f404b6}{CALFACT}},}
\DoxyCodeLine{2951                              (SingleDiff \& ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK)) >> ((SingleDiff \& ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK) >>}
\DoxyCodeLine{2952                                                                                   ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4));}
\DoxyCodeLine{2953 \}}
\DoxyCodeLine{2954 }
\DoxyCodeLine{2972 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetResolution(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Resolution)}
\DoxyCodeLine{2973 \{}
\DoxyCodeLine{2974   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}}, Resolution);}
\DoxyCodeLine{2975 \}}
\DoxyCodeLine{2976 }
\DoxyCodeLine{2989 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetResolution(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{2990 \{}
\DoxyCodeLine{2991   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}}));}
\DoxyCodeLine{2992 \}}
\DoxyCodeLine{2993 }
\DoxyCodeLine{3009 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetDataAlignment(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t DataAlignment)}
\DoxyCodeLine{3010 \{}
\DoxyCodeLine{3011   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2f858a86778698f9294da72af89642}{ADC\_CFGR\_ALIGN}}, DataAlignment);}
\DoxyCodeLine{3012 \}}
\DoxyCodeLine{3013 }
\DoxyCodeLine{3024 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetDataAlignment(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{3025 \{}
\DoxyCodeLine{3026   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2f858a86778698f9294da72af89642}{ADC\_CFGR\_ALIGN}}));}
\DoxyCodeLine{3027 \}}
\DoxyCodeLine{3028 }
\DoxyCodeLine{3080 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetLowPowerMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t LowPowerMode)}
\DoxyCodeLine{3081 \{}
\DoxyCodeLine{3082   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\_CFGR\_AUTDLY}}, LowPowerMode);}
\DoxyCodeLine{3083 \}}
\DoxyCodeLine{3084 }
\DoxyCodeLine{3131 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetLowPowerMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{3132 \{}
\DoxyCodeLine{3133   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\_CFGR\_AUTDLY}}));}
\DoxyCodeLine{3134 \}}
\DoxyCodeLine{3135 }
\DoxyCodeLine{3220 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetOffset(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Offsety, uint32\_t Channel, uint32\_t OffsetLevel)}
\DoxyCodeLine{3221 \{}
\DoxyCodeLine{3222   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}}, Offsety);}
\DoxyCodeLine{3223 }
\DoxyCodeLine{3224   MODIFY\_REG(*preg,}
\DoxyCodeLine{3225              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\_OFR1\_OFFSET1\_CH}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\_OFR1\_OFFSET1}},}
\DoxyCodeLine{3226              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}} | (Channel \& ADC\_CHANNEL\_ID\_NUMBER\_MASK) | OffsetLevel);}
\DoxyCodeLine{3227 \}}
\DoxyCodeLine{3228 }
\DoxyCodeLine{3303 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetOffsetChannel(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Offsety)}
\DoxyCodeLine{3304 \{}
\DoxyCodeLine{3305   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}}, Offsety);}
\DoxyCodeLine{3306 }
\DoxyCodeLine{3307   \textcolor{keywordflow}{return} (uint32\_t) READ\_BIT(*preg, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\_OFR1\_OFFSET1\_CH}});}
\DoxyCodeLine{3308 \}}
\DoxyCodeLine{3309 }
\DoxyCodeLine{3329 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetOffsetLevel(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Offsety)}
\DoxyCodeLine{3330 \{}
\DoxyCodeLine{3331   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}}, Offsety);}
\DoxyCodeLine{3332 }
\DoxyCodeLine{3333   \textcolor{keywordflow}{return} (uint32\_t) READ\_BIT(*preg, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\_OFR1\_OFFSET1}});}
\DoxyCodeLine{3334 \}}
\DoxyCodeLine{3335 }
\DoxyCodeLine{3362 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetOffsetState(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Offsety, uint32\_t OffsetState)}
\DoxyCodeLine{3363 \{}
\DoxyCodeLine{3364   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}}, Offsety);}
\DoxyCodeLine{3365 }
\DoxyCodeLine{3366   MODIFY\_REG(*preg,}
\DoxyCodeLine{3367              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}},}
\DoxyCodeLine{3368              OffsetState);}
\DoxyCodeLine{3369 \}}
\DoxyCodeLine{3370 }
\DoxyCodeLine{3388 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetOffsetState(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Offsety)}
\DoxyCodeLine{3389 \{}
\DoxyCodeLine{3390   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}}, Offsety);}
\DoxyCodeLine{3391 }
\DoxyCodeLine{3392   \textcolor{keywordflow}{return} (uint32\_t) READ\_BIT(*preg, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}});}
\DoxyCodeLine{3393 \}}
\DoxyCodeLine{3394 }
\DoxyCodeLine{3417 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetOffsetSign(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Offsety, uint32\_t OffsetSign)}
\DoxyCodeLine{3418 \{}
\DoxyCodeLine{3419   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}}, Offsety);}
\DoxyCodeLine{3420 }
\DoxyCodeLine{3421   MODIFY\_REG(*preg,}
\DoxyCodeLine{3422              \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd10fb14a367458b3aa766c75aa12f6}{ADC\_OFR1\_OFFSETPOS}},}
\DoxyCodeLine{3423              OffsetSign);}
\DoxyCodeLine{3424 \}}
\DoxyCodeLine{3425 }
\DoxyCodeLine{3443 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetOffsetSign(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Offsety)}
\DoxyCodeLine{3444 \{}
\DoxyCodeLine{3445   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}}, Offsety);}
\DoxyCodeLine{3446 }
\DoxyCodeLine{3447   \textcolor{keywordflow}{return} (uint32\_t) READ\_BIT(*preg, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd10fb14a367458b3aa766c75aa12f6}{ADC\_OFR1\_OFFSETPOS}});}
\DoxyCodeLine{3448 \}}
\DoxyCodeLine{3449 }
\DoxyCodeLine{3472 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetOffsetSaturation(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Offsety, uint32\_t OffsetSaturation)}
\DoxyCodeLine{3473 \{}
\DoxyCodeLine{3474   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}}, Offsety);}
\DoxyCodeLine{3475 }
\DoxyCodeLine{3476   MODIFY\_REG(*preg,}
\DoxyCodeLine{3477              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b8ec23ce97b5a2d656da3e548aedc5}{ADC\_OFR1\_SATEN}},}
\DoxyCodeLine{3478              OffsetSaturation);}
\DoxyCodeLine{3479 \}}
\DoxyCodeLine{3480 }
\DoxyCodeLine{3498 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetOffsetSaturation(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Offsety)}
\DoxyCodeLine{3499 \{}
\DoxyCodeLine{3500   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}}, Offsety);}
\DoxyCodeLine{3501 }
\DoxyCodeLine{3502   \textcolor{keywordflow}{return} (uint32\_t) READ\_BIT(*preg, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b8ec23ce97b5a2d656da3e548aedc5}{ADC\_OFR1\_SATEN}});}
\DoxyCodeLine{3503 \}}
\DoxyCodeLine{3504 }
\DoxyCodeLine{3525 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetGainCompensation(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t GainCompensation)}
\DoxyCodeLine{3526 \{}
\DoxyCodeLine{3527   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a64296dd1cdc6f2cd4bc807d79979f0b7}{GCOMP}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f58506167a23659a30b9581e8448df}{ADC\_GCOMP\_GCOMPCOEFF}}, GainCompensation);}
\DoxyCodeLine{3528   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf0477ef9f3e5a904c815f291b1eee92}{ADC\_CFGR2\_GCOMP}}, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC\_CFGR2\_GCOMP\_Pos);}
\DoxyCodeLine{3529 \}}
\DoxyCodeLine{3530 }
\DoxyCodeLine{3540 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetGainCompensation(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{3541 \{}
\DoxyCodeLine{3542   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf0477ef9f3e5a904c815f291b1eee92}{ADC\_CFGR2\_GCOMP}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf0477ef9f3e5a904c815f291b1eee92}{ADC\_CFGR2\_GCOMP}}) ? READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a64296dd1cdc6f2cd4bc807d79979f0b7}{GCOMP}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f58506167a23659a30b9581e8448df}{ADC\_GCOMP\_GCOMPCOEFF}}) : 0UL);}
\DoxyCodeLine{3543 \}}
\DoxyCodeLine{3544 }
\DoxyCodeLine{3545 \textcolor{preprocessor}{\#if defined(ADC\_SMPR1\_SMPPLUS)}}
\DoxyCodeLine{3560 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetSamplingTimeCommonConfig(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t SamplingTimeCommonConfig)}
\DoxyCodeLine{3561 \{}
\DoxyCodeLine{3562   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3407e68c4289d1249dd3da05e4e7cbc}{ADC\_SMPR1\_SMPPLUS}}, SamplingTimeCommonConfig);}
\DoxyCodeLine{3563 \}}
\DoxyCodeLine{3564 }
\DoxyCodeLine{3574 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetSamplingTimeCommonConfig(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{3575 \{}
\DoxyCodeLine{3576   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3407e68c4289d1249dd3da05e4e7cbc}{ADC\_SMPR1\_SMPPLUS}}));}
\DoxyCodeLine{3577 \}}
\DoxyCodeLine{3578 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC\_SMPR1\_SMPPLUS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3579 }
\DoxyCodeLine{3654 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_REG\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t TriggerSource)}
\DoxyCodeLine{3655 \{}
\DoxyCodeLine{3656   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}}, TriggerSource);}
\DoxyCodeLine{3657 \}}
\DoxyCodeLine{3658 }
\DoxyCodeLine{3720 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_REG\_GetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{3721 \{}
\DoxyCodeLine{3722   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t TriggerSource = READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}});}
\DoxyCodeLine{3723 }
\DoxyCodeLine{3724   \textcolor{comment}{/* Value for shift of \{0; 4; 8; 12\} depending on value of bitfield          */}}
\DoxyCodeLine{3725   \textcolor{comment}{/* corresponding to ADC\_CFGR\_EXTEN \{0; 1; 2; 3\}.                            */}}
\DoxyCodeLine{3726   uint32\_t ShiftExten = ((TriggerSource \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}) >> (ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS -\/ 2UL));}
\DoxyCodeLine{3727 }
\DoxyCodeLine{3728   \textcolor{comment}{/* Set bitfield corresponding to ADC\_CFGR\_EXTEN and ADC\_CFGR\_EXTSEL         */}}
\DoxyCodeLine{3729   \textcolor{comment}{/* to match with triggers literals definition.                              */}}
\DoxyCodeLine{3730   \textcolor{keywordflow}{return} ((TriggerSource}
\DoxyCodeLine{3731            \& (ADC\_REG\_TRIG\_SOURCE\_MASK >> ShiftExten) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}})}
\DoxyCodeLine{3732           | ((ADC\_REG\_TRIG\_EDGE\_MASK >> ShiftExten) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}})}
\DoxyCodeLine{3733          );}
\DoxyCodeLine{3734 \}}
\DoxyCodeLine{3735 }
\DoxyCodeLine{3747 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_REG\_IsTriggerSourceSWStart(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{3748 \{}
\DoxyCodeLine{3749   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}) == (LL\_ADC\_REG\_TRIG\_SOFTWARE \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}})) ? 1UL : 0UL);}
\DoxyCodeLine{3750 \}}
\DoxyCodeLine{3751 }
\DoxyCodeLine{3767 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_REG\_SetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t ExternalTriggerEdge)}
\DoxyCodeLine{3768 \{}
\DoxyCodeLine{3769   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}, ExternalTriggerEdge);}
\DoxyCodeLine{3770 \}}
\DoxyCodeLine{3771 }
\DoxyCodeLine{3782 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_REG\_GetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{3783 \{}
\DoxyCodeLine{3784   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}));}
\DoxyCodeLine{3785 \}}
\DoxyCodeLine{3786 }
\DoxyCodeLine{3805 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_REG\_SetSamplingMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t SamplingMode)}
\DoxyCodeLine{3806 \{}
\DoxyCodeLine{3807   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4034a5f515ffc477133edc0672f3207e}{ADC\_CFGR2\_BULB}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba122b5165f806339c2616b0ca4ec55c}{ADC\_CFGR2\_SMPTRIG}}, SamplingMode);}
\DoxyCodeLine{3808 \}}
\DoxyCodeLine{3809 }
\DoxyCodeLine{3820 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_REG\_GetSamplingMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{3821 \{}
\DoxyCodeLine{3822   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4034a5f515ffc477133edc0672f3207e}{ADC\_CFGR2\_BULB}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba122b5165f806339c2616b0ca4ec55c}{ADC\_CFGR2\_SMPTRIG}}));}
\DoxyCodeLine{3823 \}}
\DoxyCodeLine{3824 }
\DoxyCodeLine{3879 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_REG\_SetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t SequencerNbRanks)}
\DoxyCodeLine{3880 \{}
\DoxyCodeLine{3881   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}}, SequencerNbRanks);}
\DoxyCodeLine{3882 \}}
\DoxyCodeLine{3883 }
\DoxyCodeLine{3933 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_REG\_GetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{3934 \{}
\DoxyCodeLine{3935   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}}));}
\DoxyCodeLine{3936 \}}
\DoxyCodeLine{3937 }
\DoxyCodeLine{3965 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_REG\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t SeqDiscont)}
\DoxyCodeLine{3966 \{}
\DoxyCodeLine{3967   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213e7ac73ff5f6d57ef808b55a5d06d2}{ADC\_CFGR\_DISCEN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4896e6f24dae71bcf906f5621b4516d4}{ADC\_CFGR\_DISCNUM}}, SeqDiscont);}
\DoxyCodeLine{3968 \}}
\DoxyCodeLine{3969 }
\DoxyCodeLine{3988 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_REG\_GetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{3989 \{}
\DoxyCodeLine{3990   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213e7ac73ff5f6d57ef808b55a5d06d2}{ADC\_CFGR\_DISCEN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4896e6f24dae71bcf906f5621b4516d4}{ADC\_CFGR\_DISCNUM}}));}
\DoxyCodeLine{3991 \}}
\DoxyCodeLine{3992 }
\DoxyCodeLine{4091 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_REG\_SetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Rank, uint32\_t Channel)}
\DoxyCodeLine{4092 \{}
\DoxyCodeLine{4093   \textcolor{comment}{/* Set bits with content of parameter "{}Channel"{} with bits position          */}}
\DoxyCodeLine{4094   \textcolor{comment}{/* in register and register position depending on parameter "{}Rank"{}.         */}}
\DoxyCodeLine{4095   \textcolor{comment}{/* Parameters "{}Rank"{} and "{}Channel"{} are used with masks because containing   */}}
\DoxyCodeLine{4096   \textcolor{comment}{/* other bits reserved for other purpose.                                   */}}
\DoxyCodeLine{4097   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}}, ((Rank \& ADC\_REG\_SQRX\_REGOFFSET\_MASK) >> ADC\_SQRX\_REGOFFSET\_POS));}
\DoxyCodeLine{4098 }
\DoxyCodeLine{4099   MODIFY\_REG(*preg,}
\DoxyCodeLine{4100              ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0 << (Rank \& ADC\_REG\_RANK\_ID\_SQRX\_MASK),}
\DoxyCodeLine{4101              ((Channel \& ADC\_CHANNEL\_ID\_NUMBER\_MASK) >> ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS) << (Rank \& ADC\_REG\_RANK\_ID\_SQRX\_MASK));}
\DoxyCodeLine{4102 \}}
\DoxyCodeLine{4103 }
\DoxyCodeLine{4204 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_REG\_GetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Rank)}
\DoxyCodeLine{4205 \{}
\DoxyCodeLine{4206   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}}, ((Rank \& ADC\_REG\_SQRX\_REGOFFSET\_MASK) >> ADC\_SQRX\_REGOFFSET\_POS));}
\DoxyCodeLine{4207 }
\DoxyCodeLine{4208   \textcolor{keywordflow}{return} (uint32\_t)((READ\_BIT(*preg,}
\DoxyCodeLine{4209                               ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0 << (Rank \& ADC\_REG\_RANK\_ID\_SQRX\_MASK))}
\DoxyCodeLine{4210                      >> (Rank \& ADC\_REG\_RANK\_ID\_SQRX\_MASK)) << ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS}
\DoxyCodeLine{4211                    );}
\DoxyCodeLine{4212 \}}
\DoxyCodeLine{4213 }
\DoxyCodeLine{4233 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_REG\_SetContinuousMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Continuous)}
\DoxyCodeLine{4234 \{}
\DoxyCodeLine{4235   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821c516b84062c1548d1ec679449ae5f}{ADC\_CFGR\_CONT}}, Continuous);}
\DoxyCodeLine{4236 \}}
\DoxyCodeLine{4237 }
\DoxyCodeLine{4250 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_REG\_GetContinuousMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{4251 \{}
\DoxyCodeLine{4252   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821c516b84062c1548d1ec679449ae5f}{ADC\_CFGR\_CONT}}));}
\DoxyCodeLine{4253 \}}
\DoxyCodeLine{4254 }
\DoxyCodeLine{4290 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_REG\_SetDMATransfer(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t DMATransfer)}
\DoxyCodeLine{4291 \{}
\DoxyCodeLine{4292   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad505a73bda99d0d888aad0b0d78df5}{ADC\_CFGR\_DMAEN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54bcccd92a204be96e683968b57d6863}{ADC\_CFGR\_DMACFG}}, DMATransfer);}
\DoxyCodeLine{4293 \}}
\DoxyCodeLine{4294 }
\DoxyCodeLine{4325 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_REG\_GetDMATransfer(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{4326 \{}
\DoxyCodeLine{4327   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad505a73bda99d0d888aad0b0d78df5}{ADC\_CFGR\_DMAEN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54bcccd92a204be96e683968b57d6863}{ADC\_CFGR\_DMACFG}}));}
\DoxyCodeLine{4328 \}}
\DoxyCodeLine{4329 }
\DoxyCodeLine{4350 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_REG\_SetOverrun(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Overrun)}
\DoxyCodeLine{4351 \{}
\DoxyCodeLine{4352   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19413a93e5983d4c2a3caa18c569b14}{ADC\_CFGR\_OVRMOD}}, Overrun);}
\DoxyCodeLine{4353 \}}
\DoxyCodeLine{4354 }
\DoxyCodeLine{4364 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_REG\_GetOverrun(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{4365 \{}
\DoxyCodeLine{4366   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19413a93e5983d4c2a3caa18c569b14}{ADC\_CFGR\_OVRMOD}}));}
\DoxyCodeLine{4367 \}}
\DoxyCodeLine{4368 }
\DoxyCodeLine{4442 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_INJ\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t TriggerSource)}
\DoxyCodeLine{4443 \{}
\DoxyCodeLine{4444   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}, TriggerSource);}
\DoxyCodeLine{4445 \}}
\DoxyCodeLine{4446 }
\DoxyCodeLine{4507 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_INJ\_GetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{4508 \{}
\DoxyCodeLine{4509   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t TriggerSource = READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}});}
\DoxyCodeLine{4510 }
\DoxyCodeLine{4511   \textcolor{comment}{/* Value for shift of \{0; 4; 8; 12\} depending on value of bitfield          */}}
\DoxyCodeLine{4512   \textcolor{comment}{/* corresponding to ADC\_JSQR\_JEXTEN \{0; 1; 2; 3\}.                           */}}
\DoxyCodeLine{4513   uint32\_t ShiftJexten = ((TriggerSource \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}) >> (ADC\_INJ\_TRIG\_EXTEN\_BITOFFSET\_POS -\/ 2UL));}
\DoxyCodeLine{4514 }
\DoxyCodeLine{4515   \textcolor{comment}{/* Set bitfield corresponding to ADC\_JSQR\_JEXTEN and ADC\_JSQR\_JEXTSEL       */}}
\DoxyCodeLine{4516   \textcolor{comment}{/* to match with triggers literals definition.                              */}}
\DoxyCodeLine{4517   \textcolor{keywordflow}{return} ((TriggerSource}
\DoxyCodeLine{4518            \& (ADC\_INJ\_TRIG\_SOURCE\_MASK >> ShiftJexten) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}})}
\DoxyCodeLine{4519           | ((ADC\_INJ\_TRIG\_EDGE\_MASK >> ShiftJexten) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}})}
\DoxyCodeLine{4520          );}
\DoxyCodeLine{4521 \}}
\DoxyCodeLine{4522 }
\DoxyCodeLine{4534 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_INJ\_IsTriggerSourceSWStart(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{4535 \{}
\DoxyCodeLine{4536   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}) == (LL\_ADC\_INJ\_TRIG\_SOFTWARE \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}})) ? 1UL : 0UL);}
\DoxyCodeLine{4537 \}}
\DoxyCodeLine{4538 }
\DoxyCodeLine{4554 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_INJ\_SetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t ExternalTriggerEdge)}
\DoxyCodeLine{4555 \{}
\DoxyCodeLine{4556   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}, ExternalTriggerEdge);}
\DoxyCodeLine{4557 \}}
\DoxyCodeLine{4558 }
\DoxyCodeLine{4569 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_INJ\_GetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{4570 \{}
\DoxyCodeLine{4571   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}));}
\DoxyCodeLine{4572 \}}
\DoxyCodeLine{4573 }
\DoxyCodeLine{4595 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_INJ\_SetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t SequencerNbRanks)}
\DoxyCodeLine{4596 \{}
\DoxyCodeLine{4597   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}}, SequencerNbRanks);}
\DoxyCodeLine{4598 \}}
\DoxyCodeLine{4599 }
\DoxyCodeLine{4616 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_INJ\_GetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{4617 \{}
\DoxyCodeLine{4618   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}}));}
\DoxyCodeLine{4619 \}}
\DoxyCodeLine{4620 }
\DoxyCodeLine{4634 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_INJ\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t SeqDiscont)}
\DoxyCodeLine{4635 \{}
\DoxyCodeLine{4636   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f75ebf90f85ba43654ce84312221a4}{ADC\_CFGR\_JDISCEN}}, SeqDiscont);}
\DoxyCodeLine{4637 \}}
\DoxyCodeLine{4638 }
\DoxyCodeLine{4649 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_INJ\_GetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{4650 \{}
\DoxyCodeLine{4651   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f75ebf90f85ba43654ce84312221a4}{ADC\_CFGR\_JDISCEN}}));}
\DoxyCodeLine{4652 \}}
\DoxyCodeLine{4653 }
\DoxyCodeLine{4723 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_INJ\_SetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Rank, uint32\_t Channel)}
\DoxyCodeLine{4724 \{}
\DoxyCodeLine{4725   \textcolor{comment}{/* Set bits with content of parameter "{}Channel"{} with bits position          */}}
\DoxyCodeLine{4726   \textcolor{comment}{/* in register depending on parameter "{}Rank"{}.                               */}}
\DoxyCodeLine{4727   \textcolor{comment}{/* Parameters "{}Rank"{} and "{}Channel"{} are used with masks because containing   */}}
\DoxyCodeLine{4728   \textcolor{comment}{/* other bits reserved for other purpose.                                   */}}
\DoxyCodeLine{4729   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},}
\DoxyCodeLine{4730              (ADC\_CHANNEL\_ID\_NUMBER\_MASK >> ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS) << (Rank \& ADC\_INJ\_RANK\_ID\_JSQR\_MASK),}
\DoxyCodeLine{4731              ((Channel \& ADC\_CHANNEL\_ID\_NUMBER\_MASK) >> ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS) << (Rank \& ADC\_INJ\_RANK\_ID\_JSQR\_MASK));}
\DoxyCodeLine{4732 \}}
\DoxyCodeLine{4733 }
\DoxyCodeLine{4806 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_INJ\_GetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Rank)}
\DoxyCodeLine{4807 \{}
\DoxyCodeLine{4808   \textcolor{keywordflow}{return} (uint32\_t)((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},}
\DoxyCodeLine{4809                               (ADC\_CHANNEL\_ID\_NUMBER\_MASK >> ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS) << (Rank \& ADC\_INJ\_RANK\_ID\_JSQR\_MASK))}
\DoxyCodeLine{4810                      >> (Rank \& ADC\_INJ\_RANK\_ID\_JSQR\_MASK)) << ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS}
\DoxyCodeLine{4811                    );}
\DoxyCodeLine{4812 \}}
\DoxyCodeLine{4813 }
\DoxyCodeLine{4844 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_INJ\_SetTrigAuto(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t TrigAuto)}
\DoxyCodeLine{4845 \{}
\DoxyCodeLine{4846   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad6df507751f55e64b21412f34664b}{ADC\_CFGR\_JAUTO}}, TrigAuto);}
\DoxyCodeLine{4847 \}}
\DoxyCodeLine{4848 }
\DoxyCodeLine{4858 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_INJ\_GetTrigAuto(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{4859 \{}
\DoxyCodeLine{4860   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad6df507751f55e64b21412f34664b}{ADC\_CFGR\_JAUTO}}));}
\DoxyCodeLine{4861 \}}
\DoxyCodeLine{4862 }
\DoxyCodeLine{4904 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_INJ\_SetQueueMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t QueueMode)}
\DoxyCodeLine{4905 \{}
\DoxyCodeLine{4906   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04353744e03fd108feb56f6a08bc2f0}{ADC\_CFGR\_JQM}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75beb1c49661df317e99020112aca85d}{ADC\_CFGR\_JQDIS}}, QueueMode);}
\DoxyCodeLine{4907 \}}
\DoxyCodeLine{4908 }
\DoxyCodeLine{4919 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_INJ\_GetQueueMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{4920 \{}
\DoxyCodeLine{4921   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04353744e03fd108feb56f6a08bc2f0}{ADC\_CFGR\_JQM}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75beb1c49661df317e99020112aca85d}{ADC\_CFGR\_JQDIS}}));}
\DoxyCodeLine{4922 \}}
\DoxyCodeLine{4923 }
\DoxyCodeLine{5185 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_INJ\_ConfigQueueContext(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx,}
\DoxyCodeLine{5186                                                    uint32\_t TriggerSource,}
\DoxyCodeLine{5187                                                    uint32\_t ExternalTriggerEdge,}
\DoxyCodeLine{5188                                                    uint32\_t SequencerNbRanks,}
\DoxyCodeLine{5189                                                    uint32\_t Rank1\_Channel,}
\DoxyCodeLine{5190                                                    uint32\_t Rank2\_Channel,}
\DoxyCodeLine{5191                                                    uint32\_t Rank3\_Channel,}
\DoxyCodeLine{5192                                                    uint32\_t Rank4\_Channel)}
\DoxyCodeLine{5193 \{}
\DoxyCodeLine{5194   \textcolor{comment}{/* Set bits with content of parameter "{}Rankx\_Channel"{} with bits position    */}}
\DoxyCodeLine{5195   \textcolor{comment}{/* in register depending on literal "{}LL\_ADC\_INJ\_RANK\_x"{}.                    */}}
\DoxyCodeLine{5196   \textcolor{comment}{/* Parameters "{}Rankx\_Channel"{} and "{}LL\_ADC\_INJ\_RANK\_x"{} are used with masks   */}}
\DoxyCodeLine{5197   \textcolor{comment}{/* because containing other bits reserved for other purpose.                */}}
\DoxyCodeLine{5198   \textcolor{comment}{/* If parameter "{}TriggerSource"{} is set to SW start, then parameter          */}}
\DoxyCodeLine{5199   \textcolor{comment}{/* "{}ExternalTriggerEdge"{} is discarded.                                      */}}
\DoxyCodeLine{5200   uint32\_t is\_trigger\_not\_sw = (uint32\_t)((TriggerSource != LL\_ADC\_INJ\_TRIG\_SOFTWARE) ? 1UL : 0UL);}
\DoxyCodeLine{5201   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},}
\DoxyCodeLine{5202              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}} |}
\DoxyCodeLine{5203              \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}  |}
\DoxyCodeLine{5204              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\_JSQR\_JSQ4}}    |}
\DoxyCodeLine{5205              \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\_JSQR\_JSQ3}}    |}
\DoxyCodeLine{5206              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\_JSQR\_JSQ2}}    |}
\DoxyCodeLine{5207              \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\_JSQR\_JSQ1}}    |}
\DoxyCodeLine{5208              \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}},}
\DoxyCodeLine{5209              (TriggerSource \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}})          |}
\DoxyCodeLine{5210              (ExternalTriggerEdge * (is\_trigger\_not\_sw)) |}
\DoxyCodeLine{5211              (((Rank4\_Channel \& ADC\_CHANNEL\_ID\_NUMBER\_MASK) >> ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS) << (LL\_ADC\_INJ\_RANK\_4 \& ADC\_INJ\_RANK\_ID\_JSQR\_MASK)) |}
\DoxyCodeLine{5212              (((Rank3\_Channel \& ADC\_CHANNEL\_ID\_NUMBER\_MASK) >> ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS) << (LL\_ADC\_INJ\_RANK\_3 \& ADC\_INJ\_RANK\_ID\_JSQR\_MASK)) |}
\DoxyCodeLine{5213              (((Rank2\_Channel \& ADC\_CHANNEL\_ID\_NUMBER\_MASK) >> ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS) << (LL\_ADC\_INJ\_RANK\_2 \& ADC\_INJ\_RANK\_ID\_JSQR\_MASK)) |}
\DoxyCodeLine{5214              (((Rank1\_Channel \& ADC\_CHANNEL\_ID\_NUMBER\_MASK) >> ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS) << (LL\_ADC\_INJ\_RANK\_1 \& ADC\_INJ\_RANK\_ID\_JSQR\_MASK)) |}
\DoxyCodeLine{5215              SequencerNbRanks}
\DoxyCodeLine{5216             );}
\DoxyCodeLine{5217 \}}
\DoxyCodeLine{5218 }
\DoxyCodeLine{5330 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetChannelSamplingTime(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Channel, uint32\_t SamplingTime)}
\DoxyCodeLine{5331 \{}
\DoxyCodeLine{5332   \textcolor{comment}{/* Set bits with content of parameter "{}SamplingTime"{} with bits position     */}}
\DoxyCodeLine{5333   \textcolor{comment}{/* in register and register position depending on parameter "{}Channel"{}.      */}}
\DoxyCodeLine{5334   \textcolor{comment}{/* Parameter "{}Channel"{} is used with masks because containing                */}}
\DoxyCodeLine{5335   \textcolor{comment}{/* other bits reserved for other purpose.                                   */}}
\DoxyCodeLine{5336   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}}, ((Channel \& ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK) >> ADC\_SMPRX\_REGOFFSET\_POS));}
\DoxyCodeLine{5337 }
\DoxyCodeLine{5338   MODIFY\_REG(*preg,}
\DoxyCodeLine{5339              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027abde03e4ff1cae275fbea702d2095}{ADC\_SMPR1\_SMP0}} << ((Channel \& ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK) >> ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS),}
\DoxyCodeLine{5340              SamplingTime   << ((Channel \& ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK) >> ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS));}
\DoxyCodeLine{5341 \}}
\DoxyCodeLine{5342 }
\DoxyCodeLine{5430 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetChannelSamplingTime(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Channel)}
\DoxyCodeLine{5431 \{}
\DoxyCodeLine{5432   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}}, ((Channel \& ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK) >> ADC\_SMPRX\_REGOFFSET\_POS));}
\DoxyCodeLine{5433 }
\DoxyCodeLine{5434   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{5435                              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027abde03e4ff1cae275fbea702d2095}{ADC\_SMPR1\_SMP0}} << ((Channel \& ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK) >> ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}
\DoxyCodeLine{5436                     >> ((Channel \& ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK) >> ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)}
\DoxyCodeLine{5437                    );}
\DoxyCodeLine{5438 \}}
\DoxyCodeLine{5439 }
\DoxyCodeLine{5495 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetChannelSingleDiff(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Channel, uint32\_t SingleDiff)}
\DoxyCodeLine{5496 \{}
\DoxyCodeLine{5497   \textcolor{comment}{/* Bits for single or differential mode selection for each channel are set  */}}
\DoxyCodeLine{5498   \textcolor{comment}{/* to 1 only when the differential mode is selected, and to 0 when the      */}}
\DoxyCodeLine{5499   \textcolor{comment}{/* single mode is selected.                                                 */}}
\DoxyCodeLine{5500   }
\DoxyCodeLine{5501   \textcolor{keywordflow}{if} (SingleDiff == LL\_ADC\_DIFFERENTIAL\_ENDED)}
\DoxyCodeLine{5502   \{}
\DoxyCodeLine{5503     SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6c97f0e1681230af109fddac27de9271}{DIFSEL}},}
\DoxyCodeLine{5504             Channel \& ADC\_SINGLEDIFF\_CHANNEL\_MASK);}
\DoxyCodeLine{5505   \}}
\DoxyCodeLine{5506   \textcolor{keywordflow}{else}}
\DoxyCodeLine{5507   \{}
\DoxyCodeLine{5508     CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6c97f0e1681230af109fddac27de9271}{DIFSEL}},}
\DoxyCodeLine{5509             Channel \& ADC\_SINGLEDIFF\_CHANNEL\_MASK);}
\DoxyCodeLine{5510   \}}
\DoxyCodeLine{5511 \}}
\DoxyCodeLine{5512 }
\DoxyCodeLine{5560 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetChannelSingleDiff(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Channel)}
\DoxyCodeLine{5561 \{}
\DoxyCodeLine{5562   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6c97f0e1681230af109fddac27de9271}{DIFSEL}}, (Channel \& ADC\_SINGLEDIFF\_CHANNEL\_MASK)));}
\DoxyCodeLine{5563 \}}
\DoxyCodeLine{5564 }
\DoxyCodeLine{5725 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetAnalogWDMonitChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t AWDy, uint32\_t AWDChannelGroup)}
\DoxyCodeLine{5726 \{}
\DoxyCodeLine{5727   \textcolor{comment}{/* Set bits with content of parameter "{}AWDChannelGroup"{} with bits position  */}}
\DoxyCodeLine{5728   \textcolor{comment}{/* in register and register position depending on parameter "{}AWDy"{}.         */}}
\DoxyCodeLine{5729   \textcolor{comment}{/* Parameters "{}AWDChannelGroup"{} and "{}AWDy"{} are used with masks because      */}}
\DoxyCodeLine{5730   \textcolor{comment}{/* containing other bits reserved for other purpose.                        */}}
\DoxyCodeLine{5731   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, ((AWDy \& ADC\_AWD\_CRX\_REGOFFSET\_MASK) >> ADC\_AWD\_CRX\_REGOFFSET\_POS)}
\DoxyCodeLine{5732                                              + ((AWDy \& ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK) * ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL));}
\DoxyCodeLine{5733 }
\DoxyCodeLine{5734   MODIFY\_REG(*preg,}
\DoxyCodeLine{5735              (AWDy \& ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK),}
\DoxyCodeLine{5736              AWDChannelGroup \& AWDy);}
\DoxyCodeLine{5737 \}}
\DoxyCodeLine{5738 }
\DoxyCodeLine{5861 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetAnalogWDMonitChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t AWDy)}
\DoxyCodeLine{5862 \{}
\DoxyCodeLine{5863   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}, ((AWDy \& ADC\_AWD\_CRX\_REGOFFSET\_MASK) >> ADC\_AWD\_CRX\_REGOFFSET\_POS)}
\DoxyCodeLine{5864                                                    + ((AWDy \& ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK) * ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL));}
\DoxyCodeLine{5865 }
\DoxyCodeLine{5866   uint32\_t AnalogWDMonitChannels = (READ\_BIT(*preg, AWDy) \& ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK);}
\DoxyCodeLine{5867 }
\DoxyCodeLine{5868   \textcolor{comment}{/* If "{}AnalogWDMonitChannels"{} == 0, then the selected AWD is disabled       */}}
\DoxyCodeLine{5869   \textcolor{comment}{/* (parameter value LL\_ADC\_AWD\_DISABLE).                                    */}}
\DoxyCodeLine{5870   \textcolor{comment}{/* Else, the selected AWD is enabled and is monitoring a group of channels  */}}
\DoxyCodeLine{5871   \textcolor{comment}{/* or a single channel.                                                     */}}
\DoxyCodeLine{5872   \textcolor{keywordflow}{if} (AnalogWDMonitChannels != 0UL)}
\DoxyCodeLine{5873   \{}
\DoxyCodeLine{5874     \textcolor{keywordflow}{if} (AWDy == LL\_ADC\_AWD1)}
\DoxyCodeLine{5875     \{}
\DoxyCodeLine{5876       \textcolor{keywordflow}{if} ((AnalogWDMonitChannels \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e80cddd31bb22e69abe0fa914515f4}{ADC\_CFGR\_AWD1SGL}}) == 0UL)}
\DoxyCodeLine{5877       \{}
\DoxyCodeLine{5878         \textcolor{comment}{/* AWD monitoring a group of channels */}}
\DoxyCodeLine{5879         AnalogWDMonitChannels = ((AnalogWDMonitChannels}
\DoxyCodeLine{5880                                   | (ADC\_AWD\_CR23\_CHANNEL\_MASK)}
\DoxyCodeLine{5881                                  )}
\DoxyCodeLine{5882                                  \& (\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95732299dd4eedd4c34b00eafe06ec02}{ADC\_CFGR\_AWD1CH}}))}
\DoxyCodeLine{5883                                 );}
\DoxyCodeLine{5884       \}}
\DoxyCodeLine{5885       \textcolor{keywordflow}{else}}
\DoxyCodeLine{5886       \{}
\DoxyCodeLine{5887         \textcolor{comment}{/* AWD monitoring a single channel */}}
\DoxyCodeLine{5888         AnalogWDMonitChannels = (AnalogWDMonitChannels}
\DoxyCodeLine{5889                                  | (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3ac73479e69a95097301f82149ff6f}{ADC\_AWD2CR\_AWD2CH\_0}} << (AnalogWDMonitChannels >> ADC\_CFGR\_AWD1CH\_Pos))}
\DoxyCodeLine{5890                                 );}
\DoxyCodeLine{5891       \}}
\DoxyCodeLine{5892     \}}
\DoxyCodeLine{5893     \textcolor{keywordflow}{else}}
\DoxyCodeLine{5894     \{}
\DoxyCodeLine{5895       \textcolor{keywordflow}{if} ((AnalogWDMonitChannels \& ADC\_AWD\_CR23\_CHANNEL\_MASK) == ADC\_AWD\_CR23\_CHANNEL\_MASK)}
\DoxyCodeLine{5896       \{}
\DoxyCodeLine{5897         \textcolor{comment}{/* AWD monitoring a group of channels */}}
\DoxyCodeLine{5898         AnalogWDMonitChannels = (ADC\_AWD\_CR23\_CHANNEL\_MASK}
\DoxyCodeLine{5899                                  | ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73249abd113dec0f23baad8ed97a519b}{ADC\_CFGR\_JAWD1EN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa348e5a8262fa4004bca7049df8ec8a}{ADC\_CFGR\_AWD1EN}}))}
\DoxyCodeLine{5900                                 );}
\DoxyCodeLine{5901       \}}
\DoxyCodeLine{5902       \textcolor{keywordflow}{else}}
\DoxyCodeLine{5903       \{}
\DoxyCodeLine{5904         \textcolor{comment}{/* AWD monitoring a single channel */}}
\DoxyCodeLine{5905         \textcolor{comment}{/* AWD monitoring a group of channels */}}
\DoxyCodeLine{5906         AnalogWDMonitChannels = (AnalogWDMonitChannels}
\DoxyCodeLine{5907                                  | (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73249abd113dec0f23baad8ed97a519b}{ADC\_CFGR\_JAWD1EN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa348e5a8262fa4004bca7049df8ec8a}{ADC\_CFGR\_AWD1EN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e80cddd31bb22e69abe0fa914515f4}{ADC\_CFGR\_AWD1SGL}})}
\DoxyCodeLine{5908                                  | (\_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(AnalogWDMonitChannels) << ADC\_CFGR\_AWD1CH\_Pos)}
\DoxyCodeLine{5909                                 );}
\DoxyCodeLine{5910       \}}
\DoxyCodeLine{5911     \}}
\DoxyCodeLine{5912   \}}
\DoxyCodeLine{5913 }
\DoxyCodeLine{5914   \textcolor{keywordflow}{return} AnalogWDMonitChannels;}
\DoxyCodeLine{5915 \}}
\DoxyCodeLine{5916 }
\DoxyCodeLine{5965 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_ConfigAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t AWDy, uint32\_t AWDThresholdHighValue,}
\DoxyCodeLine{5966                                                      uint32\_t AWDThresholdLowValue)}
\DoxyCodeLine{5967 \{}
\DoxyCodeLine{5968   \textcolor{comment}{/* Set bits with content of parameter "{}AWDThresholdxxxValue"{} with bits      */}}
\DoxyCodeLine{5969   \textcolor{comment}{/* position in register and register position depending on parameter        */}}
\DoxyCodeLine{5970   \textcolor{comment}{/* "{}AWDy"{}.                                                                  */}}
\DoxyCodeLine{5971   \textcolor{comment}{/* Parameters "{}AWDy"{} and "{}AWDThresholdxxxValue"{} are used with masks because */}}
\DoxyCodeLine{5972   \textcolor{comment}{/* containing other bits reserved for other purpose.                        */}}
\DoxyCodeLine{5973   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}}, ((AWDy \& ADC\_AWD\_TRX\_REGOFFSET\_MASK) >> ADC\_AWD\_TRX\_REGOFFSET\_POS));}
\DoxyCodeLine{5974 }
\DoxyCodeLine{5975   MODIFY\_REG(*preg,}
\DoxyCodeLine{5976              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ad1cfd78eff67df0be5c4925676819}{ADC\_TR1\_HT1}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\_TR1\_LT1}},}
\DoxyCodeLine{5977              (AWDThresholdHighValue << ADC\_TR1\_HT1\_BITOFFSET\_POS) | AWDThresholdLowValue);}
\DoxyCodeLine{5978 \}}
\DoxyCodeLine{5979 }
\DoxyCodeLine{6034 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t AWDy, uint32\_t AWDThresholdsHighLow,}
\DoxyCodeLine{6035                                                   uint32\_t AWDThresholdValue)}
\DoxyCodeLine{6036 \{}
\DoxyCodeLine{6037   \textcolor{comment}{/* Set bits with content of parameter "{}AWDThresholdValue"{} with bits         */}}
\DoxyCodeLine{6038   \textcolor{comment}{/* position in register and register position depending on parameters       */}}
\DoxyCodeLine{6039   \textcolor{comment}{/* "{}AWDThresholdsHighLow"{} and "{}AWDy"{}.                                       */}}
\DoxyCodeLine{6040   \textcolor{comment}{/* Parameters "{}AWDy"{} and "{}AWDThresholdValue"{} are used with masks because    */}}
\DoxyCodeLine{6041   \textcolor{comment}{/* containing other bits reserved for other purpose.                        */}}
\DoxyCodeLine{6042   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}},}
\DoxyCodeLine{6043                                              ((AWDy \& ADC\_AWD\_TRX\_REGOFFSET\_MASK) >> ADC\_AWD\_TRX\_REGOFFSET\_POS));}
\DoxyCodeLine{6044 }
\DoxyCodeLine{6045   MODIFY\_REG(*preg,}
\DoxyCodeLine{6046              AWDThresholdsHighLow,}
\DoxyCodeLine{6047              AWDThresholdValue << ((AWDThresholdsHighLow \& ADC\_AWD\_TRX\_BIT\_HIGH\_MASK) >> ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4));}
\DoxyCodeLine{6048 \}}
\DoxyCodeLine{6049 }
\DoxyCodeLine{6078 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t AWDy, uint32\_t AWDThresholdsHighLow)}
\DoxyCodeLine{6079 \{}
\DoxyCodeLine{6080   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}},}
\DoxyCodeLine{6081                                                    ((AWDy \& ADC\_AWD\_TRX\_REGOFFSET\_MASK) >> ADC\_AWD\_TRX\_REGOFFSET\_POS));}
\DoxyCodeLine{6082 }
\DoxyCodeLine{6083   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{6084                              (AWDThresholdsHighLow | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\_TR1\_LT1}}))}
\DoxyCodeLine{6085                     >> (((AWDThresholdsHighLow \& ADC\_AWD\_TRX\_BIT\_HIGH\_MASK) >> ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4)}
\DoxyCodeLine{6086                         \& \string~(AWDThresholdsHighLow \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\_TR1\_LT1}})));}
\DoxyCodeLine{6087 \}}
\DoxyCodeLine{6088 }
\DoxyCodeLine{6112 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetAWDFilteringConfiguration(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t AWDy, uint32\_t FilteringConfig)}
\DoxyCodeLine{6113 \{}
\DoxyCodeLine{6114   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{6115   (void)(AWDy);}
\DoxyCodeLine{6116   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e8b46608c98b5b9a6956021b9a137a}{ADC\_TR1\_AWDFILT}}, FilteringConfig);}
\DoxyCodeLine{6117 \}}
\DoxyCodeLine{6118 }
\DoxyCodeLine{6137 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetAWDFilteringConfiguration(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t AWDy)}
\DoxyCodeLine{6138 \{}
\DoxyCodeLine{6139   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{6140   (void)(AWDy);}
\DoxyCodeLine{6141   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e8b46608c98b5b9a6956021b9a137a}{ADC\_TR1\_AWDFILT}}));}
\DoxyCodeLine{6142 \}}
\DoxyCodeLine{6143 }
\DoxyCodeLine{6177 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetOverSamplingScope(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t OvsScope)}
\DoxyCodeLine{6178 \{}
\DoxyCodeLine{6179   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ff689152a4e5a8c532bcb28066636a}{ADC\_CFGR2\_ROVSE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696139df17c4a2e2fd69efac34c76616}{ADC\_CFGR2\_JOVSE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac068ea2cb540312d356ccd5301d46a70}{ADC\_CFGR2\_ROVSM}}, OvsScope);}
\DoxyCodeLine{6180 \}}
\DoxyCodeLine{6181 }
\DoxyCodeLine{6202 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetOverSamplingScope(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6203 \{}
\DoxyCodeLine{6204   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ff689152a4e5a8c532bcb28066636a}{ADC\_CFGR2\_ROVSE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696139df17c4a2e2fd69efac34c76616}{ADC\_CFGR2\_JOVSE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac068ea2cb540312d356ccd5301d46a70}{ADC\_CFGR2\_ROVSM}}));}
\DoxyCodeLine{6205 \}}
\DoxyCodeLine{6206 }
\DoxyCodeLine{6229 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetOverSamplingDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t OverSamplingDiscont)}
\DoxyCodeLine{6230 \{}
\DoxyCodeLine{6231   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4f43bb44ce34e13701c87f4eb3c352}{ADC\_CFGR2\_TROVS}}, OverSamplingDiscont);}
\DoxyCodeLine{6232 \}}
\DoxyCodeLine{6233 }
\DoxyCodeLine{6248 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetOverSamplingDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6249 \{}
\DoxyCodeLine{6250   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4f43bb44ce34e13701c87f4eb3c352}{ADC\_CFGR2\_TROVS}}));}
\DoxyCodeLine{6251 \}}
\DoxyCodeLine{6252 }
\DoxyCodeLine{6287 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_ConfigOverSamplingRatioShift(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Ratio, uint32\_t Shift)}
\DoxyCodeLine{6288 \{}
\DoxyCodeLine{6289   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\_CFGR2\_OVSS}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\_CFGR2\_OVSR}}), (Shift | Ratio));}
\DoxyCodeLine{6290 \}}
\DoxyCodeLine{6291 }
\DoxyCodeLine{6307 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetOverSamplingRatio(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6308 \{}
\DoxyCodeLine{6309   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\_CFGR2\_OVSR}}));}
\DoxyCodeLine{6310 \}}
\DoxyCodeLine{6311 }
\DoxyCodeLine{6328 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetOverSamplingShift(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6329 \{}
\DoxyCodeLine{6330   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\_CFGR2\_OVSS}}));}
\DoxyCodeLine{6331 \}}
\DoxyCodeLine{6332 }
\DoxyCodeLine{6341 \textcolor{preprocessor}{\#if defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{6368 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetMultimode(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON, uint32\_t Multimode)}
\DoxyCodeLine{6369 \{}
\DoxyCodeLine{6370   MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2498e8e6e6fdd0d598969e9d34a29c0}{ADC\_CCR\_DUAL}}, Multimode);}
\DoxyCodeLine{6371 \}}
\DoxyCodeLine{6372 }
\DoxyCodeLine{6392 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetMultimode(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{6393 \{}
\DoxyCodeLine{6394   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2498e8e6e6fdd0d598969e9d34a29c0}{ADC\_CCR\_DUAL}}));}
\DoxyCodeLine{6395 \}}
\DoxyCodeLine{6396 }
\DoxyCodeLine{6443 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetMultiDMATransfer(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON, uint32\_t MultiDMATransfer)}
\DoxyCodeLine{6444 \{}
\DoxyCodeLine{6445   MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5865ff9d8e590fe16c4603a193488eff}{ADC\_CCR\_MDMA}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd124d19cd84bfe2381ac05cacf7e46}{ADC\_CCR\_DMACFG}}, MultiDMATransfer);}
\DoxyCodeLine{6446 \}}
\DoxyCodeLine{6447 }
\DoxyCodeLine{6489 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetMultiDMATransfer(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{6490 \{}
\DoxyCodeLine{6491   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5865ff9d8e590fe16c4603a193488eff}{ADC\_CCR\_MDMA}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd124d19cd84bfe2381ac05cacf7e46}{ADC\_CCR\_DMACFG}}));}
\DoxyCodeLine{6492 \}}
\DoxyCodeLine{6493 }
\DoxyCodeLine{6529 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_SetMultiTwoSamplingDelay(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON, uint32\_t MultiTwoSamplingDelay)}
\DoxyCodeLine{6530 \{}
\DoxyCodeLine{6531   MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}}, MultiTwoSamplingDelay);}
\DoxyCodeLine{6532 \}}
\DoxyCodeLine{6533 }
\DoxyCodeLine{6557 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_GetMultiTwoSamplingDelay(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{6558 \{}
\DoxyCodeLine{6559   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}}));}
\DoxyCodeLine{6560 \}}
\DoxyCodeLine{6561 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC\_MULTIMODE\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6562 }
\DoxyCodeLine{6583 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_EnableDeepPowerDown(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6584 \{}
\DoxyCodeLine{6585   \textcolor{comment}{/* Note: Write register with some additional bits forced to state reset     */}}
\DoxyCodeLine{6586   \textcolor{comment}{/*       instead of modifying only the selected bit for this function,      */}}
\DoxyCodeLine{6587   \textcolor{comment}{/*       to not interfere with bits with HW property "{}rs"{}.                  */}}
\DoxyCodeLine{6588   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{6589              ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{6590              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}});}
\DoxyCodeLine{6591 \}}
\DoxyCodeLine{6592 }
\DoxyCodeLine{6606 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_DisableDeepPowerDown(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6607 \{}
\DoxyCodeLine{6608   \textcolor{comment}{/* Note: Write register with some additional bits forced to state reset     */}}
\DoxyCodeLine{6609   \textcolor{comment}{/*       instead of modifying only the selected bit for this function,      */}}
\DoxyCodeLine{6610   \textcolor{comment}{/*       to not interfere with bits with HW property "{}rs"{}.                  */}}
\DoxyCodeLine{6611   CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}} | ADC\_CR\_BITS\_PROPERTY\_RS));}
\DoxyCodeLine{6612 \}}
\DoxyCodeLine{6613 }
\DoxyCodeLine{6620 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsDeepPowerDownEnabled(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6621 \{}
\DoxyCodeLine{6622   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}})) ? 1UL : 0UL);}
\DoxyCodeLine{6623 \}}
\DoxyCodeLine{6624 }
\DoxyCodeLine{6639 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_EnableInternalRegulator(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6640 \{}
\DoxyCodeLine{6641   \textcolor{comment}{/* Note: Write register with some additional bits forced to state reset     */}}
\DoxyCodeLine{6642   \textcolor{comment}{/*       instead of modifying only the selected bit for this function,      */}}
\DoxyCodeLine{6643   \textcolor{comment}{/*       to not interfere with bits with HW property "{}rs"{}.                  */}}
\DoxyCodeLine{6644   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{6645              ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{6646              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}});}
\DoxyCodeLine{6647 \}}
\DoxyCodeLine{6648 }
\DoxyCodeLine{6658 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_DisableInternalRegulator(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6659 \{}
\DoxyCodeLine{6660   CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}} | ADC\_CR\_BITS\_PROPERTY\_RS));}
\DoxyCodeLine{6661 \}}
\DoxyCodeLine{6662 }
\DoxyCodeLine{6669 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsInternalRegulatorEnabled(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6670 \{}
\DoxyCodeLine{6671   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}})) ? 1UL : 0UL);}
\DoxyCodeLine{6672 \}}
\DoxyCodeLine{6673 }
\DoxyCodeLine{6690 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_Enable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6691 \{}
\DoxyCodeLine{6692   \textcolor{comment}{/* Note: Write register with some additional bits forced to state reset     */}}
\DoxyCodeLine{6693   \textcolor{comment}{/*       instead of modifying only the selected bit for this function,      */}}
\DoxyCodeLine{6694   \textcolor{comment}{/*       to not interfere with bits with HW property "{}rs"{}.                  */}}
\DoxyCodeLine{6695   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{6696              ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{6697              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}});}
\DoxyCodeLine{6698 \}}
\DoxyCodeLine{6699 }
\DoxyCodeLine{6710 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_Disable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6711 \{}
\DoxyCodeLine{6712   \textcolor{comment}{/* Note: Write register with some additional bits forced to state reset     */}}
\DoxyCodeLine{6713   \textcolor{comment}{/*       instead of modifying only the selected bit for this function,      */}}
\DoxyCodeLine{6714   \textcolor{comment}{/*       to not interfere with bits with HW property "{}rs"{}.                  */}}
\DoxyCodeLine{6715   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{6716              ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{6717              \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}});}
\DoxyCodeLine{6718 \}}
\DoxyCodeLine{6719 }
\DoxyCodeLine{6729 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsEnabled(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6730 \{}
\DoxyCodeLine{6731   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}})) ? 1UL : 0UL);}
\DoxyCodeLine{6732 \}}
\DoxyCodeLine{6733 }
\DoxyCodeLine{6740 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsDisableOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6741 \{}
\DoxyCodeLine{6742   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}})) ? 1UL : 0UL);}
\DoxyCodeLine{6743 \}}
\DoxyCodeLine{6744 }
\DoxyCodeLine{6768 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_StartCalibration(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t SingleDiff)}
\DoxyCodeLine{6769 \{}
\DoxyCodeLine{6770   \textcolor{comment}{/* Note: Write register with some additional bits forced to state reset     */}}
\DoxyCodeLine{6771   \textcolor{comment}{/*       instead of modifying only the selected bit for this function,      */}}
\DoxyCodeLine{6772   \textcolor{comment}{/*       to not interfere with bits with HW property "{}rs"{}.                  */}}
\DoxyCodeLine{6773   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{6774              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602da64684da4f219320006e99afa3a6}{ADC\_CR\_ADCALDIF}} | ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{6775              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}} | (SingleDiff \& ADC\_SINGLEDIFF\_CALIB\_START\_MASK));}
\DoxyCodeLine{6776 \}}
\DoxyCodeLine{6777 }
\DoxyCodeLine{6784 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsCalibrationOnGoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6785 \{}
\DoxyCodeLine{6786   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}})) ? 1UL : 0UL);}
\DoxyCodeLine{6787 \}}
\DoxyCodeLine{6788 }
\DoxyCodeLine{6815 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_REG\_StartConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6816 \{}
\DoxyCodeLine{6817   \textcolor{comment}{/* Note: Write register with some additional bits forced to state reset     */}}
\DoxyCodeLine{6818   \textcolor{comment}{/*       instead of modifying only the selected bit for this function,      */}}
\DoxyCodeLine{6819   \textcolor{comment}{/*       to not interfere with bits with HW property "{}rs"{}.                  */}}
\DoxyCodeLine{6820   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{6821              ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{6822              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}});}
\DoxyCodeLine{6823 \}}
\DoxyCodeLine{6824 }
\DoxyCodeLine{6835 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_REG\_StopConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6836 \{}
\DoxyCodeLine{6837   \textcolor{comment}{/* Note: Write register with some additional bits forced to state reset     */}}
\DoxyCodeLine{6838   \textcolor{comment}{/*       instead of modifying only the selected bit for this function,      */}}
\DoxyCodeLine{6839   \textcolor{comment}{/*       to not interfere with bits with HW property "{}rs"{}.                  */}}
\DoxyCodeLine{6840   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{6841              ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{6842              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}});}
\DoxyCodeLine{6843 \}}
\DoxyCodeLine{6844 }
\DoxyCodeLine{6851 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_REG\_IsConversionOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6852 \{}
\DoxyCodeLine{6853   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}})) ? 1UL : 0UL);}
\DoxyCodeLine{6854 \}}
\DoxyCodeLine{6855 }
\DoxyCodeLine{6862 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_REG\_IsStopConversionOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6863 \{}
\DoxyCodeLine{6864   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}})) ? 1UL : 0UL);}
\DoxyCodeLine{6865 \}}
\DoxyCodeLine{6866 }
\DoxyCodeLine{6882 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_REG\_StartSamplingPhase(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6883 \{}
\DoxyCodeLine{6884   SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cbd7438a043b8f10603925889d36ce}{ADC\_CFGR2\_SWTRIG}});}
\DoxyCodeLine{6885 \}}
\DoxyCodeLine{6886 }
\DoxyCodeLine{6904 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_REG\_StopSamplingPhase(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6905 \{}
\DoxyCodeLine{6906   CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cbd7438a043b8f10603925889d36ce}{ADC\_CFGR2\_SWTRIG}});}
\DoxyCodeLine{6907 \}}
\DoxyCodeLine{6908 }
\DoxyCodeLine{6918 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_REG\_ReadConversionData32(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6919 \{}
\DoxyCodeLine{6920   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{6921 \}}
\DoxyCodeLine{6922 }
\DoxyCodeLine{6933 \_\_STATIC\_INLINE uint16\_t LL\_ADC\_REG\_ReadConversionData12(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6934 \{}
\DoxyCodeLine{6935   \textcolor{keywordflow}{return} (uint16\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{6936 \}}
\DoxyCodeLine{6937 }
\DoxyCodeLine{6948 \_\_STATIC\_INLINE uint16\_t LL\_ADC\_REG\_ReadConversionData10(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6949 \{}
\DoxyCodeLine{6950   \textcolor{keywordflow}{return} (uint16\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{6951 \}}
\DoxyCodeLine{6952 }
\DoxyCodeLine{6963 \_\_STATIC\_INLINE uint8\_t LL\_ADC\_REG\_ReadConversionData8(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6964 \{}
\DoxyCodeLine{6965   \textcolor{keywordflow}{return} (uint8\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{6966 \}}
\DoxyCodeLine{6967 }
\DoxyCodeLine{6978 \_\_STATIC\_INLINE uint8\_t LL\_ADC\_REG\_ReadConversionData6(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{6979 \{}
\DoxyCodeLine{6980   \textcolor{keywordflow}{return} (uint8\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{6981 \}}
\DoxyCodeLine{6982 }
\DoxyCodeLine{6983 \textcolor{preprocessor}{\#if defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{7005 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_REG\_ReadMultiConversionData32(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON, uint32\_t ConversionData)}
\DoxyCodeLine{7006 \{}
\DoxyCodeLine{7007   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}{CDR}},}
\DoxyCodeLine{7008                              ConversionData)}
\DoxyCodeLine{7009                     >> (POSITION\_VAL(ConversionData) \& 0x1FUL)}
\DoxyCodeLine{7010                    );}
\DoxyCodeLine{7011 \}}
\DoxyCodeLine{7012 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC\_MULTIMODE\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7013 }
\DoxyCodeLine{7040 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_INJ\_StartConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7041 \{}
\DoxyCodeLine{7042   \textcolor{comment}{/* Note: Write register with some additional bits forced to state reset     */}}
\DoxyCodeLine{7043   \textcolor{comment}{/*       instead of modifying only the selected bit for this function,      */}}
\DoxyCodeLine{7044   \textcolor{comment}{/*       to not interfere with bits with HW property "{}rs"{}.                  */}}
\DoxyCodeLine{7045   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{7046              ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{7047              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}});}
\DoxyCodeLine{7048 \}}
\DoxyCodeLine{7049 }
\DoxyCodeLine{7060 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_INJ\_StopConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7061 \{}
\DoxyCodeLine{7062   \textcolor{comment}{/* Note: Write register with some additional bits forced to state reset     */}}
\DoxyCodeLine{7063   \textcolor{comment}{/*       instead of modifying only the selected bit for this function,      */}}
\DoxyCodeLine{7064   \textcolor{comment}{/*       to not interfere with bits with HW property "{}rs"{}.                  */}}
\DoxyCodeLine{7065   MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{7066              ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{7067              \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}});}
\DoxyCodeLine{7068 \}}
\DoxyCodeLine{7069 }
\DoxyCodeLine{7076 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_INJ\_IsConversionOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7077 \{}
\DoxyCodeLine{7078   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}})) ? 1UL : 0UL);}
\DoxyCodeLine{7079 \}}
\DoxyCodeLine{7080 }
\DoxyCodeLine{7087 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_INJ\_IsStopConversionOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7088 \{}
\DoxyCodeLine{7089   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}})) ? 1UL : 0UL);}
\DoxyCodeLine{7090 \}}
\DoxyCodeLine{7091 }
\DoxyCodeLine{7109 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_INJ\_ReadConversionData32(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Rank)}
\DoxyCodeLine{7110 \{}
\DoxyCodeLine{7111   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}}, ((Rank \& ADC\_INJ\_JDRX\_REGOFFSET\_MASK) >> ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{7112 }
\DoxyCodeLine{7113   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{7114                              \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{7115                    );}
\DoxyCodeLine{7116 \}}
\DoxyCodeLine{7117 }
\DoxyCodeLine{7136 \_\_STATIC\_INLINE uint16\_t LL\_ADC\_INJ\_ReadConversionData12(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Rank)}
\DoxyCodeLine{7137 \{}
\DoxyCodeLine{7138   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}}, ((Rank \& ADC\_INJ\_JDRX\_REGOFFSET\_MASK) >> ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{7139 }
\DoxyCodeLine{7140   \textcolor{keywordflow}{return} (uint16\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{7141                              \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{7142                    );}
\DoxyCodeLine{7143 \}}
\DoxyCodeLine{7144 }
\DoxyCodeLine{7163 \_\_STATIC\_INLINE uint16\_t LL\_ADC\_INJ\_ReadConversionData10(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Rank)}
\DoxyCodeLine{7164 \{}
\DoxyCodeLine{7165   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}}, ((Rank \& ADC\_INJ\_JDRX\_REGOFFSET\_MASK) >> ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{7166 }
\DoxyCodeLine{7167   \textcolor{keywordflow}{return} (uint16\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{7168                              \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{7169                    );}
\DoxyCodeLine{7170 \}}
\DoxyCodeLine{7171 }
\DoxyCodeLine{7190 \_\_STATIC\_INLINE uint8\_t LL\_ADC\_INJ\_ReadConversionData8(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Rank)}
\DoxyCodeLine{7191 \{}
\DoxyCodeLine{7192   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}}, ((Rank \& ADC\_INJ\_JDRX\_REGOFFSET\_MASK) >> ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{7193 }
\DoxyCodeLine{7194   \textcolor{keywordflow}{return} (uint8\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{7195                             \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{7196                   );}
\DoxyCodeLine{7197 \}}
\DoxyCodeLine{7198 }
\DoxyCodeLine{7217 \_\_STATIC\_INLINE uint8\_t LL\_ADC\_INJ\_ReadConversionData6(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, uint32\_t Rank)}
\DoxyCodeLine{7218 \{}
\DoxyCodeLine{7219   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *preg = \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}}, ((Rank \& ADC\_INJ\_JDRX\_REGOFFSET\_MASK) >> ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{7220 }
\DoxyCodeLine{7221   \textcolor{keywordflow}{return} (uint8\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{7222                             \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{7223                   );}
\DoxyCodeLine{7224 \}}
\DoxyCodeLine{7225 }
\DoxyCodeLine{7243 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7244 \{}
\DoxyCodeLine{7245   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_ADRDY) == (LL\_ADC\_FLAG\_ADRDY)) ? 1UL : 0UL);}
\DoxyCodeLine{7246 \}}
\DoxyCodeLine{7247 }
\DoxyCodeLine{7254 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7255 \{}
\DoxyCodeLine{7256   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\_ISR\_EOC}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\_ISR\_EOC}})) ? 1UL : 0UL);}
\DoxyCodeLine{7257 \}}
\DoxyCodeLine{7258 }
\DoxyCodeLine{7265 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7266 \{}
\DoxyCodeLine{7267   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_EOS) == (LL\_ADC\_FLAG\_EOS)) ? 1UL : 0UL);}
\DoxyCodeLine{7268 \}}
\DoxyCodeLine{7269 }
\DoxyCodeLine{7276 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7277 \{}
\DoxyCodeLine{7278   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_OVR) == (LL\_ADC\_FLAG\_OVR)) ? 1UL : 0UL);}
\DoxyCodeLine{7279 \}}
\DoxyCodeLine{7280 }
\DoxyCodeLine{7287 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7288 \{}
\DoxyCodeLine{7289   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_EOSMP) == (LL\_ADC\_FLAG\_EOSMP)) ? 1UL : 0UL);}
\DoxyCodeLine{7290 \}}
\DoxyCodeLine{7291 }
\DoxyCodeLine{7298 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7299 \{}
\DoxyCodeLine{7300   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_JEOC) == (LL\_ADC\_FLAG\_JEOC)) ? 1UL : 0UL);}
\DoxyCodeLine{7301 \}}
\DoxyCodeLine{7302 }
\DoxyCodeLine{7309 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7310 \{}
\DoxyCodeLine{7311   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_JEOS) == (LL\_ADC\_FLAG\_JEOS)) ? 1UL : 0UL);}
\DoxyCodeLine{7312 \}}
\DoxyCodeLine{7313 }
\DoxyCodeLine{7320 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7321 \{}
\DoxyCodeLine{7322   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_JQOVF) == (LL\_ADC\_FLAG\_JQOVF)) ? 1UL : 0UL);}
\DoxyCodeLine{7323 \}}
\DoxyCodeLine{7324 }
\DoxyCodeLine{7331 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7332 \{}
\DoxyCodeLine{7333   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_AWD1) == (LL\_ADC\_FLAG\_AWD1)) ? 1UL : 0UL);}
\DoxyCodeLine{7334 \}}
\DoxyCodeLine{7335 }
\DoxyCodeLine{7342 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7343 \{}
\DoxyCodeLine{7344   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_AWD2) == (LL\_ADC\_FLAG\_AWD2)) ? 1UL : 0UL);}
\DoxyCodeLine{7345 \}}
\DoxyCodeLine{7346 }
\DoxyCodeLine{7353 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7354 \{}
\DoxyCodeLine{7355   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_AWD3) == (LL\_ADC\_FLAG\_AWD3)) ? 1UL : 0UL);}
\DoxyCodeLine{7356 \}}
\DoxyCodeLine{7357 }
\DoxyCodeLine{7367 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_ClearFlag\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7368 \{}
\DoxyCodeLine{7369   WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_ADRDY);}
\DoxyCodeLine{7370 \}}
\DoxyCodeLine{7371 }
\DoxyCodeLine{7378 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_ClearFlag\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7379 \{}
\DoxyCodeLine{7380   WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_EOC);}
\DoxyCodeLine{7381 \}}
\DoxyCodeLine{7382 }
\DoxyCodeLine{7389 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_ClearFlag\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7390 \{}
\DoxyCodeLine{7391   WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_EOS);}
\DoxyCodeLine{7392 \}}
\DoxyCodeLine{7393 }
\DoxyCodeLine{7400 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_ClearFlag\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7401 \{}
\DoxyCodeLine{7402   WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_OVR);}
\DoxyCodeLine{7403 \}}
\DoxyCodeLine{7404 }
\DoxyCodeLine{7411 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_ClearFlag\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7412 \{}
\DoxyCodeLine{7413   WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_EOSMP);}
\DoxyCodeLine{7414 \}}
\DoxyCodeLine{7415 }
\DoxyCodeLine{7422 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_ClearFlag\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7423 \{}
\DoxyCodeLine{7424   WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_JEOC);}
\DoxyCodeLine{7425 \}}
\DoxyCodeLine{7426 }
\DoxyCodeLine{7433 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_ClearFlag\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7434 \{}
\DoxyCodeLine{7435   WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_JEOS);}
\DoxyCodeLine{7436 \}}
\DoxyCodeLine{7437 }
\DoxyCodeLine{7444 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_ClearFlag\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7445 \{}
\DoxyCodeLine{7446   WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_JQOVF);}
\DoxyCodeLine{7447 \}}
\DoxyCodeLine{7448 }
\DoxyCodeLine{7455 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_ClearFlag\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7456 \{}
\DoxyCodeLine{7457   WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_AWD1);}
\DoxyCodeLine{7458 \}}
\DoxyCodeLine{7459 }
\DoxyCodeLine{7466 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_ClearFlag\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7467 \{}
\DoxyCodeLine{7468   WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_AWD2);}
\DoxyCodeLine{7469 \}}
\DoxyCodeLine{7470 }
\DoxyCodeLine{7477 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_ClearFlag\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7478 \{}
\DoxyCodeLine{7479   WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}, LL\_ADC\_FLAG\_AWD3);}
\DoxyCodeLine{7480 \}}
\DoxyCodeLine{7481 }
\DoxyCodeLine{7482 \textcolor{preprocessor}{\#if defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{7490 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_MST\_ADRDY(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7491 \{}
\DoxyCodeLine{7492   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_ADRDY\_MST) == (LL\_ADC\_FLAG\_ADRDY\_MST)) ? 1UL : 0UL);}
\DoxyCodeLine{7493 \}}
\DoxyCodeLine{7494 }
\DoxyCodeLine{7502 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_SLV\_ADRDY(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7503 \{}
\DoxyCodeLine{7504   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_ADRDY\_SLV) == (LL\_ADC\_FLAG\_ADRDY\_SLV)) ? 1UL : 0UL);}
\DoxyCodeLine{7505 \}}
\DoxyCodeLine{7506 }
\DoxyCodeLine{7514 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_MST\_EOC(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7515 \{}
\DoxyCodeLine{7516   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_EOC\_SLV) == (LL\_ADC\_FLAG\_EOC\_SLV)) ? 1UL : 0UL);}
\DoxyCodeLine{7517 \}}
\DoxyCodeLine{7518 }
\DoxyCodeLine{7526 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_SLV\_EOC(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7527 \{}
\DoxyCodeLine{7528   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_EOC\_SLV) == (LL\_ADC\_FLAG\_EOC\_SLV)) ? 1UL : 0UL);}
\DoxyCodeLine{7529 \}}
\DoxyCodeLine{7530 }
\DoxyCodeLine{7538 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_MST\_EOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7539 \{}
\DoxyCodeLine{7540   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_EOS\_MST) == (LL\_ADC\_FLAG\_EOS\_MST)) ? 1UL : 0UL);}
\DoxyCodeLine{7541 \}}
\DoxyCodeLine{7542 }
\DoxyCodeLine{7550 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_SLV\_EOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7551 \{}
\DoxyCodeLine{7552   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_EOS\_SLV) == (LL\_ADC\_FLAG\_EOS\_SLV)) ? 1UL : 0UL);}
\DoxyCodeLine{7553 \}}
\DoxyCodeLine{7554 }
\DoxyCodeLine{7562 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_MST\_OVR(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7563 \{}
\DoxyCodeLine{7564   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_OVR\_MST) == (LL\_ADC\_FLAG\_OVR\_MST)) ? 1UL : 0UL);}
\DoxyCodeLine{7565 \}}
\DoxyCodeLine{7566 }
\DoxyCodeLine{7574 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_SLV\_OVR(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7575 \{}
\DoxyCodeLine{7576   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_OVR\_SLV) == (LL\_ADC\_FLAG\_OVR\_SLV)) ? 1UL : 0UL);}
\DoxyCodeLine{7577 \}}
\DoxyCodeLine{7578 }
\DoxyCodeLine{7586 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_MST\_EOSMP(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7587 \{}
\DoxyCodeLine{7588   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_EOSMP\_MST) == (LL\_ADC\_FLAG\_EOSMP\_MST)) ? 1UL : 0UL);}
\DoxyCodeLine{7589 \}}
\DoxyCodeLine{7590 }
\DoxyCodeLine{7598 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_SLV\_EOSMP(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7599 \{}
\DoxyCodeLine{7600   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_EOSMP\_SLV) == (LL\_ADC\_FLAG\_EOSMP\_SLV)) ? 1UL : 0UL);}
\DoxyCodeLine{7601 \}}
\DoxyCodeLine{7602 }
\DoxyCodeLine{7610 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_MST\_JEOC(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7611 \{}
\DoxyCodeLine{7612   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_JEOC\_MST) == (LL\_ADC\_FLAG\_JEOC\_MST)) ? 1UL : 0UL);}
\DoxyCodeLine{7613 \}}
\DoxyCodeLine{7614 }
\DoxyCodeLine{7622 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_SLV\_JEOC(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7623 \{}
\DoxyCodeLine{7624   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_JEOC\_SLV) == (LL\_ADC\_FLAG\_JEOC\_SLV)) ? 1UL : 0UL);}
\DoxyCodeLine{7625 \}}
\DoxyCodeLine{7626 }
\DoxyCodeLine{7634 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_MST\_JEOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7635 \{}
\DoxyCodeLine{7636   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_JEOS\_MST) == (LL\_ADC\_FLAG\_JEOS\_MST)) ? 1UL : 0UL);}
\DoxyCodeLine{7637 \}}
\DoxyCodeLine{7638 }
\DoxyCodeLine{7646 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_SLV\_JEOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7647 \{}
\DoxyCodeLine{7648   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_JEOS\_SLV) == (LL\_ADC\_FLAG\_JEOS\_SLV)) ? 1UL : 0UL);}
\DoxyCodeLine{7649 \}}
\DoxyCodeLine{7650 }
\DoxyCodeLine{7658 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_MST\_JQOVF(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7659 \{}
\DoxyCodeLine{7660   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_JQOVF\_MST) == (LL\_ADC\_FLAG\_JQOVF\_MST)) ? 1UL : 0UL);}
\DoxyCodeLine{7661 \}}
\DoxyCodeLine{7662 }
\DoxyCodeLine{7670 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_SLV\_JQOVF(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7671 \{}
\DoxyCodeLine{7672   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_JQOVF\_SLV) == (LL\_ADC\_FLAG\_JQOVF\_SLV)) ? 1UL : 0UL);}
\DoxyCodeLine{7673 \}}
\DoxyCodeLine{7674 }
\DoxyCodeLine{7682 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_MST\_AWD1(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7683 \{}
\DoxyCodeLine{7684   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_AWD1\_MST) == (LL\_ADC\_FLAG\_AWD1\_MST)) ? 1UL : 0UL);}
\DoxyCodeLine{7685 \}}
\DoxyCodeLine{7686 }
\DoxyCodeLine{7694 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_SLV\_AWD1(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7695 \{}
\DoxyCodeLine{7696   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_AWD1\_SLV) == (LL\_ADC\_FLAG\_AWD1\_SLV)) ? 1UL : 0UL);}
\DoxyCodeLine{7697 \}}
\DoxyCodeLine{7698 }
\DoxyCodeLine{7706 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_MST\_AWD2(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7707 \{}
\DoxyCodeLine{7708   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_AWD2\_MST) == (LL\_ADC\_FLAG\_AWD2\_MST)) ? 1UL : 0UL);}
\DoxyCodeLine{7709 \}}
\DoxyCodeLine{7710 }
\DoxyCodeLine{7718 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_SLV\_AWD2(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7719 \{}
\DoxyCodeLine{7720   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_AWD2\_SLV) == (LL\_ADC\_FLAG\_AWD2\_SLV)) ? 1UL : 0UL);}
\DoxyCodeLine{7721 \}}
\DoxyCodeLine{7722 }
\DoxyCodeLine{7730 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_MST\_AWD3(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7731 \{}
\DoxyCodeLine{7732   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_AWD3\_MST) == (LL\_ADC\_FLAG\_AWD3\_MST)) ? 1UL : 0UL);}
\DoxyCodeLine{7733 \}}
\DoxyCodeLine{7734 }
\DoxyCodeLine{7742 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsActiveFlag\_SLV\_AWD3(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON)}
\DoxyCodeLine{7743 \{}
\DoxyCodeLine{7744   \textcolor{keywordflow}{return} ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}, LL\_ADC\_FLAG\_AWD3\_SLV) == (LL\_ADC\_FLAG\_AWD3\_SLV)) ? 1UL : 0UL);}
\DoxyCodeLine{7745 \}}
\DoxyCodeLine{7746 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC\_MULTIMODE\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7747 }
\DoxyCodeLine{7762 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_EnableIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7763 \{}
\DoxyCodeLine{7764   SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_ADRDY);}
\DoxyCodeLine{7765 \}}
\DoxyCodeLine{7766 }
\DoxyCodeLine{7773 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_EnableIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7774 \{}
\DoxyCodeLine{7775   SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_EOC);}
\DoxyCodeLine{7776 \}}
\DoxyCodeLine{7777 }
\DoxyCodeLine{7784 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_EnableIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7785 \{}
\DoxyCodeLine{7786   SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_EOS);}
\DoxyCodeLine{7787 \}}
\DoxyCodeLine{7788 }
\DoxyCodeLine{7795 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_EnableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7796 \{}
\DoxyCodeLine{7797   SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{7798 \}}
\DoxyCodeLine{7799 }
\DoxyCodeLine{7806 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_EnableIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7807 \{}
\DoxyCodeLine{7808   SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_EOSMP);}
\DoxyCodeLine{7809 \}}
\DoxyCodeLine{7810 }
\DoxyCodeLine{7817 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_EnableIT\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7818 \{}
\DoxyCodeLine{7819   SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_JEOC);}
\DoxyCodeLine{7820 \}}
\DoxyCodeLine{7821 }
\DoxyCodeLine{7828 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_EnableIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7829 \{}
\DoxyCodeLine{7830   SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_JEOS);}
\DoxyCodeLine{7831 \}}
\DoxyCodeLine{7832 }
\DoxyCodeLine{7839 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_EnableIT\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7840 \{}
\DoxyCodeLine{7841   SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_JQOVF);}
\DoxyCodeLine{7842 \}}
\DoxyCodeLine{7843 }
\DoxyCodeLine{7850 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_EnableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7851 \{}
\DoxyCodeLine{7852   SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{7853 \}}
\DoxyCodeLine{7854 }
\DoxyCodeLine{7861 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_EnableIT\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7862 \{}
\DoxyCodeLine{7863   SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_AWD2);}
\DoxyCodeLine{7864 \}}
\DoxyCodeLine{7865 }
\DoxyCodeLine{7872 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_EnableIT\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7873 \{}
\DoxyCodeLine{7874   SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_AWD3);}
\DoxyCodeLine{7875 \}}
\DoxyCodeLine{7876 }
\DoxyCodeLine{7883 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_DisableIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7884 \{}
\DoxyCodeLine{7885   CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_ADRDY);}
\DoxyCodeLine{7886 \}}
\DoxyCodeLine{7887 }
\DoxyCodeLine{7894 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_DisableIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7895 \{}
\DoxyCodeLine{7896   CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_EOC);}
\DoxyCodeLine{7897 \}}
\DoxyCodeLine{7898 }
\DoxyCodeLine{7905 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_DisableIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7906 \{}
\DoxyCodeLine{7907   CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_EOS);}
\DoxyCodeLine{7908 \}}
\DoxyCodeLine{7909 }
\DoxyCodeLine{7916 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_DisableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7917 \{}
\DoxyCodeLine{7918   CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{7919 \}}
\DoxyCodeLine{7920 }
\DoxyCodeLine{7927 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_DisableIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7928 \{}
\DoxyCodeLine{7929   CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_EOSMP);}
\DoxyCodeLine{7930 \}}
\DoxyCodeLine{7931 }
\DoxyCodeLine{7938 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_DisableIT\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7939 \{}
\DoxyCodeLine{7940   CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_JEOC);}
\DoxyCodeLine{7941 \}}
\DoxyCodeLine{7942 }
\DoxyCodeLine{7949 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_DisableIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7950 \{}
\DoxyCodeLine{7951   CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_JEOS);}
\DoxyCodeLine{7952 \}}
\DoxyCodeLine{7953 }
\DoxyCodeLine{7960 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_DisableIT\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7961 \{}
\DoxyCodeLine{7962   CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_JQOVF);}
\DoxyCodeLine{7963 \}}
\DoxyCodeLine{7964 }
\DoxyCodeLine{7971 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_DisableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7972 \{}
\DoxyCodeLine{7973   CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{7974 \}}
\DoxyCodeLine{7975 }
\DoxyCodeLine{7982 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_DisableIT\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7983 \{}
\DoxyCodeLine{7984   CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_AWD2);}
\DoxyCodeLine{7985 \}}
\DoxyCodeLine{7986 }
\DoxyCodeLine{7993 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_ADC\_DisableIT\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{7994 \{}
\DoxyCodeLine{7995   CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_AWD3);}
\DoxyCodeLine{7996 \}}
\DoxyCodeLine{7997 }
\DoxyCodeLine{8005 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsEnabledIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{8006 \{}
\DoxyCodeLine{8007   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_ADRDY) == (LL\_ADC\_IT\_ADRDY)) ? 1UL : 0UL);}
\DoxyCodeLine{8008 \}}
\DoxyCodeLine{8009 }
\DoxyCodeLine{8017 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsEnabledIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{8018 \{}
\DoxyCodeLine{8019   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_EOC) == (LL\_ADC\_IT\_EOC)) ? 1UL : 0UL);}
\DoxyCodeLine{8020 \}}
\DoxyCodeLine{8021 }
\DoxyCodeLine{8029 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsEnabledIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{8030 \{}
\DoxyCodeLine{8031   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_EOS) == (LL\_ADC\_IT\_EOS)) ? 1UL : 0UL);}
\DoxyCodeLine{8032 \}}
\DoxyCodeLine{8033 }
\DoxyCodeLine{8041 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsEnabledIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{8042 \{}
\DoxyCodeLine{8043   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_OVR) == (LL\_ADC\_IT\_OVR)) ? 1UL : 0UL);}
\DoxyCodeLine{8044 \}}
\DoxyCodeLine{8045 }
\DoxyCodeLine{8053 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsEnabledIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{8054 \{}
\DoxyCodeLine{8055   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_EOSMP) == (LL\_ADC\_IT\_EOSMP)) ? 1UL : 0UL);}
\DoxyCodeLine{8056 \}}
\DoxyCodeLine{8057 }
\DoxyCodeLine{8065 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsEnabledIT\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{8066 \{}
\DoxyCodeLine{8067   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_JEOC) == (LL\_ADC\_IT\_JEOC)) ? 1UL : 0UL);}
\DoxyCodeLine{8068 \}}
\DoxyCodeLine{8069 }
\DoxyCodeLine{8077 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsEnabledIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{8078 \{}
\DoxyCodeLine{8079   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_JEOS) == (LL\_ADC\_IT\_JEOS)) ? 1UL : 0UL);}
\DoxyCodeLine{8080 \}}
\DoxyCodeLine{8081 }
\DoxyCodeLine{8089 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsEnabledIT\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{8090 \{}
\DoxyCodeLine{8091   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_JQOVF) == (LL\_ADC\_IT\_JQOVF)) ? 1UL : 0UL);}
\DoxyCodeLine{8092 \}}
\DoxyCodeLine{8093 }
\DoxyCodeLine{8101 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsEnabledIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{8102 \{}
\DoxyCodeLine{8103   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_AWD1) == (LL\_ADC\_IT\_AWD1)) ? 1UL : 0UL);}
\DoxyCodeLine{8104 \}}
\DoxyCodeLine{8105 }
\DoxyCodeLine{8113 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsEnabledIT\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{8114 \{}
\DoxyCodeLine{8115   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_AWD2) == (LL\_ADC\_IT\_AWD2)) ? 1UL : 0UL);}
\DoxyCodeLine{8116 \}}
\DoxyCodeLine{8117 }
\DoxyCodeLine{8125 \_\_STATIC\_INLINE uint32\_t LL\_ADC\_IsEnabledIT\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx)}
\DoxyCodeLine{8126 \{}
\DoxyCodeLine{8127   \textcolor{keywordflow}{return} ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}, LL\_ADC\_IT\_AWD3) == (LL\_ADC\_IT\_AWD3)) ? 1UL : 0UL);}
\DoxyCodeLine{8128 \}}
\DoxyCodeLine{8129 }
\DoxyCodeLine{8134 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{8139 \textcolor{comment}{/* Initialization of some features of ADC common parameters and multimode */}}
\DoxyCodeLine{8140 ErrorStatus LL\_ADC\_CommonDeInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON);}
\DoxyCodeLine{8141 ErrorStatus LL\_ADC\_CommonInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}} *ADCxy\_COMMON, LL\_ADC\_CommonInitTypeDef *ADC\_CommonInitStruct);}
\DoxyCodeLine{8142 \textcolor{keywordtype}{void}        LL\_ADC\_CommonStructInit(LL\_ADC\_CommonInitTypeDef *ADC\_CommonInitStruct);}
\DoxyCodeLine{8143 }
\DoxyCodeLine{8144 \textcolor{comment}{/* De-\/initialization of ADC instance, ADC group regular and ADC group injected */}}
\DoxyCodeLine{8145 \textcolor{comment}{/* (availability of ADC group injected depends on STM32 families) */}}
\DoxyCodeLine{8146 ErrorStatus LL\_ADC\_DeInit(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx);}
\DoxyCodeLine{8147 }
\DoxyCodeLine{8148 \textcolor{comment}{/* Initialization of some features of ADC instance */}}
\DoxyCodeLine{8149 ErrorStatus LL\_ADC\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, LL\_ADC\_InitTypeDef *ADC\_InitStruct);}
\DoxyCodeLine{8150 \textcolor{keywordtype}{void}        LL\_ADC\_StructInit(LL\_ADC\_InitTypeDef *ADC\_InitStruct);}
\DoxyCodeLine{8151 }
\DoxyCodeLine{8152 \textcolor{comment}{/* Initialization of some features of ADC instance and ADC group regular */}}
\DoxyCodeLine{8153 ErrorStatus LL\_ADC\_REG\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, LL\_ADC\_REG\_InitTypeDef *ADC\_REG\_InitStruct);}
\DoxyCodeLine{8154 \textcolor{keywordtype}{void}        LL\_ADC\_REG\_StructInit(LL\_ADC\_REG\_InitTypeDef *ADC\_REG\_InitStruct);}
\DoxyCodeLine{8155 }
\DoxyCodeLine{8156 \textcolor{comment}{/* Initialization of some features of ADC instance and ADC group injected */}}
\DoxyCodeLine{8157 ErrorStatus LL\_ADC\_INJ\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}} *ADCx, LL\_ADC\_INJ\_InitTypeDef *ADC\_INJ\_InitStruct);}
\DoxyCodeLine{8158 \textcolor{keywordtype}{void}        LL\_ADC\_INJ\_StructInit(LL\_ADC\_INJ\_InitTypeDef *ADC\_INJ\_InitStruct);}
\DoxyCodeLine{8159 }
\DoxyCodeLine{8163 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8164 }
\DoxyCodeLine{8173 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC1 || ADC2 || ADC3 || ADC4 || ADC5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8174 }
\DoxyCodeLine{8179 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{8180 \}}
\DoxyCodeLine{8181 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{8182 }
\DoxyCodeLine{8183 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32G4xx\_LL\_ADC\_H */}\textcolor{preprocessor}{}}

\end{DoxyCode}
