## 2017-09-04

* [pulp-platform / riscv](https://github.com/pulp-platform/riscv):
* [lowRISC / lowrisc-chip](https://github.com/lowRISC/lowrisc-chip):The root repo for lowRISC project and FPGA demos.
* [VerificationExcellence / SystemVerilogReference](https://github.com/VerificationExcellence/SystemVerilogReference):training labs and examples
* [rdsalemi / uvmprimer](https://github.com/rdsalemi/uvmprimer):Contains the code examples from The UVM Primer Book sorted by chapters.
* [syntacore / scr1](https://github.com/syntacore/scr1):SCR1 is an open-source RISC-V compatible MCU core
* [ClusterM / coolgirl-famicom-multicart](https://github.com/ClusterM/coolgirl-famicom-multicart):Ultimate multigame cartridge for Nintendo Famicom
* [swetland / zynq-sandbox](https://github.com/swetland/zynq-sandbox):a playground for xilinx zynq fpga experiments
* [VerificationExcellence / UVMReference](https://github.com/VerificationExcellence/UVMReference):Reference examples and short projects using UVM Methodology
* [cluelogic / uvm-tutorial-for-candy-lovers](https://github.com/cluelogic/uvm-tutorial-for-candy-lovers):Source code repo for UVM Tutorial for Candy Lovers
* [eliaskousk / parallella-riscv](https://github.com/eliaskousk/parallella-riscv):RISC-V port to Parallella Board
* [unihd-cag / openhmc](https://github.com/unihd-cag/openhmc):openHMC - an open source Hybrid Memory Cube Controller
* [nosnhojn / svunit-code](https://github.com/nosnhojn/svunit-code):
* [amiq-consulting / svaunit](https://github.com/amiq-consulting/svaunit):SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)
* [VerificationExcellence / SystemVerilogAssertions](https://github.com/VerificationExcellence/SystemVerilogAssertions):Examples and reference for System Verilog Assertions
* [Obijuan / myslides](https://github.com/Obijuan/myslides):Collection of my presentations
* [Poofjunior / fpga_fast_serial_sort](https://github.com/Poofjunior/fpga_fast_serial_sort):a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
* [cjdrake / AES](https://github.com/cjdrake/AES):Advanced Encryption Standard (AES) SystemVerilog Core
* [dovstamler / uvm_agents](https://github.com/dovstamler/uvm_agents):UVM agents
* [melt-umn / silver](https://github.com/melt-umn/silver):An attribute grammar-based programming language for composable language extensions
* [amiq-consulting / amiq_apb](https://github.com/amiq-consulting/amiq_apb):SystemVerilog VIP for AMBA APB protocol
* [besm6 / micro-besm](https://github.com/besm6/micro-besm):Replica of micro-BESM computer
* [mbgh / aes128-hdl](https://github.com/mbgh/aes128-hdl):A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.
* [mxg / svx](https://github.com/mxg/svx):SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity
* [nosnhojn / uvm-utest](https://github.com/nosnhojn/uvm-utest):
* [Poofjunior / HardwareModules](https://github.com/Poofjunior/HardwareModules):A collection of portable hardware modules
