// Seed: 3632852054
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  logic id_4;
  logic id_5;
  logic id_6;
  assign id_5 = -id_2;
endmodule
