Altera. 2001. Application note 119: Implementing high-speed search applications with Altera CAM, Altera.
Berkeley Logic Synthesis and Verification Group. ABC: A system for sequential synthesis and verification. Berkeley Logic Synthesis and Verification Group.
Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Biere, A. 2007. The AIGER and-Inverter Graph (AIG) format. Johannes Kepler University.
Brelet, J.-L. and New, B. 1999. XAPP203: Designing flexible, fast CAMs with Virtex family FPGAs. Xilinx.
Karel Bruneel , Fatma Abouelella , Dirk Stroobandt, Automatically mapping applications to a self-reconfiguring platform, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Bruneel, K., Bertels, P., and Stroobandt, D. 2007. A method for fast hardware specialization at run-time. In Proceedings of the International Conference on Field Programmable Logic and Applications. 35--40.
Bruneel, K. and Stroobandt, D. 2008a. Automatic generation of run-time parameterizable configurations. In Proceedings of the International Conference on Field Programmable Logic and Applications. 361--366.
Karel Bruneel , Dirk Stroobandt, Reconfigurability-Aware Structural Mapping for LUT-Based FPGAs, Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs, p.223-228, December 03-05, 2008[doi>10.1109/ReConFig.2008.26]
Karel Bruneel , Dirk Stroobandt, TROUTE: a reconfigurability-aware FPGA router, Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications, March 17-19, 2010, Bangkok, Thailand[doi>10.1007/978-3-642-12133-3_20]
Luc Burgun , Frédéric Reblewski , Gérard Fenelon , Jean Berbier , Olivier Lepape, Serial fault emulation, Proceedings of the 33rd annual Design Automation Conference, p.801-806, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240669]
Chapman, K. 1993. Fast integer multipliers fit in FPGAs. EDN 39, 10, 80.
Cong, J. and Ding, Y. 1994. FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. Comput.-Aid. Des. 13, 1--12.
Arran Derbyshire , Tobias Becker , Wayne Luk, Incremental elaboration for run-time reconfigurable hardware designs, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176773]
Foulk, P. 1993. Data-folding in SRAM configurable FPGAs. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines. 163--171.
Scott Hauck , Andre DeHon, Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
B. L. Hutchings , R. Franklin , D. Carver, Assisting Network Intrusion Detection with Reconfigurable Hardware, Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.111, September 22-24, 2002
A. Kuehlmann , V. Paruthi , F. Krohm , M. K. Ganai, Robust Boolean reasoning for equivalence checking and functional property verification, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.12, p.1377-1394, November 2006[doi>10.1109/TCAD.2002.804386]
Craig Labovitz , G. Robert Malan , Farnam Jahanian, Internet routing instability, IEEE/ACM Transactions on Networking (TON), v.6 n.5, p.515-528, Oct. 1998[doi>10.1109/90.731185]
E. Lemoine , D. Merceron, Run time reconfiguration of FPGA for scanning genomic databases, Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, p.90, April 19-21, 1995
Roman Lysecky , Greg Stitt , Frank Vahid, Warp Processors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.659-681, July 2006[doi>10.1145/1142980.1142986]
V. Manohararajah , S. D. Brown , Z. G. Vranesic, Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2331-2340, November 2006[doi>10.1109/TCAD.2006.882119]
Gordon McGregor , Patrick Lysaght, Self Controlling Dynamic Reconfiguration: A Case Study, Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, p.144-154, August 30-September 01, 1999
Pagiamtzis, K. and Sheikholeslami, A. 2006. Content-addressable memory (CAM) circuits and architectures: A tutorial and survey. IEEE J. Solid-State Circuits 41, 3, 712--727.
Peichen Pan , Chih-Chang Lin, A new retiming-based technology mapping algorithm for LUT-based FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.35-42, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275118]
Kiran Puttegowda , William Worek , Nicholas Pappas , Anusha Dandapani , Peter Athanas , Allan Dickerman, A Run-Time Reconfigurable System for Gene-Sequence Searching, Proceedings of the 16th International Conference on VLSI Design, p.561, January 04-08, 2003
Yaska Sankar , Jonathan Rose, Trading quality for compile time: ultra-fast placement for FPGAs, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.157-166, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296449]
University of California Berkeley. 2005. Berkeley Logic Interchange Format (BLIF). University of California, Berkeley.
Michael J. Wirthlin, Constant Coefficient Multiplication Using Look-Up Tables, Journal of VLSI Signal Processing Systems, v.36 n.1, p.7-15, January 2004[doi>10.1023/B:VLSI.0000008066.95259.b8]
Michael J. Wirthlin , Brad L. Hutchings, Improving functional density through run-time constant propagation, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.86-92, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258316]
Xilinx. 2010. Virtex-5 FPGA Configuration User Guide. Xilinx.
Xilinx. 2008a. DS253: Content-Addressable Memory v6.1. Xilinx.
Xilinx. 2008b. Virtex-II Pro Libraries Guide for HDL Designs. Xilinx.
Xilinx. 2007. Virtex-II Pro and Virtex-II Pro X FPGA User Guide. Xilinx.
Xilinx. 2006. UG208: Early Access Partial Reconfiguration User Guide. Xilinx.
Yoshiki Yamaguchi , Yosuke Miyajima , Tsutomu Maruyama , Akihiko Konagaya, High Speed Homology Search Using Run-Time Reconfiguration, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.281-291, September 02-04, 2002
