TRACE::2024-07-04.19:07:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:06::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:06::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:06::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-04.19:07:11::SCWPlatform::Opened new HwDB with name uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-07-04.19:07:11::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest"
		}]
}
TRACE::2024-07-04.19:07:11::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-07-04.19:07:11::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-04.19:07:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-04.19:07:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:11::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:11::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:11::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:11::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-07-04.19:07:11::SCWPlatform::Generating the sources  .
TRACE::2024-07-04.19:07:11::SCWBDomain::Generating boot domain sources.
TRACE::2024-07-04.19:07:11::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:11::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:11::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-04.19:07:11::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:11::SCWMssOS::mss does not exists at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:11::SCWMssOS::Creating sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:11::SCWMssOS::Adding the swdes entry, created swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:11::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:11::SCWMssOS::Writing mss at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:11::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-07-04.19:07:11::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-07-04.19:07:11::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-07-04.19:07:11::SCWBDomain::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-07-04.19:07:32::SCWPlatform::Generating sources Done.
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2024-07-04.19:07:32::SCWMssOS::Could not open the swdb for C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2024-07-04.19:07:32::SCWMssOS::Could not open the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2024-07-04.19:07:32::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-04.19:07:32::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-04.19:07:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:07:32::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:32::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:32::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:32::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:32::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-04.19:07:32::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-04.19:07:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-04.19:07:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:32::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::mss does not exists at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Creating sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Adding the swdes entry, created swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Writing mss at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-04.19:07:32::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-07-04.19:07:32::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-07-04.19:07:32::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-04.19:07:32::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-07-04.19:07:35::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:35::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:35::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:35::SCWMssOS::Running validate of swdbs.
KEYINFO::2024-07-04.19:07:35::SCWMssOS::Could not open the swdb for C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2024-07-04.19:07:35::SCWMssOS::Could not open the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2024-07-04.19:07:35::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-04.19:07:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:07:35::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-04.19:07:35::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-04.19:07:35::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-04.19:07:35::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-04.19:07:35::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-04.19:07:35::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-04.19:07:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-04.19:07:35::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-04.19:07:35::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-04.19:07:35::SCWSystem::Not a boot domain 
LOG::2024-07-04.19:07:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-04.19:07:35::SCWDomain::Generating domain artifcats
TRACE::2024-07-04.19:07:35::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-04.19:07:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-04.19:07:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-04.19:07:35::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-04.19:07:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-04.19:07:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-04.19:07:35::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-04.19:07:35::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-04.19:07:35::SCWMssOS::Copying to export directory.
TRACE::2024-07-04.19:07:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-04.19:07:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-07-04.19:07:35::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-07-04.19:07:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-04.19:07:35::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-04.19:07:35::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-04.19:07:35::SCWPlatform::Started preparing the platform 
TRACE::2024-07-04.19:07:35::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-04.19:07:35::SCWSystem::dir created 
TRACE::2024-07-04.19:07:35::SCWSystem::Writing the bif 
TRACE::2024-07-04.19:07:35::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-04.19:07:35::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-04.19:07:35::SCWPlatform::Completed generating the platform
TRACE::2024-07-04.19:07:35::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:35::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:35::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:35::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-04.19:07:35::SCWPlatform::updated the xpfm file.
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:35::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:35::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:35::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:36::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:36::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:36::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-04.19:07:36::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:36::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:36::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:36::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-04.19:07:37::SCWPlatform::Clearing the existing platform
TRACE::2024-07-04.19:07:37::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-04.19:07:37::SCWBDomain::clearing the fsbl build
TRACE::2024-07-04.19:07:37::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:37::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:37::SCWSystem::Clearing the domains completed.
TRACE::2024-07-04.19:07:37::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-04.19:07:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:37::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened new HwDB with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWReader::Active system found as  uartTest
TRACE::2024-07-04.19:07:43::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-04.19:07:43::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-04.19:07:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-04.19:07:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-04.19:07:43::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-04.19:07:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:07:43::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-04.19:07:43::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:43::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-04.19:07:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWReader::No isolation master present  
TRACE::2024-07-04.19:07:43::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-04.19:07:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-04.19:07:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:43::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:07:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:07:43::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:43::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-04.19:07:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWReader::No isolation master present  
TRACE::2024-07-04.19:08:14::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:14::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:14::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:14::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:14::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:14::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:14::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:14::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:08:14::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::In reload Mss file.
TRACE::2024-07-04.19:08:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:15::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-07-04.19:08:15::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-07-04.19:08:15::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-07-04.19:08:15::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-04.19:08:15::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:08:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:08:15::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:08:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:08:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:08:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:15::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:08:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:16::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:16::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:16::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:16::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:16::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:08:16::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:16::SCWMssOS::In reload Mss file.
TRACE::2024-07-04.19:08:16::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:16::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:16::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:16::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:16::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-07-04.19:08:16::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-07-04.19:08:16::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-07-04.19:08:16::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-04.19:08:16::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:16::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:16::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:16::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-04.19:08:16::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:08:17::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:17::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:08:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-04.19:08:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:17::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:08:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-04.19:08:17::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:08:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:08:17::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:08:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:17::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:08:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2024-07-04.19:08:29::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-04.19:08:29::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-04.19:08:29::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-04.19:08:29::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-04.19:08:29::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-04.19:08:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-04.19:08:29::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-07-04.19:08:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:29::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-04.19:08:29::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:29::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:29::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:29::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-04.19:08:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:08:29::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:29::SCWBDomain::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-07-04.19:08:29::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-04.19:08:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-04.19:08:29::SCWBDomain::System Command Ran  C:&  cd  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl & make 
TRACE::2024-07-04.19:08:29::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-07-04.19:08:29::SCWBDomain::make[1]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:29::SCWBDomain::sbl_bsp'

TRACE::2024-07-04.19:08:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-04.19:08:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-04.19:08:29::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-04.19:08:29::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:30::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-04.19:08:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-04.19:08:30::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-04.19:08:30::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:30::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-04.19:08:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:08:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:08:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:30::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-04.19:08:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:30::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-04.19:08:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:08:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:08:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-04.19:08:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-04.19:08:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-04.19:08:31::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:31::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-04.19:08:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:31::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-04.19:08:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:31::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-04.19:08:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:31::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-04.19:08:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-04.19:08:31::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-04.19:08:31::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:31::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-04.19:08:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:32::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:32::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2024-07-04.19:08:32::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:32::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2024-07-04.19:08:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-04.19:08:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-04.19:08:32::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-04.19:08:32::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:32::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:32::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2024-07-04.19:08:32::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:32::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2024-07-04.19:08:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-04.19:08:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-04.19:08:32::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-04.19:08:32::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:32::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:32::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2024-07-04.19:08:33::SCWBDomain::make[3]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:33::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2024-07-04.19:08:33::SCWBDomain::make[3]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:33::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2024-07-04.19:08:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:33::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2024-07-04.19:08:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-04.19:08:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:33::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:33::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2024-07-04.19:08:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:33::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-04.19:08:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:08:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:08:34::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:34::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:34::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-04.19:08:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:34::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:34::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-04.19:08:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:34::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:34::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-07-04.19:08:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:34::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:34::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2024-07-04.19:08:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-04.19:08:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-04.19:08:35::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-04.19:08:35::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:35::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:35::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2024-07-04.19:08:35::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2024-07-04.19:08:38::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:38::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2024-07-04.19:08:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-04.19:08:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-07-04.19:08:38::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-07-04.19:08:38::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:38::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:38::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2024-07-04.19:08:38::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2024-07-04.19:08:38::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:38::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2024-07-04.19:08:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-04.19:08:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:08:39::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:08:39::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:39::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:39::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2024-07-04.19:08:39::SCWBDomain::"Compiling ddrps"

TRACE::2024-07-04.19:08:39::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:39::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2024-07-04.19:08:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-04.19:08:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:08:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:08:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:08:39::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:39::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2024-07-04.19:08:39::SCWBDomain::"Compiling devcfg"

TRACE::2024-07-04.19:08:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:41::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2024-07-04.19:08:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-04.19:08:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:08:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:08:41::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:41::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:41::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2024-07-04.19:08:41::SCWBDomain::"Compiling dmaps"

TRACE::2024-07-04.19:08:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:42::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2024-07-04.19:08:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-04.19:08:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-04.19:08:42::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-04.19:08:42::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:42::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:42::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2024-07-04.19:08:42::SCWBDomain::"Compiling emacps"

TRACE::2024-07-04.19:08:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:45::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2024-07-04.19:08:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-04.19:08:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:08:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:08:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:08:45::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:45::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2024-07-04.19:08:45::SCWBDomain::"Compiling gpiops"

TRACE::2024-07-04.19:08:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:47::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2024-07-04.19:08:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-04.19:08:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:08:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:08:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:08:47::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:47::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2024-07-04.19:08:47::SCWBDomain::"Compiling qspips"

TRACE::2024-07-04.19:08:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:50::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2024-07-04.19:08:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-04.19:08:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:08:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:08:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:08:50::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:50::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2024-07-04.19:08:50::SCWBDomain::"Compiling scugic"

TRACE::2024-07-04.19:08:52::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:52::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2024-07-04.19:08:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-04.19:08:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:08:52::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:08:52::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:52::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:52::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2024-07-04.19:08:52::SCWBDomain::"Compiling scutimer"

TRACE::2024-07-04.19:08:53::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:53::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2024-07-04.19:08:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-04.19:08:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:08:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:08:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:08:53::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:53::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2024-07-04.19:08:53::SCWBDomain::"Compiling scuwdt"

TRACE::2024-07-04.19:08:54::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:54::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2024-07-04.19:08:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-04.19:08:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-04.19:08:55::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-04.19:08:55::SCWBDomain::les -g -Wall -Wextra"

TRACE::2024-07-04.19:08:55::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:55::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2024-07-04.19:08:55::SCWBDomain::"Compiling sdps"

TRACE::2024-07-04.19:08:58::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:58::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2024-07-04.19:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-04.19:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-04.19:08:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-04.19:08:58::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:58::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:58::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2024-07-04.19:08:58::SCWBDomain::"Compiling standalone"

TRACE::2024-07-04.19:09:07::SCWBDomain::make[3]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:09:07::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2024-07-04.19:09:07::SCWBDomain::make[3]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:07::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2024-07-04.19:09:07::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:07::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2024-07-04.19:09:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-04.19:09:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:07::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:09:07::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2024-07-04.19:09:07::SCWBDomain::"Compiling uartps"

TRACE::2024-07-04.19:09:09::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:09::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2024-07-04.19:09:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-04.19:09:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:09:09::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:09:09::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:09::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:09:09::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2024-07-04.19:09:10::SCWBDomain::"Compiling usbps"

TRACE::2024-07-04.19:09:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:12::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2024-07-04.19:09:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-04.19:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:12::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:09:12::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2024-07-04.19:09:12::SCWBDomain::"Compiling xadcps"

TRACE::2024-07-04.19:09:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:14::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2024-07-04.19:09:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-04.19:09:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:14::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:09:14::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2024-07-04.19:09:14::SCWBDomain::"Compiling XilFFs Library"

TRACE::2024-07-04.19:09:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:17::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2024-07-04.19:09:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-07-04.19:09:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:17::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:09:17::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2024-07-04.19:09:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:17::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2024-07-04.19:09:17::SCWBDomain::'Finished building libraries'

TRACE::2024-07-04.19:09:17::SCWBDomain::make[1]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:17::SCWBDomain::bl_bsp'

TRACE::2024-07-04.19:09:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-07-04.19:09:17::SCWBDomain::exa9_0/include -I.

TRACE::2024-07-04.19:09:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-04.19:09:17::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-04.19:09:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-04.19:09:18::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-04.19:09:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-07-04.19:09:18::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-04.19:09:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-04.19:09:18::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-04.19:09:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-07-04.19:09:19::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-04.19:09:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-04.19:09:19::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-04.19:09:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-04.19:09:19::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-04.19:09:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-04.19:09:19::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-04.19:09:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-07-04.19:09:20::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-04.19:09:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-04.19:09:20::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-04.19:09:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-07-04.19:09:20::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-04.19:09:20::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2024-07-04.19:09:20::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-07-04.19:09:20::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2024-07-04.19:09:20::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections
TRACE::2024-07-04.19:09:20::SCWBDomain:: -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-07-04.19:09:21::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-04.19:09:21::SCWSystem::Not a boot domain 
LOG::2024-07-04.19:09:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-04.19:09:21::SCWDomain::Generating domain artifcats
TRACE::2024-07-04.19:09:21::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-04.19:09:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-04.19:09:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-04.19:09:21::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-04.19:09:21::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:09:21::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:09:21::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:09:21::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:09:21::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:09:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:09:21::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:09:21::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:09:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:09:21::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:09:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:09:21::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:09:21::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:09:21::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:09:21::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:09:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:09:21::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:09:21::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-04.19:09:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:09:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-04.19:09:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-04.19:09:21::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-07-04.19:09:21::SCWMssOS::doing bsp build ... 
TRACE::2024-07-04.19:09:21::SCWMssOS::System Command Ran  C: & cd  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-07-04.19:09:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-04.19:09:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-04.19:09:22::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-04.19:09:22::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-04.19:09:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-04.19:09:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-04.19:09:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-04.19:09:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:09:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:09:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-04.19:09:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:09:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:09:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-04.19:09:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:09:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:09:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-04.19:09:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-04.19:09:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-04.19:09:23::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-04.19:09:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:09:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:09:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-04.19:09:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:09:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:09:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-04.19:09:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:09:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:09:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-04.19:09:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-04.19:09:23::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-04.19:09:23::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-04.19:09:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:09:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:09:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-04.19:09:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-04.19:09:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-04.19:09:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-04.19:09:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-04.19:09:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-04.19:09:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-04.19:09:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:09:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:09:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-04.19:09:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:09:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:09:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-04.19:09:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:09:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:09:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-04.19:09:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-04.19:09:26::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-04.19:09:26::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:26::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-07-04.19:09:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-04.19:09:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-07-04.19:09:27::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-07-04.19:09:27::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:27::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-07-04.19:09:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-04.19:09:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:09:27::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:09:27::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:27::SCWMssOS::"Compiling ddrps"

TRACE::2024-07-04.19:09:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-04.19:09:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:27::SCWMssOS::"Compiling devcfg"

TRACE::2024-07-04.19:09:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-04.19:09:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:09:29::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:09:29::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:29::SCWMssOS::"Compiling dmaps"

TRACE::2024-07-04.19:09:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-04.19:09:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-04.19:09:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-04.19:09:31::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:31::SCWMssOS::"Compiling emacps"

TRACE::2024-07-04.19:09:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-04.19:09:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:34::SCWMssOS::"Compiling gpiops"

TRACE::2024-07-04.19:09:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-04.19:09:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:36::SCWMssOS::"Compiling qspips"

TRACE::2024-07-04.19:09:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-04.19:09:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:38::SCWMssOS::"Compiling scugic"

TRACE::2024-07-04.19:09:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-04.19:09:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:09:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:09:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:41::SCWMssOS::"Compiling scutimer"

TRACE::2024-07-04.19:09:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-04.19:09:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:43::SCWMssOS::"Compiling scuwdt"

TRACE::2024-07-04.19:09:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-04.19:09:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-04.19:09:44::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-04.19:09:44::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-07-04.19:09:44::SCWMssOS::"Compiling sdps"

TRACE::2024-07-04.19:09:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-04.19:09:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-04.19:09:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-04.19:09:46::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:47::SCWMssOS::"Compiling standalone"

TRACE::2024-07-04.19:09:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-04.19:09:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:55::SCWMssOS::"Compiling uartps"

TRACE::2024-07-04.19:09:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-04.19:09:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:09:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:09:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:58::SCWMssOS::"Compiling usbps"

TRACE::2024-07-04.19:10:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-04.19:10:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:10:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:10:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:10:00::SCWMssOS::"Compiling xadcps"

TRACE::2024-07-04.19:10:03::SCWMssOS::'Finished building libraries'

TRACE::2024-07-04.19:10:03::SCWMssOS::Copying to export directory.
TRACE::2024-07-04.19:10:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-04.19:10:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-04.19:10:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-04.19:10:03::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-04.19:10:03::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-04.19:10:03::SCWPlatform::Started preparing the platform 
TRACE::2024-07-04.19:10:03::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-04.19:10:03::SCWSystem::dir created 
TRACE::2024-07-04.19:10:03::SCWSystem::Writing the bif 
TRACE::2024-07-04.19:10:03::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-04.19:10:03::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-04.19:10:03::SCWPlatform::Completed generating the platform
TRACE::2024-07-04.19:10:03::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:10:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:10:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:10:03::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:10:03::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:10:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:10:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:10:03::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:10:03::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:10:03::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:10:03::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:10:03::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:10:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:10:03::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:10:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:10:03::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:10:03::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:10:03::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:10:03::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:10:03::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:10:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:10:03::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:10:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:10:03::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:10:03::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-04.19:10:03::SCWPlatform::updated the xpfm file.
TRACE::2024-07-04.19:10:03::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:10:03::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:10:03::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:10:03::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:10:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:10:03::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:10:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:10:03::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:34::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:34::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:34::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened new HwDB with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWReader::Active system found as  uartTest
TRACE::2024-07-04.19:18:44::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-04.19:18:44::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-04.19:18:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-04.19:18:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:44::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:44::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-04.19:18:44::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-04.19:18:44::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:18:44::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:44::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:44::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:44::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:44::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-04.19:18:44::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:18:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:18:44::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:18:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-04.19:18:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:44::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:44::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWReader::No isolation master present  
TRACE::2024-07-04.19:18:44::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-04.19:18:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-04.19:18:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:45::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:45::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:45::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:45::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:18:45::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:18:45::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:18:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:18:45::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:18:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-04.19:18:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-04.19:18:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:45::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:45::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:45::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWReader::No isolation master present  
LOG::2024-07-04.19:18:49::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-04.19:18:49::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-04.19:18:49::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-04.19:18:49::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-04.19:18:49::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-04.19:18:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-04.19:18:49::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-04.19:18:49::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-04.19:18:49::SCWSystem::Not a boot domain 
LOG::2024-07-04.19:18:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-04.19:18:49::SCWDomain::Generating domain artifcats
TRACE::2024-07-04.19:18:49::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-04.19:18:49::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-04.19:18:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-04.19:18:50::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:50::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:50::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:50::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-04.19:18:50::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-04.19:18:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-04.19:18:50::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-04.19:18:50::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-04.19:18:50::SCWMssOS::Copying to export directory.
TRACE::2024-07-04.19:18:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-04.19:18:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-04.19:18:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-04.19:18:50::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-04.19:18:50::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-04.19:18:50::SCWPlatform::Started preparing the platform 
TRACE::2024-07-04.19:18:50::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-04.19:18:50::SCWSystem::dir created 
TRACE::2024-07-04.19:18:50::SCWSystem::Writing the bif 
TRACE::2024-07-04.19:18:50::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-04.19:18:50::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-04.19:18:50::SCWPlatform::Completed generating the platform
TRACE::2024-07-04.19:18:50::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:18:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:18:50::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:18:50::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:18:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:18:50::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:50::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:50::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:50::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:50::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:50::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:50::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-04.19:18:50::SCWPlatform::updated the xpfm file.
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:50::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:50::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:50::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:55::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:55::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:55::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:55::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:34:55::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:55::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:34:55::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:34:55::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:34:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:34:55::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:34:55::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::In reload Mss file.
TRACE::2024-07-04.19:34:57::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:34:57::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:34:57::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:34:57::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:34:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:34:57::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-07-04.19:34:57::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-07-04.19:34:57::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-07-04.19:34:57::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-04.19:34:57::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:34:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:34:57::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:34:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:34:57::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:34:57::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:34:57::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:34:57::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:34:57::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:34:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:34:57::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:34:57::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:04::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:04::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:04::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:04::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:04::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:04::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:04::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:04::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:04::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:04::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:04::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:04::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:04::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:35:04::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:35:04::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:09::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:09::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:09::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:09::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:09::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:09::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:09::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:09::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:09::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:09::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2024-07-04.19:35:09::SCWMssOS::Added Library:  xilffs
TRACE::2024-07-04.19:35:30::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:35:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:35:30::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:35:30::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:35:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:35:30::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:35:30::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:30::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:30::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:30::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:30::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:30::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:30::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:30::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:30::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:30::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:30::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-04.19:35:30::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:35:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:35:30::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:35:30::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:30::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:30::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:30::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:30::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:30::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::In reload Mss file.
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:31::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:31::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:31::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:35:31::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:35:31::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:31::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:31::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:31::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-04.19:35:31::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:35:31::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:35:31::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:31::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:31::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:31::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:31::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:31::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:31::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:35:31::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:35:31::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-04.19:35:31::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2024-07-04.19:35:36::SCWMssOS::Removing file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2024-07-04.19:36:22::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-04.19:36:22::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-04.19:36:23::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-04.19:36:23::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-04.19:36:23::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-04.19:36:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-04.19:36:23::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-04.19:36:23::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-04.19:36:23::SCWSystem::Not a boot domain 
LOG::2024-07-04.19:36:23::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-04.19:36:23::SCWDomain::Generating domain artifcats
TRACE::2024-07-04.19:36:23::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-04.19:36:23::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-04.19:36:23::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-04.19:36:23::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-04.19:36:23::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:36:23::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:36:23::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:36:23::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:36:23::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:36:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:36:23::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:36:23::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:36:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:36:23::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:36:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-07-04.19:36:23::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-07-04.19:36:23::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-07-04.19:36:23::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-04.19:36:23::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:36:23::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:36:23::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:36:23::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:36:23::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:36:23::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:36:23::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-04.19:36:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:36:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-04.19:36:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-04.19:36:23::SCWDomain::Building the domain :  standalone_domain
TRACE::2024-07-04.19:36:23::SCWMssOS::doing bsp build ... 
TRACE::2024-07-04.19:36:23::SCWMssOS::System Command Ran  C: & cd  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-07-04.19:36:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-04.19:36:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-04.19:36:23::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-04.19:36:23::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-04.19:36:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-04.19:36:23::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-04.19:36:23::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-04.19:36:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:36:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:36:23::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-04.19:36:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-04.19:36:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:36:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:36:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-04.19:36:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-04.19:36:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-04.19:36:24::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-04.19:36:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-04.19:36:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-04.19:36:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-04.19:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-04.19:36:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-04.19:36:25::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-04.19:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-04.19:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-04.19:36:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-04.19:36:25::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-04.19:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-04.19:36:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-04.19:36:25::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-04.19:36:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-04.19:36:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:36:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:36:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-04.19:36:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-04.19:36:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-04.19:36:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-04.19:36:28::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-04.19:36:28::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:28::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-07-04.19:36:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-04.19:36:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-07-04.19:36:28::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-07-04.19:36:28::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:29::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-07-04.19:36:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-04.19:36:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:36:29::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:36:29::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:29::SCWMssOS::"Compiling ddrps"

TRACE::2024-07-04.19:36:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-04.19:36:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:36:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:36:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:36:29::SCWMssOS::"Compiling devcfg"

TRACE::2024-07-04.19:36:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-04.19:36:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:36:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:36:31::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:31::SCWMssOS::"Compiling dmaps"

TRACE::2024-07-04.19:36:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-04.19:36:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-04.19:36:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-04.19:36:34::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:34::SCWMssOS::"Compiling emacps"

TRACE::2024-07-04.19:36:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-04.19:36:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:36:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:36:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:36:38::SCWMssOS::"Compiling gpiops"

TRACE::2024-07-04.19:36:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-04.19:36:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:36:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:36:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:36:41::SCWMssOS::"Compiling qspips"

TRACE::2024-07-04.19:36:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-04.19:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:36:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:36:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:36:44::SCWMssOS::"Compiling scugic"

TRACE::2024-07-04.19:36:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-04.19:36:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:36:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:36:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:46::SCWMssOS::"Compiling scutimer"

TRACE::2024-07-04.19:36:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-04.19:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:36:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:36:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:36:47::SCWMssOS::"Compiling scuwdt"

TRACE::2024-07-04.19:36:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-04.19:36:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-04.19:36:48::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-04.19:36:48::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-07-04.19:36:49::SCWMssOS::"Compiling sdps"

TRACE::2024-07-04.19:36:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-04.19:36:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-04.19:36:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-04.19:36:52::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:52::SCWMssOS::"Compiling standalone"

TRACE::2024-07-04.19:37:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-04.19:37:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:37:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:37:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:37:03::SCWMssOS::"Compiling uartps"

TRACE::2024-07-04.19:37:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-04.19:37:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:37:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:37:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:37:06::SCWMssOS::"Compiling usbps"

TRACE::2024-07-04.19:37:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-04.19:37:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:37:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:37:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:37:09::SCWMssOS::"Compiling xadcps"

TRACE::2024-07-04.19:37:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-04.19:37:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:37:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:37:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:37:12::SCWMssOS::"Compiling XilFFs Library"

TRACE::2024-07-04.19:37:15::SCWMssOS::'Finished building libraries'

TRACE::2024-07-04.19:37:15::SCWMssOS::Copying to export directory.
TRACE::2024-07-04.19:37:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-04.19:37:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-04.19:37:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-04.19:37:15::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-04.19:37:15::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-04.19:37:15::SCWPlatform::Started preparing the platform 
TRACE::2024-07-04.19:37:15::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-04.19:37:15::SCWSystem::dir created 
TRACE::2024-07-04.19:37:15::SCWSystem::Writing the bif 
TRACE::2024-07-04.19:37:15::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-04.19:37:15::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-04.19:37:15::SCWPlatform::Completed generating the platform
TRACE::2024-07-04.19:37:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:37:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:37:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:37:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:37:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:37:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:37:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:37:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:37:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:37:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:37:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:37:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:37:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:37:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:37:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:37:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:37:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:37:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:37:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:37:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:37:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:37:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:37:15::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e5e290cca5e01bd2c618b99ec00f21bb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-04.19:37:15::SCWPlatform::updated the xpfm file.
TRACE::2024-07-04.19:37:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:37:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:37:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:37:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:37:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:37:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:37:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
