Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May 30 17:50:36 2025
| Host         : DESKTOP-P2N9ID2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |              96 |           40 |
| Yes          | No                    | Yes                    |              32 |           17 |
| Yes          | Yes                   | No                     |              83 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+-------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                      |                  Enable Signal                  |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+-------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                          |                                                 |                                              |                1 |              1 |         1.00 |
|  s_clk_BUFG                                             | my_otter/mcuFSM/Q[1]                            |                                              |                2 |              4 |         2.00 |
|  s_clk_BUFG                                             | my_otter/OTTER_MEMORY/FSM_onehot_PS_reg[2][0]   |                                              |                1 |              4 |         4.00 |
|  s_clk_BUFG                                             |                                                 | buttons_IBUF[3]                              |                2 |              5 |         2.50 |
|  s_clk_BUFG                                             | dbounce/sel                                     | dbounce/s_reset                              |                1 |              5 |         5.00 |
|  my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_14[0] |                                                 |                                              |                2 |              5 |         2.50 |
|  s_clk_BUFG                                             | my_otter/OTTER_MEMORY/FSM_onehot_PS_reg[2]_0[0] |                                              |                3 |              8 |         2.67 |
|  s_clk_BUFG                                             |                                                 |                                              |                8 |             15 |         1.88 |
|  s_clk_BUFG                                             | my_otter/OTTER_MEMORY/E[0]                      |                                              |                7 |             16 |         2.29 |
|  s_clk_BUFG                                             | my_otter/OTTER_MEMORY/FSM_onehot_PS_reg[3][0]   | my_otter/OTTER_MEMORY/ioBuffer[15]_i_1_n_0   |                5 |             16 |         3.20 |
|  s_clk_BUFG                                             | my_otter/OTTER_MEMORY/FSM_onehot_PS_reg[0]_1    | my_otter/mcuFSM/FSM_onehot_PS_reg[0]_0       |               19 |             30 |         1.58 |
|  s_clk_BUFG                                             | reg_file_reg_r1_0_31_0_5_i_132_n_0              |                                              |                9 |             32 |         3.56 |
|  s_clk_BUFG                                             | my_otter/mcuFSM/E[0]                            | my_otter/mcuFSM/Q[0]                         |               17 |             32 |         1.88 |
|  s_clk_BUFG                                             | my_otter/mcuFSM/FSM_onehot_PS_reg[0]_2[0]       |                                              |               18 |             32 |         1.78 |
|  s_clk_BUFG                                             | my_otter/OTTER_MEMORY/FSM_onehot_PS_reg[0]      | my_otter/OTTER_MEMORY/FSM_onehot_PS_reg[0]_0 |               15 |             32 |         2.13 |
|  s_clk_BUFG                                             | my_otter/mcuFSM/p_0_in                          |                                              |               11 |             88 |         8.00 |
+---------------------------------------------------------+-------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


