{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682471411744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682471411745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 20:10:11 2023 " "Processing started: Tue Apr 25 20:10:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682471411745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471411745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P3_top -c P3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off P3_top -c P3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471411745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682471411972 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682471411972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AND2BIT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file AND2BIT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND2BIT-behavioral " "Found design unit 1: AND2BIT-behavioral" {  } { { "AND2BIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/AND2BIT.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423911 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND2BIT " "Found entity 1: AND2BIT" {  } { { "AND2BIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/AND2BIT.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GEN_REG.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file GEN_REG.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEN_REG-behavioral " "Found design unit 1: GEN_REG-behavioral" {  } { { "GEN_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/GEN_REG.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423911 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEN_REG " "Found entity 1: GEN_REG" {  } { { "GEN_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/GEN_REG.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTERS.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file REGISTERS.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTERS-structural " "Found design unit 1: REGISTERS-structural" {  } { { "REGISTERS.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/REGISTERS.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423912 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "REGISTERS.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/REGISTERS.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX32.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MUX32.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX32-behavioral " "Found design unit 1: MUX32-behavioral" {  } { { "MUX32.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/MUX32.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423912 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX32 " "Found entity 1: MUX32" {  } { { "MUX32.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/MUX32.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DECODER.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER-behavioral " "Found design unit 1: DECODER-behavioral" {  } { { "DECODER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DECODER.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423913 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "DECODER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DECODER.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDER.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ADDER.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-behavioral " "Found design unit 1: ADDER-behavioral" {  } { { "ADDER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ADDER.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423913 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ADDER.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SL2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file SL2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SL2-behavioral " "Found design unit 1: SL2-behavioral" {  } { { "SL2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/SL2.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423914 ""} { "Info" "ISGN_ENTITY_NAME" "1 SL2 " "Found entity 1: SL2" {  } { { "SL2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/SL2.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file SEX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEX-behavioral " "Found design unit 1: SEX-behavioral" {  } { { "SEX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/SEX.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423914 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEX " "Found entity 1: SEX" {  } { { "SEX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/SEX.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_ADD4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PC_ADD4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_ADD4-behavioral " "Found design unit 1: PC_ADD4-behavioral" {  } { { "PC_ADD4.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/PC_ADD4.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423915 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_ADD4 " "Found entity 1: PC_ADD4" {  } { { "PC_ADD4.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/PC_ADD4.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/PC.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423915 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/PC.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P3_top.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file P3_top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3_top-structural " "Found design unit 1: P3_top-structural" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423916 ""} { "Info" "ISGN_ENTITY_NAME" "1 P3_top " "Found entity 1: P3_top" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P3_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file P3_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3_tb-behavioral " "Found design unit 1: P3_tb-behavioral" {  } { { "P3_tb.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_tb.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423916 ""} { "Info" "ISGN_ENTITY_NAME" "1 P3_tb " "Found entity 1: P3_tb" {  } { { "P3_tb.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_tb.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MUX2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2-behavioral " "Found design unit 1: MUX2-behavioral" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/MUX2.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423917 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/MUX2.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CTRL_UNIT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file CTRL_UNIT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL_UNIT-behavioral " "Found design unit 1: CTRL_UNIT-behavioral" {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423917 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL_UNIT " "Found entity 1: CTRL_UNIT" {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_CTRL.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ALU_CTRL.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CTRL-behavioral " "Found design unit 1: ALU_CTRL-behavioral" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423918 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CTRL " "Found entity 1: ALU_CTRL" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423918 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU.vhdl" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IMEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IMEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Found design unit 1: imem-SYN" {  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/IMEM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423919 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/IMEM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DMEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-SYN " "Found design unit 1: dmem-SYN" {  } { { "DMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DMEM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423919 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DMEM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471423919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471423919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P3_top " "Elaborating entity \"P3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682471424012 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IMEM_WRITE_DATA P3_top.vhdl(73) " "VHDL Signal Declaration warning at P3_top.vhdl(73): used implicit default value for signal \"IMEM_WRITE_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682471424015 "|P3_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IMEM_WREN P3_top.vhdl(74) " "VHDL Signal Declaration warning at P3_top.vhdl(74): used implicit default value for signal \"IMEM_WREN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682471424015 "|P3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CTRL_Jump P3_top.vhdl(90) " "Verilog HDL or VHDL warning at P3_top.vhdl(90): object \"CTRL_Jump\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682471424015 "|P3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CTRL_MemRead P3_top.vhdl(92) " "Verilog HDL or VHDL warning at P3_top.vhdl(92): object \"CTRL_MemRead\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682471424015 "|P3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Branch_Taken P3_top.vhdl(101) " "Verilog HDL or VHDL warning at P3_top.vhdl(101): object \"Branch_Taken\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682471424015 "|P3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_IN0 P3_top.vhdl(106) " "Verilog HDL or VHDL warning at P3_top.vhdl(106): object \"ALU_IN0\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682471424015 "|P3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_OVF P3_top.vhdl(110) " "Verilog HDL or VHDL warning at P3_top.vhdl(110): object \"ALU_OVF\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682471424015 "|P3_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CONST4 P3_top.vhdl(134) " "VHDL Signal Declaration warning at P3_top.vhdl(134): used explicit default value for signal \"CONST4\" because signal was never assigned a value" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 134 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1682471424015 "|P3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL_UNIT CTRL_UNIT:DUT_CTRL_UNIT " "Elaborating entity \"CTRL_UNIT\" for hierarchy \"CTRL_UNIT:DUT_CTRL_UNIT\"" {  } { { "P3_top.vhdl" "DUT_CTRL_UNIT" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424016 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegDst CTRL_UNIT.vhdl(22) " "VHDL Signal Declaration warning at CTRL_UNIT.vhdl(22): used implicit default value for signal \"RegDst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682471424017 "|P3_top|CTRL_UNIT:DUT_CTRL_UNIT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Branch CTRL_UNIT.vhdl(24) " "VHDL Signal Declaration warning at CTRL_UNIT.vhdl(24): used implicit default value for signal \"Branch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682471424017 "|P3_top|CTRL_UNIT:DUT_CTRL_UNIT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemRead CTRL_UNIT.vhdl(25) " "VHDL Signal Declaration warning at CTRL_UNIT.vhdl(25): used implicit default value for signal \"MemRead\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682471424017 "|P3_top|CTRL_UNIT:DUT_CTRL_UNIT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemToReg CTRL_UNIT.vhdl(26) " "VHDL Signal Declaration warning at CTRL_UNIT.vhdl(26): used implicit default value for signal \"MemToReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682471424017 "|P3_top|CTRL_UNIT:DUT_CTRL_UNIT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWrite CTRL_UNIT.vhdl(28) " "VHDL Signal Declaration warning at CTRL_UNIT.vhdl(28): used implicit default value for signal \"MemWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682471424017 "|P3_top|CTRL_UNIT:DUT_CTRL_UNIT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUSrc CTRL_UNIT.vhdl(29) " "VHDL Signal Declaration warning at CTRL_UNIT.vhdl(29): used implicit default value for signal \"ALUSrc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682471424017 "|P3_top|CTRL_UNIT:DUT_CTRL_UNIT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWrite CTRL_UNIT.vhdl(30) " "VHDL Signal Declaration warning at CTRL_UNIT.vhdl(30): used implicit default value for signal \"RegWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682471424017 "|P3_top|CTRL_UNIT:DUT_CTRL_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:DUT_PC " "Elaborating entity \"PC\" for hierarchy \"PC:DUT_PC\"" {  } { { "P3_top.vhdl" "DUT_PC" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ADD4 PC_ADD4:DUT_PC_ADD4 " "Elaborating entity \"PC_ADD4\" for hierarchy \"PC_ADD4:DUT_PC_ADD4\"" {  } { { "P3_top.vhdl" "DUT_PC_ADD4" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424019 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONST4 PC_ADD4.vhdl(52) " "VHDL Process Statement warning at PC_ADD4.vhdl(52): signal \"CONST4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_ADD4.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/PC_ADD4.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682471424020 "|P3_top|PC_ADD4:DUT_PC_ADD4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:DUT_MUX1_WR_MUX " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:DUT_MUX1_WR_MUX\"" {  } { { "P3_top.vhdl" "DUT_MUX1_WR_MUX" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:DUT_IMEM " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:DUT_IMEM\"" {  } { { "P3_top.vhdl" "DUT_IMEM" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMEM:DUT_IMEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\"" {  } { { "IMEM.vhd" "altsyncram_component" { Text "/home/josh/school/ece4120/final_proj/p3single/IMEM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:DUT_IMEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\"" {  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/IMEM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:DUT_IMEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IMEM.mif " "Parameter \"init_file\" = \"IMEM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424116 ""}  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/IMEM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682471424116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jvp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jvp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jvp3 " "Found entity 1: altsyncram_jvp3" {  } { { "db/altsyncram_jvp3.tdf" "" { Text "/home/josh/school/ece4120/final_proj/p3single/db/altsyncram_jvp3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471424165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471424165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jvp3 IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated " "Elaborating entity \"altsyncram_jvp3\" for hierarchy \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTERS REGISTERS:DUT_REGISTERS " "Elaborating entity \"REGISTERS\" for hierarchy \"REGISTERS:DUT_REGISTERS\"" {  } { { "P3_top.vhdl" "DUT_REGISTERS" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND2BIT REGISTERS:DUT_REGISTERS\|AND2BIT:\\GEN_INS:0:ANDX " "Elaborating entity \"AND2BIT\" for hierarchy \"REGISTERS:DUT_REGISTERS\|AND2BIT:\\GEN_INS:0:ANDX\"" {  } { { "REGISTERS.vhdl" "\\GEN_INS:0:ANDX" { Text "/home/josh/school/ece4120/final_proj/p3single/REGISTERS.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GEN_REG REGISTERS:DUT_REGISTERS\|GEN_REG:\\GEN_INS:0:REGX " "Elaborating entity \"GEN_REG\" for hierarchy \"REGISTERS:DUT_REGISTERS\|GEN_REG:\\GEN_INS:0:REGX\"" {  } { { "REGISTERS.vhdl" "\\GEN_INS:0:REGX" { Text "/home/josh/school/ece4120/final_proj/p3single/REGISTERS.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424174 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegWrite GEN_REG.vhdl(57) " "VHDL Process Statement warning at GEN_REG.vhdl(57): signal \"RegWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GEN_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/GEN_REG.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682471424174 "|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:GEN_INS:0:REGX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32 REGISTERS:DUT_REGISTERS\|MUX32:DUT_READREG1_MUX " "Elaborating entity \"MUX32\" for hierarchy \"REGISTERS:DUT_REGISTERS\|MUX32:DUT_READREG1_MUX\"" {  } { { "REGISTERS.vhdl" "DUT_READREG1_MUX" { Text "/home/josh/school/ece4120/final_proj/p3single/REGISTERS.vhdl" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER REGISTERS:DUT_REGISTERS\|DECODER:DUT_DECODER " "Elaborating entity \"DECODER\" for hierarchy \"REGISTERS:DUT_REGISTERS\|DECODER:DUT_DECODER\"" {  } { { "REGISTERS.vhdl" "DUT_DECODER" { Text "/home/josh/school/ece4120/final_proj/p3single/REGISTERS.vhdl" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424211 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel DECODER.vhdl(61) " "VHDL Process Statement warning at DECODER.vhdl(61): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DECODER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DECODER.vhdl" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682471424211 "|P3_top|REGISTERS:DUT_REGISTERS|DECODER:DUT_DECODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CTRL ALU_CTRL:DUT_ALU_CTRL " "Elaborating entity \"ALU_CTRL\" for hierarchy \"ALU_CTRL:DUT_ALU_CTRL\"" {  } { { "P3_top.vhdl" "DUT_ALU_CTRL" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424212 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_CTRL_OUT ALU_CTRL.vhdl(43) " "VHDL Process Statement warning at ALU_CTRL.vhdl(43): inferring latch(es) for signal or variable \"ALU_CTRL_OUT\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682471424213 "|P3_top|ALU_CTRL:DUT_ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CTRL_OUT\[0\] ALU_CTRL.vhdl(43) " "Inferred latch for \"ALU_CTRL_OUT\[0\]\" at ALU_CTRL.vhdl(43)" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471424213 "|P3_top|ALU_CTRL:DUT_ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CTRL_OUT\[1\] ALU_CTRL.vhdl(43) " "Inferred latch for \"ALU_CTRL_OUT\[1\]\" at ALU_CTRL.vhdl(43)" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471424213 "|P3_top|ALU_CTRL:DUT_ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CTRL_OUT\[2\] ALU_CTRL.vhdl(43) " "Inferred latch for \"ALU_CTRL_OUT\[2\]\" at ALU_CTRL.vhdl(43)" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471424213 "|P3_top|ALU_CTRL:DUT_ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CTRL_OUT\[3\] ALU_CTRL.vhdl(43) " "Inferred latch for \"ALU_CTRL_OUT\[3\]\" at ALU_CTRL.vhdl(43)" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471424213 "|P3_top|ALU_CTRL:DUT_ALU_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:DUT_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:DUT_ALU\"" {  } { { "P3_top.vhdl" "DUT_ALU" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424213 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_RESULT ALU.vhdl(63) " "VHDL Process Statement warning at ALU.vhdl(63): inferring latch(es) for signal or variable \"ALU_RESULT\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU.vhdl" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682471424214 "|P3_top|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_RESULT\[32\] ALU.vhdl(63) " "Inferred latch for \"ALU_RESULT\[32\]\" at ALU.vhdl(63)" {  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471424214 "|P3_top|ALU:DUT_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:DUT_MUX2_ALU_IN1_MUX " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:DUT_MUX2_ALU_IN1_MUX\"" {  } { { "P3_top.vhdl" "DUT_MUX2_ALU_IN1_MUX" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEX SEX:DUT_SEX " "Elaborating entity \"SEX\" for hierarchy \"SEX:DUT_SEX\"" {  } { { "P3_top.vhdl" "DUT_SEX" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:DUT_DMEM " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:DUT_DMEM\"" {  } { { "P3_top.vhdl" "DUT_DMEM" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DMEM:DUT_DMEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DMEM:DUT_DMEM\|altsyncram:altsyncram_component\"" {  } { { "DMEM.vhd" "altsyncram_component" { Text "/home/josh/school/ece4120/final_proj/p3single/DMEM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMEM:DUT_DMEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DMEM:DUT_DMEM\|altsyncram:altsyncram_component\"" {  } { { "DMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DMEM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMEM:DUT_DMEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"DMEM:DUT_DMEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682471424279 ""}  } { { "DMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DMEM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682471424279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odn3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odn3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odn3 " "Found entity 1: altsyncram_odn3" {  } { { "db/altsyncram_odn3.tdf" "" { Text "/home/josh/school/ece4120/final_proj/p3single/db/altsyncram_odn3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682471424383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471424383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_odn3 DMEM:DUT_DMEM\|altsyncram:altsyncram_component\|altsyncram_odn3:auto_generated " "Elaborating entity \"altsyncram_odn3\" for hierarchy \"DMEM:DUT_DMEM\|altsyncram:altsyncram_component\|altsyncram_odn3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SL2 SL2:DUT_SL2_BRANCH " "Elaborating entity \"SL2\" for hierarchy \"SL2:DUT_SL2_BRANCH\"" {  } { { "P3_top.vhdl" "DUT_SL2_BRANCH" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:DUT_BRANCH_ADDR " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:DUT_BRANCH_ADDR\"" {  } { { "P3_top.vhdl" "DUT_BRANCH_ADDR" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471424387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:DUT_ALU\|ALU_RESULT\[32\] " "LATCH primitive \"ALU:DUT_ALU\|ALU_RESULT\[32\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU.vhdl" 63 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682471425106 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUTPUT\[0\] GND " "Pin \"PC_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|PC_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUTPUT\[1\] GND " "Pin \"PC_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|PC_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[0\] GND " "Pin \"Reg1Data_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[1\] GND " "Pin \"Reg1Data_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[2\] GND " "Pin \"Reg1Data_OUTPUT\[2\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[3\] GND " "Pin \"Reg1Data_OUTPUT\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[4\] GND " "Pin \"Reg1Data_OUTPUT\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[5\] GND " "Pin \"Reg1Data_OUTPUT\[5\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[6\] GND " "Pin \"Reg1Data_OUTPUT\[6\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[7\] GND " "Pin \"Reg1Data_OUTPUT\[7\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[8\] GND " "Pin \"Reg1Data_OUTPUT\[8\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[9\] GND " "Pin \"Reg1Data_OUTPUT\[9\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[10\] GND " "Pin \"Reg1Data_OUTPUT\[10\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[11\] GND " "Pin \"Reg1Data_OUTPUT\[11\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[12\] GND " "Pin \"Reg1Data_OUTPUT\[12\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[13\] GND " "Pin \"Reg1Data_OUTPUT\[13\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[14\] GND " "Pin \"Reg1Data_OUTPUT\[14\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[15\] GND " "Pin \"Reg1Data_OUTPUT\[15\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[16\] GND " "Pin \"Reg1Data_OUTPUT\[16\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[17\] GND " "Pin \"Reg1Data_OUTPUT\[17\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[18\] GND " "Pin \"Reg1Data_OUTPUT\[18\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[19\] GND " "Pin \"Reg1Data_OUTPUT\[19\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[20\] GND " "Pin \"Reg1Data_OUTPUT\[20\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[21\] GND " "Pin \"Reg1Data_OUTPUT\[21\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[22\] GND " "Pin \"Reg1Data_OUTPUT\[22\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[23\] GND " "Pin \"Reg1Data_OUTPUT\[23\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[24\] GND " "Pin \"Reg1Data_OUTPUT\[24\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[25\] GND " "Pin \"Reg1Data_OUTPUT\[25\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[26\] GND " "Pin \"Reg1Data_OUTPUT\[26\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[27\] GND " "Pin \"Reg1Data_OUTPUT\[27\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[28\] GND " "Pin \"Reg1Data_OUTPUT\[28\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[29\] GND " "Pin \"Reg1Data_OUTPUT\[29\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[30\] GND " "Pin \"Reg1Data_OUTPUT\[30\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[31\] GND " "Pin \"Reg1Data_OUTPUT\[31\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg1Data_OUTPUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[0\] GND " "Pin \"Reg2Data_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[1\] GND " "Pin \"Reg2Data_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[2\] GND " "Pin \"Reg2Data_OUTPUT\[2\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[3\] GND " "Pin \"Reg2Data_OUTPUT\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[4\] GND " "Pin \"Reg2Data_OUTPUT\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[5\] GND " "Pin \"Reg2Data_OUTPUT\[5\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[6\] GND " "Pin \"Reg2Data_OUTPUT\[6\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[7\] GND " "Pin \"Reg2Data_OUTPUT\[7\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[8\] GND " "Pin \"Reg2Data_OUTPUT\[8\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[9\] GND " "Pin \"Reg2Data_OUTPUT\[9\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[10\] GND " "Pin \"Reg2Data_OUTPUT\[10\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[11\] GND " "Pin \"Reg2Data_OUTPUT\[11\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[12\] GND " "Pin \"Reg2Data_OUTPUT\[12\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[13\] GND " "Pin \"Reg2Data_OUTPUT\[13\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[14\] GND " "Pin \"Reg2Data_OUTPUT\[14\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[15\] GND " "Pin \"Reg2Data_OUTPUT\[15\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[16\] GND " "Pin \"Reg2Data_OUTPUT\[16\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[17\] GND " "Pin \"Reg2Data_OUTPUT\[17\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[18\] GND " "Pin \"Reg2Data_OUTPUT\[18\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[19\] GND " "Pin \"Reg2Data_OUTPUT\[19\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[20\] GND " "Pin \"Reg2Data_OUTPUT\[20\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[21\] GND " "Pin \"Reg2Data_OUTPUT\[21\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[22\] GND " "Pin \"Reg2Data_OUTPUT\[22\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[23\] GND " "Pin \"Reg2Data_OUTPUT\[23\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[24\] GND " "Pin \"Reg2Data_OUTPUT\[24\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[25\] GND " "Pin \"Reg2Data_OUTPUT\[25\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[26\] GND " "Pin \"Reg2Data_OUTPUT\[26\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[27\] GND " "Pin \"Reg2Data_OUTPUT\[27\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[28\] GND " "Pin \"Reg2Data_OUTPUT\[28\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[29\] GND " "Pin \"Reg2Data_OUTPUT\[29\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[30\] GND " "Pin \"Reg2Data_OUTPUT\[30\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[31\] GND " "Pin \"Reg2Data_OUTPUT\[31\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|Reg2Data_OUTPUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[0\] GND " "Pin \"WriteData_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[1\] GND " "Pin \"WriteData_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[2\] GND " "Pin \"WriteData_OUTPUT\[2\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[3\] GND " "Pin \"WriteData_OUTPUT\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[4\] GND " "Pin \"WriteData_OUTPUT\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[5\] GND " "Pin \"WriteData_OUTPUT\[5\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[6\] GND " "Pin \"WriteData_OUTPUT\[6\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[7\] GND " "Pin \"WriteData_OUTPUT\[7\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[8\] GND " "Pin \"WriteData_OUTPUT\[8\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[9\] GND " "Pin \"WriteData_OUTPUT\[9\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[10\] GND " "Pin \"WriteData_OUTPUT\[10\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[11\] GND " "Pin \"WriteData_OUTPUT\[11\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[12\] GND " "Pin \"WriteData_OUTPUT\[12\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[13\] GND " "Pin \"WriteData_OUTPUT\[13\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[14\] GND " "Pin \"WriteData_OUTPUT\[14\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[15\] GND " "Pin \"WriteData_OUTPUT\[15\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[16\] GND " "Pin \"WriteData_OUTPUT\[16\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[17\] GND " "Pin \"WriteData_OUTPUT\[17\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[18\] GND " "Pin \"WriteData_OUTPUT\[18\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[19\] GND " "Pin \"WriteData_OUTPUT\[19\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[20\] GND " "Pin \"WriteData_OUTPUT\[20\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[21\] GND " "Pin \"WriteData_OUTPUT\[21\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[22\] GND " "Pin \"WriteData_OUTPUT\[22\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[23\] GND " "Pin \"WriteData_OUTPUT\[23\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[24\] GND " "Pin \"WriteData_OUTPUT\[24\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[25\] GND " "Pin \"WriteData_OUTPUT\[25\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[26\] GND " "Pin \"WriteData_OUTPUT\[26\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[27\] GND " "Pin \"WriteData_OUTPUT\[27\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[28\] GND " "Pin \"WriteData_OUTPUT\[28\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[29\] GND " "Pin \"WriteData_OUTPUT\[29\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[30\] GND " "Pin \"WriteData_OUTPUT\[30\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[31\] GND " "Pin \"WriteData_OUTPUT\[31\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteData_OUTPUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[0\] GND " "Pin \"DMEM_ADDR_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_ADDR_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[1\] GND " "Pin \"DMEM_ADDR_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_ADDR_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[2\] GND " "Pin \"DMEM_ADDR_OUTPUT\[2\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_ADDR_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[3\] GND " "Pin \"DMEM_ADDR_OUTPUT\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_ADDR_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[4\] GND " "Pin \"DMEM_ADDR_OUTPUT\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_ADDR_OUTPUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[5\] GND " "Pin \"DMEM_ADDR_OUTPUT\[5\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_ADDR_OUTPUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[6\] GND " "Pin \"DMEM_ADDR_OUTPUT\[6\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_ADDR_OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[7\] GND " "Pin \"DMEM_ADDR_OUTPUT\[7\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_ADDR_OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[0\] GND " "Pin \"DMEM_Write_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[1\] GND " "Pin \"DMEM_Write_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[2\] GND " "Pin \"DMEM_Write_OUTPUT\[2\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[3\] GND " "Pin \"DMEM_Write_OUTPUT\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[4\] GND " "Pin \"DMEM_Write_OUTPUT\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[5\] GND " "Pin \"DMEM_Write_OUTPUT\[5\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[6\] GND " "Pin \"DMEM_Write_OUTPUT\[6\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[7\] GND " "Pin \"DMEM_Write_OUTPUT\[7\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[8\] GND " "Pin \"DMEM_Write_OUTPUT\[8\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[9\] GND " "Pin \"DMEM_Write_OUTPUT\[9\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[10\] GND " "Pin \"DMEM_Write_OUTPUT\[10\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[11\] GND " "Pin \"DMEM_Write_OUTPUT\[11\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[12\] GND " "Pin \"DMEM_Write_OUTPUT\[12\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[13\] GND " "Pin \"DMEM_Write_OUTPUT\[13\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[14\] GND " "Pin \"DMEM_Write_OUTPUT\[14\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[15\] GND " "Pin \"DMEM_Write_OUTPUT\[15\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[16\] GND " "Pin \"DMEM_Write_OUTPUT\[16\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[17\] GND " "Pin \"DMEM_Write_OUTPUT\[17\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[18\] GND " "Pin \"DMEM_Write_OUTPUT\[18\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[19\] GND " "Pin \"DMEM_Write_OUTPUT\[19\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[20\] GND " "Pin \"DMEM_Write_OUTPUT\[20\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[21\] GND " "Pin \"DMEM_Write_OUTPUT\[21\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[22\] GND " "Pin \"DMEM_Write_OUTPUT\[22\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[23\] GND " "Pin \"DMEM_Write_OUTPUT\[23\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[24\] GND " "Pin \"DMEM_Write_OUTPUT\[24\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[25\] GND " "Pin \"DMEM_Write_OUTPUT\[25\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[26\] GND " "Pin \"DMEM_Write_OUTPUT\[26\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[27\] GND " "Pin \"DMEM_Write_OUTPUT\[27\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[28\] GND " "Pin \"DMEM_Write_OUTPUT\[28\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[29\] GND " "Pin \"DMEM_Write_OUTPUT\[29\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[30\] GND " "Pin \"DMEM_Write_OUTPUT\[30\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[31\] GND " "Pin \"DMEM_Write_OUTPUT\[31\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|DMEM_Write_OUTPUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[0\] GND " "Pin \"ALU_RESULT_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[1\] GND " "Pin \"ALU_RESULT_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[2\] GND " "Pin \"ALU_RESULT_OUTPUT\[2\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[3\] GND " "Pin \"ALU_RESULT_OUTPUT\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[4\] GND " "Pin \"ALU_RESULT_OUTPUT\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[5\] GND " "Pin \"ALU_RESULT_OUTPUT\[5\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[6\] GND " "Pin \"ALU_RESULT_OUTPUT\[6\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[7\] GND " "Pin \"ALU_RESULT_OUTPUT\[7\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[8\] GND " "Pin \"ALU_RESULT_OUTPUT\[8\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[9\] GND " "Pin \"ALU_RESULT_OUTPUT\[9\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[10\] GND " "Pin \"ALU_RESULT_OUTPUT\[10\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[11\] GND " "Pin \"ALU_RESULT_OUTPUT\[11\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[12\] GND " "Pin \"ALU_RESULT_OUTPUT\[12\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[13\] GND " "Pin \"ALU_RESULT_OUTPUT\[13\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[14\] GND " "Pin \"ALU_RESULT_OUTPUT\[14\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[15\] GND " "Pin \"ALU_RESULT_OUTPUT\[15\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[16\] GND " "Pin \"ALU_RESULT_OUTPUT\[16\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[17\] GND " "Pin \"ALU_RESULT_OUTPUT\[17\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[18\] GND " "Pin \"ALU_RESULT_OUTPUT\[18\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[19\] GND " "Pin \"ALU_RESULT_OUTPUT\[19\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[20\] GND " "Pin \"ALU_RESULT_OUTPUT\[20\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[21\] GND " "Pin \"ALU_RESULT_OUTPUT\[21\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[22\] GND " "Pin \"ALU_RESULT_OUTPUT\[22\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[23\] GND " "Pin \"ALU_RESULT_OUTPUT\[23\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[24\] GND " "Pin \"ALU_RESULT_OUTPUT\[24\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[25\] GND " "Pin \"ALU_RESULT_OUTPUT\[25\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[26\] GND " "Pin \"ALU_RESULT_OUTPUT\[26\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[27\] GND " "Pin \"ALU_RESULT_OUTPUT\[27\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[28\] GND " "Pin \"ALU_RESULT_OUTPUT\[28\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[29\] GND " "Pin \"ALU_RESULT_OUTPUT\[29\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[30\] GND " "Pin \"ALU_RESULT_OUTPUT\[30\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[31\] GND " "Pin \"ALU_RESULT_OUTPUT\[31\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_RESULT_OUTPUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WR_EN_OUTPUT GND " "Pin \"WR_EN_OUTPUT\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WR_EN_OUTPUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "BRANCH_OUTPUT GND " "Pin \"BRANCH_OUTPUT\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|BRANCH_OUTPUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "BRANCH_TAKEN_OUTPUT GND " "Pin \"BRANCH_TAKEN_OUTPUT\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|BRANCH_TAKEN_OUTPUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "SL2_OUTPUT\[0\] GND " "Pin \"SL2_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|SL2_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SL2_OUTPUT\[1\] GND " "Pin \"SL2_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|SL2_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_SRC_OUTPUT GND " "Pin \"ALU_SRC_OUTPUT\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|ALU_SRC_OUTPUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegWrite_OUTPUT GND " "Pin \"RegWrite_OUTPUT\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|RegWrite_OUTPUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite_OUTPUT GND " "Pin \"MemWrite_OUTPUT\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|MemWrite_OUTPUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteRegDst_OUTPUT\[0\] GND " "Pin \"WriteRegDst_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteRegDst_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteRegDst_OUTPUT\[1\] GND " "Pin \"WriteRegDst_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteRegDst_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteRegDst_OUTPUT\[2\] GND " "Pin \"WriteRegDst_OUTPUT\[2\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteRegDst_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteRegDst_OUTPUT\[3\] GND " "Pin \"WriteRegDst_OUTPUT\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteRegDst_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteRegDst_OUTPUT\[4\] GND " "Pin \"WriteRegDst_OUTPUT\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682471425883 "|P3_top|WriteRegDst_OUTPUT[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682471425883 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "DMEM:DUT_DMEM\|altsyncram:altsyncram_component\|altsyncram_odn3:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"DMEM:DUT_DMEM\|altsyncram:altsyncram_component\|altsyncram_odn3:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_odn3.tdf" "" { Text "/home/josh/school/ece4120/final_proj/p3single/db/altsyncram_odn3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DMEM.vhd" 62 0 0 } } { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 323 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471425900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682471426183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682471426183 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682471426240 "|P3_top|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682471426240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "406 " "Implemented 406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682471426240 ""} { "Info" "ICUT_CUT_TM_OPINS" "309 " "Implemented 309 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682471426240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682471426240 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682471426240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682471426240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 208 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 208 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682471426254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 20:10:26 2023 " "Processing ended: Tue Apr 25 20:10:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682471426254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682471426254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682471426254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682471426254 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682471427146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682471427146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 20:10:26 2023 " "Processing started: Tue Apr 25 20:10:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682471427146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682471427146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off P3_top -c P3_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off P3_top -c P3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682471427147 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682471427194 ""}
{ "Info" "0" "" "Project  = P3_top" {  } {  } 0 0 "Project  = P3_top" 0 0 "Fitter" 0 0 1682471427195 ""}
{ "Info" "0" "" "Revision = P3_top" {  } {  } 0 0 "Revision = P3_top" 0 0 "Fitter" 0 0 1682471427195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682471427326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682471427326 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "P3_top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"P3_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682471427333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682471427393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682471427393 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\|ram_block1a0 " "Atom \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1682471427482 "|P3_top|IMEM:DUT_IMEM|altsyncram:altsyncram_component|altsyncram_jvp3:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1682471427482 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682471427641 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682471427645 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682471427713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682471427713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682471427713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682471427713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682471427713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682471427713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682471427713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682471427713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682471427713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682471427713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682471427713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682471427713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682471427713 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682471427713 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3single/" { { 0 { 0 ""} 0 1494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682471427717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3single/" { { 0 { 0 ""} 0 1496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682471427717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3single/" { { 0 { 0 ""} 0 1498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682471427717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3single/" { { 0 { 0 ""} 0 1500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682471427717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3single/" { { 0 { 0 ""} 0 1502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682471427717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3single/" { { 0 { 0 ""} 0 1504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682471427717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3single/" { { 0 { 0 ""} 0 1506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682471427717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3single/" { { 0 { 0 ""} 0 1508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682471427717 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682471427717 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682471427717 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682471427717 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682471427717 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682471427717 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682471427720 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1682471427812 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "311 311 " "No exact pin location assignment(s) for 311 pins of 311 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1682471428128 ""}
{ "Info" "ISTA_SDC_FOUND" "P3_top.sdc " "Reading SDC File: 'P3_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682471429279 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682471429284 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1682471429284 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1682471429284 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682471429284 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682471429284 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000          CLK " "   4.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682471429284 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1682471429284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682471429310 ""}  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3single/" { { 0 { 0 ""} 0 1490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682471429310 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682471430037 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682471430037 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682471430038 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682471430039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682471430041 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682471430042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682471430042 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682471430043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682471430063 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682471430063 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682471430063 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "310 unused 2.5V 1 309 0 " "Number of I/O pins in group: 310 (unused VREF, 2.5V VCCIO, 1 input, 309 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1682471430095 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1682471430095 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682471430095 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682471430105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682471430105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682471430105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682471430105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682471430105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682471430105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682471430105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682471430105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682471430105 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1682471430105 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682471430105 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682471430465 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682471430468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682471432773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682471432841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682471432874 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682471457829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682471457829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682471459062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y33 X78_Y43 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43" {  } { { "loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3single/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43"} { { 12 { 0 ""} 67 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682471460858 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682471460858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682471461129 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1682471461129 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682471461129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682471461131 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682471461343 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682471461354 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682471462049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682471462049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682471463393 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682471464670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/josh/school/ece4120/final_proj/p3single/output_files/P3_top.fit.smsg " "Generated suppressed messages file /home/josh/school/ece4120/final_proj/p3single/output_files/P3_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682471465093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1106 " "Peak virtual memory: 1106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682471465489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 20:11:05 2023 " "Processing ended: Tue Apr 25 20:11:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682471465489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682471465489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682471465489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682471465489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682471466416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682471466417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 20:11:06 2023 " "Processing started: Tue Apr 25 20:11:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682471466417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682471466417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off P3_top -c P3_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off P3_top -c P3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682471466417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682471466638 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682471468225 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682471468320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682471469232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 20:11:09 2023 " "Processing ended: Tue Apr 25 20:11:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682471469232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682471469232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682471469232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682471469232 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682471469368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682471470021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682471470021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 20:11:09 2023 " "Processing started: Tue Apr 25 20:11:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682471470021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682471470021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta P3_top -c P3_top " "Command: quartus_sta P3_top -c P3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682471470021 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682471470079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682471470256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682471470256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682471470305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682471470305 ""}
{ "Info" "ISTA_SDC_FOUND" "P3_top.sdc " "Reading SDC File: 'P3_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682471470583 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682471470587 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1682471470587 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682471470588 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682471470595 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1682471470597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.987 " "Worst-case setup slack is 0.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471470598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471470598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.987               0.000 CLK  " "    0.987               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471470598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682471470598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471470599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471470599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 CLK  " "    0.400               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471470599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682471470599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682471470600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682471470601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471470601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471470601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 CLK  " "    0.000               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471470601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682471470601 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682471470604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682471470630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682471471831 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682471471938 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1682471471938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.308 " "Worst-case setup slack is 1.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471471945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471471945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.308               0.000 CLK  " "    1.308               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471471945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682471471945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.369 " "Worst-case hold slack is 0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471471947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471471947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 CLK  " "    0.369               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471471947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682471471947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682471471948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682471471949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471471950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471471950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 CLK  " "    0.000               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471471950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682471471950 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682471471956 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682471472201 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1682471472201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.740 " "Worst-case setup slack is 2.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471472202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471472202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.740               0.000 CLK  " "    2.740               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471472202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682471472202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471472203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471472203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 CLK  " "    0.158               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471472203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682471472203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682471472204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682471472205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471472205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471472205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 CLK  " "    0.000               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682471472205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682471472205 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682471473922 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682471473924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682471473991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 20:11:13 2023 " "Processing ended: Tue Apr 25 20:11:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682471473991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682471473991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682471473991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682471473991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1682471474965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682471474965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 20:11:14 2023 " "Processing started: Tue Apr 25 20:11:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682471474965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682471474965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off P3_top -c P3_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off P3_top -c P3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682471474965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1682471475269 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P3_top.vho /home/josh/school/ece4120/final_proj/p3single/simulation/modelsim/ simulation " "Generated file P3_top.vho in folder \"/home/josh/school/ece4120/final_proj/p3single/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682471475390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "615 " "Peak virtual memory: 615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682471475418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 20:11:15 2023 " "Processing ended: Tue Apr 25 20:11:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682471475418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682471475418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682471475418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682471475418 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 224 s " "Quartus Prime Full Compilation was successful. 0 errors, 224 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682471475619 ""}
