# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/instructions_core_1.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/alu_core_1.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/clock_div_prec.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/computer_core_1.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/cpu_core_1.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rom_128x8_sync_core_1.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rw_96x8_sync_core_1.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/new/stack.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/new/uart_rx.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/new/uart_tx.vhd" \
"../../../../CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd" \

# Do not sort compile order
nosort
