// testing mismatch of pin width passed; wir a, b declared as 10:0 instead of 9:0
module test;

  // driver
  wire clk;
  wire [9:0] a;
  wire [9:0]  b;

  evl_clock(clk);
  lfsr10 r_a(a, clk);
  lfsr10 r_b(b, clk);

  wire zz;
  evl_zero(zz);

  evl_output test_out(a, b);

endmodule

module lfsr10(output [9:0] r, input clk);

  wire [9:0] s;
  wire nx, x;

  assign r = s;
  
  evl_dff(s[0], x, clk);
  evl_dff(s[1], s[0], clk);
  evl_dff(s[2], s[1], clk);
  evl_dff(s[3], s[2], clk);
  evl_dff(s[4], s[3], clk);
  evl_dff(s[5], s[4], clk);
  evl_dff(s[6], s[5], clk);
  evl_dff(s[7], s[6], clk);
  evl_dff(s[8], s[7], clk);
  evl_dff(s[9], s[8], clk);
  
  xor(nx, s[9], s[6]);
  not(x, nx);
  
endmodule


