$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 1 # x $end
  $var wire 1 $ y $end
  $var wire 1 % z $end
  $var wire 1 & f $end
  $scope module simple_circuit $end
   $var wire 1 # x $end
   $var wire 1 $ y $end
   $var wire 1 % z $end
   $var wire 1 & f $end
   $var wire 1 ' xbar $end
   $var wire 1 ( ybar $end
   $var wire 1 ) zbar $end
   $var wire 1 * pos_1 $end
   $var wire 1 + pos_2 $end
   $var wire 1 , pos_3 $end
   $var wire 1 - pos_4 $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
1&
1'
1(
1)
1*
0+
0,
0-
#1
1%
0&
0)
0*
#2
1$
0%
1&
0(
1)
1+
#3
1%
0&
0)
0+
#4
1#
0$
0%
1&
0'
1(
1)
1,
#5
1%
0&
0)
0,
#6
1$
0%
1&
0(
1)
1-
#7
1%
0&
0)
0-
#10
