[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu0 cpu1 cpu2 cpu3 cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 tol2bus voltage_domain workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
m5ops_base=0
mem_mode=timing
mem_ranges=0:536870912
memories=system.mem_ctrls
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload
system_port=system.membus.cpu_side_ports[0]

[system.clk_domain]
type=SrcClockDomain
clock=2500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu0]
type=BaseMinorCPU
children=branchPred dcache decoder executeFuncUnits icache interrupts isa mmu power_state tracer workload
branchPred=system.cpu0.branchPred
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
decodeCycleInput=true
decodeInputBufferSize=3
decodeInputWidth=2
decodeToExecuteForwardDelay=1
decoder=system.cpu0.decoder
do_checkpoint_insts=true
do_statistics_insts=true
enableIdling=true
eventq_index=0
executeAllowEarlyMemoryIssue=true
executeBranchDelay=1
executeCommitLimit=2
executeCycleInput=true
executeFuncUnits=system.cpu0.executeFuncUnits
executeInputBufferSize=7
executeInputWidth=2
executeIssueLimit=2
executeLSQMaxStoreBufferStoresPerCycle=2
executeLSQRequestsQueueSize=1
executeLSQStoreBufferSize=5
executeLSQTransfersQueueSize=2
executeMaxAccessesInMemory=2
executeMemoryCommitLimit=1
executeMemoryIssueLimit=1
executeMemoryWidth=0
executeSetTraceTimeOnCommit=true
executeSetTraceTimeOnIssue=false
fetch1FetchLimit=1
fetch1LineSnapWidth=0
fetch1LineWidth=0
fetch1ToFetch2BackwardDelay=1
fetch1ToFetch2ForwardDelay=1
fetch2CycleInput=true
fetch2InputBufferSize=2
fetch2ToDecodeForwardDelay=1
function_trace=false
function_trace_start=0
interrupts=system.cpu0.interrupts
isa=system.cpu0.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu0.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu0.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
threadPolicy=RoundRobin
tracer=system.cpu0.tracer
workload=system.cpu0.workload
dcache_port=system.cpu0.dcache.cpu_side
icache_port=system.cpu0.icache.cpu_side

[system.cpu0.branchPred]
type=TournamentBP
children=btb indirectBranchPred ras
btb=system.cpu0.branchPred.btb
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.cpu0.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
ras=system.cpu0.branchPred.ras
requiresBTBHit=false

[system.cpu0.branchPred.btb]
type=SimpleBTB
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
instShiftAmt=2
numEntries=4096
numThreads=1
power_model=
power_state=system.cpu0.branchPred.btb.power_state
tagBits=16

[system.cpu0.branchPred.btb.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1
speculativePathLength=256

[system.cpu0.branchPred.ras]
type=ReturnAddrStack
eventq_index=0
numEntries=16
numThreads=1

[system.cpu0.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=4
partitioning_manager=Null
power_model=
power_state=system.cpu0.dcache.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu0.dcache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu0.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu0.dcache_port
mem_side=system.tol2bus.cpu_side_ports[1]

[system.cpu0.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu0.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu0.dcache.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=system.cpu0.dcache.tags.power_state
replacement_policy=system.cpu0.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu0.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.cpu0.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.decoder]
type=ArmDecoder
dvm_enabled=false
eventq_index=0
isa=system.cpu0.isa

[system.cpu0.executeFuncUnits]
type=MinorFUPool
children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
eventq_index=0
funcUnits=system.cpu0.executeFuncUnits.funcUnits0 system.cpu0.executeFuncUnits.funcUnits1 system.cpu0.executeFuncUnits.funcUnits2 system.cpu0.executeFuncUnits.funcUnits3 system.cpu0.executeFuncUnits.funcUnits4 system.cpu0.executeFuncUnits.funcUnits5 system.cpu0.executeFuncUnits.funcUnits6 system.cpu0.executeFuncUnits.funcUnits7

[system.cpu0.executeFuncUnits.funcUnits0]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu0.executeFuncUnits.funcUnits0.opClasses
opLat=3
timings=system.cpu0.executeFuncUnits.funcUnits0.timings

[system.cpu0.executeFuncUnits.funcUnits0.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits0.opClasses.opClasses

[system.cpu0.executeFuncUnits.funcUnits0.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu0.executeFuncUnits.funcUnits0.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu0.executeFuncUnits.funcUnits1.opClasses
opLat=3
timings=system.cpu0.executeFuncUnits.funcUnits1.timings

[system.cpu0.executeFuncUnits.funcUnits1.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits1.opClasses.opClasses

[system.cpu0.executeFuncUnits.funcUnits1.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu0.executeFuncUnits.funcUnits1.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu0.executeFuncUnits.funcUnits2.opClasses
opLat=3
timings=system.cpu0.executeFuncUnits.funcUnits2.timings

[system.cpu0.executeFuncUnits.funcUnits2.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits2.opClasses.opClasses

[system.cpu0.executeFuncUnits.funcUnits2.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntMult

[system.cpu0.executeFuncUnits.funcUnits2.timings]
type=MinorFUTiming
children=opClasses
description=Mul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings.opClasses
srcRegsRelativeLats=0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits3]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=9
opClasses=system.cpu0.executeFuncUnits.funcUnits3.opClasses
opLat=9
timings=

[system.cpu0.executeFuncUnits.funcUnits3.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits3.opClasses.opClasses

[system.cpu0.executeFuncUnits.funcUnits3.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntDiv

[system.cpu0.executeFuncUnits.funcUnits4]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu0.executeFuncUnits.funcUnits4.opClasses
opLat=6
timings=system.cpu0.executeFuncUnits.funcUnits4.timings

[system.cpu0.executeFuncUnits.funcUnits4.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41 opClasses42 opClasses43 opClasses44 opClasses45 opClasses46 opClasses47 opClasses48 opClasses49 opClasses50
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses27 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses28 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses29 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses30 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses31 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses32 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses33 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses34 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses35 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses36 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses37 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses38 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses39 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses40 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses41 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses42 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses43 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses44 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses45 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses46 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses47 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses48 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses49 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses50

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=FloatAdd

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=FloatCmp

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatCvt

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMisc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=FloatMult

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=FloatMultAcc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=FloatDiv

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=FloatSqrt

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdAdd

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdAddAcc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdAlu

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdCmp

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdCvt

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdMisc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdMult

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses15]
type=MinorOpClass
eventq_index=0
opClass=SimdMultAcc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses16]
type=MinorOpClass
eventq_index=0
opClass=SimdMatMultAcc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses17]
type=MinorOpClass
eventq_index=0
opClass=SimdShift

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses18]
type=MinorOpClass
eventq_index=0
opClass=SimdShiftAcc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses19]
type=MinorOpClass
eventq_index=0
opClass=SimdDiv

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses20]
type=MinorOpClass
eventq_index=0
opClass=SimdSqrt

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses21]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAdd

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses22]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAlu

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses23]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCmp

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses24]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses25]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatDiv

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses26]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMisc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses27]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMult

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses28]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMultAcc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses29]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMatMultAcc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses30]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatSqrt

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses31]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAdd

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses32]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAlu

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses33]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceCmp

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses34]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceAdd

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses35]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceCmp

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses36]
type=MinorOpClass
eventq_index=0
opClass=SimdAes

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses37]
type=MinorOpClass
eventq_index=0
opClass=SimdAesMix

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses38]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses39]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash2

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses40]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses41]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash2

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses42]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma2

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses43]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma3

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses44]
type=MinorOpClass
eventq_index=0
opClass=Matrix

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses45]
type=MinorOpClass
eventq_index=0
opClass=MatrixMov

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses46]
type=MinorOpClass
eventq_index=0
opClass=MatrixOP

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses47]
type=MinorOpClass
eventq_index=0
opClass=SimdExt

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses48]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatExt

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses49]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses50]
type=MinorOpClass
eventq_index=0
opClass=SimdConfig

[system.cpu0.executeFuncUnits.funcUnits4.timings]
type=MinorFUTiming
children=opClasses
description=FloatSimd
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits5]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu0.executeFuncUnits.funcUnits5.opClasses
opLat=3
timings=system.cpu0.executeFuncUnits.funcUnits5.timings

[system.cpu0.executeFuncUnits.funcUnits5.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses

[system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=SimdPredAlu

[system.cpu0.executeFuncUnits.funcUnits5.timings]
type=MinorFUTiming
children=opClasses
description=Pred
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits5.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu0.executeFuncUnits.funcUnits5.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits6]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu0.executeFuncUnits.funcUnits6.opClasses
opLat=1
timings=system.cpu0.executeFuncUnits.funcUnits6.timings

[system.cpu0.executeFuncUnits.funcUnits6.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses00 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses01 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses02 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses03 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses04 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses05 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses06 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses07 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses08 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses09 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses10 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses11 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses12 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses13 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses14

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=MemRead

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=MemWrite

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatMemRead

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMemWrite

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideLoad

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideStore

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideMaskLoad

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideMaskStore

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdStridedLoad

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdStridedStore

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdIndexedLoad

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdIndexedStore

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideFaultOnlyFirstLoad

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdWholeRegisterLoad

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdWholeRegisterStore

[system.cpu0.executeFuncUnits.funcUnits6.timings]
type=MinorFUTiming
children=opClasses
description=Mem
eventq_index=0
extraAssumedLat=2
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits6.timings.opClasses
srcRegsRelativeLats=1
suppress=false

[system.cpu0.executeFuncUnits.funcUnits6.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits7]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu0.executeFuncUnits.funcUnits7.opClasses
opLat=1
timings=

[system.cpu0.executeFuncUnits.funcUnits7.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits7.opClasses.opClasses0 system.cpu0.executeFuncUnits.funcUnits7.opClasses.opClasses1

[system.cpu0.executeFuncUnits.funcUnits7.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=IprAccess

[system.cpu0.executeFuncUnits.funcUnits7.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=InstPrefetch

[system.cpu0.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
partitioning_manager=Null
power_model=
power_state=system.cpu0.icache.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu0.icache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu0.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu0.icache_port
mem_side=system.tol2bus.cpu_side_ports[0]

[system.cpu0.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu0.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu0.icache.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=system.cpu0.icache.tags.power_state
replacement_policy=system.cpu0.icache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu0.icache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.cpu0.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu0.isa]
type=ArmISA
children=release_se
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65552
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
mpamidr_el1=3746995439730032896
pmu=Null
release_se=system.cpu0.isa.release_se
sme_vl_se=1
sve_vl_se=1
system=system

[system.cpu0.isa.release_se]
type=ArmRelease
eventq_index=0
extensions=FEAT_AES FEAT_PMULL FEAT_SHA1 FEAT_SHA256 FEAT_CRC32 FEAT_LSE FEAT_RDM FEAT_F32MM FEAT_F64MM FEAT_SVE FEAT_I8MM FEAT_DOTPROD FEAT_FCMA FEAT_JSCVT FEAT_PAuth FEAT_FLAGM FEAT_FLAGM2 FEAT_SME TME

[system.cpu0.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.cpu0.mmu.dtb
dtb_walker=system.cpu0.mmu.dtb_walker
eventq_index=0
itb=system.cpu0.mmu.itb
itb_walker=system.cpu0.mmu.itb_walker
release_se=system.cpu0.isa.release_se
stage2_dtb=system.cpu0.mmu.stage2_dtb
stage2_dtb_walker=system.cpu0.mmu.stage2_dtb_walker
stage2_itb=system.cpu0.mmu.stage2_itb
stage2_itb_walker=system.cpu0.mmu.stage2_itb_walker
sys=system

[system.cpu0.mmu.dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=false
next_level=system.cpu0.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu0.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu0.mmu.dtb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[3]

[system.cpu0.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.mmu.itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=false
next_level=system.cpu0.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu0.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu0.mmu.itb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[2]

[system.cpu0.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.mmu.l2_shared]
type=ArmTLB
entry_type=unified
eventq_index=0
is_stage2=false
next_level=Null
partial_levels=L2
size=1280
sys=system

[system.cpu0.mmu.stage2_dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu0.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu0.mmu.stage2_dtb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[5]

[system.cpu0.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.mmu.stage2_itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu0.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu0.mmu.stage2_itb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[4]

[system.cpu0.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu0.tracer]
type=ExeTracer
children=disassembler
disassembler=system.cpu0.tracer.disassembler
eventq_index=0

[system.cpu0.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[system.cpu0.workload]
type=Process
cmd=tests/test-progs/transformer_pim/bin/arm/linux/transformer_pim
cwd=/RAID2/LAB/css/cssRA01/gem5_arm
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=tests/test-progs/transformer_pim/bin/arm/linux/transformer_pim
gid=10041
input=cin
kvmInSE=false
maxStackSize=134217728
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu1]
type=BaseMinorCPU
children=branchPred dcache decoder executeFuncUnits icache interrupts isa mmu power_state tracer
branchPred=system.cpu1.branchPred
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=1
decodeCycleInput=true
decodeInputBufferSize=3
decodeInputWidth=2
decodeToExecuteForwardDelay=1
decoder=system.cpu1.decoder
do_checkpoint_insts=true
do_statistics_insts=true
enableIdling=true
eventq_index=0
executeAllowEarlyMemoryIssue=true
executeBranchDelay=1
executeCommitLimit=2
executeCycleInput=true
executeFuncUnits=system.cpu1.executeFuncUnits
executeInputBufferSize=7
executeInputWidth=2
executeIssueLimit=2
executeLSQMaxStoreBufferStoresPerCycle=2
executeLSQRequestsQueueSize=1
executeLSQStoreBufferSize=5
executeLSQTransfersQueueSize=2
executeMaxAccessesInMemory=2
executeMemoryCommitLimit=1
executeMemoryIssueLimit=1
executeMemoryWidth=0
executeSetTraceTimeOnCommit=true
executeSetTraceTimeOnIssue=false
fetch1FetchLimit=1
fetch1LineSnapWidth=0
fetch1LineWidth=0
fetch1ToFetch2BackwardDelay=1
fetch1ToFetch2ForwardDelay=1
fetch2CycleInput=true
fetch2InputBufferSize=2
fetch2ToDecodeForwardDelay=1
function_trace=false
function_trace_start=0
interrupts=system.cpu1.interrupts
isa=system.cpu1.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu1.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu1.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
threadPolicy=RoundRobin
tracer=system.cpu1.tracer
workload=system.cpu0.workload
dcache_port=system.cpu1.dcache.cpu_side
icache_port=system.cpu1.icache.cpu_side

[system.cpu1.branchPred]
type=TournamentBP
children=btb indirectBranchPred ras
btb=system.cpu1.branchPred.btb
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.cpu1.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
ras=system.cpu1.branchPred.ras
requiresBTBHit=false

[system.cpu1.branchPred.btb]
type=SimpleBTB
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
instShiftAmt=2
numEntries=4096
numThreads=1
power_model=
power_state=system.cpu1.branchPred.btb.power_state
tagBits=16

[system.cpu1.branchPred.btb.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1
speculativePathLength=256

[system.cpu1.branchPred.ras]
type=ReturnAddrStack
eventq_index=0
numEntries=16
numThreads=1

[system.cpu1.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=4
partitioning_manager=Null
power_model=
power_state=system.cpu1.dcache.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu1.dcache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu1.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu1.dcache_port
mem_side=system.tol2bus.cpu_side_ports[7]

[system.cpu1.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu1.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu1.dcache.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=system.cpu1.dcache.tags.power_state
replacement_policy=system.cpu1.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu1.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.cpu1.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.decoder]
type=ArmDecoder
dvm_enabled=false
eventq_index=0
isa=system.cpu1.isa

[system.cpu1.executeFuncUnits]
type=MinorFUPool
children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
eventq_index=0
funcUnits=system.cpu1.executeFuncUnits.funcUnits0 system.cpu1.executeFuncUnits.funcUnits1 system.cpu1.executeFuncUnits.funcUnits2 system.cpu1.executeFuncUnits.funcUnits3 system.cpu1.executeFuncUnits.funcUnits4 system.cpu1.executeFuncUnits.funcUnits5 system.cpu1.executeFuncUnits.funcUnits6 system.cpu1.executeFuncUnits.funcUnits7

[system.cpu1.executeFuncUnits.funcUnits0]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu1.executeFuncUnits.funcUnits0.opClasses
opLat=3
timings=system.cpu1.executeFuncUnits.funcUnits0.timings

[system.cpu1.executeFuncUnits.funcUnits0.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits0.opClasses.opClasses

[system.cpu1.executeFuncUnits.funcUnits0.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu1.executeFuncUnits.funcUnits0.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu1.executeFuncUnits.funcUnits1.opClasses
opLat=3
timings=system.cpu1.executeFuncUnits.funcUnits1.timings

[system.cpu1.executeFuncUnits.funcUnits1.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits1.opClasses.opClasses

[system.cpu1.executeFuncUnits.funcUnits1.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu1.executeFuncUnits.funcUnits1.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu1.executeFuncUnits.funcUnits2.opClasses
opLat=3
timings=system.cpu1.executeFuncUnits.funcUnits2.timings

[system.cpu1.executeFuncUnits.funcUnits2.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits2.opClasses.opClasses

[system.cpu1.executeFuncUnits.funcUnits2.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntMult

[system.cpu1.executeFuncUnits.funcUnits2.timings]
type=MinorFUTiming
children=opClasses
description=Mul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings.opClasses
srcRegsRelativeLats=0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits3]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=9
opClasses=system.cpu1.executeFuncUnits.funcUnits3.opClasses
opLat=9
timings=

[system.cpu1.executeFuncUnits.funcUnits3.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits3.opClasses.opClasses

[system.cpu1.executeFuncUnits.funcUnits3.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntDiv

[system.cpu1.executeFuncUnits.funcUnits4]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu1.executeFuncUnits.funcUnits4.opClasses
opLat=6
timings=system.cpu1.executeFuncUnits.funcUnits4.timings

[system.cpu1.executeFuncUnits.funcUnits4.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41 opClasses42 opClasses43 opClasses44 opClasses45 opClasses46 opClasses47 opClasses48 opClasses49 opClasses50
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses27 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses28 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses29 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses30 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses31 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses32 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses33 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses34 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses35 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses36 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses37 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses38 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses39 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses40 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses41 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses42 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses43 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses44 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses45 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses46 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses47 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses48 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses49 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses50

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=FloatAdd

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=FloatCmp

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatCvt

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMisc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=FloatMult

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=FloatMultAcc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=FloatDiv

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=FloatSqrt

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdAdd

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdAddAcc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdAlu

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdCmp

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdCvt

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdMisc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdMult

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses15]
type=MinorOpClass
eventq_index=0
opClass=SimdMultAcc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses16]
type=MinorOpClass
eventq_index=0
opClass=SimdMatMultAcc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses17]
type=MinorOpClass
eventq_index=0
opClass=SimdShift

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses18]
type=MinorOpClass
eventq_index=0
opClass=SimdShiftAcc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses19]
type=MinorOpClass
eventq_index=0
opClass=SimdDiv

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses20]
type=MinorOpClass
eventq_index=0
opClass=SimdSqrt

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses21]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAdd

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses22]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAlu

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses23]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCmp

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses24]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses25]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatDiv

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses26]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMisc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses27]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMult

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses28]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMultAcc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses29]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMatMultAcc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses30]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatSqrt

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses31]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAdd

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses32]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAlu

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses33]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceCmp

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses34]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceAdd

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses35]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceCmp

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses36]
type=MinorOpClass
eventq_index=0
opClass=SimdAes

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses37]
type=MinorOpClass
eventq_index=0
opClass=SimdAesMix

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses38]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses39]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash2

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses40]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses41]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash2

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses42]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma2

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses43]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma3

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses44]
type=MinorOpClass
eventq_index=0
opClass=Matrix

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses45]
type=MinorOpClass
eventq_index=0
opClass=MatrixMov

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses46]
type=MinorOpClass
eventq_index=0
opClass=MatrixOP

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses47]
type=MinorOpClass
eventq_index=0
opClass=SimdExt

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses48]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatExt

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses49]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses50]
type=MinorOpClass
eventq_index=0
opClass=SimdConfig

[system.cpu1.executeFuncUnits.funcUnits4.timings]
type=MinorFUTiming
children=opClasses
description=FloatSimd
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits5]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu1.executeFuncUnits.funcUnits5.opClasses
opLat=3
timings=system.cpu1.executeFuncUnits.funcUnits5.timings

[system.cpu1.executeFuncUnits.funcUnits5.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses

[system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=SimdPredAlu

[system.cpu1.executeFuncUnits.funcUnits5.timings]
type=MinorFUTiming
children=opClasses
description=Pred
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits5.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu1.executeFuncUnits.funcUnits5.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits6]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu1.executeFuncUnits.funcUnits6.opClasses
opLat=1
timings=system.cpu1.executeFuncUnits.funcUnits6.timings

[system.cpu1.executeFuncUnits.funcUnits6.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses00 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses01 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses02 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses03 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses04 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses05 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses06 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses07 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses08 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses09 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses10 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses11 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses12 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses13 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses14

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=MemRead

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=MemWrite

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatMemRead

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMemWrite

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideLoad

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideStore

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideMaskLoad

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideMaskStore

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdStridedLoad

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdStridedStore

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdIndexedLoad

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdIndexedStore

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideFaultOnlyFirstLoad

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdWholeRegisterLoad

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdWholeRegisterStore

[system.cpu1.executeFuncUnits.funcUnits6.timings]
type=MinorFUTiming
children=opClasses
description=Mem
eventq_index=0
extraAssumedLat=2
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits6.timings.opClasses
srcRegsRelativeLats=1
suppress=false

[system.cpu1.executeFuncUnits.funcUnits6.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits7]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu1.executeFuncUnits.funcUnits7.opClasses
opLat=1
timings=

[system.cpu1.executeFuncUnits.funcUnits7.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits7.opClasses.opClasses0 system.cpu1.executeFuncUnits.funcUnits7.opClasses.opClasses1

[system.cpu1.executeFuncUnits.funcUnits7.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=IprAccess

[system.cpu1.executeFuncUnits.funcUnits7.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=InstPrefetch

[system.cpu1.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
partitioning_manager=Null
power_model=
power_state=system.cpu1.icache.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu1.icache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu1.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu1.icache_port
mem_side=system.tol2bus.cpu_side_ports[6]

[system.cpu1.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu1.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu1.icache.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=system.cpu1.icache.tags.power_state
replacement_policy=system.cpu1.icache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu1.icache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.cpu1.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu1.isa]
type=ArmISA
children=release_se
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65552
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
mpamidr_el1=3746995439730032896
pmu=Null
release_se=system.cpu1.isa.release_se
sme_vl_se=1
sve_vl_se=1
system=system

[system.cpu1.isa.release_se]
type=ArmRelease
eventq_index=0
extensions=FEAT_AES FEAT_PMULL FEAT_SHA1 FEAT_SHA256 FEAT_CRC32 FEAT_LSE FEAT_RDM FEAT_F32MM FEAT_F64MM FEAT_SVE FEAT_I8MM FEAT_DOTPROD FEAT_FCMA FEAT_JSCVT FEAT_PAuth FEAT_FLAGM FEAT_FLAGM2 FEAT_SME TME

[system.cpu1.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.cpu1.mmu.dtb
dtb_walker=system.cpu1.mmu.dtb_walker
eventq_index=0
itb=system.cpu1.mmu.itb
itb_walker=system.cpu1.mmu.itb_walker
release_se=system.cpu1.isa.release_se
stage2_dtb=system.cpu1.mmu.stage2_dtb
stage2_dtb_walker=system.cpu1.mmu.stage2_dtb_walker
stage2_itb=system.cpu1.mmu.stage2_itb
stage2_itb_walker=system.cpu1.mmu.stage2_itb_walker
sys=system

[system.cpu1.mmu.dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=false
next_level=system.cpu1.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu1.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu1.mmu.dtb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[9]

[system.cpu1.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.mmu.itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=false
next_level=system.cpu1.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu1.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu1.mmu.itb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[8]

[system.cpu1.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.mmu.l2_shared]
type=ArmTLB
entry_type=unified
eventq_index=0
is_stage2=false
next_level=Null
partial_levels=L2
size=1280
sys=system

[system.cpu1.mmu.stage2_dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu1.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu1.mmu.stage2_dtb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[11]

[system.cpu1.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.mmu.stage2_itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu1.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu1.mmu.stage2_itb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[10]

[system.cpu1.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu1.tracer]
type=ExeTracer
children=disassembler
disassembler=system.cpu1.tracer.disassembler
eventq_index=0

[system.cpu1.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[system.cpu2]
type=BaseMinorCPU
children=branchPred dcache decoder executeFuncUnits icache interrupts isa mmu power_state tracer
branchPred=system.cpu2.branchPred
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=2
decodeCycleInput=true
decodeInputBufferSize=3
decodeInputWidth=2
decodeToExecuteForwardDelay=1
decoder=system.cpu2.decoder
do_checkpoint_insts=true
do_statistics_insts=true
enableIdling=true
eventq_index=0
executeAllowEarlyMemoryIssue=true
executeBranchDelay=1
executeCommitLimit=2
executeCycleInput=true
executeFuncUnits=system.cpu2.executeFuncUnits
executeInputBufferSize=7
executeInputWidth=2
executeIssueLimit=2
executeLSQMaxStoreBufferStoresPerCycle=2
executeLSQRequestsQueueSize=1
executeLSQStoreBufferSize=5
executeLSQTransfersQueueSize=2
executeMaxAccessesInMemory=2
executeMemoryCommitLimit=1
executeMemoryIssueLimit=1
executeMemoryWidth=0
executeSetTraceTimeOnCommit=true
executeSetTraceTimeOnIssue=false
fetch1FetchLimit=1
fetch1LineSnapWidth=0
fetch1LineWidth=0
fetch1ToFetch2BackwardDelay=1
fetch1ToFetch2ForwardDelay=1
fetch2CycleInput=true
fetch2InputBufferSize=2
fetch2ToDecodeForwardDelay=1
function_trace=false
function_trace_start=0
interrupts=system.cpu2.interrupts
isa=system.cpu2.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu2.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu2.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
threadPolicy=RoundRobin
tracer=system.cpu2.tracer
workload=system.cpu0.workload
dcache_port=system.cpu2.dcache.cpu_side
icache_port=system.cpu2.icache.cpu_side

[system.cpu2.branchPred]
type=TournamentBP
children=btb indirectBranchPred ras
btb=system.cpu2.branchPred.btb
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.cpu2.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
ras=system.cpu2.branchPred.ras
requiresBTBHit=false

[system.cpu2.branchPred.btb]
type=SimpleBTB
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
instShiftAmt=2
numEntries=4096
numThreads=1
power_model=
power_state=system.cpu2.branchPred.btb.power_state
tagBits=16

[system.cpu2.branchPred.btb.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1
speculativePathLength=256

[system.cpu2.branchPred.ras]
type=ReturnAddrStack
eventq_index=0
numEntries=16
numThreads=1

[system.cpu2.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=4
partitioning_manager=Null
power_model=
power_state=system.cpu2.dcache.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu2.dcache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu2.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu2.dcache_port
mem_side=system.tol2bus.cpu_side_ports[13]

[system.cpu2.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu2.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu2.dcache.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=system.cpu2.dcache.tags.power_state
replacement_policy=system.cpu2.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu2.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.cpu2.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.decoder]
type=ArmDecoder
dvm_enabled=false
eventq_index=0
isa=system.cpu2.isa

[system.cpu2.executeFuncUnits]
type=MinorFUPool
children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
eventq_index=0
funcUnits=system.cpu2.executeFuncUnits.funcUnits0 system.cpu2.executeFuncUnits.funcUnits1 system.cpu2.executeFuncUnits.funcUnits2 system.cpu2.executeFuncUnits.funcUnits3 system.cpu2.executeFuncUnits.funcUnits4 system.cpu2.executeFuncUnits.funcUnits5 system.cpu2.executeFuncUnits.funcUnits6 system.cpu2.executeFuncUnits.funcUnits7

[system.cpu2.executeFuncUnits.funcUnits0]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu2.executeFuncUnits.funcUnits0.opClasses
opLat=3
timings=system.cpu2.executeFuncUnits.funcUnits0.timings

[system.cpu2.executeFuncUnits.funcUnits0.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits0.opClasses.opClasses

[system.cpu2.executeFuncUnits.funcUnits0.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu2.executeFuncUnits.funcUnits0.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu2.executeFuncUnits.funcUnits1.opClasses
opLat=3
timings=system.cpu2.executeFuncUnits.funcUnits1.timings

[system.cpu2.executeFuncUnits.funcUnits1.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits1.opClasses.opClasses

[system.cpu2.executeFuncUnits.funcUnits1.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu2.executeFuncUnits.funcUnits1.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu2.executeFuncUnits.funcUnits2.opClasses
opLat=3
timings=system.cpu2.executeFuncUnits.funcUnits2.timings

[system.cpu2.executeFuncUnits.funcUnits2.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits2.opClasses.opClasses

[system.cpu2.executeFuncUnits.funcUnits2.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntMult

[system.cpu2.executeFuncUnits.funcUnits2.timings]
type=MinorFUTiming
children=opClasses
description=Mul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings.opClasses
srcRegsRelativeLats=0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits3]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=9
opClasses=system.cpu2.executeFuncUnits.funcUnits3.opClasses
opLat=9
timings=

[system.cpu2.executeFuncUnits.funcUnits3.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits3.opClasses.opClasses

[system.cpu2.executeFuncUnits.funcUnits3.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntDiv

[system.cpu2.executeFuncUnits.funcUnits4]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu2.executeFuncUnits.funcUnits4.opClasses
opLat=6
timings=system.cpu2.executeFuncUnits.funcUnits4.timings

[system.cpu2.executeFuncUnits.funcUnits4.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41 opClasses42 opClasses43 opClasses44 opClasses45 opClasses46 opClasses47 opClasses48 opClasses49 opClasses50
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses27 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses28 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses29 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses30 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses31 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses32 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses33 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses34 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses35 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses36 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses37 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses38 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses39 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses40 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses41 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses42 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses43 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses44 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses45 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses46 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses47 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses48 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses49 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses50

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=FloatAdd

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=FloatCmp

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatCvt

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMisc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=FloatMult

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=FloatMultAcc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=FloatDiv

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=FloatSqrt

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdAdd

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdAddAcc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdAlu

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdCmp

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdCvt

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdMisc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdMult

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses15]
type=MinorOpClass
eventq_index=0
opClass=SimdMultAcc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses16]
type=MinorOpClass
eventq_index=0
opClass=SimdMatMultAcc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses17]
type=MinorOpClass
eventq_index=0
opClass=SimdShift

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses18]
type=MinorOpClass
eventq_index=0
opClass=SimdShiftAcc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses19]
type=MinorOpClass
eventq_index=0
opClass=SimdDiv

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses20]
type=MinorOpClass
eventq_index=0
opClass=SimdSqrt

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses21]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAdd

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses22]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAlu

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses23]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCmp

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses24]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses25]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatDiv

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses26]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMisc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses27]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMult

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses28]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMultAcc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses29]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMatMultAcc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses30]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatSqrt

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses31]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAdd

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses32]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAlu

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses33]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceCmp

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses34]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceAdd

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses35]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceCmp

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses36]
type=MinorOpClass
eventq_index=0
opClass=SimdAes

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses37]
type=MinorOpClass
eventq_index=0
opClass=SimdAesMix

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses38]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses39]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash2

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses40]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses41]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash2

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses42]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma2

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses43]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma3

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses44]
type=MinorOpClass
eventq_index=0
opClass=Matrix

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses45]
type=MinorOpClass
eventq_index=0
opClass=MatrixMov

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses46]
type=MinorOpClass
eventq_index=0
opClass=MatrixOP

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses47]
type=MinorOpClass
eventq_index=0
opClass=SimdExt

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses48]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatExt

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses49]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses50]
type=MinorOpClass
eventq_index=0
opClass=SimdConfig

[system.cpu2.executeFuncUnits.funcUnits4.timings]
type=MinorFUTiming
children=opClasses
description=FloatSimd
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits5]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu2.executeFuncUnits.funcUnits5.opClasses
opLat=3
timings=system.cpu2.executeFuncUnits.funcUnits5.timings

[system.cpu2.executeFuncUnits.funcUnits5.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits5.opClasses.opClasses

[system.cpu2.executeFuncUnits.funcUnits5.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=SimdPredAlu

[system.cpu2.executeFuncUnits.funcUnits5.timings]
type=MinorFUTiming
children=opClasses
description=Pred
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits5.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu2.executeFuncUnits.funcUnits5.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits6]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu2.executeFuncUnits.funcUnits6.opClasses
opLat=1
timings=system.cpu2.executeFuncUnits.funcUnits6.timings

[system.cpu2.executeFuncUnits.funcUnits6.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses00 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses01 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses02 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses03 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses04 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses05 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses06 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses07 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses08 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses09 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses10 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses11 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses12 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses13 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses14

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=MemRead

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=MemWrite

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatMemRead

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMemWrite

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideLoad

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideStore

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideMaskLoad

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideMaskStore

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdStridedLoad

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdStridedStore

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdIndexedLoad

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdIndexedStore

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideFaultOnlyFirstLoad

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdWholeRegisterLoad

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdWholeRegisterStore

[system.cpu2.executeFuncUnits.funcUnits6.timings]
type=MinorFUTiming
children=opClasses
description=Mem
eventq_index=0
extraAssumedLat=2
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits6.timings.opClasses
srcRegsRelativeLats=1
suppress=false

[system.cpu2.executeFuncUnits.funcUnits6.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits7]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu2.executeFuncUnits.funcUnits7.opClasses
opLat=1
timings=

[system.cpu2.executeFuncUnits.funcUnits7.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits7.opClasses.opClasses0 system.cpu2.executeFuncUnits.funcUnits7.opClasses.opClasses1

[system.cpu2.executeFuncUnits.funcUnits7.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=IprAccess

[system.cpu2.executeFuncUnits.funcUnits7.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=InstPrefetch

[system.cpu2.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
partitioning_manager=Null
power_model=
power_state=system.cpu2.icache.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu2.icache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu2.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu2.icache_port
mem_side=system.tol2bus.cpu_side_ports[12]

[system.cpu2.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu2.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu2.icache.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=system.cpu2.icache.tags.power_state
replacement_policy=system.cpu2.icache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu2.icache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.cpu2.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu2.isa]
type=ArmISA
children=release_se
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65552
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
mpamidr_el1=3746995439730032896
pmu=Null
release_se=system.cpu2.isa.release_se
sme_vl_se=1
sve_vl_se=1
system=system

[system.cpu2.isa.release_se]
type=ArmRelease
eventq_index=0
extensions=FEAT_AES FEAT_PMULL FEAT_SHA1 FEAT_SHA256 FEAT_CRC32 FEAT_LSE FEAT_RDM FEAT_F32MM FEAT_F64MM FEAT_SVE FEAT_I8MM FEAT_DOTPROD FEAT_FCMA FEAT_JSCVT FEAT_PAuth FEAT_FLAGM FEAT_FLAGM2 FEAT_SME TME

[system.cpu2.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.cpu2.mmu.dtb
dtb_walker=system.cpu2.mmu.dtb_walker
eventq_index=0
itb=system.cpu2.mmu.itb
itb_walker=system.cpu2.mmu.itb_walker
release_se=system.cpu2.isa.release_se
stage2_dtb=system.cpu2.mmu.stage2_dtb
stage2_dtb_walker=system.cpu2.mmu.stage2_dtb_walker
stage2_itb=system.cpu2.mmu.stage2_itb
stage2_itb_walker=system.cpu2.mmu.stage2_itb_walker
sys=system

[system.cpu2.mmu.dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=false
next_level=system.cpu2.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu2.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu2.mmu.dtb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[15]

[system.cpu2.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.mmu.itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=false
next_level=system.cpu2.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu2.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu2.mmu.itb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[14]

[system.cpu2.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.mmu.l2_shared]
type=ArmTLB
entry_type=unified
eventq_index=0
is_stage2=false
next_level=Null
partial_levels=L2
size=1280
sys=system

[system.cpu2.mmu.stage2_dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu2.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu2.mmu.stage2_dtb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[17]

[system.cpu2.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.mmu.stage2_itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu2.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu2.mmu.stage2_itb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[16]

[system.cpu2.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu2.tracer]
type=ExeTracer
children=disassembler
disassembler=system.cpu2.tracer.disassembler
eventq_index=0

[system.cpu2.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[system.cpu3]
type=BaseMinorCPU
children=branchPred dcache decoder executeFuncUnits icache interrupts isa mmu power_state tracer
branchPred=system.cpu3.branchPred
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=3
decodeCycleInput=true
decodeInputBufferSize=3
decodeInputWidth=2
decodeToExecuteForwardDelay=1
decoder=system.cpu3.decoder
do_checkpoint_insts=true
do_statistics_insts=true
enableIdling=true
eventq_index=0
executeAllowEarlyMemoryIssue=true
executeBranchDelay=1
executeCommitLimit=2
executeCycleInput=true
executeFuncUnits=system.cpu3.executeFuncUnits
executeInputBufferSize=7
executeInputWidth=2
executeIssueLimit=2
executeLSQMaxStoreBufferStoresPerCycle=2
executeLSQRequestsQueueSize=1
executeLSQStoreBufferSize=5
executeLSQTransfersQueueSize=2
executeMaxAccessesInMemory=2
executeMemoryCommitLimit=1
executeMemoryIssueLimit=1
executeMemoryWidth=0
executeSetTraceTimeOnCommit=true
executeSetTraceTimeOnIssue=false
fetch1FetchLimit=1
fetch1LineSnapWidth=0
fetch1LineWidth=0
fetch1ToFetch2BackwardDelay=1
fetch1ToFetch2ForwardDelay=1
fetch2CycleInput=true
fetch2InputBufferSize=2
fetch2ToDecodeForwardDelay=1
function_trace=false
function_trace_start=0
interrupts=system.cpu3.interrupts
isa=system.cpu3.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu3.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu3.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
threadPolicy=RoundRobin
tracer=system.cpu3.tracer
workload=system.cpu0.workload
dcache_port=system.cpu3.dcache.cpu_side
icache_port=system.cpu3.icache.cpu_side

[system.cpu3.branchPred]
type=TournamentBP
children=btb indirectBranchPred ras
btb=system.cpu3.branchPred.btb
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.cpu3.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
ras=system.cpu3.branchPred.ras
requiresBTBHit=false

[system.cpu3.branchPred.btb]
type=SimpleBTB
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
instShiftAmt=2
numEntries=4096
numThreads=1
power_model=
power_state=system.cpu3.branchPred.btb.power_state
tagBits=16

[system.cpu3.branchPred.btb.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1
speculativePathLength=256

[system.cpu3.branchPred.ras]
type=ReturnAddrStack
eventq_index=0
numEntries=16
numThreads=1

[system.cpu3.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=4
partitioning_manager=Null
power_model=
power_state=system.cpu3.dcache.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu3.dcache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu3.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu3.dcache_port
mem_side=system.tol2bus.cpu_side_ports[19]

[system.cpu3.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu3.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu3.dcache.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=system.cpu3.dcache.tags.power_state
replacement_policy=system.cpu3.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu3.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.cpu3.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.decoder]
type=ArmDecoder
dvm_enabled=false
eventq_index=0
isa=system.cpu3.isa

[system.cpu3.executeFuncUnits]
type=MinorFUPool
children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
eventq_index=0
funcUnits=system.cpu3.executeFuncUnits.funcUnits0 system.cpu3.executeFuncUnits.funcUnits1 system.cpu3.executeFuncUnits.funcUnits2 system.cpu3.executeFuncUnits.funcUnits3 system.cpu3.executeFuncUnits.funcUnits4 system.cpu3.executeFuncUnits.funcUnits5 system.cpu3.executeFuncUnits.funcUnits6 system.cpu3.executeFuncUnits.funcUnits7

[system.cpu3.executeFuncUnits.funcUnits0]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu3.executeFuncUnits.funcUnits0.opClasses
opLat=3
timings=system.cpu3.executeFuncUnits.funcUnits0.timings

[system.cpu3.executeFuncUnits.funcUnits0.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits0.opClasses.opClasses

[system.cpu3.executeFuncUnits.funcUnits0.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu3.executeFuncUnits.funcUnits0.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu3.executeFuncUnits.funcUnits1.opClasses
opLat=3
timings=system.cpu3.executeFuncUnits.funcUnits1.timings

[system.cpu3.executeFuncUnits.funcUnits1.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits1.opClasses.opClasses

[system.cpu3.executeFuncUnits.funcUnits1.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu3.executeFuncUnits.funcUnits1.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu3.executeFuncUnits.funcUnits2.opClasses
opLat=3
timings=system.cpu3.executeFuncUnits.funcUnits2.timings

[system.cpu3.executeFuncUnits.funcUnits2.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits2.opClasses.opClasses

[system.cpu3.executeFuncUnits.funcUnits2.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntMult

[system.cpu3.executeFuncUnits.funcUnits2.timings]
type=MinorFUTiming
children=opClasses
description=Mul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings.opClasses
srcRegsRelativeLats=0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits3]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=9
opClasses=system.cpu3.executeFuncUnits.funcUnits3.opClasses
opLat=9
timings=

[system.cpu3.executeFuncUnits.funcUnits3.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits3.opClasses.opClasses

[system.cpu3.executeFuncUnits.funcUnits3.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntDiv

[system.cpu3.executeFuncUnits.funcUnits4]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu3.executeFuncUnits.funcUnits4.opClasses
opLat=6
timings=system.cpu3.executeFuncUnits.funcUnits4.timings

[system.cpu3.executeFuncUnits.funcUnits4.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41 opClasses42 opClasses43 opClasses44 opClasses45 opClasses46 opClasses47 opClasses48 opClasses49 opClasses50
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses27 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses28 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses29 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses30 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses31 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses32 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses33 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses34 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses35 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses36 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses37 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses38 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses39 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses40 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses41 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses42 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses43 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses44 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses45 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses46 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses47 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses48 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses49 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses50

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=FloatAdd

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=FloatCmp

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatCvt

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMisc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=FloatMult

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=FloatMultAcc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=FloatDiv

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=FloatSqrt

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdAdd

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdAddAcc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdAlu

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdCmp

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdCvt

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdMisc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdMult

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses15]
type=MinorOpClass
eventq_index=0
opClass=SimdMultAcc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses16]
type=MinorOpClass
eventq_index=0
opClass=SimdMatMultAcc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses17]
type=MinorOpClass
eventq_index=0
opClass=SimdShift

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses18]
type=MinorOpClass
eventq_index=0
opClass=SimdShiftAcc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses19]
type=MinorOpClass
eventq_index=0
opClass=SimdDiv

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses20]
type=MinorOpClass
eventq_index=0
opClass=SimdSqrt

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses21]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAdd

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses22]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAlu

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses23]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCmp

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses24]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses25]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatDiv

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses26]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMisc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses27]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMult

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses28]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMultAcc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses29]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMatMultAcc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses30]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatSqrt

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses31]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAdd

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses32]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAlu

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses33]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceCmp

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses34]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceAdd

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses35]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceCmp

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses36]
type=MinorOpClass
eventq_index=0
opClass=SimdAes

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses37]
type=MinorOpClass
eventq_index=0
opClass=SimdAesMix

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses38]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses39]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash2

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses40]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses41]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash2

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses42]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma2

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses43]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma3

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses44]
type=MinorOpClass
eventq_index=0
opClass=Matrix

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses45]
type=MinorOpClass
eventq_index=0
opClass=MatrixMov

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses46]
type=MinorOpClass
eventq_index=0
opClass=MatrixOP

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses47]
type=MinorOpClass
eventq_index=0
opClass=SimdExt

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses48]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatExt

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses49]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses50]
type=MinorOpClass
eventq_index=0
opClass=SimdConfig

[system.cpu3.executeFuncUnits.funcUnits4.timings]
type=MinorFUTiming
children=opClasses
description=FloatSimd
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits5]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu3.executeFuncUnits.funcUnits5.opClasses
opLat=3
timings=system.cpu3.executeFuncUnits.funcUnits5.timings

[system.cpu3.executeFuncUnits.funcUnits5.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits5.opClasses.opClasses

[system.cpu3.executeFuncUnits.funcUnits5.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=SimdPredAlu

[system.cpu3.executeFuncUnits.funcUnits5.timings]
type=MinorFUTiming
children=opClasses
description=Pred
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits5.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu3.executeFuncUnits.funcUnits5.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits6]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu3.executeFuncUnits.funcUnits6.opClasses
opLat=1
timings=system.cpu3.executeFuncUnits.funcUnits6.timings

[system.cpu3.executeFuncUnits.funcUnits6.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses00 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses01 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses02 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses03 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses04 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses05 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses06 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses07 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses08 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses09 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses10 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses11 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses12 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses13 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses14

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=MemRead

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=MemWrite

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatMemRead

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMemWrite

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideLoad

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideStore

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideMaskLoad

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideMaskStore

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdStridedLoad

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdStridedStore

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdIndexedLoad

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdIndexedStore

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdUnitStrideFaultOnlyFirstLoad

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdWholeRegisterLoad

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdWholeRegisterStore

[system.cpu3.executeFuncUnits.funcUnits6.timings]
type=MinorFUTiming
children=opClasses
description=Mem
eventq_index=0
extraAssumedLat=2
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits6.timings.opClasses
srcRegsRelativeLats=1
suppress=false

[system.cpu3.executeFuncUnits.funcUnits6.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits7]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu3.executeFuncUnits.funcUnits7.opClasses
opLat=1
timings=

[system.cpu3.executeFuncUnits.funcUnits7.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits7.opClasses.opClasses0 system.cpu3.executeFuncUnits.funcUnits7.opClasses.opClasses1

[system.cpu3.executeFuncUnits.funcUnits7.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=IprAccess

[system.cpu3.executeFuncUnits.funcUnits7.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=InstPrefetch

[system.cpu3.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
partitioning_manager=Null
power_model=
power_state=system.cpu3.icache.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu3.icache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu3.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu3.icache_port
mem_side=system.tol2bus.cpu_side_ports[18]

[system.cpu3.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu3.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu3.icache.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=system.cpu3.icache.tags.power_state
replacement_policy=system.cpu3.icache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu3.icache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.cpu3.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu3.isa]
type=ArmISA
children=release_se
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65552
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
mpamidr_el1=3746995439730032896
pmu=Null
release_se=system.cpu3.isa.release_se
sme_vl_se=1
sve_vl_se=1
system=system

[system.cpu3.isa.release_se]
type=ArmRelease
eventq_index=0
extensions=FEAT_AES FEAT_PMULL FEAT_SHA1 FEAT_SHA256 FEAT_CRC32 FEAT_LSE FEAT_RDM FEAT_F32MM FEAT_F64MM FEAT_SVE FEAT_I8MM FEAT_DOTPROD FEAT_FCMA FEAT_JSCVT FEAT_PAuth FEAT_FLAGM FEAT_FLAGM2 FEAT_SME TME

[system.cpu3.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.cpu3.mmu.dtb
dtb_walker=system.cpu3.mmu.dtb_walker
eventq_index=0
itb=system.cpu3.mmu.itb
itb_walker=system.cpu3.mmu.itb_walker
release_se=system.cpu3.isa.release_se
stage2_dtb=system.cpu3.mmu.stage2_dtb
stage2_dtb_walker=system.cpu3.mmu.stage2_dtb_walker
stage2_itb=system.cpu3.mmu.stage2_itb
stage2_itb_walker=system.cpu3.mmu.stage2_itb_walker
sys=system

[system.cpu3.mmu.dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=false
next_level=system.cpu3.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu3.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu3.mmu.dtb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[21]

[system.cpu3.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.mmu.itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=false
next_level=system.cpu3.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu3.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu3.mmu.itb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[20]

[system.cpu3.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.mmu.l2_shared]
type=ArmTLB
entry_type=unified
eventq_index=0
is_stage2=false
next_level=Null
partial_levels=L2
size=1280
sys=system

[system.cpu3.mmu.stage2_dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu3.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu3.mmu.stage2_dtb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[23]

[system.cpu3.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.mmu.stage2_itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu3.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu3.mmu.stage2_itb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[22]

[system.cpu3.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu3.tracer]
type=ExeTracer
children=disassembler
disassembler=system.cpu3.tracer.disassembler
eventq_index=0

[system.cpu3.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[system.cpu_clk_domain]
type=SrcClockDomain
clock=833
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.l2]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=20
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
partitioning_manager=Null
power_model=
power_state=system.l2.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=system.l2.replacement_policy
response_latency=20
sequential_access=false
size=524288
system=system
tag_latency=20
tags=system.l2.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.tol2bus.mem_side_ports[0]
mem_side=system.membus.cpu_side_ports[1]

[system.l2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l2.replacement_policy]
type=LRURP
eventq_index=0

[system.l2.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.l2.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=system.l2.tags.power_state
replacement_policy=system.l2.replacement_policy
sequential_access=false
size=524288
system=system
tag_latency=20
warmup_percentage=0

[system.l2.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=524288

[system.l2.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls]
type=NVMainMemory
children=power_state
NVMainWarmUp=false
atomic_latency=30000
atomic_mode=false
atomic_variance=30000
clk_domain=system.clk_domain
collect_stats=true
conf_table_reported=true
config=../RT_SIM_IMC/Config/SK.config
configparams=
configvalues=
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
null=false
power_model=
power_state=system.mem_ctrls.power_state
range=0:536870912
writeable=true
port=system.membus.mem_side_ports[0]

[system.mem_ctrls.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
cpu_side_ports=system.system_port system.l2.mem_side
mem_side_ports=system.mem_ctrls.port

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.redirect_paths0]
type=RedirectPath
app_path=/proc
eventq_index=0
host_paths=m5out_CIFAR_224_CPU2_pim/fs/proc

[system.redirect_paths1]
type=RedirectPath
app_path=/sys
eventq_index=0
host_paths=m5out_CIFAR_224_CPU2_pim/fs/sys

[system.redirect_paths2]
type=RedirectPath
app_path=/tmp
eventq_index=0
host_paths=m5out_CIFAR_224_CPU2_pim/fs/tmp

[system.tol2bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.tol2bus.power_state
response_latency=1
snoop_filter=system.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu0.mmu.itb_walker.port system.cpu0.mmu.dtb_walker.port system.cpu0.mmu.stage2_itb_walker.port system.cpu0.mmu.stage2_dtb_walker.port system.cpu1.icache.mem_side system.cpu1.dcache.mem_side system.cpu1.mmu.itb_walker.port system.cpu1.mmu.dtb_walker.port system.cpu1.mmu.stage2_itb_walker.port system.cpu1.mmu.stage2_dtb_walker.port system.cpu2.icache.mem_side system.cpu2.dcache.mem_side system.cpu2.mmu.itb_walker.port system.cpu2.mmu.dtb_walker.port system.cpu2.mmu.stage2_itb_walker.port system.cpu2.mmu.stage2_dtb_walker.port system.cpu3.icache.mem_side system.cpu3.dcache.mem_side system.cpu3.mmu.itb_walker.port system.cpu3.mmu.dtb_walker.port system.cpu3.mmu.stage2_itb_walker.port system.cpu3.mmu.stage2_dtb_walker.port
mem_side_ports=system.l2.cpu_side

[system.tol2bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.workload]
type=ArmEmuLinux
eventq_index=0
remote_gdb_port=#7000
wait_for_remote_gdb=false

