{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716386976033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716386976034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 23:09:35 2024 " "Processing started: Wed May 22 23:09:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716386976034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716386976034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg_2digit -c seg_2digit " "Command: quartus_map --read_settings_files=on --write_settings_files=off seg_2digit -c seg_2digit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716386976035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1716386976768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716386976838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716386976838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a segment7.v(3) " "Verilog HDL Declaration information at segment7.v(3): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "segment7.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/segment7.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716386976842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "segment7.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/segment7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716386976842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716386976842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Found entity 1: cnt8" {  } { { "cnt8.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/cnt8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716386976847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716386976847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "cnt.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716386976852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716386976852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_2digit.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_2digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_2digit " "Found entity 1: seg_2digit" {  } { { "seg_2digit.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/seg_2digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716386976857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716386976857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seg_2digit " "Elaborating entity \"seg_2digit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716386976913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:C1 " "Elaborating entity \"cnt\" for hierarchy \"cnt:C1\"" {  } { { "seg_2digit.v" "C1" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/seg_2digit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716386976929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 cnt:C1\|cnt8:U0 " "Elaborating entity \"cnt8\" for hierarchy \"cnt:C1\|cnt8:U0\"" {  } { { "cnt.v" "U0" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/cnt.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716386976939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 segment7:LSD " "Elaborating entity \"segment7\" for hierarchy \"segment7:LSD\"" {  } { { "seg_2digit.v" "LSD" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/seg_2digit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716386976953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:M1 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:M1\"" {  } { { "seg_2digit.v" "M1" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/seg_2digit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716386976966 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1716386977456 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "com\[0\] GND " "Pin \"com\[0\]\" is stuck at GND" {  } { { "seg_2digit.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/seg_2digit.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716386977525 "|seg_2digit|com[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[1\] GND " "Pin \"com\[1\]\" is stuck at GND" {  } { { "seg_2digit.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/seg_2digit.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716386977525 "|seg_2digit|com[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1716386977525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1716386977648 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "cnt:C1\|cnt8:U3\|LessThan0 " "Logic cell \"cnt:C1\|cnt8:U3\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/cnt8.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716386977836 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt:C1\|cnt8:U2\|LessThan0 " "Logic cell \"cnt:C1\|cnt8:U2\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/cnt8.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716386977836 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt:C1\|cnt8:U1\|LessThan0 " "Logic cell \"cnt:C1\|cnt8:U1\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/cnt8.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716386977836 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt:C1\|cnt8:U0\|LessThan0 " "Logic cell \"cnt:C1\|cnt8:U0\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/cnt8.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716386977836 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1716386977836 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/output_files/seg_2digit.map.smsg " "Generated suppressed messages file C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/output_files/seg_2digit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1716386977907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716386978074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716386978074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716386978130 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716386978130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716386978130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716386978130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716386978173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 23:09:38 2024 " "Processing ended: Wed May 22 23:09:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716386978173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716386978173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716386978173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716386978173 ""}
