INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nomoto' on host 'alveo20' (Linux_x86_64 version 5.4.0-105-generic) on Sun Apr 10 01:18:59 JST 2022
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/nomoto/src/StagedLSH/Test/workspace'
Sourcing Tcl script '/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project test 
INFO: [HLS 200-10] Opening project '/home/nomoto/src/StagedLSH/Test/workspace/test'.
INFO: [HLS 200-1510] Running: set_top kernel 
INFO: [HLS 200-1510] Running: add_files ../hls_test/src/kernel.cpp 
INFO: [HLS 200-10] Adding design file '../hls_test/src/kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../hls_test/src/main.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../hls_test/src/main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/home/nomoto/src/StagedLSH/Test/workspace/test/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_unroll kernel/hairetu_loop 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_hs kernel 
INFO: [HLS 200-1510] Running: set_directive_unroll kernel/henkan_loop 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 40 -bundle array11 kernel array_1 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling kernel.cpp_pre.cpp.tb.cpp
   Compiling main.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel.cpp
   Compiling apatb_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
前array_1 : 1
前array_1 : 5
前array_1 : 4
前array_1 : 3
前array_1 : 5
前array_1 : 9
前array_1 : 1
前array_1 : 4
前array_1 : 6
前array_1 : 5

array_1 : 44
array_1 : 48
array_1 : 47
array_1 : 46
array_1 : 48
array_1 : 52
array_1 : 44
array_1 : 47
array_1 : 49
array_1 : 48


array_2 : 44
array_2 : 48
array_2 : 47
array_2 : 46
array_2 : 48
array_2 : 52
array_2 : 44
array_2 : 47
array_2 : 49
array_2 : 48
処理成功1
処理成功2
処理成功3
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_kernel_top glbl -prj kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s kernel -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/kernel_array11_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_array11_m_axi
INFO: [VRFC 10-311] analyzing module kernel_array11_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module kernel_array11_m_axi_fifo
INFO: [VRFC 10-311] analyzing module kernel_array11_m_axi_buffer
INFO: [VRFC 10-311] analyzing module kernel_array11_m_axi_decoder
INFO: [VRFC 10-311] analyzing module kernel_array11_m_axi_throttle
INFO: [VRFC 10-311] analyzing module kernel_array11_m_axi_read
INFO: [VRFC 10-311] analyzing module kernel_array11_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/AESL_axi_master_array11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_array11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.kernel_control_s_axi
Compiling module xil_defaultlib.kernel_array11_m_axi_reg_slice(N...
Compiling module xil_defaultlib.kernel_array11_m_axi_fifo(DATA_B...
Compiling module xil_defaultlib.kernel_array11_m_axi_buffer(DATA...
Compiling module xil_defaultlib.kernel_array11_m_axi_fifo(DEPTH=...
Compiling module xil_defaultlib.kernel_array11_m_axi_fifo(DATA_B...
Compiling module xil_defaultlib.kernel_array11_m_axi_fifo(DATA_B...
Compiling module xil_defaultlib.kernel_array11_m_axi_write(NUM_W...
Compiling module xil_defaultlib.kernel_array11_m_axi_buffer(DATA...
Compiling module xil_defaultlib.kernel_array11_m_axi_reg_slice(N...
Compiling module xil_defaultlib.kernel_array11_m_axi_read(NUM_RE...
Compiling module xil_defaultlib.kernel_array11_m_axi_throttle(AD...
Compiling module xil_defaultlib.kernel_array11_m_axi(NUM_READ_OU...
Compiling module xil_defaultlib.kernel
Compiling module xil_defaultlib.AESL_axi_master_array11
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kernel_top
Compiling module work.glbl
Built simulation snapshot kernel

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/xsim.dir/kernel/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 10 01:19:11 2022...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kernel/xsim_script.tcl
# xsim {kernel} -view {{kernel_dataflow_ana.wcfg}} -tclbatch {kernel.tcl} -protoinst {kernel.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file kernel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_kernel_top/AESL_inst_kernel//AESL_inst_kernel_activity
Time resolution is 1 ps
open_wave_config kernel_dataflow_ana.wcfg
source kernel.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_kernel_top/AESL_inst_kernel/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set array_1_group [add_wave_group array_1(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $array_1_group]
## set wdata_group [add_wave_group "Write Channel" -into $array_1_group]
## set ctrl_group [add_wave_group "Handshakes" -into $array_1_group]
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_BUSER -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_BID -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_BRESP -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_RRESP -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_RUSER -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_RID -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_RDATA -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_ARID -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_WUSER -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_WID -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_WDATA -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_AWID -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/m_axi_array11_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set array_1__sum__return_group [add_wave_group array_1__sum__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_kernel_top/AESL_inst_kernel/interrupt -into $array_1__sum__return_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_BRESP -into $array_1__sum__return_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_BREADY -into $array_1__sum__return_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_BVALID -into $array_1__sum__return_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_RRESP -into $array_1__sum__return_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_RDATA -into $array_1__sum__return_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_RREADY -into $array_1__sum__return_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_RVALID -into $array_1__sum__return_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_ARREADY -into $array_1__sum__return_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_ARVALID -into $array_1__sum__return_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_ARADDR -into $array_1__sum__return_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_WSTRB -into $array_1__sum__return_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_WDATA -into $array_1__sum__return_group -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_WREADY -into $array_1__sum__return_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_WVALID -into $array_1__sum__return_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_AWREADY -into $array_1__sum__return_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_AWVALID -into $array_1__sum__return_group -color #ffff00 -radix hex
## add_wave /apatb_kernel_top/AESL_inst_kernel/s_axi_control_AWADDR -into $array_1__sum__return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_kernel_top/AESL_inst_kernel/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_kernel_top/AESL_inst_kernel/ap_clk -into $clockgroup
## save_wave_config kernel.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "155000"
// RTL Simulation : 1 / 1 [100.00%] @ "2095000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2135 ns : File "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/kernel.autotb.v" Line 429
## quit
INFO: [Common 17-206] Exiting xsim at Sun Apr 10 01:19:18 2022...
INFO: [COSIM 212-316] Starting C post checking ...
