0.6
2019.1
May 24 2019
14:51:52
/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.srcs/sim_1/new/tb_Sub_Adder.sv,1732088043,systemVerilog,,,,tb_Sub_Abber,,,,,,,,
/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.srcs/sim_1/new/tb_full.sv,1731425578,systemVerilog,,,,tb_full,,,,,,,,
/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.srcs/sim_1/new/td_Adder4_bit.v,1732044907,verilog,,,,td_Adder4_bit,,,,,,,,
/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.srcs/sources_1/new/Adder4_bit.v,1732090423,verilog,,,,Adder4_bit,,,,,,,,
/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.srcs/sources_1/new/FULL_ADD.sv,1732044409,systemVerilog,,/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.srcs/sources_1/new/HALF_ADD.sv,,FULL_ADD,,,,,,,,
/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.srcs/sources_1/new/HALF_ADD.sv,1732086245,systemVerilog,,/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.srcs/sources_1/new/sub_Adder4bit.sv,,HALF_ADD,,,,,,,,
/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.srcs/sources_1/new/sub_Adder4bit.sv,1732088749,systemVerilog,,/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.srcs/sim_1/new/tb_Sub_Adder.sv,,sub_Adder,,,,,,,,
