import common.[char, Point, axi_stream];
import string.parse;
import xilinx_uram.[uram, uram_port];

const N = 2**(12 + 6);
type T = [72]bool;

module top ports(
    clk: in clock,

    sync(clk) {
        port_a: interface uram_port(T, N).input,
        port_b: interface uram_port(T, N).input,
    }
) {
    instance uram(N=N, T=T, P=3) ports(clk, port_a, port_b);
}
