Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 26 18:11:29 2021
| Host         : LAPTOP-6M4VV673 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dig_clock_control_sets_placed.rpt
| Design       : dig_clock
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|     12 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              20 |            4 |
| No           | Yes                   | No                     |              70 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              92 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------+-----------------------+------------------+----------------+
|     Clock Signal    |      Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------+------------------------+-----------------------+------------------+----------------+
|  Start/posedge_flag |                        |                       |                1 |              4 |
|  sys_clk_IBUF_BUFG  | Min_Sec/min[5]_i_1_n_0 | CLKEN/SR[0]           |                2 |             12 |
|  sys_clk_IBUF_BUFG  | Min_Sec/sec[7]_i_1_n_0 | CLKEN/SR[0]           |                3 |             16 |
|  CLKEN/CLK          |                        | CLKEN/SR[0]           |                4 |             20 |
|  sys_clk_IBUF_BUFG  | c_s_sinal/start_out    | c_s_sinal/cnt_reg[31] |                8 |             64 |
|  sys_clk_IBUF_BUFG  |                        | CLKEN/SR[0]           |               15 |             70 |
+---------------------+------------------------+-----------------------+------------------+----------------+


