// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2014 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


`timescale 1ps/1ps

// DESCRIPTION
// 5 bit val == const(7) equality comparator.  Latency 1.
// Generated by one of Gregg's toys.   Share And Enjoy.

module alt_ehipc3_fm_eqc5h07t1 #(
    parameter SIM_EMULATE = 1'b0
) (
    input clk,
    input [4:0] din,
    output dout
);

wire dout_w;

alt_ehipc3_fm_lut6 t0 (.din(6'h0 | din),.dout(dout_w));
defparam t0 .MASK = 64'h0000000000000080;
defparam t0 .SIM_EMULATE = SIM_EMULATE;

reg dout_r0 = 1'b0;
always @(posedge clk) dout_r0 <= dout_w;

assign dout = dout_r0;
endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "iNcmQeM5R+2wXyQcrIvK9Aed2O3DNv4QGFTpmcaGURS3nf96+gCegtWg50e6rleWE64VT4+790Ghs95mog/VHoEYybDIGn5EoWfqpEPzBOW06ogVsMbRm79acU6L09a0INNw7swJhWgHQdzl07TrCbOuFN5j/YV4soVomm30RbpyPicKqaC/jMGdl00awWTRKYI/LlUWB2031x5qz4fwVbhj6DvZKYVLlQLmylj6M7ubyTF+lk3FtxLTLTy5bbpWtD0qMogdETtXpSs6kSdKS8aBQF66Mm3DtyzkOpASau9T9GaIumPknB+GICVgGgjcbcrwbJHsf0D2k8jkxRYXJoPM3jWZGMjqI5ak1gFtGUFaj7cXASPDwKE3fqIAPMvOYbQ0/yLy0d+SqcX+pti1YAuDImm1kUvgpwdbPCJ+yB4v/m2fTaOXJCo9/6LHe9QpH8S2QskNpFgHkN9LXLOb6FSpdTQey2+r/OaQLgtNFyd2IWuJzrJ/K+2tBD2vQ3NpQk3OQ9I/9k8wL0tA7tJlLNpV3qACHrEiDEkZWnV/4dqM4l0+DGa24wZBmwSWDZlS58G3Bjy18uYTS22W3N6lgrQOwN0y83Q/mrYHUw98D7NWiAKLQ1MVbuxsbHWdvD1/U+5SPnDAPZlDsxufTCi1VUYKa6hEcG7KPdlRhWaeds3GCFce5LQVpRtRIxv2RFrZCALhq9G717zEa7slNbtYOn2+m75hPspHYm7nh7ygxmPH4waoXWOKDyrvg1z/4zBebvX0aFY9dBl6EtwyfTnixVbjFTwSK1oF4Bvka80e9QBdcwX1fWf//vW+W9OQQpTmm7/sHy7t5zb4PjAqueUW/3bDkgnlajQskhIfPtx5+xzpiwrfG37Kj8lJ41bBW0dyLUiRjxy+mMGYYrRFCLALNxhH/sz8JUVd5hX3Fw06kTA2o7stDTRSJ9Lo8/OT3RqkDgB+CFecj0lhhD247goO6dIwqV1Qq9ZdJmaRW4tI5md9ROlDyDvV3pRvi8Z8vpIP"
`endif