// Seed: 2503105916
module module_0 (
    output wand id_0,
    input wor id_1,
    input tri0 id_2,
    output tri id_3,
    input tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input wor id_7,
    output wor id_8,
    output supply1 id_9,
    input supply1 id_10
);
  wor id_12 = 1 == id_12;
  always @(-1 or 1 or 1 == -1 or posedge 1 !=? -1'b0 or posedge 1'h0) if (1 != 1);
  assign id_8 = 1 != 1;
endmodule
module module_1 (
    input  supply0 id_0,
    output supply0 id_1,
    output supply0 id_2
);
  wire  id_4;
  logic id_5 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_3 = 0;
  wire id_6;
  supply1 id_7;
  parameter id_8 = -1'h0;
  assign id_7 = 1;
  logic [-1 : -1] id_9;
  ;
  assign #id_10 id_9 = id_4;
endmodule
