Analysis & Synthesis report for graphics
Sun Dec 02 19:35:16 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated
 17. Source assignments for vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated
 18. Source assignments for vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz|altsyncram:altsyncram_component|altsyncram_k4a1:auto_generated
 19. Source assignments for vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component|altsyncram_41a1:auto_generated
 20. Source assignments for vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated
 21. Source assignments for vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component|altsyncram_p2a1:auto_generated
 22. Source assignments for vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated
 23. Source assignments for vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component|altsyncram_6da1:auto_generated
 24. Source assignments for vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component|altsyncram_c9a1:auto_generated
 25. Source assignments for vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated
 26. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated
 27. Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 30. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 41. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0
 42. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0
 43. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_mult:Mult0
 44. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod1
 45. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod2
 46. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|number:numz|lpm_mult:Mult0
 47. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod0
 48. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod1
 49. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod2
 50. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod4
 51. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod3
 52. altpll Parameter Settings by Entity Instance
 53. altsyncram Parameter Settings by Entity Instance
 54. lpm_mult Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "vga_controller:vga_ins|snitch:snitchd|snitched:snitchz"
 56. Port Connectivity Checks: "vga_controller:vga_ins|number:numz|numbers:numberz"
 57. Port Connectivity Checks: "vga_controller:vga_ins|number:numz"
 58. Port Connectivity Checks: "vga_controller:vga_ins|crest:crestz|crests:crestz"
 59. Port Connectivity Checks: "vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz"
 60. Port Connectivity Checks: "vga_controller:vga_ins|opening:logoz"
 61. Port Connectivity Checks: "vga_controller:vga_ins|display_trace:tracez"
 62. Port Connectivity Checks: "vga_controller:vga_ins|four_by_four:boxp2"
 63. Port Connectivity Checks: "vga_controller:vga_ins|four_by_four:boxp1"
 64. Port Connectivity Checks: "vga_controller:vga_ins|img_data:img_data_inst"
 65. Port Connectivity Checks: "vga_controller:vga_ins"
 66. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 67. Port Connectivity Checks: "screenTimer:timez"
 68. Port Connectivity Checks: "pll:div"
 69. Post-Synthesis Netlist Statistics for Top Partition
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages
 72. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 02 19:35:15 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; graphics                                    ;
; Top-level Entity Name              ; graphics                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,116                                       ;
;     Total combinational functions  ; 4,078                                       ;
;     Dedicated logic registers      ; 494                                         ;
; Total registers                    ; 494                                         ;
; Total pins                         ; 75                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 245,940                                     ;
; Embedded Multiplier 9-bit elements ; 3                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; graphics           ; graphics           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------+---------+
; opening_screen.mif               ; yes             ; User Memory Initialization File  ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/opening_screen.mif         ;         ;
; opening.v                        ; yes             ; User Wizard-Generated File       ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/opening.v                  ;         ;
; video_sync_generator.v           ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/video_sync_generator.v     ;         ;
; lab7_img_index.mif               ; yes             ; User Memory Initialization File  ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lab7_img_index.mif         ;         ;
; lab7_img_data.mif                ; yes             ; User Memory Initialization File  ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lab7_img_data.mif          ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v           ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File       ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v            ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/Reset_Delay.v              ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File       ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/pll.v                      ;         ;
; img_index.v                      ; yes             ; User Wizard-Generated File       ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_index.v                ;         ;
; img_data.v                       ; yes             ; User Wizard-Generated File       ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_data.v                 ;         ;
; graphics.v                       ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v                 ;         ;
; background.v                     ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/background.v               ;         ;
; four_by_four.v                   ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v             ;         ;
; sparkle.v                        ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v                  ;         ;
; crests.v                         ; yes             ; User Wizard-Generated File       ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crests.v                   ;         ;
; numbers.mif                      ; yes             ; User Memory Initialization File  ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/numbers.mif                ;         ;
; crest.mif                        ; yes             ; User Memory Initialization File  ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.mif                  ;         ;
; crest.v                          ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v                    ;         ;
; numbers.v                        ; yes             ; User Wizard-Generated File       ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/numbers.v                  ;         ;
; number.v                         ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v                   ;         ;
; letters.mif                      ; yes             ; User Memory Initialization File  ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letters.mif                ;         ;
; letter.v                         ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letter.v                   ;         ;
; letters.v                        ; yes             ; User Wizard-Generated File       ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letters.v                  ;         ;
; leaderboard.v                    ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v              ;         ;
; screenTimer.v                    ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/screenTimer.v              ;         ;
; sparkle.mif                      ; yes             ; User Memory Initialization File  ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.mif                ;         ;
; sparkles.v                       ; yes             ; User Wizard-Generated File       ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkles.v                 ;         ;
; snitch.mif                       ; yes             ; User Memory Initialization File  ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.mif                 ;         ;
; snitch.v                         ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v                   ;         ;
; snitched.v                       ; yes             ; User Wizard-Generated File       ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitched.v                 ;         ;
; display_trace.v                  ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/display_trace.v            ;         ;
; broom.v                          ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v                    ;         ;
; broomstick.mif                   ; yes             ; User Memory Initialization File  ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broomstick.mif             ;         ;
; broomstick.v                     ; yes             ; User Wizard-Generated File       ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broomstick.v               ;         ;
; time_turner.v                    ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v              ;         ;
; time_turn.mif                    ; yes             ; User Memory Initialization File  ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turn.mif              ;         ;
; time_turn.v                      ; yes             ; User Wizard-Generated File       ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turn.v                ;         ;
; lightning.v                      ; yes             ; User Verilog HDL File            ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v                ;         ;
; lightnin.mif                     ; yes             ; User Memory Initialization File  ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightnin.mif               ;         ;
; lightnin.v                       ; yes             ; User Wizard-Generated File       ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightnin.v                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                 ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                             ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                            ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                          ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                          ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/pll_altpll.v            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_ekc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf     ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_aaa.tdf          ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_1pb.tdf             ;         ;
; db/altsyncram_oua1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf     ;         ;
; db/decode_0aa.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_0aa.tdf          ;         ;
; db/mux_gob.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_gob.tdf             ;         ;
; db/altsyncram_k4a1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_k4a1.tdf     ;         ;
; db/altsyncram_41a1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_41a1.tdf     ;         ;
; db/decode_1aa.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_1aa.tdf          ;         ;
; db/mux_iob.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_iob.tdf             ;         ;
; db/altsyncram_35a1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_35a1.tdf     ;         ;
; db/decode_c8a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_c8a.tdf          ;         ;
; db/mux_smb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_smb.tdf             ;         ;
; db/altsyncram_p2a1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_p2a1.tdf     ;         ;
; db/mux_tmb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_tmb.tdf             ;         ;
; db/altsyncram_cga1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_cga1.tdf     ;         ;
; db/altsyncram_6da1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_6da1.tdf     ;         ;
; db/altsyncram_c9a1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_c9a1.tdf     ;         ;
; db/altsyncram_u6a1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf     ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_k8a.tdf          ;         ;
; db/mux_4nb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_4nb.tdf             ;         ;
; db/altsyncram_pjc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_pjc1.tdf     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                             ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc                            ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                        ;         ;
; db/lpm_divide_lcm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_lcm.tdf      ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_anh.tdf ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_8af.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_ikm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_ikm.tdf      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                            ;         ;
; multcore.inc                     ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc                               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                               ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                               ;         ;
; db/mult_gft.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mult_gft.tdf            ;         ;
; db/lpm_divide_3bm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_3bm.tdf      ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_olh.tdf ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_47f.tdf       ;         ;
; db/lpm_divide_4bm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_4bm.tdf      ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_plh.tdf ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_67f.tdf       ;         ;
; multcore.tdf                     ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf                               ;         ;
; csa_add.inc                      ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/csa_add.inc                                ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.inc                               ;         ;
; muleabz.inc                      ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/muleabz.inc                                ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/mul_lfrg.inc                               ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/mul_boothc.inc                             ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult.inc                           ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                         ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc                                ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf                               ;         ;
; altshift.tdf                     ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.tdf                               ;         ;
; db/lpm_divide_2bm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_2bm.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_27f.tdf       ;         ;
; db/lpm_divide_1bm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_1bm.tdf      ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_mlh.tdf ;         ;
; db/alt_u_div_07f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_07f.tdf       ;         ;
; db/lpm_divide_5bm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_5bm.tdf      ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_qlh.tdf ;         ;
; db/alt_u_div_57f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_57f.tdf       ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimated Total logic elements              ; 4,116                                          ;
;                                             ;                                                ;
; Total combinational functions               ; 4078                                           ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 1019                                           ;
;     -- 3 input functions                    ; 884                                            ;
;     -- <=2 input functions                  ; 2175                                           ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 2693                                           ;
;     -- arithmetic mode                      ; 1385                                           ;
;                                             ;                                                ;
; Total registers                             ; 494                                            ;
;     -- Dedicated logic registers            ; 494                                            ;
;     -- I/O registers                        ; 0                                              ;
;                                             ;                                                ;
; I/O pins                                    ; 75                                             ;
; Total memory bits                           ; 245940                                         ;
;                                             ;                                                ;
; Embedded Multiplier 9-bit elements          ; 3                                              ;
;                                             ;                                                ;
; Total PLLs                                  ; 1                                              ;
;     -- PLLs                                 ; 1                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 349                                            ;
; Total fan-out                               ; 13011                                          ;
; Average fan-out                             ; 2.72                                           ;
+---------------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                               ; Entity Name          ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |graphics                                       ; 4078 (1)          ; 494 (0)      ; 245940      ; 3            ; 1       ; 1         ; 75   ; 0            ; |graphics                                                                                                                                         ; graphics             ; work         ;
;    |Reset_Delay:r0|                             ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|Reset_Delay:r0                                                                                                                          ; Reset_Delay          ; work         ;
;    |VGA_Audio_PLL:p1|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|VGA_Audio_PLL:p1                                                                                                                        ; VGA_Audio_PLL        ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                                ; altpll               ; work         ;
;    |vga_controller:vga_ins|                     ; 4050 (255)        ; 473 (105)    ; 245940      ; 3            ; 1       ; 1         ; 0    ; 0            ; |graphics|vga_controller:vga_ins                                                                                                                  ; vga_controller       ; work         ;
;       |broom:broomz|                            ; 126 (126)         ; 57 (56)      ; 10000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|broom:broomz                                                                                                     ; broom                ; work         ;
;          |broomstick:broomstikz|                ; 0 (0)             ; 1 (0)        ; 10000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|broom:broomz|broomstick:broomstikz                                                                               ; broomstick           ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 1 (0)        ; 10000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component                                               ; altsyncram           ; work         ;
;                |altsyncram_cga1:auto_generated| ; 0 (0)             ; 1 (1)        ; 10000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated                ; altsyncram_cga1      ; work         ;
;       |crest:crestz|                            ; 55 (22)           ; 4 (0)        ; 200000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|crest:crestz                                                                                                     ; crest                ; work         ;
;          |crests:crestz|                        ; 33 (0)            ; 4 (0)        ; 200000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|crest:crestz|crests:crestz                                                                                       ; crests               ; work         ;
;             |altsyncram:altsyncram_component|   ; 33 (0)            ; 4 (0)        ; 200000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component                                                       ; altsyncram           ; work         ;
;                |altsyncram_41a1:auto_generated| ; 33 (0)            ; 4 (4)        ; 200000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component|altsyncram_41a1:auto_generated                        ; altsyncram_41a1      ; work         ;
;                   |decode_1aa:rden_decode|      ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component|altsyncram_41a1:auto_generated|decode_1aa:rden_decode ; decode_1aa           ; work         ;
;                   |mux_iob:mux2|                ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component|altsyncram_41a1:auto_generated|mux_iob:mux2           ; mux_iob              ; work         ;
;       |display_trace:tracez|                    ; 10 (10)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|display_trace:tracez                                                                                             ; display_trace        ; work         ;
;       |four_by_four:boxp1|                      ; 68 (68)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|four_by_four:boxp1                                                                                               ; four_by_four         ; work         ;
;       |four_by_four:boxp2|                      ; 46 (46)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|four_by_four:boxp2                                                                                               ; four_by_four         ; work         ;
;       |img_index:img_index_inst|                ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|img_index:img_index_inst                                                                                         ; img_index            ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;             |altsyncram_pjc1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated                          ; altsyncram_pjc1      ; work         ;
;       |lightning:boltz|                         ; 0 (0)             ; 0 (0)        ; 2           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lightning:boltz                                                                                                  ; lightning            ; work         ;
;          |lightnin:lightninz|                   ; 0 (0)             ; 0 (0)        ; 2           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lightning:boltz|lightnin:lightninz                                                                               ; lightnin             ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component                                               ; altsyncram           ; work         ;
;                |altsyncram_c9a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component|altsyncram_c9a1:auto_generated                ; altsyncram_c9a1      ; work         ;
;       |lpm_divide:Div0|                         ; 215 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Div0                                                                                                  ; lpm_divide           ; work         ;
;          |lpm_divide_ikm:auto_generated|        ; 215 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated                                                                    ; lpm_divide_ikm       ; work         ;
;             |sign_div_unsign_anh:divider|       ; 215 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                                        ; sign_div_unsign_anh  ; work         ;
;                |alt_u_div_8af:divider|          ; 215 (215)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider                  ; alt_u_div_8af        ; work         ;
;       |lpm_divide:Mod0|                         ; 292 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Mod0                                                                                                  ; lpm_divide           ; work         ;
;          |lpm_divide_lcm:auto_generated|        ; 292 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated                                                                    ; lpm_divide_lcm       ; work         ;
;             |sign_div_unsign_anh:divider|       ; 292 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                                        ; sign_div_unsign_anh  ; work         ;
;                |alt_u_div_8af:divider|          ; 292 (292)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider                  ; alt_u_div_8af        ; work         ;
;       |lpm_divide:Mod1|                         ; 292 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Mod1                                                                                                  ; lpm_divide           ; work         ;
;          |lpm_divide_3bm:auto_generated|        ; 292 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated                                                                    ; lpm_divide_3bm       ; work         ;
;             |sign_div_unsign_olh:divider|       ; 292 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                        ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_47f:divider|          ; 292 (292)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                  ; alt_u_div_47f        ; work         ;
;       |lpm_divide:Mod2|                         ; 149 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Mod2                                                                                                  ; lpm_divide           ; work         ;
;          |lpm_divide_4bm:auto_generated|        ; 149 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_4bm:auto_generated                                                                    ; lpm_divide_4bm       ; work         ;
;             |sign_div_unsign_plh:divider|       ; 149 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                        ; sign_div_unsign_plh  ; work         ;
;                |alt_u_div_67f:divider|          ; 149 (149)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                  ; alt_u_div_67f        ; work         ;
;       |lpm_mult:Mult0|                          ; 1 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_mult:Mult0                                                                                                   ; lpm_mult             ; work         ;
;          |mult_gft:auto_generated|              ; 1 (1)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|lpm_mult:Mult0|mult_gft:auto_generated                                                                           ; mult_gft             ; work         ;
;       |number:numz|                             ; 21 (15)           ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|number:numz                                                                                                      ; number               ; work         ;
;          |lpm_mult:Mult0|                       ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|number:numz|lpm_mult:Mult0                                                                                       ; lpm_mult             ; work         ;
;             |multcore:mult_core|                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|number:numz|lpm_mult:Mult0|multcore:mult_core                                                                    ; multcore             ; work         ;
;          |numbers:numberz|                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|number:numz|numbers:numberz                                                                                      ; numbers              ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component                                                      ; altsyncram           ; work         ;
;                |altsyncram_35a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated                       ; altsyncram_35a1      ; work         ;
;       |snitch:snitchd|                          ; 2306 (685)        ; 133 (132)    ; 20000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd                                                                                                   ; snitch               ; work         ;
;          |lpm_divide:Mod0|                      ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod0                                                                                   ; lpm_divide           ; work         ;
;             |lpm_divide_2bm:auto_generated|     ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod0|lpm_divide_2bm:auto_generated                                                     ; lpm_divide_2bm       ; work         ;
;                |sign_div_unsign_nlh:divider|    ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod0|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                         ; sign_div_unsign_nlh  ; work         ;
;                   |alt_u_div_27f:divider|       ; 323 (323)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod0|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider   ; alt_u_div_27f        ; work         ;
;          |lpm_divide:Mod1|                      ; 238 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod1                                                                                   ; lpm_divide           ; work         ;
;             |lpm_divide_1bm:auto_generated|     ; 238 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod1|lpm_divide_1bm:auto_generated                                                     ; lpm_divide_1bm       ; work         ;
;                |sign_div_unsign_mlh:divider|    ; 238 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                         ; sign_div_unsign_mlh  ; work         ;
;                   |alt_u_div_07f:divider|       ; 238 (238)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider   ; alt_u_div_07f        ; work         ;
;          |lpm_divide:Mod2|                      ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod2                                                                                   ; lpm_divide           ; work         ;
;             |lpm_divide_5bm:auto_generated|     ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod2|lpm_divide_5bm:auto_generated                                                     ; lpm_divide_5bm       ; work         ;
;                |sign_div_unsign_qlh:divider|    ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                         ; sign_div_unsign_qlh  ; work         ;
;                   |alt_u_div_57f:divider|       ; 368 (368)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_57f:divider   ; alt_u_div_57f        ; work         ;
;          |lpm_divide:Mod3|                      ; 367 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod3                                                                                   ; lpm_divide           ; work         ;
;             |lpm_divide_5bm:auto_generated|     ; 367 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod3|lpm_divide_5bm:auto_generated                                                     ; lpm_divide_5bm       ; work         ;
;                |sign_div_unsign_qlh:divider|    ; 367 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                         ; sign_div_unsign_qlh  ; work         ;
;                   |alt_u_div_57f:divider|       ; 367 (367)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_57f:divider   ; alt_u_div_57f        ; work         ;
;          |lpm_divide:Mod4|                      ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod4                                                                                   ; lpm_divide           ; work         ;
;             |lpm_divide_2bm:auto_generated|     ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod4|lpm_divide_2bm:auto_generated                                                     ; lpm_divide_2bm       ; work         ;
;                |sign_div_unsign_nlh:divider|    ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod4|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                         ; sign_div_unsign_nlh  ; work         ;
;                   |alt_u_div_27f:divider|       ; 323 (323)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod4|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider   ; alt_u_div_27f        ; work         ;
;          |snitched:snitchz|                     ; 2 (0)             ; 1 (0)        ; 20000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|snitched:snitchz                                                                                  ; snitched             ; work         ;
;             |altsyncram:altsyncram_component|   ; 2 (0)             ; 1 (0)        ; 20000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component                                                  ; altsyncram           ; work         ;
;                |altsyncram_p2a1:auto_generated| ; 2 (0)             ; 1 (1)        ; 20000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component|altsyncram_p2a1:auto_generated                   ; altsyncram_p2a1      ; work         ;
;                   |mux_tmb:mux2|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component|altsyncram_p2a1:auto_generated|mux_tmb:mux2      ; mux_tmb              ; work         ;
;       |sparkle:sparklez|                        ; 170 (170)         ; 112 (112)    ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|sparkle:sparklez                                                                                                 ; sparkle              ; work         ;
;          |sparkles:sparkz|                      ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz                                                                                 ; sparkles             ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz|altsyncram:altsyncram_component                                                 ; altsyncram           ; work         ;
;                |altsyncram_k4a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz|altsyncram:altsyncram_component|altsyncram_k4a1:auto_generated                  ; altsyncram_k4a1      ; work         ;
;       |time_turner:turnz|                       ; 0 (0)             ; 0 (0)        ; 2           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|time_turner:turnz                                                                                                ; time_turner          ; work         ;
;          |time_turn:time_turnz|                 ; 0 (0)             ; 0 (0)        ; 2           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz                                                                           ; time_turn            ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component                                           ; altsyncram           ; work         ;
;                |altsyncram_6da1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component|altsyncram_6da1:auto_generated            ; altsyncram_6da1      ; work         ;
;       |video_sync_generator:LTM_ins|            ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphics|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                     ; video_sync_generator ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------+
; Name                                                                                                                                    ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------+
; vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 10000        ; 1            ; --           ; --           ; 10000  ; broomstick.mif     ;
; vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component|altsyncram_41a1:auto_generated|ALTSYNCRAM             ; AUTO ; ROM  ; 100000       ; 2            ; --           ; --           ; 200000 ; crest.mif          ;
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ALTSYNCRAM               ; M9K  ; ROM  ; 256          ; 24           ; --           ; --           ; 6144   ; lab7_img_index.mif ;
; vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component|altsyncram_c9a1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 10000        ; 1            ; --           ; --           ; 10000  ; lightnin.mif       ;
; vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 9000         ; 1            ; --           ; --           ; 9000   ; numbers.mif        ;
; vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component|altsyncram_p2a1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 10000        ; 2            ; --           ; --           ; 20000  ; snitch.mif         ;
; vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz|altsyncram:altsyncram_component|altsyncram_k4a1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 1600         ; 1            ; --           ; --           ; 1600   ; sparkle.mif        ;
; vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component|altsyncram_6da1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 10000        ; 1            ; --           ; --           ; 10000  ; time_turn.mif      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 3           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |graphics|pll:div                                                       ; pll.v           ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |graphics|vga_controller:vga_ins|lightning:boltz|lightnin:lightninz     ; lightnin.v      ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |graphics|vga_controller:vga_ins|broom:broomz|broomstick:broomstikz     ; broomstick.v    ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |graphics|vga_controller:vga_ins|crest:crestz|crests:crestz             ; crests.v        ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |graphics|vga_controller:vga_ins|letter:letterz|letters:alphabet        ; letters.v       ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |graphics|vga_controller:vga_ins|opening:logoz                          ; opening.v       ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |graphics|vga_controller:vga_ins|number:numz|numbers:numberz            ; numbers.v       ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |graphics|vga_controller:vga_ins|snitch:snitchd|snitched:snitchz        ; snitched.v      ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |graphics|vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz       ; sparkles.v      ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |graphics|vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz ; time_turn.v     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; vga_controller:vga_ins|letter:letterz|ADDR[0..12]                                                                                             ; Stuck at GND due to stuck port clock_enable                    ;
; vga_controller:vga_ins|lightning:boltz|ADDR[0..13]                                                                                            ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|lightning:boltz|update_location_counter[1..24]                                                                         ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|lightning:boltz|cycle_counter[0..2]                                                                                    ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|lightning:boltz|lightning_col[1]                                                                                       ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|lightning:boltz|lightning_col[2..4]                                                                                    ; Stuck at VCC due to stuck port clock                           ;
; vga_controller:vga_ins|lightning:boltz|lightning_col[5]                                                                                       ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|lightning:boltz|lightning_col[6,7]                                                                                     ; Stuck at VCC due to stuck port clock                           ;
; vga_controller:vga_ins|lightning:boltz|lightning_col[8..18]                                                                                   ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|lightning:boltz|lightning_row[1,2]                                                                                     ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|lightning:boltz|lightning_row[3]                                                                                       ; Stuck at VCC due to stuck port clock                           ;
; vga_controller:vga_ins|lightning:boltz|lightning_row[4]                                                                                       ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|lightning:boltz|lightning_row[5]                                                                                       ; Stuck at VCC due to stuck port clock                           ;
; vga_controller:vga_ins|lightning:boltz|lightning_row[6..18]                                                                                   ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component|altsyncram_c9a1:auto_generated|address_reg_a[0]     ; Stuck at GND due to stuck port data_in                         ;
; vga_controller:vga_ins|time_turner:turnz|ADDR[0..13]                                                                                          ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|time_turner:turnz|update_location_counter[0..24]                                                                       ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|time_turner:turnz|cycle_counter                                                                                        ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|time_turner:turnz|time_turner_col[1,2]                                                                                 ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|time_turner:turnz|time_turner_col[3..6]                                                                                ; Stuck at VCC due to stuck port clock                           ;
; vga_controller:vga_ins|time_turner:turnz|time_turner_col[7..18]                                                                               ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component|altsyncram_6da1:auto_generated|address_reg_a[0] ; Stuck at GND due to stuck port data_in                         ;
; vga_controller:vga_ins|snitch:snitchd|snitch_location[12..15]                                                                                 ; Stuck at GND due to stuck port data_in                         ;
; vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated|address_reg_a[0]            ; Stuck at GND due to stuck port data_in                         ;
; vga_controller:vga_ins|leaderboard:ledaerz|Gr                                                                                                 ; Lost fanout                                                    ;
; vga_controller:vga_ins|leaderboard:ledaerz|Hr                                                                                                 ; Lost fanout                                                    ;
; vga_controller:vga_ins|leaderboard:ledaerz|Sr                                                                                                 ; Lost fanout                                                    ;
; vga_controller:vga_ins|leaderboard:ledaerz|Rr                                                                                                 ; Lost fanout                                                    ;
; vga_controller:vga_ins|leaderboard:ledaerz|gryffindor_house_score_pixel[0..12]                                                                ; Stuck at GND due to stuck port clock_enable                    ;
; vga_controller:vga_ins|leaderboard:ledaerz|scores[0..2]                                                                                       ; Stuck at GND due to stuck port data_in                         ;
; vga_controller:vga_ins|leaderboard:ledaerz|leader_crest                                                                                       ; Stuck at GND due to stuck port data_in                         ;
; vga_controller:vga_ins|four_by_four:boxp2|snitch                                                                                              ; Stuck at GND due to stuck port data_in                         ;
; vga_controller:vga_ins|background:bckgrd|index[0..3]                                                                                          ; Stuck at VCC due to stuck port data_in                         ;
; vga_controller:vga_ins|background:bckgrd|index[4..7]                                                                                          ; Stuck at GND due to stuck port data_in                         ;
; vga_controller:vga_ins|lightning:boltz|update_location_counter[0]                                                                             ; Stuck at GND due to stuck port clock                           ;
; vga_controller:vga_ins|leaderboard:ledaerz|hufflepuff_house_score_pixel[0..12]                                                                ; Lost fanout                                                    ;
; vga_controller:vga_ins|leaderboard:ledaerz|ravenclaw_house_score_pixel[0..12]                                                                 ; Lost fanout                                                    ;
; vga_controller:vga_ins|leaderboard:ledaerz|slytherin_house_score_pixel[0..12]                                                                 ; Lost fanout                                                    ;
; vga_controller:vga_ins|leaderboard:ledaerz|leader_crest_pixel[0..18]                                                                          ; Lost fanout                                                    ;
; vga_controller:vga_ins|letter:letterz|tletter[1..4]                                                                                           ; Merged with vga_controller:vga_ins|letter:letterz|tletter[0]   ;
; vga_controller:vga_ins|sparkle:sparklez|offset2[11]                                                                                           ; Lost fanout                                                    ;
; vga_controller:vga_ins|sparkle:sparklez|offset[11]                                                                                            ; Lost fanout                                                    ;
; vga_controller:vga_ins|sparkle:sparklez|offset[1..3,6]                                                                                        ; Merged with vga_controller:vga_ins|sparkle:sparklez|offset[0]  ;
; vga_controller:vga_ins|sparkle:sparklez|offset[7]                                                                                             ; Merged with vga_controller:vga_ins|sparkle:sparklez|offset[4]  ;
; vga_controller:vga_ins|sparkle:sparklez|offset2[1..3,6,10]                                                                                    ; Merged with vga_controller:vga_ins|sparkle:sparklez|offset2[0] ;
; vga_controller:vga_ins|sparkle:sparklez|offset2[7]                                                                                            ; Merged with vga_controller:vga_ins|sparkle:sparklez|offset2[4] ;
; vga_controller:vga_ins|sparkle:sparklez|offset2[9]                                                                                            ; Merged with vga_controller:vga_ins|sparkle:sparklez|offset2[5] ;
; vga_controller:vga_ins|letter:letterz|tletter[0]                                                                                              ; Stuck at GND due to stuck port data_in                         ;
; vga_controller:vga_ins|sparkle:sparklez|offset2[0]                                                                                            ; Stuck at GND due to stuck port data_in                         ;
; vga_controller:vga_ins|sparkle:sparklez|offset[0]                                                                                             ; Stuck at GND due to stuck port data_in                         ;
; vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|address_reg_a[0..2]     ; Stuck at GND due to stuck port data_in                         ;
; vga_controller:vga_ins|broom:broomz|broom_row[1]                                                                                              ; Merged with vga_controller:vga_ins|broom:broomz|cycle_counter  ;
; vga_controller:vga_ins|sparkle:sparklez|cycle_counter2[2]                                                                                     ; Stuck at GND due to stuck port data_in                         ;
; vga_controller:vga_ins|broom:broomz|broom_row[2]                                                                                              ; Stuck at VCC due to stuck port data_in                         ;
; vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|address_reg_a[0..4]                       ; Lost fanout                                                    ;
; vga_controller:vga_ins|in_trace_pixel[0..18]                                                                                                  ; Lost fanout                                                    ;
; Total Number of Removed Registers = 295                                                                                                       ;                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; vga_controller:vga_ins|lightning:boltz|cycle_counter[0]                                                              ; Stuck at GND                   ; vga_controller:vga_ins|lightning:boltz|lightning_col[1],                                                                                      ;
;                                                                                                                      ; due to stuck port clock        ; vga_controller:vga_ins|lightning:boltz|lightning_col[2],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[3],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[4],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[5],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[6],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[7],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[8],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[9],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[10],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[11],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[12],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[13],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[14],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[15],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[16],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[17],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_col[18],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[1],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[2],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[3],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[4],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[5],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[6],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[7],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[8],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[9],                                                                                      ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[10],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[11],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[12],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[13],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[14],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[15],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[16],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[17],                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|lightning:boltz|lightning_row[18]                                                                                      ;
; vga_controller:vga_ins|time_turner:turnz|cycle_counter                                                               ; Stuck at GND                   ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[1],                                                                                  ;
;                                                                                                                      ; due to stuck port clock        ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[2],                                                                                  ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[3],                                                                                  ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[4],                                                                                  ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[5],                                                                                  ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[6],                                                                                  ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[7],                                                                                  ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[8],                                                                                  ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[9],                                                                                  ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[10],                                                                                 ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[11],                                                                                 ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[12],                                                                                 ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[13],                                                                                 ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[14],                                                                                 ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[15],                                                                                 ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[16],                                                                                 ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[17],                                                                                 ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|time_turner:turnz|time_turner_col[18]                                                                                  ;
; vga_controller:vga_ins|letter:letterz|ADDR[0]                                                                        ; Stuck at GND                   ; vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|address_reg_a[2],       ;
;                                                                                                                      ; due to stuck port clock_enable ; vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|address_reg_a[2],                         ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|in_trace_pixel[15],                                                                                                    ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|in_trace_pixel[0], vga_controller:vga_ins|in_trace_pixel[1],                                                           ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|in_trace_pixel[6], vga_controller:vga_ins|in_trace_pixel[7],                                                           ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|in_trace_pixel[18]                                                                                                     ;
; vga_controller:vga_ins|lightning:boltz|ADDR[13]                                                                      ; Stuck at GND                   ; vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component|altsyncram_c9a1:auto_generated|address_reg_a[0],    ;
;                                                                                                                      ; due to stuck port clock        ; vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|address_reg_a[4],                         ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|in_trace_pixel[17],                                                                                                    ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|in_trace_pixel[3], vga_controller:vga_ins|in_trace_pixel[9]                                                            ;
; vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|address_reg_a[0] ; Lost Fanouts                   ; vga_controller:vga_ins|in_trace_pixel[13],                                                                                                    ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|in_trace_pixel[4],                                                                                                     ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|in_trace_pixel[10],                                                                                                    ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|in_trace_pixel[11],                                                                                                    ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|in_trace_pixel[12]                                                                                                     ;
; vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|address_reg_a[3] ; Lost Fanouts                   ; vga_controller:vga_ins|in_trace_pixel[16],                                                                                                    ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|in_trace_pixel[2], vga_controller:vga_ins|in_trace_pixel[8]                                                            ;
; vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|address_reg_a[1] ; Lost Fanouts                   ; vga_controller:vga_ins|in_trace_pixel[14],                                                                                                    ;
;                                                                                                                      ;                                ; vga_controller:vga_ins|in_trace_pixel[5]                                                                                                      ;
; vga_controller:vga_ins|time_turner:turnz|ADDR[13]                                                                    ; Stuck at GND                   ; vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component|altsyncram_6da1:auto_generated|address_reg_a[0] ;
;                                                                                                                      ; due to stuck port clock        ;                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 494   ;
; Number of registers using Synchronous Clear  ; 199   ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 292   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; vga_controller:vga_ins|snitch:snitchd|snitch_row[5] ; 11      ;
; vga_controller:vga_ins|snitch:snitchd|snitch_row[3] ; 11      ;
; vga_controller:vga_ins|snitch:snitchd|snitch_col[6] ; 11      ;
; vga_controller:vga_ins|snitch:snitchd|snitch_col[5] ; 10      ;
; vga_controller:vga_ins|snitch:snitchd|snitch_col[3] ; 11      ;
; vga_controller:vga_ins|snitch:snitchd|snitch_col[4] ; 10      ;
; vga_controller:vga_ins|broom:broomz|broom_row[7]    ; 4       ;
; vga_controller:vga_ins|broom:broomz|broom_row[3]    ; 4       ;
; Total number of inverted registers = 8              ;         ;
+-----------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |graphics|vga_controller:vga_ins|in_trace_pixel[12]                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |graphics|vga_controller:vga_ins|num_pixel[3]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |graphics|vga_controller:vga_ins|sparkle:sparklez|offset_ADDR[1]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |graphics|vga_controller:vga_ins|crest_pixel[0]                    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |graphics|vga_controller:vga_ins|crest_pixel[3]                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |graphics|vga_controller:vga_ins|sparkle:sparklez|offset[8]        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |graphics|vga_controller:vga_ins|sparkle:sparklez|offset2[5]       ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |graphics|vga_controller:vga_ins|snitch:snitchd|snitch_col[9]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |graphics|vga_controller:vga_ins|snitch:snitchd|seconds_counter[1] ;
; 6:1                ; 29 bits   ; 116 LEs       ; 116 LEs              ; 0 LEs                  ; Yes        ; |graphics|vga_controller:vga_ins|snitch:snitchd|seconds_counter[5] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |graphics|vga_controller:vga_ins|snitch:snitchd|snitch_row[16]     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |graphics|vga_controller:vga_ins|snitch:snitchd|snitch_col[3]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |graphics|vga_controller:vga_ins|snitch:snitchd|snitch_row[5]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz|altsyncram:altsyncram_component|altsyncram_k4a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component|altsyncram_41a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component|altsyncram_p2a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component|altsyncram_6da1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component|altsyncram_c9a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; NONE                  ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; lab7_img_data.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ekc1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 1                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 160000               ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; opening_screen.mif   ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_oua1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 1600                 ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; sparkle.mif          ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_k4a1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 100000               ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; crest.mif            ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_41a1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 9000                 ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; numbers.mif          ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_35a1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 10000                ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; snitch.mif           ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_p2a1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 10000                ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; broomstick.mif       ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_cga1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 10000                ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; time_turn.mif        ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_6da1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 10000                ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; lightnin.mif         ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_c9a1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 65000                ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; letters.mif          ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_u6a1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; lab7_img_index.mif   ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_pjc1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 19           ; Untyped                ;
; LPM_WIDTHB                                     ; 7            ; Untyped                ;
; LPM_WIDTHP                                     ; 26           ; Untyped                ;
; LPM_WIDTHR                                     ; 26           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_gft     ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|number:numz|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 4            ; Untyped                            ;
; LPM_WIDTHB                                     ; 10           ; Untyped                            ;
; LPM_WIDTHP                                     ; 14           ; Untyped                            ;
; LPM_WIDTHR                                     ; 14           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 2              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll:div|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                            ;
; Entity Instance                           ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 307200                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                             ;
;     -- NUMWORDS_A                         ; 160000                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                             ;
;     -- NUMWORDS_A                         ; 1600                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 2                                                                                             ;
;     -- NUMWORDS_A                         ; 100000                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                             ;
;     -- NUMWORDS_A                         ; 9000                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 2                                                                                             ;
;     -- NUMWORDS_A                         ; 10000                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                             ;
;     -- NUMWORDS_A                         ; 10000                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                             ;
;     -- NUMWORDS_A                         ; 10000                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                             ;
;     -- NUMWORDS_A                         ; 10000                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                             ;
;     -- NUMWORDS_A                         ; 65000                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                            ;
+---------------------------------------+---------------------------------------------------+
; Name                                  ; Value                                             ;
+---------------------------------------+---------------------------------------------------+
; Number of entity instances            ; 2                                                 ;
; Entity Instance                       ; vga_controller:vga_ins|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 19                                                ;
;     -- LPM_WIDTHB                     ; 7                                                 ;
;     -- LPM_WIDTHP                     ; 26                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                               ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; vga_controller:vga_ins|number:numz|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                ;
;     -- LPM_WIDTHP                     ; 14                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                               ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
+---------------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|snitch:snitchd|snitched:snitchz"                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (14 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|number:numz|numbers:numberz"                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is smaller than the input port (14 bits) it drives.  Extra input bit(s) "address[13..13]" will be connected to GND. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|number:numz"                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR ; Input ; Warning  ; Input port expression (13 bits) is smaller than the input port (15 bits) it drives.  Extra input bit(s) "ADDR[14..13]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|crest:crestz|crests:crestz"                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (17 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz"                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (11 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|opening:logoz"                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (19 bits) is wider than the input port (18 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND.              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|display_trace:tracez" ;
+---------------+-------+----------+--------------------------------------+
; Port          ; Type  ; Severity ; Details                              ;
+---------------+-------+----------+--------------------------------------+
; trace[5..4]   ; Input ; Info     ; Stuck at VCC                         ;
; trace[15..10] ; Input ; Info     ; Stuck at GND                         ;
; trace[8..6]   ; Input ; Info     ; Stuck at GND                         ;
; trace[3..1]   ; Input ; Info     ; Stuck at GND                         ;
; trace[9]      ; Input ; Info     ; Stuck at VCC                         ;
; trace[0]      ; Input ; Info     ; Stuck at VCC                         ;
+---------------+-------+----------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|four_by_four:boxp2"                                                                                                                    ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; already_traced[15..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; already_traced[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; snitch_location       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|four_by_four:boxp1"                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; already_traced[15..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; already_traced[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|img_data:img_data_inst"                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins"                                                                                                 ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; snitch_powerup      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; time_turner_powerup ; Input  ; Info     ; Stuck at GND                                                                                             ;
; lightning_powerup   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; broom_powerup       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; leaderboard         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; get_ready           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; times_up            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; logo                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; crest_out           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; crest_index         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "screenTimer:timez"                                                                                                                                                   ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                               ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; total_screens       ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "total_screens[5..4]" will be connected to GND. ;
; total_screens[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; total_screens[5]    ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; total_screens[4]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; curr_screen         ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (2 bits) it drives; bit(s) "curr_screen[4..2]" have no fanouts                        ;
; curr_screen         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; time_out            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; end_of_game         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:div"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 75                          ;
; cycloneiii_ff         ; 494                         ;
;     CLR               ; 11                          ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 152                         ;
;     ENA CLR           ; 10                          ;
;     ENA SCLR          ; 121                         ;
;     ENA SCLR SLD      ; 1                           ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 58                          ;
;     plain             ; 114                         ;
; cycloneiii_lcell_comb ; 4078                        ;
;     arith             ; 1385                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 691                         ;
;         3 data inputs ; 693                         ;
;     normal            ; 2693                        ;
;         0 data inputs ; 204                         ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 1249                        ;
;         3 data inputs ; 191                         ;
;         4 data inputs ; 1019                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 60                          ;
;                       ;                             ;
; Max LUT depth         ; 74.50                       ;
; Average LUT depth     ; 34.11                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Dec 02 19:34:43 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off graphics -c graphics
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/skeleton.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file scoretodigits.v
    Info (12023): Found entity 1: scoreToDigits File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/scoreToDigits.v Line: 1
Warning (10263): Verilog HDL Event Control warning at scoreCalc.v(16): event expression contains "|" or "||" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/scoreCalc.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file scorecalc.v
    Info (12023): Found entity 1: scoreCalc File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/scoreCalc.v Line: 1
Warning (10463): Verilog HDL Declaration warning at processor.v(128): "type" is SystemVerilog-2005 keyword File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/processor.v Line: 128
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/processor.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file opening.v
    Info (12023): Found entity 1: opening File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/opening.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_data.v Line: 39
Warning (12019): Can't analyze file -- file imem.v is missing
Warning (12019): Can't analyze file -- file dmem.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file graphics.v
    Info (12023): Found entity 1: graphics File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file background.v
    Info (12023): Found entity 1: background File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/background.v Line: 1
Warning (12019): Can't analyze file -- file cursor.v is missing
Warning (12019): Can't analyze file -- file two_by_two.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file four_by_four.v
    Info (12023): Found entity 1: four_by_four File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sparkle.v
    Info (12023): Found entity 1: sparkle File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file crests.v
    Info (12023): Found entity 1: crests File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crests.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file crest.v
    Info (12023): Found entity 1: crest File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file numbers.v
    Info (12023): Found entity 1: numbers File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/numbers.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file number.v
    Info (12023): Found entity 1: number File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file get_ready.v
    Info (12023): Found entity 1: get_ready File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/get_ready.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file time_is_up.v
    Info (12023): Found entity 1: time_is_up File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_is_up.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file letter.v
    Info (12023): Found entity 1: letter File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letter.v Line: 1
Warning (10090): Verilog HDL syntax warning at house_cup.v(39): extra block comment delimiter characters /* within block comment File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/house_cup.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file house_cup.v
    Info (12023): Found entity 1: house_cup File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/house_cup.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file letters.v
    Info (12023): Found entity 1: letters File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letters.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file leaderboard.v
    Info (12023): Found entity 1: leaderboard File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file border.v
    Info (12023): Found entity 1: border File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/border.v Line: 89
Warning (10259): Verilog HDL error at screenTimer.v(41): constant value overflow File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/screenTimer.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file screentimer.v
    Info (12023): Found entity 1: screenTimer File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/screenTimer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sparkles.v
    Info (12023): Found entity 1: sparkles File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkles.v Line: 39
Warning (10261): Verilog HDL Event Control warning at snitch.v(33): Event Control contains a complex event expression File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 33
Warning (10229): Verilog HDL Expression warning at snitch.v(191): truncated literal to match 16 bits File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 191
Warning (10229): Verilog HDL Expression warning at snitch.v(199): truncated literal to match 16 bits File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 199
Warning (10229): Verilog HDL Expression warning at snitch.v(207): truncated literal to match 16 bits File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 207
Warning (10229): Verilog HDL Expression warning at snitch.v(215): truncated literal to match 16 bits File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 215
Info (12021): Found 1 design units, including 1 entities, in source file snitch.v
    Info (12023): Found entity 1: snitch File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file snitched.v
    Info (12023): Found entity 1: snitched File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitched.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file display_trace.v
    Info (12023): Found entity 1: display_trace File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/display_trace.v Line: 1
Warning (10261): Verilog HDL Event Control warning at broom.v(25): Event Control contains a complex event expression File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file broom.v
    Info (12023): Found entity 1: broom File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file broomstick.v
    Info (12023): Found entity 1: broomstick File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broomstick.v Line: 39
Warning (10261): Verilog HDL Event Control warning at time_turner.v(24): Event Control contains a complex event expression File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file time_turner.v
    Info (12023): Found entity 1: time_turner File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file time_turn.v
    Info (12023): Found entity 1: time_turn File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turn.v Line: 39
Warning (10261): Verilog HDL Event Control warning at lightning.v(24): Event Control contains a complex event expression File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lightning.v
    Info (12023): Found entity 1: lightning File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lightnin.v
    Info (12023): Found entity 1: lightnin File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightnin.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at scoreToDigits.v(23): created implicit net for "result6" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/scoreToDigits.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at graphics.v(40): created implicit net for "inclock" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at graphics.v(50): created implicit net for "leds" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at graphics.v(53): created implicit net for "DLY_RST" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at graphics.v(54): created implicit net for "VGA_CTRL_CLK" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at graphics.v(54): created implicit net for "AUD_CTRL_CLK" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at display_trace.v(117): created implicit net for "trace_color_box" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/display_trace.v Line: 117
Info (12127): Elaborating entity "graphics" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at graphics.v(50): object "leds" assigned a value but never read File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 50
Warning (10230): Verilog HDL assignment warning at graphics.v(50): truncated value with size 8 to match size of target (1) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 50
Warning (10034): Output port "VGA_SYNC" at graphics.v(22) has no driver File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 22
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 40
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/pll.v Line: 90
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "screenTimer" for hierarchy "screenTimer:timez" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 47
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 53
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 54
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 81
Warning (10230): Verilog HDL assignment warning at vga_controller.v(72): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 72
Warning (10230): Verilog HDL assignment warning at vga_controller.v(117): truncated value with size 32 to match size of target (9) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 117
Warning (10230): Verilog HDL assignment warning at vga_controller.v(118): truncated value with size 32 to match size of target (10) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 118
Warning (10230): Verilog HDL assignment warning at vga_controller.v(135): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 135
Warning (10230): Verilog HDL assignment warning at vga_controller.v(146): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 146
Warning (10230): Verilog HDL assignment warning at vga_controller.v(156): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 156
Warning (10230): Verilog HDL assignment warning at vga_controller.v(161): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 161
Warning (10230): Verilog HDL assignment warning at vga_controller.v(169): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 169
Warning (10230): Verilog HDL assignment warning at vga_controller.v(174): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 174
Warning (10230): Verilog HDL assignment warning at vga_controller.v(179): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 179
Warning (10230): Verilog HDL assignment warning at vga_controller.v(187): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 187
Warning (10230): Verilog HDL assignment warning at vga_controller.v(192): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 192
Warning (10230): Verilog HDL assignment warning at vga_controller.v(197): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 197
Warning (10230): Verilog HDL assignment warning at vga_controller.v(205): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 205
Warning (10230): Verilog HDL assignment warning at vga_controller.v(210): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 210
Warning (10230): Verilog HDL assignment warning at vga_controller.v(215): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 215
Warning (10230): Verilog HDL assignment warning at vga_controller.v(223): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 223
Warning (10230): Verilog HDL assignment warning at vga_controller.v(231): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 231
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 62
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_data" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ekc1.tdf
    Info (12023): Found entity 1: altsyncram_ekc1 File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ekc1" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_aaa.tdf Line: 23
Info (12128): Elaborating entity "decode_aaa" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|decode_aaa:rden_decode" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_1pb.tdf Line: 23
Info (12128): Elaborating entity "mux_1pb" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|mux_1pb:mux2" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 41
Info (12128): Elaborating entity "background" for hierarchy "vga_controller:vga_ins|background:bckgrd" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 240
Info (12128): Elaborating entity "four_by_four" for hierarchy "vga_controller:vga_ins|four_by_four:boxp1" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 254
Info (12128): Elaborating entity "display_trace" for hierarchy "vga_controller:vga_ins|display_trace:tracez" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 271
Warning (10036): Verilog HDL or VHDL warning at display_trace.v(117): object "trace_color_box" assigned a value but never read File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/display_trace.v Line: 117
Info (12128): Elaborating entity "opening" for hierarchy "vga_controller:vga_ins|opening:logoz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 291
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/opening.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/opening.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/opening.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "opening_screen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "160000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oua1.tdf
    Info (12023): Found entity 1: altsyncram_oua1 File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_oua1" for hierarchy "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_0aa.tdf
    Info (12023): Found entity 1: decode_0aa File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_0aa.tdf Line: 23
Info (12128): Elaborating entity "decode_0aa" for hierarchy "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|decode_0aa:rden_decode" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_gob.tdf Line: 23
Info (12128): Elaborating entity "mux_gob" for hierarchy "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|mux_gob:mux2" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 41
Info (12128): Elaborating entity "leaderboard" for hierarchy "vga_controller:vga_ins|leaderboard:ledaerz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 302
Warning (10230): Verilog HDL assignment warning at leaderboard.v(44): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 44
Warning (10230): Verilog HDL assignment warning at leaderboard.v(92): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 92
Warning (10230): Verilog HDL assignment warning at leaderboard.v(94): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 94
Warning (10230): Verilog HDL assignment warning at leaderboard.v(99): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 99
Warning (10230): Verilog HDL assignment warning at leaderboard.v(101): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 101
Warning (10230): Verilog HDL assignment warning at leaderboard.v(106): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 106
Warning (10230): Verilog HDL assignment warning at leaderboard.v(108): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 108
Warning (10230): Verilog HDL assignment warning at leaderboard.v(113): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 113
Warning (10230): Verilog HDL assignment warning at leaderboard.v(115): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 115
Warning (10230): Verilog HDL assignment warning at leaderboard.v(120): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 120
Warning (10230): Verilog HDL assignment warning at leaderboard.v(122): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 122
Warning (10230): Verilog HDL assignment warning at leaderboard.v(127): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 127
Warning (10230): Verilog HDL assignment warning at leaderboard.v(129): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 129
Warning (10230): Verilog HDL assignment warning at leaderboard.v(137): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 137
Warning (10230): Verilog HDL assignment warning at leaderboard.v(139): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 139
Warning (10230): Verilog HDL assignment warning at leaderboard.v(144): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 144
Warning (10230): Verilog HDL assignment warning at leaderboard.v(146): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 146
Warning (10230): Verilog HDL assignment warning at leaderboard.v(151): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 151
Warning (10230): Verilog HDL assignment warning at leaderboard.v(153): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 153
Warning (10230): Verilog HDL assignment warning at leaderboard.v(158): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 158
Warning (10230): Verilog HDL assignment warning at leaderboard.v(160): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 160
Warning (10230): Verilog HDL assignment warning at leaderboard.v(165): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 165
Warning (10230): Verilog HDL assignment warning at leaderboard.v(167): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 167
Warning (10230): Verilog HDL assignment warning at leaderboard.v(172): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 172
Warning (10230): Verilog HDL assignment warning at leaderboard.v(174): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 174
Warning (10230): Verilog HDL assignment warning at leaderboard.v(182): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 182
Warning (10230): Verilog HDL assignment warning at leaderboard.v(184): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 184
Warning (10230): Verilog HDL assignment warning at leaderboard.v(189): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 189
Warning (10230): Verilog HDL assignment warning at leaderboard.v(191): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 191
Warning (10230): Verilog HDL assignment warning at leaderboard.v(196): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 196
Warning (10230): Verilog HDL assignment warning at leaderboard.v(198): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 198
Warning (10230): Verilog HDL assignment warning at leaderboard.v(203): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 203
Warning (10230): Verilog HDL assignment warning at leaderboard.v(205): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 205
Warning (10230): Verilog HDL assignment warning at leaderboard.v(210): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 210
Warning (10230): Verilog HDL assignment warning at leaderboard.v(212): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 212
Warning (10230): Verilog HDL assignment warning at leaderboard.v(217): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 217
Warning (10230): Verilog HDL assignment warning at leaderboard.v(219): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 219
Warning (10230): Verilog HDL assignment warning at leaderboard.v(227): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 227
Warning (10230): Verilog HDL assignment warning at leaderboard.v(229): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 229
Warning (10230): Verilog HDL assignment warning at leaderboard.v(234): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 234
Warning (10230): Verilog HDL assignment warning at leaderboard.v(236): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 236
Warning (10230): Verilog HDL assignment warning at leaderboard.v(241): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 241
Warning (10230): Verilog HDL assignment warning at leaderboard.v(243): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 243
Warning (10230): Verilog HDL assignment warning at leaderboard.v(248): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 248
Warning (10230): Verilog HDL assignment warning at leaderboard.v(250): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 250
Warning (10230): Verilog HDL assignment warning at leaderboard.v(255): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 255
Warning (10230): Verilog HDL assignment warning at leaderboard.v(257): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 257
Warning (10230): Verilog HDL assignment warning at leaderboard.v(262): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 262
Warning (10230): Verilog HDL assignment warning at leaderboard.v(264): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v Line: 264
Info (12128): Elaborating entity "sparkle" for hierarchy "vga_controller:vga_ins|sparkle:sparklez" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 307
Warning (10230): Verilog HDL assignment warning at sparkle.v(38): truncated value with size 32 to match size of target (3) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v Line: 38
Warning (10230): Verilog HDL assignment warning at sparkle.v(51): truncated value with size 32 to match size of target (12) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v Line: 51
Warning (10230): Verilog HDL assignment warning at sparkle.v(66): truncated value with size 32 to match size of target (3) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v Line: 66
Warning (10230): Verilog HDL assignment warning at sparkle.v(79): truncated value with size 32 to match size of target (12) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v Line: 79
Info (12128): Elaborating entity "sparkles" for hierarchy "vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v Line: 16
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkles.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkles.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz|altsyncram:altsyncram_component" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkles.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sparkle.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1600"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k4a1.tdf
    Info (12023): Found entity 1: altsyncram_k4a1 File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_k4a1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k4a1" for hierarchy "vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz|altsyncram:altsyncram_component|altsyncram_k4a1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "crest" for hierarchy "vga_controller:vga_ins|crest:crestz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 320
Info (12128): Elaborating entity "crests" for hierarchy "vga_controller:vga_ins|crest:crestz|crests:crestz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 19
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crests.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crests.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crests.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "crest.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "100000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_41a1.tdf
    Info (12023): Found entity 1: altsyncram_41a1 File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_41a1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_41a1" for hierarchy "vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component|altsyncram_41a1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1aa.tdf
    Info (12023): Found entity 1: decode_1aa File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_1aa.tdf Line: 23
Info (12128): Elaborating entity "decode_1aa" for hierarchy "vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component|altsyncram_41a1:auto_generated|decode_1aa:rden_decode" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_41a1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iob.tdf
    Info (12023): Found entity 1: mux_iob File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_iob.tdf Line: 23
Info (12128): Elaborating entity "mux_iob" for hierarchy "vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component|altsyncram_41a1:auto_generated|mux_iob:mux2" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_41a1.tdf Line: 41
Info (12128): Elaborating entity "number" for hierarchy "vga_controller:vga_ins|number:numz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 379
Warning (10230): Verilog HDL assignment warning at number.v(19): truncated value with size 8 to match size of target (4) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 19
Warning (10230): Verilog HDL assignment warning at number.v(20): truncated value with size 8 to match size of target (4) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 20
Warning (10230): Verilog HDL assignment warning at number.v(21): truncated value with size 8 to match size of target (4) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 21
Warning (10230): Verilog HDL assignment warning at number.v(22): truncated value with size 8 to match size of target (4) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 22
Warning (10230): Verilog HDL assignment warning at number.v(23): truncated value with size 8 to match size of target (4) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 23
Warning (10230): Verilog HDL assignment warning at number.v(24): truncated value with size 8 to match size of target (4) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 24
Warning (10230): Verilog HDL assignment warning at number.v(31): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 31
Info (12128): Elaborating entity "numbers" for hierarchy "vga_controller:vga_ins|number:numz|numbers:numberz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 36
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/numbers.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/numbers.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/numbers.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "numbers.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_35a1.tdf
    Info (12023): Found entity 1: altsyncram_35a1 File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_35a1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_35a1" for hierarchy "vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_c8a.tdf Line: 23
Info (12128): Elaborating entity "decode_c8a" for hierarchy "vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated|decode_c8a:rden_decode" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_35a1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_smb.tdf
    Info (12023): Found entity 1: mux_smb File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_smb.tdf Line: 23
Info (12128): Elaborating entity "mux_smb" for hierarchy "vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated|mux_smb:mux2" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_35a1.tdf Line: 41
Info (12128): Elaborating entity "snitch" for hierarchy "vga_controller:vga_ins|snitch:snitchd" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 389
Warning (10230): Verilog HDL assignment warning at snitch.v(38): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 38
Warning (10230): Verilog HDL assignment warning at snitch.v(40): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 40
Warning (10230): Verilog HDL assignment warning at snitch.v(42): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 42
Warning (10230): Verilog HDL assignment warning at snitch.v(44): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 44
Warning (10230): Verilog HDL assignment warning at snitch.v(46): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 46
Warning (10230): Verilog HDL assignment warning at snitch.v(48): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 48
Warning (10230): Verilog HDL assignment warning at snitch.v(50): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 50
Warning (10230): Verilog HDL assignment warning at snitch.v(53): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 53
Warning (10230): Verilog HDL assignment warning at snitch.v(54): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 54
Warning (10230): Verilog HDL assignment warning at snitch.v(81): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 81
Info (12128): Elaborating entity "snitched" for hierarchy "vga_controller:vga_ins|snitch:snitchd|snitched:snitchz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 19
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitched.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitched.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitched.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "snitch.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p2a1.tdf
    Info (12023): Found entity 1: altsyncram_p2a1 File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_p2a1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_p2a1" for hierarchy "vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component|altsyncram_p2a1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tmb.tdf
    Info (12023): Found entity 1: mux_tmb File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_tmb.tdf Line: 23
Info (12128): Elaborating entity "mux_tmb" for hierarchy "vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component|altsyncram_p2a1:auto_generated|mux_tmb:mux2" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_p2a1.tdf Line: 41
Info (12128): Elaborating entity "broom" for hierarchy "vga_controller:vga_ins|broom:broomz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 393
Warning (10230): Verilog HDL assignment warning at broom.v(30): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v Line: 30
Warning (10230): Verilog HDL assignment warning at broom.v(34): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v Line: 34
Warning (10230): Verilog HDL assignment warning at broom.v(38): truncated value with size 32 to match size of target (1) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v Line: 38
Warning (10230): Verilog HDL assignment warning at broom.v(42): truncated value with size 32 to match size of target (25) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v Line: 42
Warning (10230): Verilog HDL assignment warning at broom.v(53): truncated value with size 32 to match size of target (14) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v Line: 53
Info (12128): Elaborating entity "broomstick" for hierarchy "vga_controller:vga_ins|broom:broomz|broomstick:broomstikz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v Line: 15
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broomstick.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broomstick.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broomstick.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "broomstick.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cga1.tdf
    Info (12023): Found entity 1: altsyncram_cga1 File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_cga1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_cga1" for hierarchy "vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "time_turner" for hierarchy "vga_controller:vga_ins|time_turner:turnz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 399
Warning (10230): Verilog HDL assignment warning at time_turner.v(29): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v Line: 29
Warning (10230): Verilog HDL assignment warning at time_turner.v(31): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v Line: 31
Warning (10230): Verilog HDL assignment warning at time_turner.v(33): truncated value with size 32 to match size of target (1) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v Line: 33
Warning (10230): Verilog HDL assignment warning at time_turner.v(37): truncated value with size 32 to match size of target (25) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v Line: 37
Warning (10230): Verilog HDL assignment warning at time_turner.v(47): truncated value with size 32 to match size of target (14) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v Line: 47
Info (12128): Elaborating entity "time_turn" for hierarchy "vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v Line: 15
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turn.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turn.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turn.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "time_turn.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6da1.tdf
    Info (12023): Found entity 1: altsyncram_6da1 File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_6da1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_6da1" for hierarchy "vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component|altsyncram_6da1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "lightning" for hierarchy "vga_controller:vga_ins|lightning:boltz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 405
Warning (10230): Verilog HDL assignment warning at lightning.v(29): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v Line: 29
Warning (10230): Verilog HDL assignment warning at lightning.v(31): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v Line: 31
Warning (10230): Verilog HDL assignment warning at lightning.v(33): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v Line: 33
Warning (10230): Verilog HDL assignment warning at lightning.v(35): truncated value with size 32 to match size of target (19) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v Line: 35
Warning (10230): Verilog HDL assignment warning at lightning.v(37): truncated value with size 32 to match size of target (3) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v Line: 37
Warning (10230): Verilog HDL assignment warning at lightning.v(41): truncated value with size 32 to match size of target (25) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v Line: 41
Warning (10230): Verilog HDL assignment warning at lightning.v(51): truncated value with size 32 to match size of target (14) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v Line: 51
Info (12128): Elaborating entity "lightnin" for hierarchy "vga_controller:vga_ins|lightning:boltz|lightnin:lightninz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v Line: 15
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightnin.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightnin.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightnin.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lightnin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c9a1.tdf
    Info (12023): Found entity 1: altsyncram_c9a1 File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_c9a1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_c9a1" for hierarchy "vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component|altsyncram_c9a1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "letter" for hierarchy "vga_controller:vga_ins|letter:letterz" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 409
Warning (10230): Verilog HDL assignment warning at letter.v(24): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letter.v Line: 24
Warning (10230): Verilog HDL assignment warning at letter.v(26): truncated value with size 32 to match size of target (13) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letter.v Line: 26
Warning (10230): Verilog HDL assignment warning at letter.v(55): truncated value with size 32 to match size of target (16) File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letter.v Line: 55
Info (12128): Elaborating entity "letters" for hierarchy "vga_controller:vga_ins|letter:letterz|letters:alphabet" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letter.v Line: 59
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letters.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letters.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letters.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "letters.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u6a1.tdf
    Info (12023): Found entity 1: altsyncram_u6a1 File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_u6a1" for hierarchy "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|decode_k8a:rden_decode" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf
    Info (12023): Found entity 1: mux_4nb File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_4nb.tdf Line: 23
Info (12128): Elaborating entity "mux_4nb" for hierarchy "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|mux_4nb:mux2" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 41
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 439
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_index.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_index.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_index.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf
    Info (12023): Found entity 1: altsyncram_pjc1 File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_pjc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pjc1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component|altsyncram_c9a1:auto_generated|ram_block1a1" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_c9a1.tdf Line: 63
        Warning (14320): Synthesized away node "vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component|altsyncram_6da1:auto_generated|ram_block1a1" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_6da1.tdf Line: 63
        Warning (14320): Synthesized away node "vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated|ram_block1a1" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_35a1.tdf Line: 63
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 42
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a1" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 63
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a2" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 84
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a3" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 105
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a4" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 126
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a5" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 147
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a6" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 168
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a7" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 189
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a8" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 210
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a9" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 231
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a10" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 252
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a11" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 273
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a12" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 294
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a13" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 315
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a14" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 336
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a15" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 357
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a16" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 378
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a17" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 399
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a18" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 420
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a19" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 441
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a20" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 462
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a21" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 483
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a22" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 504
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a23" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 525
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a24" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 546
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a25" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 567
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a26" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 588
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a27" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 609
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a28" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 630
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a29" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 651
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a30" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 672
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a31" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 693
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a32" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 714
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a33" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 735
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a34" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 756
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a35" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 777
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a36" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 798
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a37" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 819
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a38" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 840
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a39" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 861
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a40" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 882
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a41" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 903
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a42" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 924
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a43" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 945
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a44" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 966
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a45" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 987
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a46" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1008
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a47" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1029
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a48" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1050
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a49" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1071
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a50" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1092
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a51" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1113
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a52" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1134
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a53" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1155
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a54" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1176
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a55" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1197
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a56" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1218
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a57" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1239
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a58" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1260
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a59" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1281
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a60" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1302
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a61" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1323
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a62" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1344
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a63" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1365
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a64" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1386
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a65" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1407
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a66" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1428
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a67" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1449
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a68" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1470
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a69" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1491
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a70" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1512
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a71" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1533
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a72" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1554
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a73" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1575
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a74" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1596
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a75" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1617
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a76" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1638
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a77" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1659
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a78" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1680
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a79" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1701
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a80" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1722
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a81" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1743
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a82" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1764
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a83" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1785
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a84" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1806
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a85" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1827
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a86" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1848
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a87" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1869
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a88" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1890
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a89" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1911
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a90" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1932
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a91" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1953
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a92" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1974
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a93" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 1995
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a94" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2016
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a95" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2037
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a96" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2058
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a97" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2079
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a98" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2100
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a99" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2121
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a100" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2142
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a101" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2163
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a102" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2184
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a103" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2205
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a104" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2226
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a105" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2247
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a106" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2268
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a107" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2289
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a108" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2310
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a109" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2331
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a110" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2352
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a111" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2373
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a112" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2394
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a113" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2415
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a114" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2436
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a115" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2457
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a116" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2478
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a117" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2499
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a118" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2520
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a119" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2541
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a120" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2562
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a121" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2583
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a122" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2604
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a123" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2625
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a124" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2646
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a125" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2667
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a126" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2688
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a127" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2709
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a128" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2730
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a129" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2751
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a130" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2772
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a131" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2793
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a132" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2814
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a133" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2835
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a134" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2856
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a135" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2877
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a136" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2898
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a137" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2919
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a138" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2940
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a139" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2961
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a140" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 2982
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a141" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3003
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a142" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3024
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a143" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3045
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a144" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3066
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a145" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3087
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a146" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3108
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a147" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3129
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a148" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3150
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a149" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3171
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a150" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3192
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a151" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3213
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a152" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3234
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a153" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3255
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a154" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3276
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a155" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3297
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a156" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3318
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a157" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3339
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a158" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3360
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a159" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3381
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a160" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3402
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a161" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3423
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a162" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3444
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a163" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3465
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a164" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3486
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a165" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3507
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a166" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3528
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a167" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3549
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a168" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3570
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a169" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3591
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a170" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3612
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a171" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3633
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a172" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3654
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a173" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3675
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a174" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3696
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a175" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3717
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a176" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3738
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a177" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3759
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a178" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3780
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a179" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3801
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a180" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3822
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a181" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3843
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a182" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3864
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a183" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3885
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a184" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3906
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a185" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3927
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a186" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3948
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a187" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3969
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a188" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 3990
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a189" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4011
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a190" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4032
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a191" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4053
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a192" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4074
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a193" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4095
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a194" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4116
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a195" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4137
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a196" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4158
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a197" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4179
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a198" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4200
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a199" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4221
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a200" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4242
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a201" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4263
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a202" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4284
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a203" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4305
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a204" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4326
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a205" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4347
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a206" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4368
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a207" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4389
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a208" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4410
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a209" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4431
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a210" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4452
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a211" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4473
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a212" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4494
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a213" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4515
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a214" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4536
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a215" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4557
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a216" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4578
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a217" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4599
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a218" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4620
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a219" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4641
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a220" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4662
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a221" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4683
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a222" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4704
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a223" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4725
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a224" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4746
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a225" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4767
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a226" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4788
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a227" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4809
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a228" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4830
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a229" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4851
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a230" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4872
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a231" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4893
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a232" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4914
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a233" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4935
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a234" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4956
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a235" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4977
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a236" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 4998
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a237" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5019
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a238" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5040
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a239" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5061
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a240" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5082
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a241" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5103
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a242" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5124
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a243" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5145
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a244" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5166
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a245" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5187
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a246" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5208
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a247" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5229
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a248" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5250
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a249" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5271
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a250" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5292
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a251" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5313
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a252" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5334
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a253" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5355
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a254" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5376
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a255" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5397
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a256" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5418
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a257" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5439
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a258" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5460
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a259" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5481
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a260" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5502
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a261" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5523
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a262" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5544
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a263" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5565
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a264" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5586
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a265" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5607
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a266" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5628
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a267" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5649
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a268" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5670
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a269" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5691
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a270" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5712
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a271" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5733
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a272" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5754
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a273" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5775
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a274" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5796
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a275" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5817
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a276" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5838
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a277" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5859
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a278" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5880
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a279" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5901
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a280" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5922
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a281" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5943
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a282" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5964
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a283" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 5985
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a284" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6006
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a285" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6027
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a286" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6048
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a287" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6069
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a288" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6090
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a289" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6111
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a290" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6132
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a291" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6153
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a292" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6174
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a293" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6195
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a294" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6216
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a295" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6237
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a296" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6258
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a297" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6279
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a298" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6300
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a299" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6321
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a300" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6342
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a301" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6363
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a302" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6384
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a303" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf Line: 6405
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:div|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/pll_altpll.v Line: 78
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a1" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 63
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a2" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 84
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a3" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 105
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a4" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 126
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a5" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 147
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a6" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 168
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a7" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 189
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a1" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 63
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a2" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 84
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a3" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 105
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a4" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 126
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a5" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 147
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a6" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 168
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a7" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 189
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 118
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 117
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|Mult0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 161
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod1" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 160
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod2" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 230
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|number:numz|Mult0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|snitch:snitchd|Mod0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 45
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|snitch:snitchd|Mod1" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|snitch:snitchd|Mod2" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|snitch:snitchd|Mod4" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 65
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|snitch:snitchd|Mod3" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 63
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 118
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod0" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 118
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf
    Info (12023): Found entity 1: lpm_divide_lcm File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_lcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_8af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 117
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div0" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 117
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_ikm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_mult:Mult0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 161
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_mult:Mult0" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 161
    Info (12134): Parameter "LPM_WIDTHA" = "19"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_gft.tdf
    Info (12023): Found entity 1: mult_gft File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mult_gft.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod1" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 160
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod1" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 160
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_3bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_47f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod2" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 230
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod2" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 230
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf
    Info (12023): Found entity 1: lpm_divide_4bm File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_4bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_67f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|number:numz|lpm_mult:Mult0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 31
Info (12133): Instantiated megafunction "vga_controller:vga_ins|number:numz|lpm_mult:Mult0" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 31
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|number:numz|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "vga_controller:vga_ins|number:numz|lpm_mult:Mult0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|number:numz|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga_controller:vga_ins|number:numz|lpm_mult:Mult0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|number:numz|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "vga_controller:vga_ins|number:numz|lpm_mult:Mult0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 45
Info (12133): Instantiated megafunction "vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod0" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 45
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf
    Info (12023): Found entity 1: lpm_divide_2bm File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_2bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_27f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod1" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 47
Info (12133): Instantiated megafunction "vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod1" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 47
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf
    Info (12023): Found entity 1: lpm_divide_1bm File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_1bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_07f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod2" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 61
Info (12133): Instantiated megafunction "vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod2" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 61
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_5bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_57f.tdf
    Info (12023): Found entity 1: alt_u_div_57f File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_57f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod4" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 65
Info (12133): Instantiated megafunction "vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod4" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 65
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod3" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 63
Info (12133): Instantiated megafunction "vga_controller:vga_ins|snitch:snitchd|lpm_divide:Mod3" with the following parameter: File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 63
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 3 buffer(s)
    Info (13019): Ignored 3 SOFT buffer(s)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a8" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 210
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a10" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 252
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a11" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 273
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a9" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 231
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a5" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 147
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a6" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 168
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a4" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 126
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a7" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 189
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a1" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 63
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a2" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 84
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 42
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a3" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 105
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a12" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 294
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a14" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 336
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a15" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 357
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a13" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 315
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a17" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 399
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a18" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 420
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a16" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 378
        Warning (14320): Synthesized away node "vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|ram_block1a19" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf Line: 441
        Warning (14320): Synthesized away node "vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf Line: 42
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[0]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[0]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[0]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[0]" to the node "vga_controller:vga_ins|file_index[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[0]" to the node "vga_controller:vga_ins|file_index[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[0]" to the node "vga_controller:vga_ins|file_index[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[1]" to the node "vga_controller:vga_ins|file_index[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[1]" to the node "vga_controller:vga_ins|file_index[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[2]" to the node "vga_controller:vga_ins|file_index[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[2]" to the node "vga_controller:vga_ins|file_index[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[2]" to the node "vga_controller:vga_ins|file_index[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[3]" to the node "vga_controller:vga_ins|file_index[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[3]" to the node "vga_controller:vga_ins|file_index[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[3]" to the node "vga_controller:vga_ins|file_index[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[3]" to the node "vga_controller:vga_ins|file_index[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[4]" to the node "vga_controller:vga_ins|file_index[4]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[4]" to the node "vga_controller:vga_ins|file_index[4]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[4]" to the node "vga_controller:vga_ins|file_index[4]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[4]" to the node "vga_controller:vga_ins|file_index[4]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[4]" to the node "vga_controller:vga_ins|file_index[4]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[4]" to the node "vga_controller:vga_ins|file_index[4]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[5]" to the node "vga_controller:vga_ins|file_index[5]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[5]" to the node "vga_controller:vga_ins|file_index[5]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[6]" to the node "vga_controller:vga_ins|file_index[6]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[6]" to the node "vga_controller:vga_ins|file_index[6]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[6]" to the node "vga_controller:vga_ins|file_index[6]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[7]" to the node "vga_controller:vga_ins|file_index[7]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[7]" to the node "vga_controller:vga_ins|file_index[7]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[7]" to the node "vga_controller:vga_ins|file_index[7]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|number:numz|display_num[0]" to the node "vga_controller:vga_ins|number:numz|Add0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|number:numz|display_num[0]" to the node "vga_controller:vga_ins|number:numz|Add0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|number:numz|display_num[1]" to the node "vga_controller:vga_ins|number:numz|Add0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|number:numz|display_num[1]" to the node "vga_controller:vga_ins|number:numz|Add0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|number:numz|display_num[2]" to the node "vga_controller:vga_ins|number:numz|Add0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|number:numz|display_num[2]" to the node "vga_controller:vga_ins|number:numz|Add0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|number:numz|display_num[3]" to the node "vga_controller:vga_ins|number:numz|Add0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|number:numz|display_num[3]" to the node "vga_controller:vga_ins|number:numz|Add0" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[4]" to the node "vga_controller:vga_ins|color_index[4]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[6]" to the node "vga_controller:vga_ins|color_index[6]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ten_thousands_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ten_thousands_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ten_thousands_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[1]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[1]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[1]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[2]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[2]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[2]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[3]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[3]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[3]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[4]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[4]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[4]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[5]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[5]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[5]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[6]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[6]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[6]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[7]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[7]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|file_index[7]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[0]" to the node "vga_controller:vga_ins|file_index[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[0]" to the node "vga_controller:vga_ins|file_index[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[0]" to the node "vga_controller:vga_ins|file_index[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[0]" to the node "vga_controller:vga_ins|file_index[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[0]" to the node "vga_controller:vga_ins|file_index[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[1]" to the node "vga_controller:vga_ins|file_index[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[1]" to the node "vga_controller:vga_ins|file_index[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[1]" to the node "vga_controller:vga_ins|file_index[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[1]" to the node "vga_controller:vga_ins|file_index[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[1]" to the node "vga_controller:vga_ins|file_index[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[1]" to the node "vga_controller:vga_ins|file_index[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[2]" to the node "vga_controller:vga_ins|file_index[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[2]" to the node "vga_controller:vga_ins|file_index[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[2]" to the node "vga_controller:vga_ins|file_index[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[2]" to the node "vga_controller:vga_ins|file_index[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[2]" to the node "vga_controller:vga_ins|file_index[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[3]" to the node "vga_controller:vga_ins|file_index[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[3]" to the node "vga_controller:vga_ins|file_index[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[3]" to the node "vga_controller:vga_ins|file_index[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[3]" to the node "vga_controller:vga_ins|file_index[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[4]" to the node "vga_controller:vga_ins|file_index[4]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[4]" to the node "vga_controller:vga_ins|file_index[4]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[5]" to the node "vga_controller:vga_ins|file_index[5]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[5]" to the node "vga_controller:vga_ins|file_index[5]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[5]" to the node "vga_controller:vga_ins|file_index[5]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[5]" to the node "vga_controller:vga_ins|file_index[5]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[5]" to the node "vga_controller:vga_ins|file_index[5]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[5]" to the node "vga_controller:vga_ins|file_index[5]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[6]" to the node "vga_controller:vga_ins|file_index[6]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[6]" to the node "vga_controller:vga_ins|file_index[6]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[6]" to the node "vga_controller:vga_ins|file_index[6]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[6]" to the node "vga_controller:vga_ins|file_index[6]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[6]" to the node "vga_controller:vga_ins|file_index[6]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[7]" to the node "vga_controller:vga_ins|file_index[7]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[7]" to the node "vga_controller:vga_ins|file_index[7]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[7]" to the node "vga_controller:vga_ins|file_index[7]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[7]" to the node "vga_controller:vga_ins|file_index[7]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|crest:crestz|crest_index[7]" to the node "vga_controller:vga_ins|file_index[7]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[0]" to the node "vga_controller:vga_ins|color_index[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[1]" to the node "vga_controller:vga_ins|color_index[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[2]" to the node "vga_controller:vga_ins|color_index[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[3]" to the node "vga_controller:vga_ins|color_index[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[5]" to the node "vga_controller:vga_ins|color_index[5]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[7]" to the node "vga_controller:vga_ins|color_index[7]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|ones_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|tens_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|hundreds_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga_controller:vga_ins|thousands_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "vga_controller:vga_ins|ones_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "vga_controller:vga_ins|hundreds_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "vga_controller:vga_ins|tens_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "vga_controller:vga_ins|hundreds_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "vga_controller:vga_ins|ones_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "vga_controller:vga_ins|tens_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "vga_controller:vga_ins|hundreds_place[2]" to the node "vga_controller:vga_ins|number:numz|display_num[2]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "vga_controller:vga_ins|snitch:snitchd|snitch_color[2]" to the node "vga_controller:vga_ins|file_index[2]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 11
    Warning (13051): Converted the fanout from the open-drain buffer "vga_controller:vga_ins|snitch:snitchd|snitch_color[4]" to the node "vga_controller:vga_ins|file_index[4]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 11
    Warning (13051): Converted the fanout from the open-drain buffer "vga_controller:vga_ins|snitch:snitchd|snitch_color[5]" to the node "vga_controller:vga_ins|file_index[5]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 11
    Warning (13051): Converted the fanout from the open-drain buffer "vga_controller:vga_ins|snitch:snitchd|snitch_color[6]" to the node "vga_controller:vga_ins|file_index[6]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 11
    Warning (13051): Converted the fanout from the open-drain buffer "vga_controller:vga_ins|snitch:snitchd|snitch_color[7]" to the node "vga_controller:vga_ins|file_index[7]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 11
    Warning (13051): Converted the fanout from the open-drain buffer "vga_controller:vga_ins|four_by_four:boxp1|box_color[5]" to the node "vga_controller:vga_ins|color_index[5]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13051): Converted the fanout from the open-drain buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[5]" to the node "vga_controller:vga_ins|color_index[5]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13051): Converted the fanout from the open-drain buffer "vga_controller:vga_ins|tens_place[0]" to the node "vga_controller:vga_ins|number:numz|display_num[0]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13051): Converted the fanout from the open-drain buffer "vga_controller:vga_ins|ones_place[1]" to the node "vga_controller:vga_ins|number:numz|display_num[1]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13051): Converted the fanout from the open-drain buffer "vga_controller:vga_ins|ones_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13051): Converted the fanout from the open-drain buffer "vga_controller:vga_ins|tens_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
    Warning (13051): Converted the fanout from the open-drain buffer "vga_controller:vga_ins|hundreds_place[3]" to the node "vga_controller:vga_ins|number:numz|display_num[3]" into a wire File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 326
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|file_index[0]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|file_index[1]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|file_index[2]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|file_index[3]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|file_index[4]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|file_index[5]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|file_index[6]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|file_index[7]" to the node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|crest:crestz|crest_index[0]" to the node "vga_controller:vga_ins|file_index[0]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|snitch:snitchd|snitch_color[0]" to the node "vga_controller:vga_ins|file_index[0]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|color_index[0]" to the node "vga_controller:vga_ins|file_index[0]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|crest:crestz|crest_index[1]" to the node "vga_controller:vga_ins|file_index[1]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|snitch:snitchd|snitch_color[1]" to the node "vga_controller:vga_ins|file_index[1]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|color_index[1]" to the node "vga_controller:vga_ins|file_index[1]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|crest:crestz|crest_index[2]" to the node "vga_controller:vga_ins|file_index[2]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|color_index[2]" to the node "vga_controller:vga_ins|file_index[2]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|crest:crestz|crest_index[3]" to the node "vga_controller:vga_ins|file_index[3]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|snitch:snitchd|snitch_color[3]" to the node "vga_controller:vga_ins|file_index[3]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|color_index[3]" to the node "vga_controller:vga_ins|file_index[3]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|crest:crestz|crest_index[4]" to the node "vga_controller:vga_ins|file_index[4]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|color_index[4]" to the node "vga_controller:vga_ins|file_index[4]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|crest:crestz|crest_index[5]" to the node "vga_controller:vga_ins|file_index[5]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|color_index[5]" to the node "vga_controller:vga_ins|file_index[5]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|crest:crestz|crest_index[6]" to the node "vga_controller:vga_ins|file_index[6]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|color_index[6]" to the node "vga_controller:vga_ins|file_index[6]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|crest:crestz|crest_index[7]" to the node "vga_controller:vga_ins|file_index[7]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|color_index[7]" to the node "vga_controller:vga_ins|file_index[7]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v Line: 92
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|number:numz|display_num[0]" to the node "vga_controller:vga_ins|number:numz|Add0" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|number:numz|display_num[1]" to the node "vga_controller:vga_ins|number:numz|Add0" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|number:numz|display_num[2]" to the node "vga_controller:vga_ins|number:numz|Add0" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|number:numz|display_num[3]" to the node "vga_controller:vga_ins|number:numz|Add0" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|four_by_four:boxp1|box_color[0]" to the node "vga_controller:vga_ins|color_index[0]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[0]" to the node "vga_controller:vga_ins|color_index[0]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|four_by_four:boxp1|box_color[1]" to the node "vga_controller:vga_ins|color_index[1]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[1]" to the node "vga_controller:vga_ins|color_index[1]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|four_by_four:boxp1|box_color[2]" to the node "vga_controller:vga_ins|color_index[2]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[2]" to the node "vga_controller:vga_ins|color_index[2]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|four_by_four:boxp1|box_color[3]" to the node "vga_controller:vga_ins|color_index[3]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[3]" to the node "vga_controller:vga_ins|color_index[3]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|four_by_four:boxp1|box_color[4]" to the node "vga_controller:vga_ins|color_index[4]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[4]" to the node "vga_controller:vga_ins|color_index[4]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|four_by_four:boxp1|box_color[6]" to the node "vga_controller:vga_ins|color_index[6]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[6]" to the node "vga_controller:vga_ins|color_index[6]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|four_by_four:boxp1|box_color[7]" to the node "vga_controller:vga_ins|color_index[7]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "vga_controller:vga_ins|four_by_four:boxp2|box_color[7]" to the node "vga_controller:vga_ins|color_index[7]" into an OR gate File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v Line: 13
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17049): 88 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 12 MSB VCC or GND address nodes from RAM block "vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component|altsyncram_6da1:auto_generated|ALTSYNCRAM" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_6da1.tdf Line: 42
Info (17036): Removed 12 MSB VCC or GND address nodes from RAM block "vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component|altsyncram_c9a1:auto_generated|ALTSYNCRAM" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_c9a1.tdf Line: 42
Info (144001): Generated suppressed messages file C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/output_files/graphics.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "resetn" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 33
    Warning (15610): No output dependent on input pin "leaderboard" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 36
    Warning (15610): No output dependent on input pin "get_ready" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 36
    Warning (15610): No output dependent on input pin "times_up" File: C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v Line: 36
Info (21057): Implemented 4262 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 46 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 4123 logic cells
    Info (21064): Implemented 60 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 741 warnings
    Info: Peak virtual memory: 5084 megabytes
    Info: Processing ended: Sun Dec 02 19:35:16 2018
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/output_files/graphics.map.smsg.


