FIELD;BOOT;OCEAN;FFT;LU;RADIX;SHUTDOWN;DESCRIPTION
sim_seconds;0.478934;Number of seconds simulated 
sim_ticks;478933940000;Number of ticks simulated 
final_tick;478933940000;Number of ticks from beginning of simulation (restored from checkpoints and never reset) 
sim_freq;1000000000000;Frequency of simulated ticks 
host_inst_rate;244388;Simulator instruction rate (inst/s) 
host_op_rate;244388;Simulator op (including micro ops) rate (op/s) 
host_tick_rate;2127197432;Simulator tick rate (ticks/s) 
host_mem_usage;463600;Number of bytes of host memory used 
host_seconds;225.15;Real time elapsed on the host 
sim_insts;55023478;Number of instructions simulated 
sim_ops;55023478;Number of ops (including micro ops) simulated 
system.voltage_domain.voltage;1;Voltage in Volts 
system.clk_domain.clock;1000;Clock period in ticks 
system.mem_ctrls.bytes_read::cpu0.inst;22265920;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu0.data;98092096;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.inst;11616128;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.data;4328704;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu2.inst;11108032;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu2.data;1773312;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu3.inst;2812736;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu3.data;382656;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu4.inst;292800;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu4.data;32192;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu5.inst;301888;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu5.data;32384;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu6.inst;310848;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu6.data;30656;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu7.inst;311936;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu7.data;38272;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::total;153730560;Number of bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu0.inst;22265920;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu1.inst;11616128;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu2.inst;11108032;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu3.inst;2812736;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu4.inst;292800;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu5.inst;301888;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu6.inst;310848;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu7.inst;311936;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::total;49020288;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_written::writebacks;16264000;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::total;16264000;Number of bytes written to this memory 
system.mem_ctrls.num_reads::cpu0.inst;347905;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu0.data;1532689;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.inst;181502;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.data;67636;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu2.inst;173563;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu2.data;27708;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu3.inst;43949;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu3.data;5979;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu4.inst;4575;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu4.data;503;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu5.inst;4717;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu5.data;506;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu6.inst;4857;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu6.data;479;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu7.inst;4874;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu7.data;598;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::total;2402040;Number of read requests responded to by this memory 
system.mem_ctrls.num_writes::writebacks;254125;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::total;254125;Number of write requests responded to by this memory 
system.mem_ctrls.bw_read::cpu0.inst;46490587;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu0.data;204813415;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.inst;24254134;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.data;9038207;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu2.inst;23193245;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu2.data;3702623;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu3.inst;5872910;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu3.data;798974;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu4.inst;611358;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu4.data;67216;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu5.inst;630333;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu5.data;67617;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu6.inst;649041;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu6.data;64009;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu7.inst;651313;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu7.data;79911;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::total;320984894;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu0.inst;46490587;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu1.inst;24254134;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu2.inst;23193245;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu3.inst;5872910;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu4.inst;611358;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu5.inst;630333;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu6.inst;649041;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu7.inst;651313;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::total;102352922;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::writebacks;33958754;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::total;33958754;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_total::writebacks;33958754;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.inst;46490587;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.data;204813415;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.inst;24254134;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.data;9038207;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu2.inst;23193245;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu2.data;3702623;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu3.inst;5872910;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu3.data;798974;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu4.inst;611358;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu4.data;67216;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu5.inst;630333;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu5.data;67617;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu6.inst;649041;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu6.data;64009;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu7.inst;651313;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu7.data;79911;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::total;354943648;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.readReqs;2402040;Number of read requests accepted 
system.mem_ctrls.writeReqs;254125;Number of write requests accepted 
system.mem_ctrls.readBursts;2402040;Number of DRAM read bursts, including those serviced by the write queue 
system.mem_ctrls.writeBursts;254125;Number of DRAM write bursts, including those merged in the write queue 
system.mem_ctrls.bytesReadDRAM;152634688;Total number of bytes read from DRAM 
system.mem_ctrls.bytesReadWrQ;1095872;Total number of bytes read from write queue 
system.mem_ctrls.bytesWritten;16173696;Total number of bytes written to DRAM 
system.mem_ctrls.bytesReadSys;153730560;Total read bytes from the system interface side 
system.mem_ctrls.bytesWrittenSys;16264000;Total written bytes from the system interface side 
system.mem_ctrls.servicedByWrQ;17123;Number of DRAM read bursts serviced by the write queue 
system.mem_ctrls.mergedWrBursts;1385;Number of DRAM write bursts merged with an existing one 
system.mem_ctrls.neitherReadNorWriteReqs;17804;Number of requests that are neither read nor write 
system.mem_ctrls.perBankRdBursts::0;166957;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::1;137086;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::2;135388;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::3;133365;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::4;115913;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::5;122608;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::6;153214;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::7;149328;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::8;203314;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::9;148391;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::10;138097;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::11;170366;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::12;171047;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::13;150509;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::14;142089;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::15;147245;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::0;14688;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::1;16235;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::2;11880;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::3;11906;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::4;15338;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::5;16701;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::6;12869;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::7;14927;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::8;14640;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::9;14707;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::10;12385;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::11;26633;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::12;15803;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::13;16392;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::14;23752;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::15;13858;Per bank write bursts 
system.mem_ctrls.numRdRetry;0;Number of times read queue was full causing retry 
system.mem_ctrls.numWrRetry;0;Number of times write queue was full causing retry 
system.mem_ctrls.totGap;478933890000;Total gap between requests 
system.mem_ctrls.readPktSize::0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::1;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::2;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::3;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::4;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::5;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::6;2402040;Read request sizes (log2) 
system.mem_ctrls.writePktSize::0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::1;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::2;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::3;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::4;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::5;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::6;254125;Write request sizes (log2) 
system.mem_ctrls.rdQLenPdf::0;2218577;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::1;139416;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::2;19003;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::3;5407;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::4;1612;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::5;549;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::6;245;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::7;74;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::8;15;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::9;7;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::10;4;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::11;2;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::12;1;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::13;1;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::14;1;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::15;1;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::16;1;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::17;1;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::18;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::19;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::20;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::21;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::22;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::23;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::24;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::25;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::26;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::27;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::28;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::29;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::30;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::31;0;What read queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::0;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::1;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::2;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::3;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::4;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::5;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::6;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::7;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::8;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::9;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::10;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::11;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::12;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::13;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::14;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::15;6709;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::16;7236;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::17;13585;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::18;15551;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::19;14950;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::20;15003;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::21;14973;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::22;15095;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::23;15009;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::24;14971;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::25;14910;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::26;15044;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::27;14990;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::28;15256;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::29;14880;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::30;14858;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::31;14834;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::32;14833;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::33;20;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::34;8;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::35;3;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::36;3;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::37;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::38;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::39;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::40;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::41;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::42;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::43;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::44;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::45;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::46;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::47;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::48;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::49;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::50;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::51;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::52;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::53;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::54;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::55;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::56;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::57;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::58;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::59;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::60;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::61;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::62;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::63;0;What write queue length does an incoming req see 
system.mem_ctrls.bytesPerActivate::samples;551668;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::mean;305.995635;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::gmean;175.979718;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::stdev;334.881935;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::0-127;218483;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::128-255;132464;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::256-383;47113;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::384-511;26681;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::512-639;18882;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::640-767;22260;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::768-895;7405;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::896-1023;5457;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::1024-1151;72923;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::total;551668;Bytes accessed per row activation 
system.mem_ctrls.rdPerTurnAround::samples;14830;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::mean;160.814093;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::stdev;8472.124977;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::0-32767;14829;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06;1;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::total;14830;Reads before turning the bus around for writes 
system.mem_ctrls.wrPerTurnAround::samples;14830;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::mean;17.040728;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::gmean;17.002817;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::stdev;1.152286;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::16;7581;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::17;387;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::18;5940;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::19;673;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::20;151;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::21;65;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::22;23;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::23;5;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::24;2;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::25;2;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::28;1;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::total;14830;Writes before turning the bus around for reads 
system.mem_ctrls.totQLat;19093671543;Total ticks spent queuing 
system.mem_ctrls.totMemAccLat;63810865293;Total ticks spent from burst creation until serviced by the DRAM 
system.mem_ctrls.totBusLat;11924585000;Total ticks spent in databus transfers 
system.mem_ctrls.avgQLat;8006.01;Average queueing delay per DRAM burst 
system.mem_ctrls.avgBusLat;5000.00;Average bus latency per DRAM burst 
system.mem_ctrls.avgMemAccLat;26756.01;Average memory access latency per DRAM burst 
system.mem_ctrls.avgRdBW;318.70;Average DRAM read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBW;33.77;Average achieved write bandwidth in MiByte/s 
system.mem_ctrls.avgRdBWSys;320.98;Average system read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBWSys;33.96;Average system write bandwidth in MiByte/s 
system.mem_ctrls.peakBW;12800.00;Theoretical peak bandwidth in MiByte/s 
system.mem_ctrls.busUtil;2.75;Data bus utilization in percentage 
system.mem_ctrls.busUtilRead;2.49;Data bus utilization in percentage for reads 
system.mem_ctrls.busUtilWrite;0.26;Data bus utilization in percentage for writes 
system.mem_ctrls.avgRdQLen;1.06;Average read queue length when enqueuing 
system.mem_ctrls.avgWrQLen;24.60;Average write queue length when enqueuing 
system.mem_ctrls.readRowHits;1909190;Number of row buffer hits during reads 
system.mem_ctrls.writeRowHits;176770;Number of row buffer hits during writes 
system.mem_ctrls.readRowHitRate;80.05;Row buffer hit rate for reads 
system.mem_ctrls.writeRowHitRate;69.94;Row buffer hit rate for writes 
system.mem_ctrls.avgGap;180310.29;Average gap between requests 
system.mem_ctrls.pageHitRate;79.08;Row buffer hit rate, read and write combined 
system.mem_ctrls.memoryStateTime::IDLE;85206671001;Time in different power states 
system.mem_ctrls.memoryStateTime::REF;15992600000;Time in different power states 
system.mem_ctrls.memoryStateTime::PRE_PDN;0;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT;377733240249;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT_PDN;0;Time in different power states 
system.mem_ctrls.actEnergy::0;1715394240;Energy for activate commands per rank (pJ) 
system.mem_ctrls.actEnergy::1;2455215840;Energy for activate commands per rank (pJ) 
system.mem_ctrls.preEnergy::0;935979000;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.preEnergy::1;1339651500;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.readEnergy::0;8688092400;Energy for read commands per rank (pJ) 
system.mem_ctrls.readEnergy::1;9914213400;Energy for read commands per rank (pJ) 
system.mem_ctrls.writeEnergy::0;742245120;Energy for write commands per rank (pJ) 
system.mem_ctrls.writeEnergy::1;895341600;Energy for write commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::0;31281525600;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::1;31281525600;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.actBackEnergy::0;195277008510;Energy for active background per rank (pJ) 
system.mem_ctrls.actBackEnergy::1;203381645850;Energy for active background per rank (pJ) 
system.mem_ctrls.preBackEnergy::0;116063877000;Energy for precharge background per rank (pJ) 
system.mem_ctrls.preBackEnergy::1;108954546000;Energy for precharge background per rank (pJ) 
system.mem_ctrls.totalEnergy::0;354704121870;Total energy per rank (pJ) 
system.mem_ctrls.totalEnergy::1;358222139790;Total energy per rank (pJ) 
system.mem_ctrls.averagePower::0;740.614019;Core power per rank (mW) 
system.mem_ctrls.averagePower::1;747.959559;Core power per rank (mW) 
system.membus.trans_dist::ReadReq;2341970;Transaction distribution 
system.membus.trans_dist::ReadResp;2341613;Transaction distribution 
system.membus.trans_dist::ReadRespWithInvalidate;1;Transaction distribution 
system.membus.trans_dist::WriteReq;11354;Transaction distribution 
system.membus.trans_dist::WriteResp;11354;Transaction distribution 
system.membus.trans_dist::Writeback;254125;Transaction distribution 
system.membus.trans_dist::UpgradeReq;48383;Transaction distribution 
system.membus.trans_dist::SCUpgradeReq;31036;Transaction distribution 
system.membus.trans_dist::UpgradeResp;79419;Transaction distribution 
system.membus.trans_dist::SCUpgradeFailReq;306;Transaction distribution 
system.membus.trans_dist::UpgradeFailResp;306;Transaction distribution 
system.membus.trans_dist::ReadExReq;197227;Transaction distribution 
system.membus.trans_dist::ReadExResp;197227;Transaction distribution 
system.membus.trans_dist::BadAddressError;355;Transaction distribution 
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port;695954;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::total;695954;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave;14962;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port;3305841;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio;612;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::total;3321415;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port;363011;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::total;363011;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave;4248;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port;238694;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio;90;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::total;243032;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port;347126;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.icache.mem_side::total;347126;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave;2374;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port;154675;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.membus.badaddr_responder.pio;4;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::total;157053;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port;87898;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.icache.mem_side::total;87898;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave;1374;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port;36493;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.membus.badaddr_responder.pio;4;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::total;37871;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port;9150;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu4.icache.mem_side::total;9150;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.bridge.slave;1102;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port;5012;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu4.dcache.mem_side::total;6114;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port;9435;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu5.icache.mem_side::total;9435;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.bridge.slave;1100;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port;5568;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu5.dcache.mem_side::total;6668;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port;9714;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu6.icache.mem_side::total;9714;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.bridge.slave;1096;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port;5598;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu6.dcache.mem_side::total;6694;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port;9748;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu7.icache.mem_side::total;9748;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.bridge.slave;1094;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port;6297;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu7.dcache.mem_side::total;7391;Packet count per connected master and slave (bytes) 
system.membus.pkt_count::total;5318274;Packet count per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port;22265920;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::total;22265920;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave;29776;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port;110517248;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::total;110547024;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port;11616064;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::total;11616064;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave;16992;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port;5898688;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::total;5915680;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port;11108032;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.icache.mem_side::total;11108032;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave;9496;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port;3674432;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::total;3683928;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port;2812736;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.icache.mem_side::total;2812736;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave;5496;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port;729344;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::total;734840;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port;292800;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu4.icache.mem_side::total;292800;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.bridge.slave;4408;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port;36992;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu4.dcache.mem_side::total;41400;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port;301888;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu5.icache.mem_side::total;301888;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.bridge.slave;4400;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port;36928;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu5.dcache.mem_side::total;41328;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port;310848;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu6.icache.mem_side::total;310848;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.bridge.slave;4384;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port;35200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu6.dcache.mem_side::total;39584;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port;311936;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu7.icache.mem_side::total;311936;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.bridge.slave;4376;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port;45440;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu7.dcache.mem_side::total;49816;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size::total;170073824;Cumulative packet size per connected master and slave (bytes) 
system.membus.snoops;196402;Total snoops (count) 
system.membus.snoop_fanout::samples;2870726;Request fanout histogram 
system.membus.snoop_fanout::mean;16;Request fanout histogram 
system.membus.snoop_fanout::stdev;0;Request fanout histogram 
system.membus.snoop_fanout::underflows;0;Request fanout histogram 
system.membus.snoop_fanout::0;0;Request fanout histogram 
system.membus.snoop_fanout::1;0;Request fanout histogram 
system.membus.snoop_fanout::2;0;Request fanout histogram 
system.membus.snoop_fanout::3;0;Request fanout histogram 
system.membus.snoop_fanout::4;0;Request fanout histogram 
system.membus.snoop_fanout::5;0;Request fanout histogram 
system.membus.snoop_fanout::6;0;Request fanout histogram 
system.membus.snoop_fanout::7;0;Request fanout histogram 
system.membus.snoop_fanout::8;0;Request fanout histogram 
system.membus.snoop_fanout::9;0;Request fanout histogram 
system.membus.snoop_fanout::10;0;Request fanout histogram 
system.membus.snoop_fanout::11;0;Request fanout histogram 
system.membus.snoop_fanout::12;0;Request fanout histogram 
system.membus.snoop_fanout::13;0;Request fanout histogram 
system.membus.snoop_fanout::14;0;Request fanout histogram 
system.membus.snoop_fanout::15;0;Request fanout histogram 
system.membus.snoop_fanout::16;2870726;Request fanout histogram 
system.membus.snoop_fanout::17;0;Request fanout histogram 
system.membus.snoop_fanout::overflows;0;Request fanout histogram 
system.membus.snoop_fanout::min_value;16;Request fanout histogram 
system.membus.snoop_fanout::max_value;16;Request fanout histogram 
system.membus.snoop_fanout::total;2870726;Request fanout histogram 
system.membus.reqLayer0.occupancy;25041987;Layer occupancy (ticks) 
system.membus.reqLayer0.utilization;0.0;Layer utilization (%) 
system.membus.reqLayer1.occupancy;4904999874;Layer occupancy (ticks) 
system.membus.reqLayer1.utilization;1.0;Layer utilization (%) 
system.membus.reqLayer2.occupancy;355000;Layer occupancy (ticks) 
system.membus.reqLayer2.utilization;0.0;Layer utilization (%) 
system.membus.respLayer2.occupancy;3253147659;Layer occupancy (ticks) 
system.membus.respLayer2.utilization;0.7;Layer utilization (%) 
system.membus.respLayer3.occupancy;14481975098;Layer occupancy (ticks) 
system.membus.respLayer3.utilization;3.0;Layer utilization (%) 
system.membus.respLayer4.occupancy;1698681222;Layer occupancy (ticks) 
system.membus.respLayer4.utilization;0.4;Layer utilization (%) 
system.membus.respLayer5.occupancy;1087510929;Layer occupancy (ticks) 
system.membus.respLayer5.utilization;0.2;Layer utilization (%) 
system.membus.respLayer6.occupancy;1623287958;Layer occupancy (ticks) 
system.membus.respLayer6.utilization;0.3;Layer utilization (%) 
system.membus.respLayer7.occupancy;682965106;Layer occupancy (ticks) 
system.membus.respLayer7.utilization;0.1;Layer utilization (%) 
system.membus.respLayer8.occupancy;410965240;Layer occupancy (ticks) 
system.membus.respLayer8.utilization;0.1;Layer utilization (%) 
system.membus.respLayer9.occupancy;167411315;Layer occupancy (ticks) 
system.membus.respLayer9.utilization;0.0;Layer utilization (%) 
system.membus.respLayer10.occupancy;42879750;Layer occupancy (ticks) 
system.membus.respLayer10.utilization;0.0;Layer utilization (%) 
system.membus.respLayer11.occupancy;20021620;Layer occupancy (ticks) 
system.membus.respLayer11.utilization;0.0;Layer utilization (%) 
system.membus.respLayer12.occupancy;43986247;Layer occupancy (ticks) 
system.membus.respLayer12.utilization;0.0;Layer utilization (%) 
system.membus.respLayer13.occupancy;25479748;Layer occupancy (ticks) 
system.membus.respLayer13.utilization;0.0;Layer utilization (%) 
system.membus.respLayer14.occupancy;45311500;Layer occupancy (ticks) 
system.membus.respLayer14.utilization;0.0;Layer utilization (%) 
system.membus.respLayer15.occupancy;26338551;Layer occupancy (ticks) 
system.membus.respLayer15.utilization;0.0;Layer utilization (%) 
system.membus.respLayer16.occupancy;45436000;Layer occupancy (ticks) 
system.membus.respLayer16.utilization;0.0;Layer utilization (%) 
system.membus.respLayer17.occupancy;27096884;Layer occupancy (ticks) 
system.membus.respLayer17.utilization;0.0;Layer utilization (%) 
system.iocache.tags.replacements;0;number of replacements 
system.iocache.tags.tagsinuse;0;Cycle average of tags in use 
system.iocache.tags.total_refs;0;Total number of references to valid blocks. 
system.iocache.tags.sampled_refs;0;Sample count of references to valid blocks. 
system.iocache.tags.avg_refs;nan;Average number of references to valid blocks. 
system.iocache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.iocache.tags.tag_accesses;0;Number of tag accesses 
system.iocache.tags.data_accesses;0;Number of data accesses 
system.iocache.blocked_cycles::no_mshrs;0;number of cycles access was blocked 
system.iocache.blocked_cycles::no_targets;0;number of cycles access was blocked 
system.iocache.blocked::no_mshrs;0;number of cycles access was blocked 
system.iocache.blocked::no_targets;0;number of cycles access was blocked 
system.iocache.avg_blocked_cycles::no_mshrs;nan;average number of cycles each access was blocked 
system.iocache.avg_blocked_cycles::no_targets;nan;average number of cycles each access was blocked 
system.iocache.fast_writes;0;number of fast writes performed 
system.iocache.cache_copies;0;number of cache copies performed 
system.iocache.no_allocate_misses;0;Number of misses that were no-allocate 
system.disk0.dma_read_full_pages;0;Number of full page size DMA reads (not PRD). 
system.disk0.dma_read_bytes;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk0.dma_read_txs;0;Number of DMA read transactions (not PRD). 
system.disk0.dma_write_full_pages;0;Number of full page size DMA writes. 
system.disk0.dma_write_bytes;0;Number of bytes transfered via DMA writes. 
system.disk0.dma_write_txs;0;Number of DMA write transactions. 
system.disk2.dma_read_full_pages;0;Number of full page size DMA reads (not PRD). 
system.disk2.dma_read_bytes;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk2.dma_read_txs;0;Number of DMA read transactions (not PRD). 
system.disk2.dma_write_full_pages;0;Number of full page size DMA writes. 
system.disk2.dma_write_bytes;0;Number of bytes transfered via DMA writes. 
system.disk2.dma_write_txs;0;Number of DMA write transactions. 
system.cpu0.branchPred.lookups;10281151;Number of BP lookups 
system.cpu0.branchPred.condPredicted;8964827;Number of conditional branches predicted 
system.cpu0.branchPred.condIncorrect;151703;Number of conditional branches incorrect 
system.cpu0.branchPred.BTBLookups;6599539;Number of BTB lookups 
system.cpu0.branchPred.BTBHits;5238378;Number of BTB hits 
system.cpu0.branchPred.BTBCorrect;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu0.branchPred.BTBHitPct;79.374908;BTB Hit Percentage 
system.cpu0.branchPred.usedRAS;544995;Number of times the RAS was used to get a target. 
system.cpu0.branchPred.RASInCorrect;5777;Number of incorrect RAS predictions. 
system.cpu_voltage_domain.voltage;1;Voltage in Volts 
system.cpu_clk_domain.clock;10000;Clock period in ticks 
system.cpu0.dtb.fetch_hits;0;ITB hits 
system.cpu0.dtb.fetch_misses;0;ITB misses 
system.cpu0.dtb.fetch_acv;0;ITB acv 
system.cpu0.dtb.fetch_accesses;0;ITB accesses 
system.cpu0.dtb.read_hits;6369715;DTB read hits 
system.cpu0.dtb.read_misses;13755;DTB read misses 
system.cpu0.dtb.read_acv;11;DTB read access violations 
system.cpu0.dtb.read_accesses;13758;DTB read accesses 
system.cpu0.dtb.write_hits;2879791;DTB write hits 
system.cpu0.dtb.write_misses;2183;DTB write misses 
system.cpu0.dtb.write_acv;0;DTB write access violations 
system.cpu0.dtb.write_accesses;2183;DTB write accesses 
system.cpu0.dtb.data_hits;9249506;DTB hits 
system.cpu0.dtb.data_misses;15938;DTB misses 
system.cpu0.dtb.data_acv;11;DTB access violations 
system.cpu0.dtb.data_accesses;15941;DTB accesses 
system.cpu0.itb.fetch_hits;311322;ITB hits 
system.cpu0.itb.fetch_misses;49;ITB misses 
system.cpu0.itb.fetch_acv;0;ITB acv 
system.cpu0.itb.fetch_accesses;311371;ITB accesses 
system.cpu0.itb.read_hits;0;DTB read hits 
system.cpu0.itb.read_misses;0;DTB read misses 
system.cpu0.itb.read_acv;0;DTB read access violations 
system.cpu0.itb.read_accesses;0;DTB read accesses 
system.cpu0.itb.write_hits;0;DTB write hits 
system.cpu0.itb.write_misses;0;DTB write misses 
system.cpu0.itb.write_acv;0;DTB write access violations 
system.cpu0.itb.write_accesses;0;DTB write accesses 
system.cpu0.itb.data_hits;0;DTB hits 
system.cpu0.itb.data_misses;0;DTB misses 
system.cpu0.itb.data_acv;0;DTB access violations 
system.cpu0.itb.data_accesses;0;DTB accesses 
system.cpu0.numCycles;36439075;number of cpu cycles simulated 
system.cpu0.numWorkItemsStarted;0;number of work items this cpu started 
system.cpu0.numWorkItemsCompleted;0;number of work items this cpu completed 
system.cpu0.fetch.icacheStallCycles;7595657;Number of cycles fetch is stalled on an Icache miss 
system.cpu0.fetch.Insts;46992756;Number of instructions fetch has processed 
system.cpu0.fetch.Branches;10281151;Number of branches that fetch encountered 
system.cpu0.fetch.predictedBranches;5783373;Number of branches that fetch has predicted taken 
system.cpu0.fetch.Cycles;28415428;Number of cycles fetch has run and was not squashing or blocked 
system.cpu0.fetch.SquashCycles;427260;Number of cycles fetch has spent squashing 
system.cpu0.fetch.MiscStallCycles;13362;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu0.fetch.PendingTrapStallCycles;211;Number of stall cycles due to pending traps 
system.cpu0.fetch.PendingQuiesceStallCycles;156807;Number of stall cycles due to pending quiesce instructions 
system.cpu0.fetch.CacheLines;4898448;Number of cache lines fetched 
system.cpu0.fetch.IcacheSquashes;94073;Number of outstanding Icache misses that were squashed 
system.cpu0.fetch.rateDist::samples;36395095;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::mean;1.291184;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::stdev;2.442121;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::underflows;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::0;26278824;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::1;909333;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::2;1450861;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::3;1342254;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::4;2237112;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::5;353172;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::6;913801;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::7;320079;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::8;2589659;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::overflows;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::min_value;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::max_value;8;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::total;36395095;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.branchRate;0.282146;Number of branch fetches per cycle 
system.cpu0.fetch.rate;1.289625;Number of inst fetches per cycle 
system.cpu0.decode.IdleCycles;6670700;Number of cycles decode is idle 
system.cpu0.decode.BlockedCycles;21033969;Number of cycles decode is blocked 
system.cpu0.decode.RunCycles;7281498;Number of cycles decode is running 
system.cpu0.decode.UnblockCycles;1211404;Number of cycles decode is unblocking 
system.cpu0.decode.SquashCycles;197523;Number of cycles decode is squashing 
system.cpu0.decode.BranchResolved;274760;Number of times decode resolved a branch 
system.cpu0.decode.BranchMispred;16299;Number of times decode detected a branch misprediction 
system.cpu0.decode.DecodedInsts;44047477;Number of instructions handled by decode 
system.cpu0.decode.SquashedInsts;44715;Number of squashed instructions handled by decode 
system.cpu0.rename.SquashCycles;197523;Number of cycles rename is squashing 
system.cpu0.rename.IdleCycles;7167354;Number of cycles rename is idle 
system.cpu0.rename.BlockCycles;10273980;Number of cycles rename is blocking 
system.cpu0.rename.serializeStallCycles;6915786;count of cycles rename stalled for serializing inst 
system.cpu0.rename.RunCycles;8011657;Number of cycles rename is running 
system.cpu0.rename.UnblockCycles;3828793;Number of cycles rename is unblocking 
system.cpu0.rename.RenamedInsts;43202505;Number of instructions processed by rename 
system.cpu0.rename.ROBFullEvents;3788;Number of times rename has blocked due to ROB full 
system.cpu0.rename.IQFullEvents;3306138;Number of times rename has blocked due to IQ full 
system.cpu0.rename.LQFullEvents;12852;Number of times rename has blocked due to LQ full 
system.cpu0.rename.SQFullEvents;34828;Number of times rename has blocked due to SQ full 
system.cpu0.rename.RenamedOperands;31796599;Number of destination operands rename has renamed 
system.cpu0.rename.RenameLookups;57342313;Number of register rename lookups that rename has made 
system.cpu0.rename.int_rename_lookups;57304148;Number of integer rename lookups 
system.cpu0.rename.fp_rename_lookups;36258;Number of floating rename lookups 
system.cpu0.rename.CommittedMaps;29363776;Number of HB maps that are committed 
system.cpu0.rename.UndoneMaps;2432823;Number of HB maps that are undone due to squashing 
system.cpu0.rename.serializingInsts;503963;count of serializing insts renamed 
system.cpu0.rename.tempSerializingInsts;146351;count of temporary serializing insts renamed 
system.cpu0.rename.skidInsts;7475592;count of insts added to the skid buffer 
system.cpu0.memDep0.insertedLoads;6556825;Number of loads inserted to the mem dependence unit. 
system.cpu0.memDep0.insertedStores;2979627;Number of stores inserted to the mem dependence unit. 
system.cpu0.memDep0.conflictingLoads;720157;Number of conflicting loads. 
system.cpu0.memDep0.conflictingStores;447669;Number of conflicting stores. 
system.cpu0.iq.iqInstsAdded;41234698;Number of instructions added to the IQ (excludes non-spec) 
system.cpu0.iq.iqNonSpecInstsAdded;742761;Number of non-speculative instructions added to the IQ 
system.cpu0.iq.iqInstsIssued;40695373;Number of instructions issued 
system.cpu0.iq.iqSquashedInstsIssued;16453;Number of squashed instructions issued 
system.cpu0.iq.iqSquashedInstsExamined;2853622;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu0.iq.iqSquashedOperandsExamined;1420094;Number of squashed operands that are examined and possibly removed from graph 
system.cpu0.iq.iqSquashedNonSpecRemoved;394241;Number of squashed non-spec instructions that were removed 
system.cpu0.iq.issued_per_cycle::samples;36395095;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::mean;1.118155;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::stdev;1.611613;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::underflows;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::0;18610522;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::1;8482075;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::2;3064347;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::3;2378583;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::4;1941314;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::5;898133;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::6;552177;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::7;363680;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::8;104264;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::overflows;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::min_value;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::max_value;8;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::total;36395095;Number of insts issued each cycle 
system.cpu0.iq.fu_full::No_OpClass;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntAlu;169396;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntMult;1;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntDiv;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatAdd;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatCmp;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatCvt;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatMult;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatDiv;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatSqrt;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAdd;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAddAcc;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAlu;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdCmp;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdCvt;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMisc;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMult;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMultAcc;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdShift;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdShiftAcc;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdSqrt;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatAdd;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatAlu;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatCmp;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatCvt;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatDiv;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMisc;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMult;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMultAcc;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatSqrt;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::MemRead;186974;attempts to use FU when none available 
system.cpu0.iq.fu_full::MemWrite;126789;attempts to use FU when none available 
system.cpu0.iq.fu_full::IprAccess;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::InstPrefetch;0;attempts to use FU when none available 
system.cpu0.iq.FU_type_0::No_OpClass;148;Type of FU issued 
system.cpu0.iq.FU_type_0::IntAlu;30852947;Type of FU issued 
system.cpu0.iq.FU_type_0::IntMult;76828;Type of FU issued 
system.cpu0.iq.FU_type_0::IntDiv;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatAdd;45323;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatCmp;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatCvt;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatMult;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatDiv;74;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatSqrt;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAdd;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAddAcc;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAlu;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdCmp;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdCvt;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMisc;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMult;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMultAcc;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdShift;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdShiftAcc;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdSqrt;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatAdd;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatAlu;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatCmp;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatCvt;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatDiv;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMisc;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMult;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMultAcc;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatSqrt;0;Type of FU issued 
system.cpu0.iq.FU_type_0::MemRead;6579277;Type of FU issued 
system.cpu0.iq.FU_type_0::MemWrite;2911441;Type of FU issued 
system.cpu0.iq.FU_type_0::IprAccess;229335;Type of FU issued 
system.cpu0.iq.FU_type_0::InstPrefetch;0;Type of FU issued 
system.cpu0.iq.FU_type_0::total;40695373;Type of FU issued 
system.cpu0.iq.rate;1.116806;Inst issue rate 
system.cpu0.iq.fu_busy_cnt;483160;FU busy when requested 
system.cpu0.iq.fu_busy_rate;0.011873;FU busy rate (busy events/executed inst) 
system.cpu0.iq.int_inst_queue_reads;118042840;Number of integer instruction queue reads 
system.cpu0.iq.int_inst_queue_writes;44720757;Number of integer instruction queue writes 
system.cpu0.iq.int_inst_queue_wakeup_accesses;40212901;Number of integer instruction queue wakeup accesses 
system.cpu0.iq.fp_inst_queue_reads;242614;Number of floating instruction queue reads 
system.cpu0.iq.fp_inst_queue_writes;116810;Number of floating instruction queue writes 
system.cpu0.iq.fp_inst_queue_wakeup_accesses;114838;Number of floating instruction queue wakeup accesses 
system.cpu0.iq.int_alu_accesses;41050710;Number of integer alu accesses 
system.cpu0.iq.fp_alu_accesses;127675;Number of floating point alu accesses 
system.cpu0.iew.lsq.thread0.forwLoads;318560;Number of loads that had data forwarded from stores 
system.cpu0.iew.lsq.thread0.invAddrLoads;0;Number of loads ignored due to an invalid address 
system.cpu0.iew.lsq.thread0.squashedLoads;498757;Number of loads squashed 
system.cpu0.iew.lsq.thread0.ignoredResponses;1015;Number of memory responses ignored because the instruction is squashed 
system.cpu0.iew.lsq.thread0.memOrderViolation;7553;Number of memory ordering violations 
system.cpu0.iew.lsq.thread0.squashedStores;220332;Number of stores squashed 
system.cpu0.iew.lsq.thread0.invAddrSwpfs;0;Number of software prefetches ignored due to an invalid address 
system.cpu0.iew.lsq.thread0.blockedLoads;0;Number of blocked loads due to partial load-store forwarding 
system.cpu0.iew.lsq.thread0.rescheduledLoads;10185;Number of loads that were rescheduled 
system.cpu0.iew.lsq.thread0.cacheBlocked;4023;Number of times an access to memory failed due to the cache being blocked 
system.cpu0.iew.iewIdleCycles;0;Number of cycles IEW is idle 
system.cpu0.iew.iewSquashCycles;197523;Number of cycles IEW is squashing 
system.cpu0.iew.iewBlockCycles;6530548;Number of cycles IEW is blocking 
system.cpu0.iew.iewUnblockCycles;265375;Number of cycles IEW is unblocking 
system.cpu0.iew.iewDispatchedInsts;42579179;Number of instructions dispatched to IQ 
system.cpu0.iew.iewDispSquashedInsts;66758;Number of squashed instructions skipped by dispatch 
system.cpu0.iew.iewDispLoadInsts;6556825;Number of dispatched load instructions 
system.cpu0.iew.iewDispStoreInsts;2979627;Number of dispatched store instructions 
system.cpu0.iew.iewDispNonSpecInsts;586351;Number of dispatched non-speculative instructions 
system.cpu0.iew.iewIQFullEvents;2135;Number of times the IQ has become full, causing a stall 
system.cpu0.iew.iewLSQFullEvents;2902;Number of times the LSQ has become full, causing a stall 
system.cpu0.iew.memOrderViolationEvents;7553;Number of memory order violations 
system.cpu0.iew.predictedTakenIncorrect;69871;Number of branches that were predicted taken incorrectly 
system.cpu0.iew.predictedNotTakenIncorrect;138934;Number of branches that were predicted not taken incorrectly 
system.cpu0.iew.branchMispredicts;208805;Number of branch mispredicts detected at execute 
system.cpu0.iew.iewExecutedInsts;40462869;Number of executed instructions 
system.cpu0.iew.iewExecLoadInsts;6388768;Number of load instructions executed 
system.cpu0.iew.iewExecSquashedInsts;232504;Number of squashed instructions skipped in execute 
system.cpu0.iew.exec_swp;0;number of swp insts executed 
system.cpu0.iew.exec_nop;601720;number of nop insts executed 
system.cpu0.iew.exec_refs;9275437;number of memory reference insts executed 
system.cpu0.iew.exec_branches;7388321;Number of branches executed 
system.cpu0.iew.exec_stores;2886669;Number of stores executed 
system.cpu0.iew.exec_rate;1.110425;Inst execution rate 
system.cpu0.iew.wb_sent;40373686;cumulative count of insts sent to commit 
system.cpu0.iew.wb_count;40327739;cumulative count of insts written-back 
system.cpu0.iew.wb_producers;23913618;num instructions producing a value 
system.cpu0.iew.wb_consumers;32852381;num instructions consuming a value 
system.cpu0.iew.wb_penalized;0;number of instrctions required to write to 'other' IQ 
system.cpu0.iew.wb_rate;1.106717;insts written-back per cycle 
system.cpu0.iew.wb_fanout;0.727911;average fanout of values written-back 
system.cpu0.iew.wb_penalized_rate;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu0.commit.commitSquashedInsts;3039804;The number of squashed insts skipped by commit 
system.cpu0.commit.commitNonSpecStalls;348520;The number of times commit has been forced to stall to communicate backwards 
system.cpu0.commit.branchMispredicts;191566;The number of times a branch was mispredicted 
system.cpu0.commit.committed_per_cycle::samples;35883567;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::mean;1.101399;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::stdev;1.948865;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::underflows;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::0;21161058;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::1;6251524;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::2;3334488;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::3;1658463;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::4;1058561;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::5;407214;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::6;266421;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::7;209314;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::8;1536524;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::overflows;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::min_value;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::max_value;8;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::total;35883567;Number of insts commited each cycle 
system.cpu0.commit.committedInsts;39522119;Number of instructions committed 
system.cpu0.commit.committedOps;39522119;Number of ops (including micro ops) committed 
system.cpu0.commit.swp_count;0;Number of s/w prefetches committed 
system.cpu0.commit.refs;8817363;Number of memory references committed 
system.cpu0.commit.loads;6058068;Number of loads committed 
system.cpu0.commit.membars;141327;Number of memory barriers committed 
system.cpu0.commit.branches;7172727;Number of branches committed 
system.cpu0.commit.fp_insts;114091;Number of committed floating point instructions. 
system.cpu0.commit.int_insts;38577178;Number of committed integer instructions. 
system.cpu0.commit.function_calls;473630;Number of function calls committed. 
system.cpu0.commit.op_class_0::No_OpClass;514415;Class of committed instruction 
system.cpu0.commit.op_class_0::IntAlu;29692656;Class of committed instruction 
system.cpu0.commit.op_class_0::IntMult;75096;Class of committed instruction 
system.cpu0.commit.op_class_0::IntDiv;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatAdd;44903;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatCmp;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatCvt;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatMult;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatDiv;74;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatSqrt;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAdd;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAddAcc;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAlu;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdCmp;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdCvt;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMisc;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMult;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMultAcc;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdShift;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdShiftAcc;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdSqrt;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatAdd;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatAlu;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatCmp;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatCvt;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatDiv;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMisc;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMult;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMultAcc;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatSqrt;0;Class of committed instruction 
system.cpu0.commit.op_class_0::MemRead;6199395;Class of committed instruction 
system.cpu0.commit.op_class_0::MemWrite;2766246;Class of committed instruction 
system.cpu0.commit.op_class_0::IprAccess;229334;Class of committed instruction 
system.cpu0.commit.op_class_0::InstPrefetch;0;Class of committed instruction 
system.cpu0.commit.op_class_0::total;39522119;Class of committed instruction 
system.cpu0.commit.bw_lim_events;1536524;number cycles where commit BW limit reached 
system.cpu0.commit.bw_limited;0;number of insts not committed due to BW limits 
system.cpu0.rob.rob_reads;76899088;The number of ROB reads 
system.cpu0.rob.rob_writes;85634054;The number of ROB writes 
system.cpu0.timesIdled;9702;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu0.idleCycles;43980;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu0.quiesceCycles;11453895;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu0.committedInsts;39007852;Number of Instructions Simulated 
system.cpu0.committedOps;39007852;Number of Ops (including micro ops) Simulated 
system.cpu0.cpi;0.934147;CPI: Cycles Per Instruction 
system.cpu0.cpi_total;0.934147;CPI: Total CPI of All Threads 
system.cpu0.ipc;1.070495;IPC: Instructions Per Cycle 
system.cpu0.ipc_total;1.070495;IPC: Total IPC of All Threads 
system.cpu0.int_regfile_reads;54934497;number of integer regfile reads 
system.cpu0.int_regfile_writes;30356066;number of integer regfile writes 
system.cpu0.fp_regfile_reads;35797;number of floating regfile reads 
system.cpu0.fp_regfile_writes;36558;number of floating regfile writes 
system.cpu0.misc_regfile_reads;1695196;number of misc regfile reads 
system.cpu0.misc_regfile_writes;400754;number of misc regfile writes 
system.tsunami.ethernet.descDMAReads;0;Number of descriptors the device read w/ DMA 
system.tsunami.ethernet.descDMAWrites;0;Number of descriptors the device wrote w/ DMA 
system.tsunami.ethernet.descDmaReadBytes;0;number of descriptor bytes read w/ DMA 
system.tsunami.ethernet.descDmaWriteBytes;0;number of descriptor bytes write w/ DMA 
system.tsunami.ethernet.postedSwi;0;number of software interrupts posted to CPU 
system.tsunami.ethernet.coalescedSwi;nan;average number of Swi's coalesced into each post 
system.tsunami.ethernet.totalSwi;0;total number of Swi written to ISR 
system.tsunami.ethernet.postedRxIdle;0;number of rxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxIdle;nan;average number of RxIdle's coalesced into each post 
system.tsunami.ethernet.totalRxIdle;0;total number of RxIdle written to ISR 
system.tsunami.ethernet.postedRxOk;0;number of RxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxOk;nan;average number of RxOk's coalesced into each post 
system.tsunami.ethernet.totalRxOk;0;total number of RxOk written to ISR 
system.tsunami.ethernet.postedRxDesc;0;number of RxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxDesc;nan;average number of RxDesc's coalesced into each post 
system.tsunami.ethernet.totalRxDesc;0;total number of RxDesc written to ISR 
system.tsunami.ethernet.postedTxOk;0;number of TxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxOk;nan;average number of TxOk's coalesced into each post 
system.tsunami.ethernet.totalTxOk;0;total number of TxOk written to ISR 
system.tsunami.ethernet.postedTxIdle;0;number of TxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxIdle;nan;average number of TxIdle's coalesced into each post 
system.tsunami.ethernet.totalTxIdle;0;total number of TxIdle written to ISR 
system.tsunami.ethernet.postedTxDesc;0;number of TxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxDesc;nan;average number of TxDesc's coalesced into each post 
system.tsunami.ethernet.totalTxDesc;0;total number of TxDesc written to ISR 
system.tsunami.ethernet.postedRxOrn;0;number of RxOrn posted to CPU 
system.tsunami.ethernet.coalescedRxOrn;nan;average number of RxOrn's coalesced into each post 
system.tsunami.ethernet.totalRxOrn;0;total number of RxOrn written to ISR 
system.tsunami.ethernet.coalescedTotal;nan;average number of interrupts coalesced into each post 
system.tsunami.ethernet.postedInterrupts;0;number of posts to CPU 
system.tsunami.ethernet.droppedPackets;0;number of packets dropped 
system.iobus.trans_dist::ReadReq;2321;Transaction distribution 
system.iobus.trans_dist::ReadResp;2321;Transaction distribution 
system.iobus.trans_dist::WriteReq;11354;Transaction distribution 
system.iobus.trans_dist::WriteResp;11354;Transaction distribution 
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio;12622;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio;52;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio;10;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio;10;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio;66;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio;8230;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio;5938;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf;184;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf;178;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio;60;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::total;27350;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count::total;27350;Packet count per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio;50488;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio;208;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio;5;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio;5;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio;33;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio;4115;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio;23732;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf;326;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf;296;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio;120;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::total;79328;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size::total;79328;Cumulative packet size per connected master and slave (bytes) 
system.iobus.reqLayer0.occupancy;12621000;Layer occupancy (ticks) 
system.iobus.reqLayer0.utilization;0.0;Layer utilization (%) 
system.iobus.reqLayer1.occupancy;38000;Layer occupancy (ticks) 
system.iobus.reqLayer1.utilization;0.0;Layer utilization (%) 
system.iobus.reqLayer2.occupancy;9000;Layer occupancy (ticks) 
system.iobus.reqLayer2.utilization;0.0;Layer utilization (%) 
system.iobus.reqLayer6.occupancy;9000;Layer occupancy (ticks) 
system.iobus.reqLayer6.utilization;0.0;Layer utilization (%) 
system.iobus.reqLayer22.occupancy;56000;Layer occupancy (ticks) 
system.iobus.reqLayer22.utilization;0.0;Layer utilization (%) 
system.iobus.reqLayer23.occupancy;6176000;Layer occupancy (ticks) 
system.iobus.reqLayer23.utilization;0.0;Layer utilization (%) 
system.iobus.reqLayer24.occupancy;5872000;Layer occupancy (ticks) 
system.iobus.reqLayer24.utilization;0.0;Layer utilization (%) 
system.iobus.reqLayer26.occupancy;112000;Layer occupancy (ticks) 
system.iobus.reqLayer26.utilization;0.0;Layer utilization (%) 
system.iobus.reqLayer28.occupancy;106000;Layer occupancy (ticks) 
system.iobus.reqLayer28.utilization;0.0;Layer utilization (%) 
system.iobus.reqLayer30.occupancy;30000;Layer occupancy (ticks) 
system.iobus.reqLayer30.utilization;0.0;Layer utilization (%) 
system.iobus.respLayer0.occupancy;15996000;Layer occupancy (ticks) 
system.iobus.respLayer0.utilization;0.0;Layer utilization (%) 
system.cpu0.icache.tags.replacements;347395;number of replacements 
system.cpu0.icache.tags.tagsinuse;469.258082;Cycle average of tags in use 
system.cpu0.icache.tags.total_refs;4546524;Total number of references to valid blocks. 
system.cpu0.icache.tags.sampled_refs;347906;Sample count of references to valid blocks. 
system.cpu0.icache.tags.avg_refs;13.068254;Average number of references to valid blocks. 
system.cpu0.icache.tags.warmup_cycle;210068888750;Cycle when the warmup percentage was hit. 
system.cpu0.icache.tags.occ_blocks::cpu0.inst;469.258082;Average occupied blocks per requestor 
system.cpu0.icache.tags.occ_percent::cpu0.inst;0.916520;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_percent::total;0.916520;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_task_id_blocks::1024;511;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::0;27;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::1;197;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::2;81;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::3;48;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::4;158;Occupied blocks per task id 
system.cpu0.icache.tags.occ_task_id_percent::1024;0.998047;Percentage of cache occupancy per task id 
system.cpu0.icache.tags.tag_accesses;10144945;Number of tag accesses 
system.cpu0.icache.tags.data_accesses;10144945;Number of data accesses 
system.cpu0.icache.ReadReq_hits::cpu0.inst;4546524;number of ReadReq hits 
system.cpu0.icache.ReadReq_hits::total;4546524;number of ReadReq hits 
system.cpu0.icache.demand_hits::cpu0.inst;4546524;number of demand (read+write) hits 
system.cpu0.icache.demand_hits::total;4546524;number of demand (read+write) hits 
system.cpu0.icache.overall_hits::cpu0.inst;4546524;number of overall hits 
system.cpu0.icache.overall_hits::total;4546524;number of overall hits 
system.cpu0.icache.ReadReq_misses::cpu0.inst;351924;number of ReadReq misses 
system.cpu0.icache.ReadReq_misses::total;351924;number of ReadReq misses 
system.cpu0.icache.demand_misses::cpu0.inst;351924;number of demand (read+write) misses 
system.cpu0.icache.demand_misses::total;351924;number of demand (read+write) misses 
system.cpu0.icache.overall_misses::cpu0.inst;351924;number of overall misses 
system.cpu0.icache.overall_misses::total;351924;number of overall misses 
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst;32955855659;number of ReadReq miss cycles 
system.cpu0.icache.ReadReq_miss_latency::total;32955855659;number of ReadReq miss cycles 
system.cpu0.icache.demand_miss_latency::cpu0.inst;32955855659;number of demand (read+write) miss cycles 
system.cpu0.icache.demand_miss_latency::total;32955855659;number of demand (read+write) miss cycles 
system.cpu0.icache.overall_miss_latency::cpu0.inst;32955855659;number of overall miss cycles 
system.cpu0.icache.overall_miss_latency::total;32955855659;number of overall miss cycles 
system.cpu0.icache.ReadReq_accesses::cpu0.inst;4898448;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.ReadReq_accesses::total;4898448;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.demand_accesses::cpu0.inst;4898448;number of demand (read+write) accesses 
system.cpu0.icache.demand_accesses::total;4898448;number of demand (read+write) accesses 
system.cpu0.icache.overall_accesses::cpu0.inst;4898448;number of overall (read+write) accesses 
system.cpu0.icache.overall_accesses::total;4898448;number of overall (read+write) accesses 
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst;0.071844;miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_miss_rate::total;0.071844;miss rate for ReadReq accesses 
system.cpu0.icache.demand_miss_rate::cpu0.inst;0.071844;miss rate for demand accesses 
system.cpu0.icache.demand_miss_rate::total;0.071844;miss rate for demand accesses 
system.cpu0.icache.overall_miss_rate::cpu0.inst;0.071844;miss rate for overall accesses 
system.cpu0.icache.overall_miss_rate::total;0.071844;miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst;93644.808706;average ReadReq miss latency 
system.cpu0.icache.ReadReq_avg_miss_latency::total;93644.808706;average ReadReq miss latency 
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst;93644.808706;average overall miss latency 
system.cpu0.icache.demand_avg_miss_latency::total;93644.808706;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst;93644.808706;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::total;93644.808706;average overall miss latency 
system.cpu0.icache.blocked_cycles::no_mshrs;0;number of cycles access was blocked 
system.cpu0.icache.blocked_cycles::no_targets;0;number of cycles access was blocked 
system.cpu0.icache.blocked::no_mshrs;0;number of cycles access was blocked 
system.cpu0.icache.blocked::no_targets;0;number of cycles access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_mshrs;nan;average number of cycles each access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_targets;nan;average number of cycles each access was blocked 
system.cpu0.icache.fast_writes;0;number of fast writes performed 
system.cpu0.icache.cache_copies;0;number of cache copies performed 
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst;3875;number of ReadReq MSHR hits 
system.cpu0.icache.ReadReq_mshr_hits::total;3875;number of ReadReq MSHR hits 
system.cpu0.icache.demand_mshr_hits::cpu0.inst;3875;number of demand (read+write) MSHR hits 
system.cpu0.icache.demand_mshr_hits::total;3875;number of demand (read+write) MSHR hits 
system.cpu0.icache.overall_mshr_hits::cpu0.inst;3875;number of overall MSHR hits 
system.cpu0.icache.overall_mshr_hits::total;3875;number of overall MSHR hits 
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst;348049;number of ReadReq MSHR misses 
system.cpu0.icache.ReadReq_mshr_misses::total;348049;number of ReadReq MSHR misses 
system.cpu0.icache.demand_mshr_misses::cpu0.inst;348049;number of demand (read+write) MSHR misses 
system.cpu0.icache.demand_mshr_misses::total;348049;number of demand (read+write) MSHR misses 
system.cpu0.icache.overall_mshr_misses::cpu0.inst;348049;number of overall MSHR misses 
system.cpu0.icache.overall_mshr_misses::total;348049;number of overall MSHR misses 
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst;23982038341;number of ReadReq MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_latency::total;23982038341;number of ReadReq MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst;23982038341;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::total;23982038341;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst;23982038341;number of overall MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::total;23982038341;number of overall MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst;0.071053;mshr miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_mshr_miss_rate::total;0.071053;mshr miss rate for ReadReq accesses 
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst;0.071053;mshr miss rate for demand accesses 
system.cpu0.icache.demand_mshr_miss_rate::total;0.071053;mshr miss rate for demand accesses 
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst;0.071053;mshr miss rate for overall accesses 
system.cpu0.icache.overall_mshr_miss_rate::total;0.071053;mshr miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst;68904.201250;average ReadReq mshr miss latency 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total;68904.201250;average ReadReq mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst;68904.201250;average overall mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::total;68904.201250;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst;68904.201250;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::total;68904.201250;average overall mshr miss latency 
system.cpu0.icache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu0.dcache.tags.replacements;1536905;number of replacements 
system.cpu0.dcache.tags.tagsinuse;1013.732078;Cycle average of tags in use 
system.cpu0.dcache.tags.total_refs;6509082;Total number of references to valid blocks. 
system.cpu0.dcache.tags.sampled_refs;1537919;Sample count of references to valid blocks. 
system.cpu0.dcache.tags.avg_refs;4.232396;Average number of references to valid blocks. 
system.cpu0.dcache.tags.warmup_cycle;141192500;Cycle when the warmup percentage was hit. 
system.cpu0.dcache.tags.occ_blocks::cpu0.data;1013.732078;Average occupied blocks per requestor 
system.cpu0.dcache.tags.occ_percent::cpu0.data;0.989973;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_percent::total;0.989973;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_task_id_blocks::1024;1014;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::0;21;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::1;199;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::2;517;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::3;141;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::4;136;Occupied blocks per task id 
system.cpu0.dcache.tags.occ_task_id_percent::1024;0.990234;Percentage of cache occupancy per task id 
system.cpu0.dcache.tags.tag_accesses;19146575;Number of tag accesses 
system.cpu0.dcache.tags.data_accesses;19146575;Number of data accesses 
system.cpu0.dcache.ReadReq_hits::cpu0.data;4303701;number of ReadReq hits 
system.cpu0.dcache.ReadReq_hits::total;4303701;number of ReadReq hits 
system.cpu0.dcache.WriteReq_hits::cpu0.data;1952225;number of WriteReq hits 
system.cpu0.dcache.WriteReq_hits::total;1952225;number of WriteReq hits 
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data;99078;number of LoadLockedReq hits 
system.cpu0.dcache.LoadLockedReq_hits::total;99078;number of LoadLockedReq hits 
system.cpu0.dcache.StoreCondReq_hits::cpu0.data;132104;number of StoreCondReq hits 
system.cpu0.dcache.StoreCondReq_hits::total;132104;number of StoreCondReq hits 
system.cpu0.dcache.demand_hits::cpu0.data;6255926;number of demand (read+write) hits 
system.cpu0.dcache.demand_hits::total;6255926;number of demand (read+write) hits 
system.cpu0.dcache.overall_hits::cpu0.data;6255926;number of overall hits 
system.cpu0.dcache.overall_hits::total;6255926;number of overall hits 
system.cpu0.dcache.ReadReq_misses::cpu0.data;1629130;number of ReadReq misses 
system.cpu0.dcache.ReadReq_misses::total;1629130;number of ReadReq misses 
system.cpu0.dcache.WriteReq_misses::cpu0.data;662503;number of WriteReq misses 
system.cpu0.dcache.WriteReq_misses::total;662503;number of WriteReq misses 
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data;8969;number of LoadLockedReq misses 
system.cpu0.dcache.LoadLockedReq_misses::total;8969;number of LoadLockedReq misses 
system.cpu0.dcache.StoreCondReq_misses::cpu0.data;6432;number of StoreCondReq misses 
system.cpu0.dcache.StoreCondReq_misses::total;6432;number of StoreCondReq misses 
system.cpu0.dcache.demand_misses::cpu0.data;2291633;number of demand (read+write) misses 
system.cpu0.dcache.demand_misses::total;2291633;number of demand (read+write) misses 
system.cpu0.dcache.overall_misses::cpu0.data;2291633;number of overall misses 
system.cpu0.dcache.overall_misses::total;2291633;number of overall misses 
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data;142380924763;number of ReadReq miss cycles 
system.cpu0.dcache.ReadReq_miss_latency::total;142380924763;number of ReadReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data;52048970173;number of WriteReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::total;52048970173;number of WriteReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data;715954990;number of LoadLockedReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::total;715954990;number of LoadLockedReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data;383307226;number of StoreCondReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::total;383307226;number of StoreCondReq miss cycles 
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data;556000;number of StoreCondFailReq miss cycles 
system.cpu0.dcache.StoreCondFailReq_miss_latency::total;556000;number of StoreCondFailReq miss cycles 
system.cpu0.dcache.demand_miss_latency::cpu0.data;194429894936;number of demand (read+write) miss cycles 
system.cpu0.dcache.demand_miss_latency::total;194429894936;number of demand (read+write) miss cycles 
system.cpu0.dcache.overall_miss_latency::cpu0.data;194429894936;number of overall miss cycles 
system.cpu0.dcache.overall_miss_latency::total;194429894936;number of overall miss cycles 
system.cpu0.dcache.ReadReq_accesses::cpu0.data;5932831;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.ReadReq_accesses::total;5932831;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::cpu0.data;2614728;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::total;2614728;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data;108047;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::total;108047;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data;138536;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::total;138536;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.demand_accesses::cpu0.data;8547559;number of demand (read+write) accesses 
system.cpu0.dcache.demand_accesses::total;8547559;number of demand (read+write) accesses 
system.cpu0.dcache.overall_accesses::cpu0.data;8547559;number of overall (read+write) accesses 
system.cpu0.dcache.overall_accesses::total;8547559;number of overall (read+write) accesses 
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data;0.274596;miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_miss_rate::total;0.274596;miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data;0.253374;miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::total;0.253374;miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data;0.083010;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::total;0.083010;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data;0.046428;miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::total;0.046428;miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_miss_rate::cpu0.data;0.268104;miss rate for demand accesses 
system.cpu0.dcache.demand_miss_rate::total;0.268104;miss rate for demand accesses 
system.cpu0.dcache.overall_miss_rate::cpu0.data;0.268104;miss rate for overall accesses 
system.cpu0.dcache.overall_miss_rate::total;0.268104;miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data;87396.908020;average ReadReq miss latency 
system.cpu0.dcache.ReadReq_avg_miss_latency::total;87396.908020;average ReadReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data;78564.127518;average WriteReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::total;78564.127518;average WriteReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data;79825.508975;average LoadLockedReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total;79825.508975;average LoadLockedReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data;59593.785137;average StoreCondReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total;59593.785137;average StoreCondReq miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data;inf;average StoreCondFailReq miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total;inf;average StoreCondFailReq miss latency 
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data;84843.382398;average overall miss latency 
system.cpu0.dcache.demand_avg_miss_latency::total;84843.382398;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data;84843.382398;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::total;84843.382398;average overall miss latency 
system.cpu0.dcache.blocked_cycles::no_mshrs;12905;number of cycles access was blocked 
system.cpu0.dcache.blocked_cycles::no_targets;342;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_mshrs;2272;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_targets;87;number of cycles access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_mshrs;5.680018;average number of cycles each access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_targets;3.931034;average number of cycles each access was blocked 
system.cpu0.dcache.fast_writes;0;number of fast writes performed 
system.cpu0.dcache.cache_copies;0;number of cache copies performed 
system.cpu0.dcache.writebacks::writebacks;194143;number of writebacks 
system.cpu0.dcache.writebacks::total;194143;number of writebacks 
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data;205747;number of ReadReq MSHR hits 
system.cpu0.dcache.ReadReq_mshr_hits::total;205747;number of ReadReq MSHR hits 
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data;525049;number of WriteReq MSHR hits 
system.cpu0.dcache.WriteReq_mshr_hits::total;525049;number of WriteReq MSHR hits 
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data;1344;number of LoadLockedReq MSHR hits 
system.cpu0.dcache.LoadLockedReq_mshr_hits::total;1344;number of LoadLockedReq MSHR hits 
system.cpu0.dcache.demand_mshr_hits::cpu0.data;730796;number of demand (read+write) MSHR hits 
system.cpu0.dcache.demand_mshr_hits::total;730796;number of demand (read+write) MSHR hits 
system.cpu0.dcache.overall_mshr_hits::cpu0.data;730796;number of overall MSHR hits 
system.cpu0.dcache.overall_mshr_hits::total;730796;number of overall MSHR hits 
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data;1423383;number of ReadReq MSHR misses 
system.cpu0.dcache.ReadReq_mshr_misses::total;1423383;number of ReadReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data;137454;number of WriteReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::total;137454;number of WriteReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data;7625;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::total;7625;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data;6427;number of StoreCondReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::total;6427;number of StoreCondReq MSHR misses 
system.cpu0.dcache.demand_mshr_misses::cpu0.data;1560837;number of demand (read+write) MSHR misses 
system.cpu0.dcache.demand_mshr_misses::total;1560837;number of demand (read+write) MSHR misses 
system.cpu0.dcache.overall_mshr_misses::cpu0.data;1560837;number of overall MSHR misses 
system.cpu0.dcache.overall_mshr_misses::total;1560837;number of overall MSHR misses 
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data;91088088430;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_miss_latency::total;91088088430;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data;9165307074;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::total;9165307074;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data;419856260;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total;419856260;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data;222772774;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total;222772774;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data;380000;number of StoreCondFailReq MSHR miss cycles 
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total;380000;number of StoreCondFailReq MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data;100253395504;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::total;100253395504;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data;100253395504;number of overall MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::total;100253395504;number of overall MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data;486220000;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total;486220000;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data;1143080000;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total;1143080000;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data;1629300000;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::total;1629300000;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data;0.239916;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_mshr_miss_rate::total;0.239916;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data;0.052569;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::total;0.052569;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data;0.070571;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total;0.070571;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data;0.046392;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total;0.046392;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data;0.182606;mshr miss rate for demand accesses 
system.cpu0.dcache.demand_mshr_miss_rate::total;0.182606;mshr miss rate for demand accesses 
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data;0.182606;mshr miss rate for overall accesses 
system.cpu0.dcache.overall_mshr_miss_rate::total;0.182606;mshr miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data;63994.082007;average ReadReq mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total;63994.082007;average ReadReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data;66679.085905;average WriteReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total;66679.085905;average WriteReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data;55063.116066;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total;55063.116066;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data;34662.015559;average StoreCondReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total;34662.015559;average StoreCondReq mshr miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data;inf;average StoreCondFailReq mshr miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;average StoreCondFailReq mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data;64230.534966;average overall mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::total;64230.534966;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data;64230.534966;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::total;64230.534966;average overall mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data;inf;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu1.branchPred.lookups;2424957;Number of BP lookups 
system.cpu1.branchPred.condPredicted;2017926;Number of conditional branches predicted 
system.cpu1.branchPred.condIncorrect;51371;Number of conditional branches incorrect 
system.cpu1.branchPred.BTBLookups;1279794;Number of BTB lookups 
system.cpu1.branchPred.BTBHits;834959;Number of BTB hits 
system.cpu1.branchPred.BTBCorrect;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu1.branchPred.BTBHitPct;65.241672;BTB Hit Percentage 
system.cpu1.branchPred.usedRAS;148726;Number of times the RAS was used to get a target. 
system.cpu1.branchPred.RASInCorrect;3507;Number of incorrect RAS predictions. 
system.cpu1.dtb.fetch_hits;0;ITB hits 
system.cpu1.dtb.fetch_misses;0;ITB misses 
system.cpu1.dtb.fetch_acv;0;ITB acv 
system.cpu1.dtb.fetch_accesses;0;ITB accesses 
system.cpu1.dtb.read_hits;1728063;DTB read hits 
system.cpu1.dtb.read_misses;2116;DTB read misses 
system.cpu1.dtb.read_acv;0;DTB read access violations 
system.cpu1.dtb.read_accesses;2116;DTB read accesses 
system.cpu1.dtb.write_hits;1063337;DTB write hits 
system.cpu1.dtb.write_misses;1126;DTB write misses 
system.cpu1.dtb.write_acv;0;DTB write access violations 
system.cpu1.dtb.write_accesses;1126;DTB write accesses 
system.cpu1.dtb.data_hits;2791400;DTB hits 
system.cpu1.dtb.data_misses;3242;DTB misses 
system.cpu1.dtb.data_acv;0;DTB access violations 
system.cpu1.dtb.data_accesses;3242;DTB accesses 
system.cpu1.itb.fetch_hits;159896;ITB hits 
system.cpu1.itb.fetch_misses;13;ITB misses 
system.cpu1.itb.fetch_acv;0;ITB acv 
system.cpu1.itb.fetch_accesses;159909;ITB accesses 
system.cpu1.itb.read_hits;0;DTB read hits 
system.cpu1.itb.read_misses;0;DTB read misses 
system.cpu1.itb.read_acv;0;DTB read access violations 
system.cpu1.itb.read_accesses;0;DTB read accesses 
system.cpu1.itb.write_hits;0;DTB write hits 
system.cpu1.itb.write_misses;0;DTB write misses 
system.cpu1.itb.write_acv;0;DTB write access violations 
system.cpu1.itb.write_accesses;0;DTB write accesses 
system.cpu1.itb.data_hits;0;DTB hits 
system.cpu1.itb.data_misses;0;DTB misses 
system.cpu1.itb.data_acv;0;DTB access violations 
system.cpu1.itb.data_accesses;0;DTB accesses 
system.cpu1.numCycles;7601848;number of cpu cycles simulated 
system.cpu1.numWorkItemsStarted;0;number of work items this cpu started 
system.cpu1.numWorkItemsCompleted;0;number of work items this cpu completed 
system.cpu1.fetch.icacheStallCycles;3101876;Number of cycles fetch is stalled on an Icache miss 
system.cpu1.fetch.Insts;11013050;Number of instructions fetch has processed 
system.cpu1.fetch.Branches;2424957;Number of branches that fetch encountered 
system.cpu1.fetch.predictedBranches;983685;Number of branches that fetch has predicted taken 
system.cpu1.fetch.Cycles;4342633;Number of cycles fetch has run and was not squashing or blocked 
system.cpu1.fetch.SquashCycles;161734;Number of cycles fetch has spent squashing 
system.cpu1.fetch.MiscStallCycles;21105;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu1.fetch.PendingTrapStallCycles;131;Number of stall cycles due to pending traps 
system.cpu1.fetch.PendingQuiesceStallCycles;38336;Number of stall cycles due to pending quiesce instructions 
system.cpu1.fetch.CacheLines;1653240;Number of cache lines fetched 
system.cpu1.fetch.IcacheSquashes;32552;Number of outstanding Icache misses that were squashed 
system.cpu1.fetch.rateDist::samples;7584948;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::mean;1.451961;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::stdev;2.629088;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::underflows;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::0;5359826;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::1;135284;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::2;409757;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::3;150471;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::4;475273;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::5;164317;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::6;78146;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::7;79706;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::8;732168;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::overflows;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::min_value;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::max_value;8;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::total;7584948;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.branchRate;0.318996;Number of branch fetches per cycle 
system.cpu1.fetch.rate;1.448733;Number of inst fetches per cycle 
system.cpu1.decode.IdleCycles;2584177;Number of cycles decode is idle 
system.cpu1.decode.BlockedCycles;3003798;Number of cycles decode is blocked 
system.cpu1.decode.RunCycles;1792077;Number of cycles decode is running 
system.cpu1.decode.UnblockCycles;131230;Number of cycles decode is unblocking 
system.cpu1.decode.SquashCycles;73665;Number of cycles decode is squashing 
system.cpu1.decode.BranchResolved;101014;Number of times decode resolved a branch 
system.cpu1.decode.BranchMispred;7275;Number of times decode detected a branch misprediction 
system.cpu1.decode.DecodedInsts;9596588;Number of instructions handled by decode 
system.cpu1.decode.SquashedInsts;25039;Number of squashed instructions handled by decode 
system.cpu1.rename.SquashCycles;73665;Number of cycles rename is squashing 
system.cpu1.rename.IdleCycles;2673280;Number of cycles rename is idle 
system.cpu1.rename.BlockCycles;132941;Number of cycles rename is blocking 
system.cpu1.rename.serializeStallCycles;2386588;count of cycles rename stalled for serializing inst 
system.cpu1.rename.RunCycles;1837025;Number of cycles rename is running 
system.cpu1.rename.UnblockCycles;481447;Number of cycles rename is unblocking 
system.cpu1.rename.RenamedInsts;9234047;Number of instructions processed by rename 
system.cpu1.rename.ROBFullEvents;32248;Number of times rename has blocked due to ROB full 
system.cpu1.rename.IQFullEvents;30276;Number of times rename has blocked due to IQ full 
system.cpu1.rename.LQFullEvents;217147;Number of times rename has blocked due to LQ full 
system.cpu1.rename.SQFullEvents;28890;Number of times rename has blocked due to SQ full 
system.cpu1.rename.RenamedOperands;6572581;Number of destination operands rename has renamed 
system.cpu1.rename.RenameLookups;12119432;Number of register rename lookups that rename has made 
system.cpu1.rename.int_rename_lookups;12050824;Number of integer rename lookups 
system.cpu1.rename.fp_rename_lookups;65097;Number of floating rename lookups 
system.cpu1.rename.CommittedMaps;5919946;Number of HB maps that are committed 
system.cpu1.rename.UndoneMaps;652627;Number of HB maps that are undone due to squashing 
system.cpu1.rename.serializingInsts;224711;count of serializing insts renamed 
system.cpu1.rename.tempSerializingInsts;27523;count of temporary serializing insts renamed 
system.cpu1.rename.skidInsts;1003527;count of insts added to the skid buffer 
system.cpu1.memDep0.insertedLoads;1799845;Number of loads inserted to the mem dependence unit. 
system.cpu1.memDep0.insertedStores;1122561;Number of stores inserted to the mem dependence unit. 
system.cpu1.memDep0.conflictingLoads;240286;Number of conflicting loads. 
system.cpu1.memDep0.conflictingStores;141085;Number of conflicting stores. 
system.cpu1.iq.iqInstsAdded;8725694;Number of instructions added to the IQ (excludes non-spec) 
system.cpu1.iq.iqNonSpecInstsAdded;279887;Number of non-speculative instructions added to the IQ 
system.cpu1.iq.iqInstsIssued;8630811;Number of instructions issued 
system.cpu1.iq.iqSquashedInstsIssued;15682;Number of squashed instructions issued 
system.cpu1.iq.iqSquashedInstsExamined;874898;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu1.iq.iqSquashedOperandsExamined;375167;Number of squashed operands that are examined and possibly removed from graph 
system.cpu1.iq.iqSquashedNonSpecRemoved;164444;Number of squashed non-spec instructions that were removed 
system.cpu1.iq.issued_per_cycle::samples;7584948;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::mean;1.137887;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::stdev;1.616241;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::underflows;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::0;4005031;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::1;1406303;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::2;773841;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::3;618493;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::4;370751;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::5;216614;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::6;124615;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::7;46817;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::8;22483;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::overflows;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::min_value;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::max_value;8;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::total;7584948;Number of insts issued each cycle 
system.cpu1.iq.fu_full::No_OpClass;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntAlu;17703;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntMult;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntDiv;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatAdd;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatCmp;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatCvt;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatMult;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatDiv;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatSqrt;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAdd;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAddAcc;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAlu;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdCmp;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdCvt;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMisc;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMult;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMultAcc;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdShift;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdShiftAcc;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdSqrt;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatAdd;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatAlu;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatCmp;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatCvt;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatDiv;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMisc;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMult;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMultAcc;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatSqrt;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::MemRead;103394;attempts to use FU when none available 
system.cpu1.iq.fu_full::MemWrite;75878;attempts to use FU when none available 
system.cpu1.iq.fu_full::IprAccess;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::InstPrefetch;0;attempts to use FU when none available 
system.cpu1.iq.FU_type_0::No_OpClass;8;Type of FU issued 
system.cpu1.iq.FU_type_0::IntAlu;5579422;Type of FU issued 
system.cpu1.iq.FU_type_0::IntMult;19607;Type of FU issued 
system.cpu1.iq.FU_type_0::IntDiv;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatAdd;6255;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatCmp;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatCvt;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatMult;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatDiv;4;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatSqrt;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAdd;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAddAcc;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAlu;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdCmp;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdCvt;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMisc;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMult;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMultAcc;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdShift;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdShiftAcc;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdSqrt;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatAdd;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatAlu;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatCmp;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatCvt;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatDiv;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMisc;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMult;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMultAcc;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatSqrt;0;Type of FU issued 
system.cpu1.iq.FU_type_0::MemRead;1794694;Type of FU issued 
system.cpu1.iq.FU_type_0::MemWrite;1108592;Type of FU issued 
system.cpu1.iq.FU_type_0::IprAccess;122229;Type of FU issued 
system.cpu1.iq.FU_type_0::InstPrefetch;0;Type of FU issued 
system.cpu1.iq.FU_type_0::total;8630811;Type of FU issued 
system.cpu1.iq.rate;1.135357;Inst issue rate 
system.cpu1.iq.fu_busy_cnt;196975;FU busy when requested 
system.cpu1.iq.fu_busy_rate;0.022822;FU busy rate (busy events/executed inst) 
system.cpu1.iq.int_inst_queue_reads;24766824;Number of integer instruction queue reads 
system.cpu1.iq.int_inst_queue_writes;9748211;Number of integer instruction queue writes 
system.cpu1.iq.int_inst_queue_wakeup_accesses;8359263;Number of integer instruction queue wakeup accesses 
system.cpu1.iq.fp_inst_queue_reads;292399;Number of floating instruction queue reads 
system.cpu1.iq.fp_inst_queue_writes;134442;Number of floating instruction queue writes 
system.cpu1.iq.fp_inst_queue_wakeup_accesses;134313;Number of floating instruction queue wakeup accesses 
system.cpu1.iq.int_alu_accesses;8669717;Number of integer alu accesses 
system.cpu1.iq.fp_alu_accesses;158061;Number of floating point alu accesses 
system.cpu1.iew.lsq.thread0.forwLoads;86254;Number of loads that had data forwarded from stores 
system.cpu1.iew.lsq.thread0.invAddrLoads;0;Number of loads ignored due to an invalid address 
system.cpu1.iew.lsq.thread0.squashedLoads;176481;Number of loads squashed 
system.cpu1.iew.lsq.thread0.ignoredResponses;471;Number of memory responses ignored because the instruction is squashed 
system.cpu1.iew.lsq.thread0.memOrderViolation;2867;Number of memory ordering violations 
system.cpu1.iew.lsq.thread0.squashedStores;122909;Number of stores squashed 
system.cpu1.iew.lsq.thread0.invAddrSwpfs;0;Number of software prefetches ignored due to an invalid address 
system.cpu1.iew.lsq.thread0.blockedLoads;0;Number of blocked loads due to partial load-store forwarding 
system.cpu1.iew.lsq.thread0.rescheduledLoads;217;Number of loads that were rescheduled 
system.cpu1.iew.lsq.thread0.cacheBlocked;974;Number of times an access to memory failed due to the cache being blocked 
system.cpu1.iew.iewIdleCycles;0;Number of cycles IEW is idle 
system.cpu1.iew.iewSquashCycles;73665;Number of cycles IEW is squashing 
system.cpu1.iew.iewBlockCycles;96675;Number of cycles IEW is blocking 
system.cpu1.iew.iewUnblockCycles;10919;Number of cycles IEW is unblocking 
system.cpu1.iew.iewDispatchedInsts;9071077;Number of instructions dispatched to IQ 
system.cpu1.iew.iewDispSquashedInsts;24699;Number of squashed instructions skipped by dispatch 
system.cpu1.iew.iewDispLoadInsts;1799845;Number of dispatched load instructions 
system.cpu1.iew.iewDispStoreInsts;1122561;Number of dispatched store instructions 
system.cpu1.iew.iewDispNonSpecInsts;216020;Number of dispatched non-speculative instructions 
system.cpu1.iew.iewIQFullEvents;734;Number of times the IQ has become full, causing a stall 
system.cpu1.iew.iewLSQFullEvents;9462;Number of times the LSQ has become full, causing a stall 
system.cpu1.iew.memOrderViolationEvents;2867;Number of memory order violations 
system.cpu1.iew.predictedTakenIncorrect;27751;Number of branches that were predicted taken incorrectly 
system.cpu1.iew.predictedNotTakenIncorrect;48877;Number of branches that were predicted not taken incorrectly 
system.cpu1.iew.branchMispredicts;76628;Number of branch mispredicts detected at execute 
system.cpu1.iew.iewExecutedInsts;8536633;Number of executed instructions 
system.cpu1.iew.iewExecLoadInsts;1738177;Number of load instructions executed 
system.cpu1.iew.iewExecSquashedInsts;94174;Number of squashed instructions skipped in execute 
system.cpu1.iew.exec_swp;0;number of swp insts executed 
system.cpu1.iew.exec_nop;65496;number of nop insts executed 
system.cpu1.iew.exec_refs;2809396;number of memory reference insts executed 
system.cpu1.iew.exec_branches;1252804;Number of branches executed 
system.cpu1.iew.exec_stores;1071219;Number of stores executed 
system.cpu1.iew.exec_rate;1.122968;Inst execution rate 
system.cpu1.iew.wb_sent;8508488;cumulative count of insts sent to commit 
system.cpu1.iew.wb_count;8493576;cumulative count of insts written-back 
system.cpu1.iew.wb_producers;4027029;num instructions producing a value 
system.cpu1.iew.wb_consumers;5223580;num instructions consuming a value 
system.cpu1.iew.wb_penalized;0;number of instrctions required to write to 'other' IQ 
system.cpu1.iew.wb_rate;1.117304;insts written-back per cycle 
system.cpu1.iew.wb_fanout;0.770933;average fanout of values written-back 
system.cpu1.iew.wb_penalized_rate;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu1.commit.commitSquashedInsts;901403;The number of squashed insts skipped by commit 
system.cpu1.commit.commitNonSpecStalls;115443;The number of times commit has been forced to stall to communicate backwards 
system.cpu1.commit.branchMispredicts;71007;The number of times a branch was mispredicted 
system.cpu1.commit.committed_per_cycle::samples;7421353;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::mean;1.096332;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::stdev;2.015077;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::underflows;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::0;4583771;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::1;1280948;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::2;412264;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::3;306576;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::4;156835;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::5;271771;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::6;51698;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::7;45241;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::8;312249;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::overflows;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::min_value;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::max_value;8;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::total;7421353;Number of insts commited each cycle 
system.cpu1.commit.committedInsts;8136266;Number of instructions committed 
system.cpu1.commit.committedOps;8136266;Number of ops (including micro ops) committed 
system.cpu1.commit.swp_count;0;Number of s/w prefetches committed 
system.cpu1.commit.refs;2623006;Number of memory references committed 
system.cpu1.commit.loads;1623361;Number of loads committed 
system.cpu1.commit.membars;33089;Number of memory barriers committed 
system.cpu1.commit.branches;1200788;Number of branches committed 
system.cpu1.commit.fp_insts;134243;Number of committed floating point instructions. 
system.cpu1.commit.int_insts;7908808;Number of committed integer instructions. 
system.cpu1.commit.function_calls;131072;Number of function calls committed. 
system.cpu1.commit.op_class_0::No_OpClass;37696;Class of committed instruction 
system.cpu1.commit.op_class_0::IntAlu;5266414;Class of committed instruction 
system.cpu1.commit.op_class_0::IntMult;19117;Class of committed instruction 
system.cpu1.commit.op_class_0::IntDiv;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatAdd;6232;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatCmp;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatCvt;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatMult;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatDiv;4;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatSqrt;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAdd;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAddAcc;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAlu;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdCmp;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdCvt;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMisc;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMult;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMultAcc;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdShift;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdShiftAcc;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdSqrt;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatAdd;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatAlu;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatCmp;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatCvt;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatDiv;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMisc;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMult;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMultAcc;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatSqrt;0;Class of committed instruction 
system.cpu1.commit.op_class_0::MemRead;1656450;Class of committed instruction 
system.cpu1.commit.op_class_0::MemWrite;1028126;Class of committed instruction 
system.cpu1.commit.op_class_0::IprAccess;122227;Class of committed instruction 
system.cpu1.commit.op_class_0::InstPrefetch;0;Class of committed instruction 
system.cpu1.commit.op_class_0::total;8136266;Class of committed instruction 
system.cpu1.commit.bw_lim_events;312249;number cycles where commit BW limit reached 
system.cpu1.commit.bw_limited;0;number of insts not committed due to BW limits 
system.cpu1.rob.rob_reads;16130847;The number of ROB reads 
system.cpu1.rob.rob_writes;18236421;The number of ROB writes 
system.cpu1.timesIdled;5175;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu1.idleCycles;16900;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu1.quiesceCycles;40291547;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu1.committedInsts;8098578;Number of Instructions Simulated 
system.cpu1.committedOps;8098578;Number of Ops (including micro ops) Simulated 
system.cpu1.cpi;0.938665;CPI: Cycles Per Instruction 
system.cpu1.cpi_total;0.938665;CPI: Total CPI of All Threads 
system.cpu1.ipc;1.065343;IPC: Instructions Per Cycle 
system.cpu1.ipc_total;1.065343;IPC: Total IPC of All Threads 
system.cpu1.int_regfile_reads;11394809;number of integer regfile reads 
system.cpu1.int_regfile_writes;6139678;number of integer regfile writes 
system.cpu1.fp_regfile_reads;65058;number of floating regfile reads 
system.cpu1.fp_regfile_writes;66977;number of floating regfile writes 
system.cpu1.misc_regfile_reads;650273;number of misc regfile reads 
system.cpu1.misc_regfile_writes;123667;number of misc regfile writes 
system.cpu1.icache.tags.replacements;180997;number of replacements 
system.cpu1.icache.tags.tagsinuse;314.117250;Cycle average of tags in use 
system.cpu1.icache.tags.total_refs;1470569;Total number of references to valid blocks. 
system.cpu1.icache.tags.sampled_refs;181500;Sample count of references to valid blocks. 
system.cpu1.icache.tags.avg_refs;8.102309;Average number of references to valid blocks. 
system.cpu1.icache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.cpu1.icache.tags.occ_blocks::cpu1.inst;314.117250;Average occupied blocks per requestor 
system.cpu1.icache.tags.occ_percent::cpu1.inst;0.613510;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_percent::total;0.613510;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_task_id_blocks::1024;503;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::0;14;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::1;62;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::2;19;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::3;136;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::4;272;Occupied blocks per task id 
system.cpu1.icache.tags.occ_task_id_percent::1024;0.982422;Percentage of cache occupancy per task id 
system.cpu1.icache.tags.tag_accesses;3487989;Number of tag accesses 
system.cpu1.icache.tags.data_accesses;3487989;Number of data accesses 
system.cpu1.icache.ReadReq_hits::cpu1.inst;1470569;number of ReadReq hits 
system.cpu1.icache.ReadReq_hits::total;1470569;number of ReadReq hits 
system.cpu1.icache.demand_hits::cpu1.inst;1470569;number of demand (read+write) hits 
system.cpu1.icache.demand_hits::total;1470569;number of demand (read+write) hits 
system.cpu1.icache.overall_hits::cpu1.inst;1470569;number of overall hits 
system.cpu1.icache.overall_hits::total;1470569;number of overall hits 
system.cpu1.icache.ReadReq_misses::cpu1.inst;182671;number of ReadReq misses 
system.cpu1.icache.ReadReq_misses::total;182671;number of ReadReq misses 
system.cpu1.icache.demand_misses::cpu1.inst;182671;number of demand (read+write) misses 
system.cpu1.icache.demand_misses::total;182671;number of demand (read+write) misses 
system.cpu1.icache.overall_misses::cpu1.inst;182671;number of overall misses 
system.cpu1.icache.overall_misses::total;182671;number of overall misses 
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst;17346484471;number of ReadReq miss cycles 
system.cpu1.icache.ReadReq_miss_latency::total;17346484471;number of ReadReq miss cycles 
system.cpu1.icache.demand_miss_latency::cpu1.inst;17346484471;number of demand (read+write) miss cycles 
system.cpu1.icache.demand_miss_latency::total;17346484471;number of demand (read+write) miss cycles 
system.cpu1.icache.overall_miss_latency::cpu1.inst;17346484471;number of overall miss cycles 
system.cpu1.icache.overall_miss_latency::total;17346484471;number of overall miss cycles 
system.cpu1.icache.ReadReq_accesses::cpu1.inst;1653240;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.ReadReq_accesses::total;1653240;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.demand_accesses::cpu1.inst;1653240;number of demand (read+write) accesses 
system.cpu1.icache.demand_accesses::total;1653240;number of demand (read+write) accesses 
system.cpu1.icache.overall_accesses::cpu1.inst;1653240;number of overall (read+write) accesses 
system.cpu1.icache.overall_accesses::total;1653240;number of overall (read+write) accesses 
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst;0.110493;miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_miss_rate::total;0.110493;miss rate for ReadReq accesses 
system.cpu1.icache.demand_miss_rate::cpu1.inst;0.110493;miss rate for demand accesses 
system.cpu1.icache.demand_miss_rate::total;0.110493;miss rate for demand accesses 
system.cpu1.icache.overall_miss_rate::cpu1.inst;0.110493;miss rate for overall accesses 
system.cpu1.icache.overall_miss_rate::total;0.110493;miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst;94960.253521;average ReadReq miss latency 
system.cpu1.icache.ReadReq_avg_miss_latency::total;94960.253521;average ReadReq miss latency 
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst;94960.253521;average overall miss latency 
system.cpu1.icache.demand_avg_miss_latency::total;94960.253521;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst;94960.253521;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::total;94960.253521;average overall miss latency 
system.cpu1.icache.blocked_cycles::no_mshrs;0;number of cycles access was blocked 
system.cpu1.icache.blocked_cycles::no_targets;0;number of cycles access was blocked 
system.cpu1.icache.blocked::no_mshrs;0;number of cycles access was blocked 
system.cpu1.icache.blocked::no_targets;0;number of cycles access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_mshrs;nan;average number of cycles each access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_targets;nan;average number of cycles each access was blocked 
system.cpu1.icache.fast_writes;0;number of fast writes performed 
system.cpu1.icache.cache_copies;0;number of cache copies performed 
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst;1161;number of ReadReq MSHR hits 
system.cpu1.icache.ReadReq_mshr_hits::total;1161;number of ReadReq MSHR hits 
system.cpu1.icache.demand_mshr_hits::cpu1.inst;1161;number of demand (read+write) MSHR hits 
system.cpu1.icache.demand_mshr_hits::total;1161;number of demand (read+write) MSHR hits 
system.cpu1.icache.overall_mshr_hits::cpu1.inst;1161;number of overall MSHR hits 
system.cpu1.icache.overall_mshr_hits::total;1161;number of overall MSHR hits 
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst;181510;number of ReadReq MSHR misses 
system.cpu1.icache.ReadReq_mshr_misses::total;181510;number of ReadReq MSHR misses 
system.cpu1.icache.demand_mshr_misses::cpu1.inst;181510;number of demand (read+write) MSHR misses 
system.cpu1.icache.demand_mshr_misses::total;181510;number of demand (read+write) MSHR misses 
system.cpu1.icache.overall_mshr_misses::cpu1.inst;181510;number of overall MSHR misses 
system.cpu1.icache.overall_mshr_misses::total;181510;number of overall MSHR misses 
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst;12716720778;number of ReadReq MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_latency::total;12716720778;number of ReadReq MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst;12716720778;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::total;12716720778;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst;12716720778;number of overall MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::total;12716720778;number of overall MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst;0.109790;mshr miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_mshr_miss_rate::total;0.109790;mshr miss rate for ReadReq accesses 
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst;0.109790;mshr miss rate for demand accesses 
system.cpu1.icache.demand_mshr_miss_rate::total;0.109790;mshr miss rate for demand accesses 
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst;0.109790;mshr miss rate for overall accesses 
system.cpu1.icache.overall_mshr_miss_rate::total;0.109790;mshr miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst;70060.717195;average ReadReq mshr miss latency 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total;70060.717195;average ReadReq mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst;70060.717195;average overall mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::total;70060.717195;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst;70060.717195;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::total;70060.717195;average overall mshr miss latency 
system.cpu1.icache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu1.dcache.tags.replacements;58003;number of replacements 
system.cpu1.dcache.tags.tagsinuse;383.014479;Cycle average of tags in use 
system.cpu1.dcache.tags.total_refs;2425601;Total number of references to valid blocks. 
system.cpu1.dcache.tags.sampled_refs;58669;Sample count of references to valid blocks. 
system.cpu1.dcache.tags.avg_refs;41.343827;Average number of references to valid blocks. 
system.cpu1.dcache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.cpu1.dcache.tags.occ_blocks::cpu1.data;383.014479;Average occupied blocks per requestor 
system.cpu1.dcache.tags.occ_percent::cpu1.data;0.374038;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_percent::total;0.374038;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_task_id_blocks::1024;666;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::0;25;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::1;21;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::2;7;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::3;288;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::4;325;Occupied blocks per task id 
system.cpu1.dcache.tags.occ_task_id_percent::1024;0.650391;Percentage of cache occupancy per task id 
system.cpu1.dcache.tags.tag_accesses;5404104;Number of tag accesses 
system.cpu1.dcache.tags.data_accesses;5404104;Number of data accesses 
system.cpu1.dcache.ReadReq_hits::cpu1.data;1519716;number of ReadReq hits 
system.cpu1.dcache.ReadReq_hits::total;1519716;number of ReadReq hits 
system.cpu1.dcache.WriteReq_hits::cpu1.data;851993;number of WriteReq hits 
system.cpu1.dcache.WriteReq_hits::total;851993;number of WriteReq hits 
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data;17118;number of LoadLockedReq hits 
system.cpu1.dcache.LoadLockedReq_hits::total;17118;number of LoadLockedReq hits 
system.cpu1.dcache.StoreCondReq_hits::cpu1.data;11294;number of StoreCondReq hits 
system.cpu1.dcache.StoreCondReq_hits::total;11294;number of StoreCondReq hits 
system.cpu1.dcache.demand_hits::cpu1.data;2371709;number of demand (read+write) hits 
system.cpu1.dcache.demand_hits::total;2371709;number of demand (read+write) hits 
system.cpu1.dcache.overall_hits::cpu1.data;2371709;number of overall hits 
system.cpu1.dcache.overall_hits::total;2371709;number of overall hits 
system.cpu1.dcache.ReadReq_misses::cpu1.data;102872;number of ReadReq misses 
system.cpu1.dcache.ReadReq_misses::total;102872;number of ReadReq misses 
system.cpu1.dcache.WriteReq_misses::cpu1.data;121035;number of WriteReq misses 
system.cpu1.dcache.WriteReq_misses::total;121035;number of WriteReq misses 
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data;9329;number of LoadLockedReq misses 
system.cpu1.dcache.LoadLockedReq_misses::total;9329;number of LoadLockedReq misses 
system.cpu1.dcache.StoreCondReq_misses::cpu1.data;11623;number of StoreCondReq misses 
system.cpu1.dcache.StoreCondReq_misses::total;11623;number of StoreCondReq misses 
system.cpu1.dcache.demand_misses::cpu1.data;223907;number of demand (read+write) misses 
system.cpu1.dcache.demand_misses::total;223907;number of demand (read+write) misses 
system.cpu1.dcache.overall_misses::cpu1.data;223907;number of overall misses 
system.cpu1.dcache.overall_misses::total;223907;number of overall misses 
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data;8039216737;number of ReadReq miss cycles 
system.cpu1.dcache.ReadReq_miss_latency::total;8039216737;number of ReadReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data;9280503642;number of WriteReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::total;9280503642;number of WriteReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data;653171240;number of LoadLockedReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::total;653171240;number of LoadLockedReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data;704581202;number of StoreCondReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::total;704581202;number of StoreCondReq miss cycles 
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data;1460000;number of StoreCondFailReq miss cycles 
system.cpu1.dcache.StoreCondFailReq_miss_latency::total;1460000;number of StoreCondFailReq miss cycles 
system.cpu1.dcache.demand_miss_latency::cpu1.data;17319720379;number of demand (read+write) miss cycles 
system.cpu1.dcache.demand_miss_latency::total;17319720379;number of demand (read+write) miss cycles 
system.cpu1.dcache.overall_miss_latency::cpu1.data;17319720379;number of overall miss cycles 
system.cpu1.dcache.overall_miss_latency::total;17319720379;number of overall miss cycles 
system.cpu1.dcache.ReadReq_accesses::cpu1.data;1622588;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.ReadReq_accesses::total;1622588;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::cpu1.data;973028;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::total;973028;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data;26447;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::total;26447;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data;22917;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::total;22917;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.demand_accesses::cpu1.data;2595616;number of demand (read+write) accesses 
system.cpu1.dcache.demand_accesses::total;2595616;number of demand (read+write) accesses 
system.cpu1.dcache.overall_accesses::cpu1.data;2595616;number of overall (read+write) accesses 
system.cpu1.dcache.overall_accesses::total;2595616;number of overall (read+write) accesses 
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data;0.063400;miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_miss_rate::total;0.063400;miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data;0.124390;miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::total;0.124390;miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data;0.352743;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::total;0.352743;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data;0.507178;miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::total;0.507178;miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_miss_rate::cpu1.data;0.086264;miss rate for demand accesses 
system.cpu1.dcache.demand_miss_rate::total;0.086264;miss rate for demand accesses 
system.cpu1.dcache.overall_miss_rate::cpu1.data;0.086264;miss rate for overall accesses 
system.cpu1.dcache.overall_miss_rate::total;0.086264;miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data;78147.763599;average ReadReq miss latency 
system.cpu1.dcache.ReadReq_avg_miss_latency::total;78147.763599;average ReadReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data;76676.198141;average WriteReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::total;76676.198141;average WriteReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data;70015.139886;average LoadLockedReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total;70015.139886;average LoadLockedReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data;60619.564828;average StoreCondReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total;60619.564828;average StoreCondReq miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data;inf;average StoreCondFailReq miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total;inf;average StoreCondFailReq miss latency 
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data;77352.295279;average overall miss latency 
system.cpu1.dcache.demand_avg_miss_latency::total;77352.295279;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data;77352.295279;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::total;77352.295279;average overall miss latency 
system.cpu1.dcache.blocked_cycles::no_mshrs;2909;number of cycles access was blocked 
system.cpu1.dcache.blocked_cycles::no_targets;0;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_mshrs;1190;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_targets;0;number of cycles access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_mshrs;2.444538;average number of cycles each access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_targets;nan;average number of cycles each access was blocked 
system.cpu1.dcache.fast_writes;0;number of fast writes performed 
system.cpu1.dcache.cache_copies;0;number of cache copies performed 
system.cpu1.dcache.writebacks::writebacks;24531;number of writebacks 
system.cpu1.dcache.writebacks::total;24531;number of writebacks 
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data;35294;number of ReadReq MSHR hits 
system.cpu1.dcache.ReadReq_mshr_hits::total;35294;number of ReadReq MSHR hits 
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data;65886;number of WriteReq MSHR hits 
system.cpu1.dcache.WriteReq_mshr_hits::total;65886;number of WriteReq MSHR hits 
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data;1420;number of LoadLockedReq MSHR hits 
system.cpu1.dcache.LoadLockedReq_mshr_hits::total;1420;number of LoadLockedReq MSHR hits 
system.cpu1.dcache.demand_mshr_hits::cpu1.data;101180;number of demand (read+write) MSHR hits 
system.cpu1.dcache.demand_mshr_hits::total;101180;number of demand (read+write) MSHR hits 
system.cpu1.dcache.overall_mshr_hits::cpu1.data;101180;number of overall MSHR hits 
system.cpu1.dcache.overall_mshr_hits::total;101180;number of overall MSHR hits 
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data;67578;number of ReadReq MSHR misses 
system.cpu1.dcache.ReadReq_mshr_misses::total;67578;number of ReadReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data;55149;number of WriteReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::total;55149;number of WriteReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data;7909;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::total;7909;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data;11617;number of StoreCondReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::total;11617;number of StoreCondReq MSHR misses 
system.cpu1.dcache.demand_mshr_misses::cpu1.data;122727;number of demand (read+write) MSHR misses 
system.cpu1.dcache.demand_mshr_misses::total;122727;number of demand (read+write) MSHR misses 
system.cpu1.dcache.overall_mshr_misses::cpu1.data;122727;number of overall MSHR misses 
system.cpu1.dcache.overall_mshr_misses::total;122727;number of overall MSHR misses 
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data;3889409457;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_miss_latency::total;3889409457;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data;3149199304;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::total;3149199304;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data;372830510;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total;372830510;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data;429831798;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total;429831798;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data;1020000;number of StoreCondFailReq MSHR miss cycles 
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total;1020000;number of StoreCondFailReq MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data;7038608761;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::total;7038608761;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data;7038608761;number of overall MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::total;7038608761;number of overall MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data;1540000;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total;1540000;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data;465967000;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total;465967000;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data;467507000;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::total;467507000;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data;0.041648;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_mshr_miss_rate::total;0.041648;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data;0.056678;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::total;0.056678;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data;0.299051;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total;0.299051;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data;0.506916;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total;0.506916;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data;0.047282;mshr miss rate for demand accesses 
system.cpu1.dcache.demand_mshr_miss_rate::total;0.047282;mshr miss rate for demand accesses 
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data;0.047282;mshr miss rate for overall accesses 
system.cpu1.dcache.overall_mshr_miss_rate::total;0.047282;mshr miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data;57554.373568;average ReadReq mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total;57554.373568;average ReadReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data;57103.470670;average WriteReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total;57103.470670;average WriteReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data;47140.031610;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total;47140.031610;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data;37000.240854;average StoreCondReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total;37000.240854;average StoreCondReq mshr miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data;inf;average StoreCondFailReq mshr miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;average StoreCondFailReq mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data;57351.754390;average overall mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::total;57351.754390;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data;57351.754390;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::total;57351.754390;average overall mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data;inf;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu2.branchPred.lookups;2107376;Number of BP lookups 
system.cpu2.branchPred.condPredicted;1770088;Number of conditional branches predicted 
system.cpu2.branchPred.condIncorrect;51940;Number of conditional branches incorrect 
system.cpu2.branchPred.BTBLookups;1018150;Number of BTB lookups 
system.cpu2.branchPred.BTBHits;508859;Number of BTB hits 
system.cpu2.branchPred.BTBCorrect;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu2.branchPred.BTBHitPct;49.978785;BTB Hit Percentage 
system.cpu2.branchPred.usedRAS;116358;Number of times the RAS was used to get a target. 
system.cpu2.branchPred.RASInCorrect;2806;Number of incorrect RAS predictions. 
system.cpu2.dtb.fetch_hits;0;ITB hits 
system.cpu2.dtb.fetch_misses;0;ITB misses 
system.cpu2.dtb.fetch_acv;0;ITB acv 
system.cpu2.dtb.fetch_accesses;0;ITB accesses 
system.cpu2.dtb.read_hits;1027863;DTB read hits 
system.cpu2.dtb.read_misses;1804;DTB read misses 
system.cpu2.dtb.read_acv;4;DTB read access violations 
system.cpu2.dtb.read_accesses;1804;DTB read accesses 
system.cpu2.dtb.write_hits;669847;DTB write hits 
system.cpu2.dtb.write_misses;441;DTB write misses 
system.cpu2.dtb.write_acv;0;DTB write access violations 
system.cpu2.dtb.write_accesses;441;DTB write accesses 
system.cpu2.dtb.data_hits;1697710;DTB hits 
system.cpu2.dtb.data_misses;2245;DTB misses 
system.cpu2.dtb.data_acv;4;DTB access violations 
system.cpu2.dtb.data_accesses;2245;DTB accesses 
system.cpu2.itb.fetch_hits;161880;ITB hits 
system.cpu2.itb.fetch_misses;53;ITB misses 
system.cpu2.itb.fetch_acv;0;ITB acv 
system.cpu2.itb.fetch_accesses;161933;ITB accesses 
system.cpu2.itb.read_hits;0;DTB read hits 
system.cpu2.itb.read_misses;0;DTB read misses 
system.cpu2.itb.read_acv;0;DTB read access violations 
system.cpu2.itb.read_accesses;0;DTB read accesses 
system.cpu2.itb.write_hits;0;DTB write hits 
system.cpu2.itb.write_misses;0;DTB write misses 
system.cpu2.itb.write_acv;0;DTB write access violations 
system.cpu2.itb.write_accesses;0;DTB write accesses 
system.cpu2.itb.data_hits;0;DTB hits 
system.cpu2.itb.data_misses;0;DTB misses 
system.cpu2.itb.data_acv;0;DTB access violations 
system.cpu2.itb.data_accesses;0;DTB accesses 
system.cpu2.numCycles;5594341;number of cpu cycles simulated 
system.cpu2.numWorkItemsStarted;0;number of work items this cpu started 
system.cpu2.numWorkItemsCompleted;0;number of work items this cpu completed 
system.cpu2.fetch.icacheStallCycles;2268947;Number of cycles fetch is stalled on an Icache miss 
system.cpu2.fetch.Insts;7419812;Number of instructions fetch has processed 
system.cpu2.fetch.Branches;2107376;Number of branches that fetch encountered 
system.cpu2.fetch.predictedBranches;625217;Number of branches that fetch has predicted taken 
system.cpu2.fetch.Cycles;3182885;Number of cycles fetch has run and was not squashing or blocked 
system.cpu2.fetch.SquashCycles;166110;Number of cycles fetch has spent squashing 
system.cpu2.fetch.MiscStallCycles;12625;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu2.fetch.PendingTrapStallCycles;165;Number of stall cycles due to pending traps 
system.cpu2.fetch.PendingQuiesceStallCycles;31558;Number of stall cycles due to pending quiesce instructions 
system.cpu2.fetch.CacheLines;907824;Number of cache lines fetched 
system.cpu2.fetch.IcacheSquashes;34027;Number of outstanding Icache misses that were squashed 
system.cpu2.fetch.rateDist::samples;5579235;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::mean;1.329898;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::stdev;2.650147;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::underflows;0;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::0;4190983;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::1;130654;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::2;162804;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::3;101749;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::4;195668;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::5;94101;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::6;88921;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::7;43240;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::8;571115;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::overflows;0;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::min_value;0;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::max_value;8;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::total;5579235;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.branchRate;0.376698;Number of branch fetches per cycle 
system.cpu2.fetch.rate;1.326307;Number of inst fetches per cycle 
system.cpu2.decode.IdleCycles;1797689;Number of cycles decode is idle 
system.cpu2.decode.BlockedCycles;2598327;Number of cycles decode is blocked 
system.cpu2.decode.RunCycles;1031937;Number of cycles decode is running 
system.cpu2.decode.UnblockCycles;77540;Number of cycles decode is unblocking 
system.cpu2.decode.SquashCycles;73741;Number of cycles decode is squashing 
system.cpu2.decode.BranchResolved;102088;Number of times decode resolved a branch 
system.cpu2.decode.BranchMispred;9371;Number of times decode detected a branch misprediction 
system.cpu2.decode.DecodedInsts;5958022;Number of instructions handled by decode 
system.cpu2.decode.SquashedInsts;27310;Number of squashed instructions handled by decode 
system.cpu2.rename.SquashCycles;73741;Number of cycles rename is squashing 
system.cpu2.rename.IdleCycles;1867245;Number of cycles rename is idle 
system.cpu2.rename.BlockCycles;87558;Number of cycles rename is blocking 
system.cpu2.rename.serializeStallCycles;2300865;count of cycles rename stalled for serializing inst 
system.cpu2.rename.RunCycles;1042012;Number of cycles rename is running 
system.cpu2.rename.UnblockCycles;207812;Number of cycles rename is unblocking 
system.cpu2.rename.RenamedInsts;5625218;Number of instructions processed by rename 
system.cpu2.rename.IQFullEvents;1951;Number of times rename has blocked due to IQ full 
system.cpu2.rename.LQFullEvents;2985;Number of times rename has blocked due to LQ full 
system.cpu2.rename.SQFullEvents;13942;Number of times rename has blocked due to SQ full 
system.cpu2.rename.RenamedOperands;3850359;Number of destination operands rename has renamed 
system.cpu2.rename.RenameLookups;6987910;Number of register rename lookups that rename has made 
system.cpu2.rename.int_rename_lookups;6964171;Number of integer rename lookups 
system.cpu2.rename.fp_rename_lookups;22115;Number of floating rename lookups 
system.cpu2.rename.CommittedMaps;3295650;Number of HB maps that are committed 
system.cpu2.rename.UndoneMaps;554709;Number of HB maps that are undone due to squashing 
system.cpu2.rename.serializingInsts;217245;count of serializing insts renamed 
system.cpu2.rename.tempSerializingInsts;28112;count of temporary serializing insts renamed 
system.cpu2.rename.skidInsts;785292;count of insts added to the skid buffer 
system.cpu2.memDep0.insertedLoads;1087527;Number of loads inserted to the mem dependence unit. 
system.cpu2.memDep0.insertedStores;705040;Number of stores inserted to the mem dependence unit. 
system.cpu2.memDep0.conflictingLoads;214157;Number of conflicting loads. 
system.cpu2.memDep0.conflictingStores;97572;Number of conflicting stores. 
system.cpu2.iq.iqInstsAdded;5161478;Number of instructions added to the IQ (excludes non-spec) 
system.cpu2.iq.iqNonSpecInstsAdded;297997;Number of non-speculative instructions added to the IQ 
system.cpu2.iq.iqInstsIssued;5082223;Number of instructions issued 
system.cpu2.iq.iqSquashedInstsIssued;10015;Number of squashed instructions issued 
system.cpu2.iq.iqSquashedInstsExamined;796438;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu2.iq.iqSquashedOperandsExamined;295687;Number of squashed operands that are examined and possibly removed from graph 
system.cpu2.iq.iqSquashedNonSpecRemoved;199832;Number of squashed non-spec instructions that were removed 
system.cpu2.iq.issued_per_cycle::samples;5579235;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::mean;0.910918;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::stdev;1.532642;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::underflows;0;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::0;3466993;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::1;887334;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::2;422622;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::3;288064;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::4;257083;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::5;140055;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::6;76987;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::7;25852;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::8;14245;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::overflows;0;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::min_value;0;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::max_value;8;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::total;5579235;Number of insts issued each cycle 
system.cpu2.iq.fu_full::No_OpClass;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::IntAlu;8809;attempts to use FU when none available 
system.cpu2.iq.fu_full::IntMult;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::IntDiv;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatAdd;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatCmp;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatCvt;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatMult;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatDiv;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatSqrt;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdAdd;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdAddAcc;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdAlu;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdCmp;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdCvt;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdMisc;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdMult;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdMultAcc;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdShift;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdShiftAcc;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdSqrt;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatAdd;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatAlu;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatCmp;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatCvt;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatDiv;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatMisc;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatMult;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatMultAcc;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatSqrt;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::MemRead;83502;attempts to use FU when none available 
system.cpu2.iq.fu_full::MemWrite;52814;attempts to use FU when none available 
system.cpu2.iq.fu_full::IprAccess;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::InstPrefetch;0;attempts to use FU when none available 
system.cpu2.iq.FU_type_0::No_OpClass;8;Type of FU issued 
system.cpu2.iq.FU_type_0::IntAlu;3180513;Type of FU issued 
system.cpu2.iq.FU_type_0::IntMult;9598;Type of FU issued 
system.cpu2.iq.FU_type_0::IntDiv;0;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatAdd;2245;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatCmp;0;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatCvt;0;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatMult;0;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatDiv;4;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatSqrt;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdAdd;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdAddAcc;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdAlu;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdCmp;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdCvt;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdMisc;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdMult;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdMultAcc;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdShift;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdShiftAcc;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdSqrt;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatAdd;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatAlu;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatCmp;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatCvt;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatDiv;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatMisc;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatMult;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatMultAcc;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatSqrt;0;Type of FU issued 
system.cpu2.iq.FU_type_0::MemRead;1088722;Type of FU issued 
system.cpu2.iq.FU_type_0::MemWrite;679785;Type of FU issued 
system.cpu2.iq.FU_type_0::IprAccess;121348;Type of FU issued 
system.cpu2.iq.FU_type_0::InstPrefetch;0;Type of FU issued 
system.cpu2.iq.FU_type_0::total;5082223;Type of FU issued 
system.cpu2.iq.rate;0.908458;Inst issue rate 
system.cpu2.iq.fu_busy_cnt;145125;FU busy when requested 
system.cpu2.iq.fu_busy_rate;0.028555;FU busy rate (busy events/executed inst) 
system.cpu2.iq.int_inst_queue_reads;15797450;Number of integer instruction queue reads 
system.cpu2.iq.int_inst_queue_writes;6209449;Number of integer instruction queue writes 
system.cpu2.iq.int_inst_queue_wakeup_accesses;4918850;Number of integer instruction queue wakeup accesses 
system.cpu2.iq.fp_inst_queue_reads;101371;Number of floating instruction queue reads 
system.cpu2.iq.fp_inst_queue_writes;47624;Number of floating instruction queue writes 
system.cpu2.iq.fp_inst_queue_wakeup_accesses;46381;Number of floating instruction queue wakeup accesses 
system.cpu2.iq.int_alu_accesses;5172776;Number of integer alu accesses 
system.cpu2.iq.fp_alu_accesses;54564;Number of floating point alu accesses 
system.cpu2.iew.lsq.thread0.forwLoads;47571;Number of loads that had data forwarded from stores 
system.cpu2.iew.lsq.thread0.invAddrLoads;0;Number of loads ignored due to an invalid address 
system.cpu2.iew.lsq.thread0.squashedLoads;157075;Number of loads squashed 
system.cpu2.iew.lsq.thread0.ignoredResponses;265;Number of memory responses ignored because the instruction is squashed 
system.cpu2.iew.lsq.thread0.memOrderViolation;1547;Number of memory ordering violations 
system.cpu2.iew.lsq.thread0.squashedStores;83988;Number of stores squashed 
system.cpu2.iew.lsq.thread0.invAddrSwpfs;0;Number of software prefetches ignored due to an invalid address 
system.cpu2.iew.lsq.thread0.blockedLoads;0;Number of blocked loads due to partial load-store forwarding 
system.cpu2.iew.lsq.thread0.rescheduledLoads;882;Number of loads that were rescheduled 
system.cpu2.iew.lsq.thread0.cacheBlocked;129;Number of times an access to memory failed due to the cache being blocked 
system.cpu2.iew.iewIdleCycles;0;Number of cycles IEW is idle 
system.cpu2.iew.iewSquashCycles;73741;Number of cycles IEW is squashing 
system.cpu2.iew.iewBlockCycles;85936;Number of cycles IEW is blocking 
system.cpu2.iew.iewUnblockCycles;2299;Number of cycles IEW is unblocking 
system.cpu2.iew.iewDispatchedInsts;5501591;Number of instructions dispatched to IQ 
system.cpu2.iew.iewDispSquashedInsts;25374;Number of squashed instructions skipped by dispatch 
system.cpu2.iew.iewDispLoadInsts;1087527;Number of dispatched load instructions 
system.cpu2.iew.iewDispStoreInsts;705040;Number of dispatched store instructions 
system.cpu2.iew.iewDispNonSpecInsts;251406;Number of dispatched non-speculative instructions 
system.cpu2.iew.iewIQFullEvents;26;Number of times the IQ has become full, causing a stall 
system.cpu2.iew.iewLSQFullEvents;2270;Number of times the LSQ has become full, causing a stall 
system.cpu2.iew.memOrderViolationEvents;1547;Number of memory order violations 
system.cpu2.iew.predictedTakenIncorrect;18558;Number of branches that were predicted taken incorrectly 
system.cpu2.iew.predictedNotTakenIncorrect;56570;Number of branches that were predicted not taken incorrectly 
system.cpu2.iew.branchMispredicts;75128;Number of branch mispredicts detected at execute 
system.cpu2.iew.iewExecutedInsts;5001425;Number of executed instructions 
system.cpu2.iew.iewExecLoadInsts;1033072;Number of load instructions executed 
system.cpu2.iew.iewExecSquashedInsts;80798;Number of squashed instructions skipped in execute 
system.cpu2.iew.exec_swp;0;number of swp insts executed 
system.cpu2.iew.exec_nop;42116;number of nop insts executed 
system.cpu2.iew.exec_refs;1706275;number of memory reference insts executed 
system.cpu2.iew.exec_branches;777922;Number of branches executed 
system.cpu2.iew.exec_stores;673203;Number of stores executed 
system.cpu2.iew.exec_rate;0.894015;Inst execution rate 
system.cpu2.iew.wb_sent;4976555;cumulative count of insts sent to commit 
system.cpu2.iew.wb_count;4965231;cumulative count of insts written-back 
system.cpu2.iew.wb_producers;2244171;num instructions producing a value 
system.cpu2.iew.wb_consumers;3090736;num instructions consuming a value 
system.cpu2.iew.wb_penalized;0;number of instrctions required to write to 'other' IQ 
system.cpu2.iew.wb_rate;0.887545;insts written-back per cycle 
system.cpu2.iew.wb_fanout;0.726096;average fanout of values written-back 
system.cpu2.iew.wb_penalized_rate;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu2.commit.commitSquashedInsts;863312;The number of squashed insts skipped by commit 
system.cpu2.commit.commitNonSpecStalls;98165;The number of times commit has been forced to stall to communicate backwards 
system.cpu2.commit.branchMispredicts;71285;The number of times a branch was mispredicted 
system.cpu2.commit.committed_per_cycle::samples;5417931;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::mean;0.853805;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::stdev;1.761822;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::underflows;0;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::0;3665931;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::1;828162;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::2;285545;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::3;205437;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::4;121658;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::5;79793;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::6;47258;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::7;32027;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::8;152120;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::overflows;0;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::min_value;0;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::max_value;8;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::total;5417931;Number of insts commited each cycle 
system.cpu2.commit.committedInsts;4625857;Number of instructions committed 
system.cpu2.commit.committedOps;4625857;Number of ops (including micro ops) committed 
system.cpu2.commit.swp_count;0;Number of s/w prefetches committed 
system.cpu2.commit.refs;1551504;Number of memory references committed 
system.cpu2.commit.loads;930452;Number of loads committed 
system.cpu2.commit.membars;40961;Number of memory barriers committed 
system.cpu2.commit.branches;708602;Number of branches committed 
system.cpu2.commit.fp_insts;44162;Number of committed floating point instructions. 
system.cpu2.commit.int_insts;4469012;Number of committed integer instructions. 
system.cpu2.commit.function_calls;97660;Number of function calls committed. 
system.cpu2.commit.op_class_0::No_OpClass;13260;Class of committed instruction 
system.cpu2.commit.op_class_0::IntAlu;2886333;Class of committed instruction 
system.cpu2.commit.op_class_0::IntMult;8924;Class of committed instruction 
system.cpu2.commit.op_class_0::IntDiv;0;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatAdd;2244;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatCmp;0;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatCvt;0;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatMult;0;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatDiv;4;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatSqrt;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdAdd;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdAddAcc;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdAlu;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdCmp;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdCvt;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdMisc;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdMult;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdMultAcc;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdShift;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdShiftAcc;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdSqrt;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatAdd;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatAlu;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatCmp;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatCvt;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatDiv;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatMisc;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatMult;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatMultAcc;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatSqrt;0;Class of committed instruction 
system.cpu2.commit.op_class_0::MemRead;971413;Class of committed instruction 
system.cpu2.commit.op_class_0::MemWrite;622332;Class of committed instruction 
system.cpu2.commit.op_class_0::IprAccess;121347;Class of committed instruction 
system.cpu2.commit.op_class_0::InstPrefetch;0;Class of committed instruction 
system.cpu2.commit.op_class_0::total;4625857;Class of committed instruction 
system.cpu2.commit.bw_lim_events;152120;number cycles where commit BW limit reached 
system.cpu2.commit.bw_limited;0;number of insts not committed due to BW limits 
system.cpu2.rob.rob_reads;10744523;The number of ROB reads 
system.cpu2.rob.rob_writes;11138011;The number of ROB writes 
system.cpu2.timesIdled;4590;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu2.idleCycles;15106;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu2.quiesceCycles;42259746;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu2.committedInsts;4612605;Number of Instructions Simulated 
system.cpu2.committedOps;4612605;Number of Ops (including micro ops) Simulated 
system.cpu2.cpi;1.212838;CPI: Cycles Per Instruction 
system.cpu2.cpi_total;1.212838;CPI: Total CPI of All Threads 
system.cpu2.ipc;0.824513;IPC: Instructions Per Cycle 
system.cpu2.ipc_total;0.824513;IPC: Total IPC of All Threads 
system.cpu2.int_regfile_reads;6447712;number of integer regfile reads 
system.cpu2.int_regfile_writes;3518096;number of integer regfile writes 
system.cpu2.fp_regfile_reads;21693;number of floating regfile reads 
system.cpu2.fp_regfile_writes;23811;number of floating regfile writes 
system.cpu2.misc_regfile_reads;583393;number of misc regfile reads 
system.cpu2.misc_regfile_writes;119786;number of misc regfile writes 
system.cpu2.icache.tags.replacements;173057;number of replacements 
system.cpu2.icache.tags.tagsinuse;315.600731;Cycle average of tags in use 
system.cpu2.icache.tags.total_refs;733804;Total number of references to valid blocks. 
system.cpu2.icache.tags.sampled_refs;173562;Sample count of references to valid blocks. 
system.cpu2.icache.tags.avg_refs;4.227907;Average number of references to valid blocks. 
system.cpu2.icache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.cpu2.icache.tags.occ_blocks::cpu2.inst;315.600731;Average occupied blocks per requestor 
system.cpu2.icache.tags.occ_percent::cpu2.inst;0.616408;Average percentage of cache occupancy 
system.cpu2.icache.tags.occ_percent::total;0.616408;Average percentage of cache occupancy 
system.cpu2.icache.tags.occ_task_id_blocks::1024;505;Occupied blocks per task id 
system.cpu2.icache.tags.age_task_id_blocks_1024::2;65;Occupied blocks per task id 
system.cpu2.icache.tags.age_task_id_blocks_1024::3;221;Occupied blocks per task id 
system.cpu2.icache.tags.age_task_id_blocks_1024::4;219;Occupied blocks per task id 
system.cpu2.icache.tags.occ_task_id_percent::1024;0.986328;Percentage of cache occupancy per task id 
system.cpu2.icache.tags.tag_accesses;1989211;Number of tag accesses 
system.cpu2.icache.tags.data_accesses;1989211;Number of data accesses 
system.cpu2.icache.ReadReq_hits::cpu2.inst;733804;number of ReadReq hits 
system.cpu2.icache.ReadReq_hits::total;733804;number of ReadReq hits 
system.cpu2.icache.demand_hits::cpu2.inst;733804;number of demand (read+write) hits 
system.cpu2.icache.demand_hits::total;733804;number of demand (read+write) hits 
system.cpu2.icache.overall_hits::cpu2.inst;733804;number of overall hits 
system.cpu2.icache.overall_hits::total;733804;number of overall hits 
system.cpu2.icache.ReadReq_misses::cpu2.inst;174020;number of ReadReq misses 
system.cpu2.icache.ReadReq_misses::total;174020;number of ReadReq misses 
system.cpu2.icache.demand_misses::cpu2.inst;174020;number of demand (read+write) misses 
system.cpu2.icache.demand_misses::total;174020;number of demand (read+write) misses 
system.cpu2.icache.overall_misses::cpu2.inst;174020;number of overall misses 
system.cpu2.icache.overall_misses::total;174020;number of overall misses 
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst;16497564458;number of ReadReq miss cycles 
system.cpu2.icache.ReadReq_miss_latency::total;16497564458;number of ReadReq miss cycles 
system.cpu2.icache.demand_miss_latency::cpu2.inst;16497564458;number of demand (read+write) miss cycles 
system.cpu2.icache.demand_miss_latency::total;16497564458;number of demand (read+write) miss cycles 
system.cpu2.icache.overall_miss_latency::cpu2.inst;16497564458;number of overall miss cycles 
system.cpu2.icache.overall_miss_latency::total;16497564458;number of overall miss cycles 
system.cpu2.icache.ReadReq_accesses::cpu2.inst;907824;number of ReadReq accesses(hits+misses) 
system.cpu2.icache.ReadReq_accesses::total;907824;number of ReadReq accesses(hits+misses) 
system.cpu2.icache.demand_accesses::cpu2.inst;907824;number of demand (read+write) accesses 
system.cpu2.icache.demand_accesses::total;907824;number of demand (read+write) accesses 
system.cpu2.icache.overall_accesses::cpu2.inst;907824;number of overall (read+write) accesses 
system.cpu2.icache.overall_accesses::total;907824;number of overall (read+write) accesses 
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst;0.191689;miss rate for ReadReq accesses 
system.cpu2.icache.ReadReq_miss_rate::total;0.191689;miss rate for ReadReq accesses 
system.cpu2.icache.demand_miss_rate::cpu2.inst;0.191689;miss rate for demand accesses 
system.cpu2.icache.demand_miss_rate::total;0.191689;miss rate for demand accesses 
system.cpu2.icache.overall_miss_rate::cpu2.inst;0.191689;miss rate for overall accesses 
system.cpu2.icache.overall_miss_rate::total;0.191689;miss rate for overall accesses 
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst;94802.691978;average ReadReq miss latency 
system.cpu2.icache.ReadReq_avg_miss_latency::total;94802.691978;average ReadReq miss latency 
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst;94802.691978;average overall miss latency 
system.cpu2.icache.demand_avg_miss_latency::total;94802.691978;average overall miss latency 
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst;94802.691978;average overall miss latency 
system.cpu2.icache.overall_avg_miss_latency::total;94802.691978;average overall miss latency 
system.cpu2.icache.blocked_cycles::no_mshrs;0;number of cycles access was blocked 
system.cpu2.icache.blocked_cycles::no_targets;0;number of cycles access was blocked 
system.cpu2.icache.blocked::no_mshrs;0;number of cycles access was blocked 
system.cpu2.icache.blocked::no_targets;0;number of cycles access was blocked 
system.cpu2.icache.avg_blocked_cycles::no_mshrs;nan;average number of cycles each access was blocked 
system.cpu2.icache.avg_blocked_cycles::no_targets;nan;average number of cycles each access was blocked 
system.cpu2.icache.fast_writes;0;number of fast writes performed 
system.cpu2.icache.cache_copies;0;number of cache copies performed 
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst;457;number of ReadReq MSHR hits 
system.cpu2.icache.ReadReq_mshr_hits::total;457;number of ReadReq MSHR hits 
system.cpu2.icache.demand_mshr_hits::cpu2.inst;457;number of demand (read+write) MSHR hits 
system.cpu2.icache.demand_mshr_hits::total;457;number of demand (read+write) MSHR hits 
system.cpu2.icache.overall_mshr_hits::cpu2.inst;457;number of overall MSHR hits 
system.cpu2.icache.overall_mshr_hits::total;457;number of overall MSHR hits 
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst;173563;number of ReadReq MSHR misses 
system.cpu2.icache.ReadReq_mshr_misses::total;173563;number of ReadReq MSHR misses 
system.cpu2.icache.demand_mshr_misses::cpu2.inst;173563;number of demand (read+write) MSHR misses 
system.cpu2.icache.demand_mshr_misses::total;173563;number of demand (read+write) MSHR misses 
system.cpu2.icache.overall_mshr_misses::cpu2.inst;173563;number of overall MSHR misses 
system.cpu2.icache.overall_mshr_misses::total;173563;number of overall MSHR misses 
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst;12102251042;number of ReadReq MSHR miss cycles 
system.cpu2.icache.ReadReq_mshr_miss_latency::total;12102251042;number of ReadReq MSHR miss cycles 
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst;12102251042;number of demand (read+write) MSHR miss cycles 
system.cpu2.icache.demand_mshr_miss_latency::total;12102251042;number of demand (read+write) MSHR miss cycles 
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst;12102251042;number of overall MSHR miss cycles 
system.cpu2.icache.overall_mshr_miss_latency::total;12102251042;number of overall MSHR miss cycles 
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst;0.191186;mshr miss rate for ReadReq accesses 
system.cpu2.icache.ReadReq_mshr_miss_rate::total;0.191186;mshr miss rate for ReadReq accesses 
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst;0.191186;mshr miss rate for demand accesses 
system.cpu2.icache.demand_mshr_miss_rate::total;0.191186;mshr miss rate for demand accesses 
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst;0.191186;mshr miss rate for overall accesses 
system.cpu2.icache.overall_mshr_miss_rate::total;0.191186;mshr miss rate for overall accesses 
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst;69728.289105;average ReadReq mshr miss latency 
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total;69728.289105;average ReadReq mshr miss latency 
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst;69728.289105;average overall mshr miss latency 
system.cpu2.icache.demand_avg_mshr_miss_latency::total;69728.289105;average overall mshr miss latency 
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst;69728.289105;average overall mshr miss latency 
system.cpu2.icache.overall_avg_mshr_miss_latency::total;69728.289105;average overall mshr miss latency 
system.cpu2.icache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu2.dcache.tags.replacements;49220;number of replacements 
system.cpu2.dcache.tags.tagsinuse;506.766749;Cycle average of tags in use 
system.cpu2.dcache.tags.total_refs;1433429;Total number of references to valid blocks. 
system.cpu2.dcache.tags.sampled_refs;50168;Sample count of references to valid blocks. 
system.cpu2.dcache.tags.avg_refs;28.572576;Average number of references to valid blocks. 
system.cpu2.dcache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.cpu2.dcache.tags.occ_blocks::cpu2.data;506.766749;Average occupied blocks per requestor 
system.cpu2.dcache.tags.occ_percent::cpu2.data;0.494889;Average percentage of cache occupancy 
system.cpu2.dcache.tags.occ_percent::total;0.494889;Average percentage of cache occupancy 
system.cpu2.dcache.tags.occ_task_id_blocks::1024;948;Occupied blocks per task id 
system.cpu2.dcache.tags.age_task_id_blocks_1024::2;15;Occupied blocks per task id 
system.cpu2.dcache.tags.age_task_id_blocks_1024::3;588;Occupied blocks per task id 
system.cpu2.dcache.tags.age_task_id_blocks_1024::4;345;Occupied blocks per task id 
system.cpu2.dcache.tags.occ_task_id_percent::1024;0.925781;Percentage of cache occupancy per task id 
system.cpu2.dcache.tags.tag_accesses;3274385;Number of tag accesses 
system.cpu2.dcache.tags.data_accesses;3274385;Number of data accesses 
system.cpu2.dcache.ReadReq_hits::cpu2.data;875538;number of ReadReq hits 
system.cpu2.dcache.ReadReq_hits::total;875538;number of ReadReq hits 
system.cpu2.dcache.WriteReq_hits::cpu2.data;489064;number of WriteReq hits 
system.cpu2.dcache.WriteReq_hits::total;489064;number of WriteReq hits 
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data;20807;number of LoadLockedReq hits 
system.cpu2.dcache.LoadLockedReq_hits::total;20807;number of LoadLockedReq hits 
system.cpu2.dcache.StoreCondReq_hits::cpu2.data;16236;number of StoreCondReq hits 
system.cpu2.dcache.StoreCondReq_hits::total;16236;number of StoreCondReq hits 
system.cpu2.dcache.demand_hits::cpu2.data;1364602;number of demand (read+write) hits 
system.cpu2.dcache.demand_hits::total;1364602;number of demand (read+write) hits 
system.cpu2.dcache.overall_hits::cpu2.data;1364602;number of overall hits 
system.cpu2.dcache.overall_hits::total;1364602;number of overall hits 
system.cpu2.dcache.ReadReq_misses::cpu2.data;79209;number of ReadReq misses 
system.cpu2.dcache.ReadReq_misses::total;79209;number of ReadReq misses 
system.cpu2.dcache.WriteReq_misses::cpu2.data;105555;number of WriteReq misses 
system.cpu2.dcache.WriteReq_misses::total;105555;number of WriteReq misses 
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data;7026;number of LoadLockedReq misses 
system.cpu2.dcache.LoadLockedReq_misses::total;7026;number of LoadLockedReq misses 
system.cpu2.dcache.StoreCondReq_misses::cpu2.data;7982;number of StoreCondReq misses 
system.cpu2.dcache.StoreCondReq_misses::total;7982;number of StoreCondReq misses 
system.cpu2.dcache.demand_misses::cpu2.data;184764;number of demand (read+write) misses 
system.cpu2.dcache.demand_misses::total;184764;number of demand (read+write) misses 
system.cpu2.dcache.overall_misses::cpu2.data;184764;number of overall misses 
system.cpu2.dcache.overall_misses::total;184764;number of overall misses 
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data;5946630829;number of ReadReq miss cycles 
system.cpu2.dcache.ReadReq_miss_latency::total;5946630829;number of ReadReq miss cycles 
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data;7051160102;number of WriteReq miss cycles 
system.cpu2.dcache.WriteReq_miss_latency::total;7051160102;number of WriteReq miss cycles 
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data;512276487;number of LoadLockedReq miss cycles 
system.cpu2.dcache.LoadLockedReq_miss_latency::total;512276487;number of LoadLockedReq miss cycles 
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data;485871021;number of StoreCondReq miss cycles 
system.cpu2.dcache.StoreCondReq_miss_latency::total;485871021;number of StoreCondReq miss cycles 
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data;1244000;number of StoreCondFailReq miss cycles 
system.cpu2.dcache.StoreCondFailReq_miss_latency::total;1244000;number of StoreCondFailReq miss cycles 
system.cpu2.dcache.demand_miss_latency::cpu2.data;12997790931;number of demand (read+write) miss cycles 
system.cpu2.dcache.demand_miss_latency::total;12997790931;number of demand (read+write) miss cycles 
system.cpu2.dcache.overall_miss_latency::cpu2.data;12997790931;number of overall miss cycles 
system.cpu2.dcache.overall_miss_latency::total;12997790931;number of overall miss cycles 
system.cpu2.dcache.ReadReq_accesses::cpu2.data;954747;number of ReadReq accesses(hits+misses) 
system.cpu2.dcache.ReadReq_accesses::total;954747;number of ReadReq accesses(hits+misses) 
system.cpu2.dcache.WriteReq_accesses::cpu2.data;594619;number of WriteReq accesses(hits+misses) 
system.cpu2.dcache.WriteReq_accesses::total;594619;number of WriteReq accesses(hits+misses) 
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data;27833;number of LoadLockedReq accesses(hits+misses) 
system.cpu2.dcache.LoadLockedReq_accesses::total;27833;number of LoadLockedReq accesses(hits+misses) 
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data;24218;number of StoreCondReq accesses(hits+misses) 
system.cpu2.dcache.StoreCondReq_accesses::total;24218;number of StoreCondReq accesses(hits+misses) 
system.cpu2.dcache.demand_accesses::cpu2.data;1549366;number of demand (read+write) accesses 
system.cpu2.dcache.demand_accesses::total;1549366;number of demand (read+write) accesses 
system.cpu2.dcache.overall_accesses::cpu2.data;1549366;number of overall (read+write) accesses 
system.cpu2.dcache.overall_accesses::total;1549366;number of overall (read+write) accesses 
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data;0.082963;miss rate for ReadReq accesses 
system.cpu2.dcache.ReadReq_miss_rate::total;0.082963;miss rate for ReadReq accesses 
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data;0.177517;miss rate for WriteReq accesses 
system.cpu2.dcache.WriteReq_miss_rate::total;0.177517;miss rate for WriteReq accesses 
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data;0.252434;miss rate for LoadLockedReq accesses 
system.cpu2.dcache.LoadLockedReq_miss_rate::total;0.252434;miss rate for LoadLockedReq accesses 
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data;0.329590;miss rate for StoreCondReq accesses 
system.cpu2.dcache.StoreCondReq_miss_rate::total;0.329590;miss rate for StoreCondReq accesses 
system.cpu2.dcache.demand_miss_rate::cpu2.data;0.119251;miss rate for demand accesses 
system.cpu2.dcache.demand_miss_rate::total;0.119251;miss rate for demand accesses 
system.cpu2.dcache.overall_miss_rate::cpu2.data;0.119251;miss rate for overall accesses 
system.cpu2.dcache.overall_miss_rate::total;0.119251;miss rate for overall accesses 
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data;75075.191317;average ReadReq miss latency 
system.cpu2.dcache.ReadReq_avg_miss_latency::total;75075.191317;average ReadReq miss latency 
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data;66800.815707;average WriteReq miss latency 
system.cpu2.dcache.WriteReq_avg_miss_latency::total;66800.815707;average WriteReq miss latency 
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data;72911.540991;average LoadLockedReq miss latency 
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total;72911.540991;average LoadLockedReq miss latency 
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data;60870.837008;average StoreCondReq miss latency 
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total;60870.837008;average StoreCondReq miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data;inf;average StoreCondFailReq miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total;inf;average StoreCondFailReq miss latency 
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data;70348.070679;average overall miss latency 
system.cpu2.dcache.demand_avg_miss_latency::total;70348.070679;average overall miss latency 
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data;70348.070679;average overall miss latency 
system.cpu2.dcache.overall_avg_miss_latency::total;70348.070679;average overall miss latency 
system.cpu2.dcache.blocked_cycles::no_mshrs;683;number of cycles access was blocked 
system.cpu2.dcache.blocked_cycles::no_targets;20;number of cycles access was blocked 
system.cpu2.dcache.blocked::no_mshrs;464;number of cycles access was blocked 
system.cpu2.dcache.blocked::no_targets;4;number of cycles access was blocked 
system.cpu2.dcache.avg_blocked_cycles::no_mshrs;1.471983;average number of cycles each access was blocked 
system.cpu2.dcache.avg_blocked_cycles::no_targets;5;average number of cycles each access was blocked 
system.cpu2.dcache.fast_writes;0;number of fast writes performed 
system.cpu2.dcache.cache_copies;0;number of cache copies performed 
system.cpu2.dcache.writebacks::writebacks;29705;number of writebacks 
system.cpu2.dcache.writebacks::total;29705;number of writebacks 
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data;32025;number of ReadReq MSHR hits 
system.cpu2.dcache.ReadReq_mshr_hits::total;32025;number of ReadReq MSHR hits 
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data;73188;number of WriteReq MSHR hits 
system.cpu2.dcache.WriteReq_mshr_hits::total;73188;number of WriteReq MSHR hits 
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data;704;number of LoadLockedReq MSHR hits 
system.cpu2.dcache.LoadLockedReq_mshr_hits::total;704;number of LoadLockedReq MSHR hits 
system.cpu2.dcache.demand_mshr_hits::cpu2.data;105213;number of demand (read+write) MSHR hits 
system.cpu2.dcache.demand_mshr_hits::total;105213;number of demand (read+write) MSHR hits 
system.cpu2.dcache.overall_mshr_hits::cpu2.data;105213;number of overall MSHR hits 
system.cpu2.dcache.overall_mshr_hits::total;105213;number of overall MSHR hits 
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data;47184;number of ReadReq MSHR misses 
system.cpu2.dcache.ReadReq_mshr_misses::total;47184;number of ReadReq MSHR misses 
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data;32367;number of WriteReq MSHR misses 
system.cpu2.dcache.WriteReq_mshr_misses::total;32367;number of WriteReq MSHR misses 
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data;6322;number of LoadLockedReq MSHR misses 
system.cpu2.dcache.LoadLockedReq_mshr_misses::total;6322;number of LoadLockedReq MSHR misses 
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data;7970;number of StoreCondReq MSHR misses 
system.cpu2.dcache.StoreCondReq_mshr_misses::total;7970;number of StoreCondReq MSHR misses 
system.cpu2.dcache.demand_mshr_misses::cpu2.data;79551;number of demand (read+write) MSHR misses 
system.cpu2.dcache.demand_mshr_misses::total;79551;number of demand (read+write) MSHR misses 
system.cpu2.dcache.overall_mshr_misses::cpu2.data;79551;number of overall MSHR misses 
system.cpu2.dcache.overall_mshr_misses::total;79551;number of overall MSHR misses 
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data;2658790406;number of ReadReq MSHR miss cycles 
system.cpu2.dcache.ReadReq_mshr_miss_latency::total;2658790406;number of ReadReq MSHR miss cycles 
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data;1450110174;number of WriteReq MSHR miss cycles 
system.cpu2.dcache.WriteReq_mshr_miss_latency::total;1450110174;number of WriteReq MSHR miss cycles 
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data;311704259;number of LoadLockedReq MSHR miss cycles 
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total;311704259;number of LoadLockedReq MSHR miss cycles 
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data;300197979;number of StoreCondReq MSHR miss cycles 
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total;300197979;number of StoreCondReq MSHR miss cycles 
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data;870000;number of StoreCondFailReq MSHR miss cycles 
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total;870000;number of StoreCondFailReq MSHR miss cycles 
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data;4108900580;number of demand (read+write) MSHR miss cycles 
system.cpu2.dcache.demand_mshr_miss_latency::total;4108900580;number of demand (read+write) MSHR miss cycles 
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data;4108900580;number of overall MSHR miss cycles 
system.cpu2.dcache.overall_mshr_miss_latency::total;4108900580;number of overall MSHR miss cycles 
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data;1552000;number of ReadReq MSHR uncacheable cycles 
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total;1552000;number of ReadReq MSHR uncacheable cycles 
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data;259838000;number of WriteReq MSHR uncacheable cycles 
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total;259838000;number of WriteReq MSHR uncacheable cycles 
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data;261390000;number of overall MSHR uncacheable cycles 
system.cpu2.dcache.overall_mshr_uncacheable_latency::total;261390000;number of overall MSHR uncacheable cycles 
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data;0.049420;mshr miss rate for ReadReq accesses 
system.cpu2.dcache.ReadReq_mshr_miss_rate::total;0.049420;mshr miss rate for ReadReq accesses 
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data;0.054433;mshr miss rate for WriteReq accesses 
system.cpu2.dcache.WriteReq_mshr_miss_rate::total;0.054433;mshr miss rate for WriteReq accesses 
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data;0.227140;mshr miss rate for LoadLockedReq accesses 
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total;0.227140;mshr miss rate for LoadLockedReq accesses 
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data;0.329094;mshr miss rate for StoreCondReq accesses 
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total;0.329094;mshr miss rate for StoreCondReq accesses 
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data;0.051344;mshr miss rate for demand accesses 
system.cpu2.dcache.demand_mshr_miss_rate::total;0.051344;mshr miss rate for demand accesses 
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data;0.051344;mshr miss rate for overall accesses 
system.cpu2.dcache.overall_mshr_miss_rate::total;0.051344;mshr miss rate for overall accesses 
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data;56349.406706;average ReadReq mshr miss latency 
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total;56349.406706;average ReadReq mshr miss latency 
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data;44802.118639;average WriteReq mshr miss latency 
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total;44802.118639;average WriteReq mshr miss latency 
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data;49304.691395;average LoadLockedReq mshr miss latency 
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total;49304.691395;average LoadLockedReq mshr miss latency 
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data;37665.994856;average StoreCondReq mshr miss latency 
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total;37665.994856;average StoreCondReq mshr miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data;inf;average StoreCondFailReq mshr miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;average StoreCondFailReq mshr miss latency 
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data;51651.149326;average overall mshr miss latency 
system.cpu2.dcache.demand_avg_mshr_miss_latency::total;51651.149326;average overall mshr miss latency 
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data;51651.149326;average overall mshr miss latency 
system.cpu2.dcache.overall_avg_mshr_miss_latency::total;51651.149326;average overall mshr miss latency 
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data;inf;average ReadReq mshr uncacheable latency 
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;average ReadReq mshr uncacheable latency 
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data;inf;average WriteReq mshr uncacheable latency 
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;average WriteReq mshr uncacheable latency 
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data;inf;average overall mshr uncacheable latency 
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total;inf;average overall mshr uncacheable latency 
system.cpu2.dcache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu3.branchPred.lookups;700229;Number of BP lookups 
system.cpu3.branchPred.condPredicted;599160;Number of conditional branches predicted 
system.cpu3.branchPred.condIncorrect;16972;Number of conditional branches incorrect 
system.cpu3.branchPred.BTBLookups;413057;Number of BTB lookups 
system.cpu3.branchPred.BTBHits;160336;Number of BTB hits 
system.cpu3.branchPred.BTBCorrect;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu3.branchPred.BTBHitPct;38.816919;BTB Hit Percentage 
system.cpu3.branchPred.usedRAS;34557;Number of times the RAS was used to get a target. 
system.cpu3.branchPred.RASInCorrect;1152;Number of incorrect RAS predictions. 
system.cpu3.dtb.fetch_hits;0;ITB hits 
system.cpu3.dtb.fetch_misses;0;ITB misses 
system.cpu3.dtb.fetch_acv;0;ITB acv 
system.cpu3.dtb.fetch_accesses;0;ITB accesses 
system.cpu3.dtb.read_hits;323970;DTB read hits 
system.cpu3.dtb.read_misses;844;DTB read misses 
system.cpu3.dtb.read_acv;0;DTB read access violations 
system.cpu3.dtb.read_accesses;844;DTB read accesses 
system.cpu3.dtb.write_hits;191655;DTB write hits 
system.cpu3.dtb.write_misses;222;DTB write misses 
system.cpu3.dtb.write_acv;0;DTB write access violations 
system.cpu3.dtb.write_accesses;222;DTB write accesses 
system.cpu3.dtb.data_hits;515625;DTB hits 
system.cpu3.dtb.data_misses;1066;DTB misses 
system.cpu3.dtb.data_acv;0;DTB access violations 
system.cpu3.dtb.data_accesses;1066;DTB accesses 
system.cpu3.itb.fetch_hits;58235;ITB hits 
system.cpu3.itb.fetch_misses;11;ITB misses 
system.cpu3.itb.fetch_acv;0;ITB acv 
system.cpu3.itb.fetch_accesses;58246;ITB accesses 
system.cpu3.itb.read_hits;0;DTB read hits 
system.cpu3.itb.read_misses;0;DTB read misses 
system.cpu3.itb.read_acv;0;DTB read access violations 
system.cpu3.itb.read_accesses;0;DTB read accesses 
system.cpu3.itb.write_hits;0;DTB write hits 
system.cpu3.itb.write_misses;0;DTB write misses 
system.cpu3.itb.write_acv;0;DTB write access violations 
system.cpu3.itb.write_accesses;0;DTB write accesses 
system.cpu3.itb.data_hits;0;DTB hits 
system.cpu3.itb.data_misses;0;DTB misses 
system.cpu3.itb.data_acv;0;DTB access violations 
system.cpu3.itb.data_accesses;0;DTB accesses 
system.cpu3.numCycles;1741919;number of cpu cycles simulated 
system.cpu3.numWorkItemsStarted;0;number of work items this cpu started 
system.cpu3.numWorkItemsCompleted;0;number of work items this cpu completed 
system.cpu3.fetch.icacheStallCycles;632438;Number of cycles fetch is stalled on an Icache miss 
system.cpu3.fetch.Insts;2352555;Number of instructions fetch has processed 
system.cpu3.fetch.Branches;700229;Number of branches that fetch encountered 
system.cpu3.fetch.predictedBranches;194893;Number of branches that fetch has predicted taken 
system.cpu3.fetch.Cycles;1047082;Number of cycles fetch has run and was not squashing or blocked 
system.cpu3.fetch.SquashCycles;56424;Number of cycles fetch has spent squashing 
system.cpu3.fetch.MiscStallCycles;6324;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu3.fetch.PendingTrapStallCycles;32;Number of stall cycles due to pending traps 
system.cpu3.fetch.PendingQuiesceStallCycles;23701;Number of stall cycles due to pending quiesce instructions 
system.cpu3.fetch.CacheLines;285072;Number of cache lines fetched 
system.cpu3.fetch.IcacheSquashes;10451;Number of outstanding Icache misses that were squashed 
system.cpu3.fetch.rateDist::samples;1737789;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::mean;1.353763;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::stdev;2.674403;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::underflows;0;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::0;1296768;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::1;37961;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::2;64055;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::3;29692;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::4;58659;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::5;26431;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::6;25358;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::7;12451;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::8;186414;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::overflows;0;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::min_value;0;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::max_value;8;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::total;1737789;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.branchRate;0.401987;Number of branch fetches per cycle 
system.cpu3.fetch.rate;1.350554;Number of inst fetches per cycle 
system.cpu3.decode.IdleCycles;515751;Number of cycles decode is idle 
system.cpu3.decode.BlockedCycles;850273;Number of cycles decode is blocked 
system.cpu3.decode.RunCycles;319698;Number of cycles decode is running 
system.cpu3.decode.UnblockCycles;26282;Number of cycles decode is unblocking 
system.cpu3.decode.SquashCycles;25784;Number of cycles decode is squashing 
system.cpu3.decode.BranchResolved;29122;Number of times decode resolved a branch 
system.cpu3.decode.BranchMispred;2520;Number of times decode detected a branch misprediction 
system.cpu3.decode.DecodedInsts;1829670;Number of instructions handled by decode 
system.cpu3.decode.SquashedInsts;7524;Number of squashed instructions handled by decode 
system.cpu3.rename.SquashCycles;25784;Number of cycles rename is squashing 
system.cpu3.rename.IdleCycles;539318;Number of cycles rename is idle 
system.cpu3.rename.BlockCycles;30595;Number of cycles rename is blocking 
system.cpu3.rename.serializeStallCycles;749152;count of cycles rename stalled for serializing inst 
system.cpu3.rename.RunCycles;322899;Number of cycles rename is running 
system.cpu3.rename.UnblockCycles;70039;Number of cycles rename is unblocking 
system.cpu3.rename.RenamedInsts;1710285;Number of instructions processed by rename 
system.cpu3.rename.IQFullEvents;1440;Number of times rename has blocked due to IQ full 
system.cpu3.rename.LQFullEvents;663;Number of times rename has blocked due to LQ full 
system.cpu3.rename.SQFullEvents;3292;Number of times rename has blocked due to SQ full 
system.cpu3.rename.RenamedOperands;1160464;Number of destination operands rename has renamed 
system.cpu3.rename.RenameLookups;2078136;Number of register rename lookups that rename has made 
system.cpu3.rename.int_rename_lookups;2072638;Number of integer rename lookups 
system.cpu3.rename.fp_rename_lookups;4875;Number of floating rename lookups 
system.cpu3.rename.CommittedMaps;970933;Number of HB maps that are committed 
system.cpu3.rename.UndoneMaps;189531;Number of HB maps that are undone due to squashing 
system.cpu3.rename.serializingInsts;74552;count of serializing insts renamed 
system.cpu3.rename.tempSerializingInsts;8034;count of temporary serializing insts renamed 
system.cpu3.rename.skidInsts;269220;count of insts added to the skid buffer 
system.cpu3.memDep0.insertedLoads;344652;Number of loads inserted to the mem dependence unit. 
system.cpu3.memDep0.insertedStores;206896;Number of stores inserted to the mem dependence unit. 
system.cpu3.memDep0.conflictingLoads;68495;Number of conflicting loads. 
system.cpu3.memDep0.conflictingStores;35357;Number of conflicting stores. 
system.cpu3.iq.iqInstsAdded;1548210;Number of instructions added to the IQ (excludes non-spec) 
system.cpu3.iq.iqNonSpecInstsAdded;102308;Number of non-speculative instructions added to the IQ 
system.cpu3.iq.iqInstsIssued;1512981;Number of instructions issued 
system.cpu3.iq.iqSquashedInstsIssued;4161;Number of squashed instructions issued 
system.cpu3.iq.iqSquashedInstsExamined;277715;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu3.iq.iqSquashedOperandsExamined;112053;Number of squashed operands that are examined and possibly removed from graph 
system.cpu3.iq.iqSquashedNonSpecRemoved;72232;Number of squashed non-spec instructions that were removed 
system.cpu3.iq.issued_per_cycle::samples;1737789;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::mean;0.870636;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::stdev;1.484720;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::underflows;0;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::0;1091082;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::1;278943;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::2;135304;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::3;85896;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::4;75084;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::5;38880;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::6;20984;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::7;7826;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::8;3790;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::overflows;0;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::min_value;0;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::max_value;8;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::total;1737789;Number of insts issued each cycle 
system.cpu3.iq.fu_full::No_OpClass;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::IntAlu;2488;attempts to use FU when none available 
system.cpu3.iq.fu_full::IntMult;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::IntDiv;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatAdd;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatCmp;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatCvt;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatMult;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatDiv;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatSqrt;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdAdd;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdAddAcc;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdAlu;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdCmp;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdCvt;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdMisc;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdMult;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdMultAcc;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdShift;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdShiftAcc;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdSqrt;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatAdd;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatAlu;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatCmp;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatCvt;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatDiv;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatMisc;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatMult;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatMultAcc;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatSqrt;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::MemRead;24783;attempts to use FU when none available 
system.cpu3.iq.fu_full::MemWrite;15328;attempts to use FU when none available 
system.cpu3.iq.fu_full::IprAccess;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::InstPrefetch;0;attempts to use FU when none available 
system.cpu3.iq.FU_type_0::No_OpClass;8;Type of FU issued 
system.cpu3.iq.FU_type_0::IntAlu;928095;Type of FU issued 
system.cpu3.iq.FU_type_0::IntMult;3311;Type of FU issued 
system.cpu3.iq.FU_type_0::IntDiv;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatAdd;511;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatCmp;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatCvt;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatMult;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatDiv;4;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatSqrt;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdAdd;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdAddAcc;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdAlu;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdCmp;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdCvt;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdMisc;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdMult;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdMultAcc;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdShift;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdShiftAcc;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdSqrt;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatAdd;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatAlu;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatCmp;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatCvt;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatDiv;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatMisc;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatMult;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatMultAcc;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatSqrt;0;Type of FU issued 
system.cpu3.iq.FU_type_0::MemRead;341983;Type of FU issued 
system.cpu3.iq.FU_type_0::MemWrite;195955;Type of FU issued 
system.cpu3.iq.FU_type_0::IprAccess;43114;Type of FU issued 
system.cpu3.iq.FU_type_0::InstPrefetch;0;Type of FU issued 
system.cpu3.iq.FU_type_0::total;1512981;Type of FU issued 
system.cpu3.iq.rate;0.868571;Inst issue rate 
system.cpu3.iq.fu_busy_cnt;42599;FU busy when requested 
system.cpu3.iq.fu_busy_rate;0.028156;FU busy rate (busy events/executed inst) 
system.cpu3.iq.int_inst_queue_reads;4788157;Number of integer instruction queue reads 
system.cpu3.iq.int_inst_queue_writes;1919088;Number of integer instruction queue writes 
system.cpu3.iq.int_inst_queue_wakeup_accesses;1462123;Number of integer instruction queue wakeup accesses 
system.cpu3.iq.fp_inst_queue_reads;22354;Number of floating instruction queue reads 
system.cpu3.iq.fp_inst_queue_writes;10378;Number of floating instruction queue writes 
system.cpu3.iq.fp_inst_queue_wakeup_accesses;10291;Number of floating instruction queue wakeup accesses 
system.cpu3.iq.int_alu_accesses;1543526;Number of integer alu accesses 
system.cpu3.iq.fp_alu_accesses;12046;Number of floating point alu accesses 
system.cpu3.iew.lsq.thread0.forwLoads;15026;Number of loads that had data forwarded from stores 
system.cpu3.iew.lsq.thread0.invAddrLoads;0;Number of loads ignored due to an invalid address 
system.cpu3.iew.lsq.thread0.squashedLoads;56670;Number of loads squashed 
system.cpu3.iew.lsq.thread0.ignoredResponses;93;Number of memory responses ignored because the instruction is squashed 
system.cpu3.iew.lsq.thread0.memOrderViolation;1397;Number of memory ordering violations 
system.cpu3.iew.lsq.thread0.squashedStores;29615;Number of stores squashed 
system.cpu3.iew.lsq.thread0.invAddrSwpfs;0;Number of software prefetches ignored due to an invalid address 
system.cpu3.iew.lsq.thread0.blockedLoads;0;Number of blocked loads due to partial load-store forwarding 
system.cpu3.iew.lsq.thread0.rescheduledLoads;351;Number of loads that were rescheduled 
system.cpu3.iew.lsq.thread0.cacheBlocked;32;Number of times an access to memory failed due to the cache being blocked 
system.cpu3.iew.iewIdleCycles;0;Number of cycles IEW is idle 
system.cpu3.iew.iewSquashCycles;25784;Number of cycles IEW is squashing 
system.cpu3.iew.iewBlockCycles;29887;Number of cycles IEW is blocking 
system.cpu3.iew.iewUnblockCycles;621;Number of cycles IEW is unblocking 
system.cpu3.iew.iewDispatchedInsts;1665317;Number of instructions dispatched to IQ 
system.cpu3.iew.iewDispSquashedInsts;9195;Number of squashed instructions skipped by dispatch 
system.cpu3.iew.iewDispLoadInsts;344652;Number of dispatched load instructions 
system.cpu3.iew.iewDispStoreInsts;206896;Number of dispatched store instructions 
system.cpu3.iew.iewDispNonSpecInsts;89261;Number of dispatched non-speculative instructions 
system.cpu3.iew.iewIQFullEvents;17;Number of times the IQ has become full, causing a stall 
system.cpu3.iew.iewLSQFullEvents;607;Number of times the LSQ has become full, causing a stall 
system.cpu3.iew.memOrderViolationEvents;1397;Number of memory order violations 
system.cpu3.iew.predictedTakenIncorrect;7201;Number of branches that were predicted taken incorrectly 
system.cpu3.iew.predictedNotTakenIncorrect;19363;Number of branches that were predicted not taken incorrectly 
system.cpu3.iew.branchMispredicts;26564;Number of branch mispredicts detected at execute 
system.cpu3.iew.iewExecutedInsts;1485730;Number of executed instructions 
system.cpu3.iew.iewExecLoadInsts;325586;Number of load instructions executed 
system.cpu3.iew.iewExecSquashedInsts;27251;Number of squashed instructions skipped in execute 
system.cpu3.iew.exec_swp;0;number of swp insts executed 
system.cpu3.iew.exec_nop;14799;number of nop insts executed 
system.cpu3.iew.exec_refs;518378;number of memory reference insts executed 
system.cpu3.iew.exec_branches;231234;Number of branches executed 
system.cpu3.iew.exec_stores;192792;Number of stores executed 
system.cpu3.iew.exec_rate;0.852927;Inst execution rate 
system.cpu3.iew.wb_sent;1476631;cumulative count of insts sent to commit 
system.cpu3.iew.wb_count;1472414;cumulative count of insts written-back 
system.cpu3.iew.wb_producers;677152;num instructions producing a value 
system.cpu3.iew.wb_consumers;920035;num instructions consuming a value 
system.cpu3.iew.wb_penalized;0;number of instrctions required to write to 'other' IQ 
system.cpu3.iew.wb_rate;0.845283;insts written-back per cycle 
system.cpu3.iew.wb_fanout;0.736007;average fanout of values written-back 
system.cpu3.iew.wb_penalized_rate;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu3.commit.commitSquashedInsts;299290;The number of squashed insts skipped by commit 
system.cpu3.commit.commitNonSpecStalls;30076;The number of times commit has been forced to stall to communicate backwards 
system.cpu3.commit.branchMispredicts;24771;The number of times a branch was mispredicted 
system.cpu3.commit.committed_per_cycle::samples;1680656;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::mean;0.810832;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::stdev;1.703087;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::underflows;0;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::0;1149546;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::1;256518;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::2;91153;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::3;59711;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::4;34134;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::5;23380;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::6;14232;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::7;9912;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::8;42070;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::overflows;0;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::min_value;0;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::max_value;8;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::total;1680656;Number of insts commited each cycle 
system.cpu3.commit.committedInsts;1362729;Number of instructions committed 
system.cpu3.commit.committedOps;1362729;Number of ops (including micro ops) committed 
system.cpu3.commit.swp_count;0;Number of s/w prefetches committed 
system.cpu3.commit.refs;465263;Number of memory references committed 
system.cpu3.commit.loads;287982;Number of loads committed 
system.cpu3.commit.membars;11135;Number of memory barriers committed 
system.cpu3.commit.branches;208927;Number of branches committed 
system.cpu3.commit.fp_insts;9927;Number of committed floating point instructions. 
system.cpu3.commit.int_insts;1311471;Number of committed integer instructions. 
system.cpu3.commit.function_calls;28468;Number of function calls committed. 
system.cpu3.commit.op_class_0::No_OpClass;4597;Class of committed instruction 
system.cpu3.commit.op_class_0::IntAlu;834833;Class of committed instruction 
system.cpu3.commit.op_class_0::IntMult;2997;Class of committed instruction 
system.cpu3.commit.op_class_0::IntDiv;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatAdd;509;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatCmp;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatCvt;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatMult;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatDiv;4;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatSqrt;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdAdd;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdAddAcc;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdAlu;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdCmp;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdCvt;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdMisc;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdMult;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdMultAcc;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdShift;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdShiftAcc;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdSqrt;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatAdd;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatAlu;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatCmp;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatCvt;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatDiv;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatMisc;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatMult;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatMultAcc;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatSqrt;0;Class of committed instruction 
system.cpu3.commit.op_class_0::MemRead;299117;Class of committed instruction 
system.cpu3.commit.op_class_0::MemWrite;177558;Class of committed instruction 
system.cpu3.commit.op_class_0::IprAccess;43114;Class of committed instruction 
system.cpu3.commit.op_class_0::InstPrefetch;0;Class of committed instruction 
system.cpu3.commit.op_class_0::total;1362729;Class of committed instruction 
system.cpu3.commit.bw_lim_events;42070;number cycles where commit BW limit reached 
system.cpu3.commit.bw_limited;0;number of insts not committed due to BW limits 
system.cpu3.rob.rob_reads;3294906;The number of ROB reads 
system.cpu3.rob.rob_writes;3379822;The number of ROB writes 
system.cpu3.timesIdled;2258;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu3.idleCycles;4130;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu3.quiesceCycles;46112517;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu3.committedInsts;1358140;Number of Instructions Simulated 
system.cpu3.committedOps;1358140;Number of Ops (including micro ops) Simulated 
system.cpu3.cpi;1.282577;CPI: Cycles Per Instruction 
system.cpu3.cpi_total;1.282577;CPI: Total CPI of All Threads 
system.cpu3.ipc;0.779680;IPC: Instructions Per Cycle 
system.cpu3.ipc_total;0.779680;IPC: Total IPC of All Threads 
system.cpu3.int_regfile_reads;1884427;number of integer regfile reads 
system.cpu3.int_regfile_writes;1047618;number of integer regfile writes 
system.cpu3.fp_regfile_reads;4834;number of floating regfile reads 
system.cpu3.fp_regfile_writes;5274;number of floating regfile writes 
system.cpu3.misc_regfile_reads;373570;number of misc regfile reads 
system.cpu3.misc_regfile_writes;38729;number of misc regfile writes 
system.cpu3.icache.tags.replacements;43451;number of replacements 
system.cpu3.icache.tags.tagsinuse;309.336526;Cycle average of tags in use 
system.cpu3.icache.tags.total_refs;240868;Total number of references to valid blocks. 
system.cpu3.icache.tags.sampled_refs;43948;Sample count of references to valid blocks. 
system.cpu3.icache.tags.avg_refs;5.480750;Average number of references to valid blocks. 
system.cpu3.icache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.cpu3.icache.tags.occ_blocks::cpu3.inst;309.336526;Average occupied blocks per requestor 
system.cpu3.icache.tags.occ_percent::cpu3.inst;0.604173;Average percentage of cache occupancy 
system.cpu3.icache.tags.occ_percent::total;0.604173;Average percentage of cache occupancy 
system.cpu3.icache.tags.occ_task_id_blocks::1024;497;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::2;8;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::3;272;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::4;217;Occupied blocks per task id 
system.cpu3.icache.tags.occ_task_id_percent::1024;0.970703;Percentage of cache occupancy per task id 
system.cpu3.icache.tags.tag_accesses;614093;Number of tag accesses 
system.cpu3.icache.tags.data_accesses;614093;Number of data accesses 
system.cpu3.icache.ReadReq_hits::cpu3.inst;240868;number of ReadReq hits 
system.cpu3.icache.ReadReq_hits::total;240868;number of ReadReq hits 
system.cpu3.icache.demand_hits::cpu3.inst;240868;number of demand (read+write) hits 
system.cpu3.icache.demand_hits::total;240868;number of demand (read+write) hits 
system.cpu3.icache.overall_hits::cpu3.inst;240868;number of overall hits 
system.cpu3.icache.overall_hits::total;240868;number of overall hits 
system.cpu3.icache.ReadReq_misses::cpu3.inst;44204;number of ReadReq misses 
system.cpu3.icache.ReadReq_misses::total;44204;number of ReadReq misses 
system.cpu3.icache.demand_misses::cpu3.inst;44204;number of demand (read+write) misses 
system.cpu3.icache.demand_misses::total;44204;number of demand (read+write) misses 
system.cpu3.icache.overall_misses::cpu3.inst;44204;number of overall misses 
system.cpu3.icache.overall_misses::total;44204;number of overall misses 
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst;4194609990;number of ReadReq miss cycles 
system.cpu3.icache.ReadReq_miss_latency::total;4194609990;number of ReadReq miss cycles 
system.cpu3.icache.demand_miss_latency::cpu3.inst;4194609990;number of demand (read+write) miss cycles 
system.cpu3.icache.demand_miss_latency::total;4194609990;number of demand (read+write) miss cycles 
system.cpu3.icache.overall_miss_latency::cpu3.inst;4194609990;number of overall miss cycles 
system.cpu3.icache.overall_miss_latency::total;4194609990;number of overall miss cycles 
system.cpu3.icache.ReadReq_accesses::cpu3.inst;285072;number of ReadReq accesses(hits+misses) 
system.cpu3.icache.ReadReq_accesses::total;285072;number of ReadReq accesses(hits+misses) 
system.cpu3.icache.demand_accesses::cpu3.inst;285072;number of demand (read+write) accesses 
system.cpu3.icache.demand_accesses::total;285072;number of demand (read+write) accesses 
system.cpu3.icache.overall_accesses::cpu3.inst;285072;number of overall (read+write) accesses 
system.cpu3.icache.overall_accesses::total;285072;number of overall (read+write) accesses 
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst;0.155063;miss rate for ReadReq accesses 
system.cpu3.icache.ReadReq_miss_rate::total;0.155063;miss rate for ReadReq accesses 
system.cpu3.icache.demand_miss_rate::cpu3.inst;0.155063;miss rate for demand accesses 
system.cpu3.icache.demand_miss_rate::total;0.155063;miss rate for demand accesses 
system.cpu3.icache.overall_miss_rate::cpu3.inst;0.155063;miss rate for overall accesses 
system.cpu3.icache.overall_miss_rate::total;0.155063;miss rate for overall accesses 
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst;94892.090987;average ReadReq miss latency 
system.cpu3.icache.ReadReq_avg_miss_latency::total;94892.090987;average ReadReq miss latency 
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst;94892.090987;average overall miss latency 
system.cpu3.icache.demand_avg_miss_latency::total;94892.090987;average overall miss latency 
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst;94892.090987;average overall miss latency 
system.cpu3.icache.overall_avg_miss_latency::total;94892.090987;average overall miss latency 
system.cpu3.icache.blocked_cycles::no_mshrs;0;number of cycles access was blocked 
system.cpu3.icache.blocked_cycles::no_targets;0;number of cycles access was blocked 
system.cpu3.icache.blocked::no_mshrs;0;number of cycles access was blocked 
system.cpu3.icache.blocked::no_targets;0;number of cycles access was blocked 
system.cpu3.icache.avg_blocked_cycles::no_mshrs;nan;average number of cycles each access was blocked 
system.cpu3.icache.avg_blocked_cycles::no_targets;nan;average number of cycles each access was blocked 
system.cpu3.icache.fast_writes;0;number of fast writes performed 
system.cpu3.icache.cache_copies;0;number of cache copies performed 
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst;255;number of ReadReq MSHR hits 
system.cpu3.icache.ReadReq_mshr_hits::total;255;number of ReadReq MSHR hits 
system.cpu3.icache.demand_mshr_hits::cpu3.inst;255;number of demand (read+write) MSHR hits 
system.cpu3.icache.demand_mshr_hits::total;255;number of demand (read+write) MSHR hits 
system.cpu3.icache.overall_mshr_hits::cpu3.inst;255;number of overall MSHR hits 
system.cpu3.icache.overall_mshr_hits::total;255;number of overall MSHR hits 
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst;43949;number of ReadReq MSHR misses 
system.cpu3.icache.ReadReq_mshr_misses::total;43949;number of ReadReq MSHR misses 
system.cpu3.icache.demand_mshr_misses::cpu3.inst;43949;number of demand (read+write) MSHR misses 
system.cpu3.icache.demand_mshr_misses::total;43949;number of demand (read+write) MSHR misses 
system.cpu3.icache.overall_mshr_misses::cpu3.inst;43949;number of overall MSHR misses 
system.cpu3.icache.overall_mshr_misses::total;43949;number of overall MSHR misses 
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst;3074932760;number of ReadReq MSHR miss cycles 
system.cpu3.icache.ReadReq_mshr_miss_latency::total;3074932760;number of ReadReq MSHR miss cycles 
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst;3074932760;number of demand (read+write) MSHR miss cycles 
system.cpu3.icache.demand_mshr_miss_latency::total;3074932760;number of demand (read+write) MSHR miss cycles 
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst;3074932760;number of overall MSHR miss cycles 
system.cpu3.icache.overall_mshr_miss_latency::total;3074932760;number of overall MSHR miss cycles 
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst;0.154168;mshr miss rate for ReadReq accesses 
system.cpu3.icache.ReadReq_mshr_miss_rate::total;0.154168;mshr miss rate for ReadReq accesses 
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst;0.154168;mshr miss rate for demand accesses 
system.cpu3.icache.demand_mshr_miss_rate::total;0.154168;mshr miss rate for demand accesses 
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst;0.154168;mshr miss rate for overall accesses 
system.cpu3.icache.overall_mshr_miss_rate::total;0.154168;mshr miss rate for overall accesses 
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst;69965.932331;average ReadReq mshr miss latency 
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total;69965.932331;average ReadReq mshr miss latency 
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst;69965.932331;average overall mshr miss latency 
system.cpu3.icache.demand_avg_mshr_miss_latency::total;69965.932331;average overall mshr miss latency 
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst;69965.932331;average overall mshr miss latency 
system.cpu3.icache.overall_avg_mshr_miss_latency::total;69965.932331;average overall mshr miss latency 
system.cpu3.icache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu3.dcache.tags.replacements;9217;number of replacements 
system.cpu3.dcache.tags.tagsinuse;432.562384;Cycle average of tags in use 
system.cpu3.dcache.tags.total_refs;439549;Total number of references to valid blocks. 
system.cpu3.dcache.tags.sampled_refs;10093;Sample count of references to valid blocks. 
system.cpu3.dcache.tags.avg_refs;43.549886;Average number of references to valid blocks. 
system.cpu3.dcache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.cpu3.dcache.tags.occ_blocks::cpu3.data;432.562384;Average occupied blocks per requestor 
system.cpu3.dcache.tags.occ_percent::cpu3.data;0.422424;Average percentage of cache occupancy 
system.cpu3.dcache.tags.occ_percent::total;0.422424;Average percentage of cache occupancy 
system.cpu3.dcache.tags.occ_task_id_blocks::1024;876;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::2;5;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::3;167;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::4;704;Occupied blocks per task id 
system.cpu3.dcache.tags.occ_task_id_percent::1024;0.855469;Percentage of cache occupancy per task id 
system.cpu3.dcache.tags.tag_accesses;988006;Number of tag accesses 
system.cpu3.dcache.tags.data_accesses;988006;Number of data accesses 
system.cpu3.dcache.ReadReq_hits::cpu3.data;280593;number of ReadReq hits 
system.cpu3.dcache.ReadReq_hits::total;280593;number of ReadReq hits 
system.cpu3.dcache.WriteReq_hits::cpu3.data;146745;number of WriteReq hits 
system.cpu3.dcache.WriteReq_hits::total;146745;number of WriteReq hits 
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data;5824;number of LoadLockedReq hits 
system.cpu3.dcache.LoadLockedReq_hits::total;5824;number of LoadLockedReq hits 
system.cpu3.dcache.StoreCondReq_hits::cpu3.data;3887;number of StoreCondReq hits 
system.cpu3.dcache.StoreCondReq_hits::total;3887;number of StoreCondReq hits 
system.cpu3.dcache.demand_hits::cpu3.data;427338;number of demand (read+write) hits 
system.cpu3.dcache.demand_hits::total;427338;number of demand (read+write) hits 
system.cpu3.dcache.overall_hits::cpu3.data;427338;number of overall hits 
system.cpu3.dcache.overall_hits::total;427338;number of overall hits 
system.cpu3.dcache.ReadReq_misses::cpu3.data;20859;number of ReadReq misses 
system.cpu3.dcache.ReadReq_misses::total;20859;number of ReadReq misses 
system.cpu3.dcache.WriteReq_misses::cpu3.data;22970;number of WriteReq misses 
system.cpu3.dcache.WriteReq_misses::total;22970;number of WriteReq misses 
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data;2024;number of LoadLockedReq misses 
system.cpu3.dcache.LoadLockedReq_misses::total;2024;number of LoadLockedReq misses 
system.cpu3.dcache.StoreCondReq_misses::cpu3.data;2422;number of StoreCondReq misses 
system.cpu3.dcache.StoreCondReq_misses::total;2422;number of StoreCondReq misses 
system.cpu3.dcache.demand_misses::cpu3.data;43829;number of demand (read+write) misses 
system.cpu3.dcache.demand_misses::total;43829;number of demand (read+write) misses 
system.cpu3.dcache.overall_misses::cpu3.data;43829;number of overall misses 
system.cpu3.dcache.overall_misses::total;43829;number of overall misses 
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data;1487239541;number of ReadReq miss cycles 
system.cpu3.dcache.ReadReq_miss_latency::total;1487239541;number of ReadReq miss cycles 
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data;1522534261;number of WriteReq miss cycles 
system.cpu3.dcache.WriteReq_miss_latency::total;1522534261;number of WriteReq miss cycles 
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data;138221991;number of LoadLockedReq miss cycles 
system.cpu3.dcache.LoadLockedReq_miss_latency::total;138221991;number of LoadLockedReq miss cycles 
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data;144047575;number of StoreCondReq miss cycles 
system.cpu3.dcache.StoreCondReq_miss_latency::total;144047575;number of StoreCondReq miss cycles 
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data;2292000;number of StoreCondFailReq miss cycles 
system.cpu3.dcache.StoreCondFailReq_miss_latency::total;2292000;number of StoreCondFailReq miss cycles 
system.cpu3.dcache.demand_miss_latency::cpu3.data;3009773802;number of demand (read+write) miss cycles 
system.cpu3.dcache.demand_miss_latency::total;3009773802;number of demand (read+write) miss cycles 
system.cpu3.dcache.overall_miss_latency::cpu3.data;3009773802;number of overall miss cycles 
system.cpu3.dcache.overall_miss_latency::total;3009773802;number of overall miss cycles 
system.cpu3.dcache.ReadReq_accesses::cpu3.data;301452;number of ReadReq accesses(hits+misses) 
system.cpu3.dcache.ReadReq_accesses::total;301452;number of ReadReq accesses(hits+misses) 
system.cpu3.dcache.WriteReq_accesses::cpu3.data;169715;number of WriteReq accesses(hits+misses) 
system.cpu3.dcache.WriteReq_accesses::total;169715;number of WriteReq accesses(hits+misses) 
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data;7848;number of LoadLockedReq accesses(hits+misses) 
system.cpu3.dcache.LoadLockedReq_accesses::total;7848;number of LoadLockedReq accesses(hits+misses) 
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data;6309;number of StoreCondReq accesses(hits+misses) 
system.cpu3.dcache.StoreCondReq_accesses::total;6309;number of StoreCondReq accesses(hits+misses) 
system.cpu3.dcache.demand_accesses::cpu3.data;471167;number of demand (read+write) accesses 
system.cpu3.dcache.demand_accesses::total;471167;number of demand (read+write) accesses 
system.cpu3.dcache.overall_accesses::cpu3.data;471167;number of overall (read+write) accesses 
system.cpu3.dcache.overall_accesses::total;471167;number of overall (read+write) accesses 
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data;0.069195;miss rate for ReadReq accesses 
system.cpu3.dcache.ReadReq_miss_rate::total;0.069195;miss rate for ReadReq accesses 
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data;0.135345;miss rate for WriteReq accesses 
system.cpu3.dcache.WriteReq_miss_rate::total;0.135345;miss rate for WriteReq accesses 
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data;0.257900;miss rate for LoadLockedReq accesses 
system.cpu3.dcache.LoadLockedReq_miss_rate::total;0.257900;miss rate for LoadLockedReq accesses 
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data;0.383896;miss rate for StoreCondReq accesses 
system.cpu3.dcache.StoreCondReq_miss_rate::total;0.383896;miss rate for StoreCondReq accesses 
system.cpu3.dcache.demand_miss_rate::cpu3.data;0.093022;miss rate for demand accesses 
system.cpu3.dcache.demand_miss_rate::total;0.093022;miss rate for demand accesses 
system.cpu3.dcache.overall_miss_rate::cpu3.data;0.093022;miss rate for overall accesses 
system.cpu3.dcache.overall_miss_rate::total;0.093022;miss rate for overall accesses 
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data;71299.656791;average ReadReq miss latency 
system.cpu3.dcache.ReadReq_avg_miss_latency::total;71299.656791;average ReadReq miss latency 
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data;66283.598650;average WriteReq miss latency 
system.cpu3.dcache.WriteReq_avg_miss_latency::total;66283.598650;average WriteReq miss latency 
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data;68291.497530;average LoadLockedReq miss latency 
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total;68291.497530;average LoadLockedReq miss latency 
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data;59474.638728;average StoreCondReq miss latency 
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total;59474.638728;average StoreCondReq miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data;inf;average StoreCondFailReq miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total;inf;average StoreCondFailReq miss latency 
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data;68670.829862;average overall miss latency 
system.cpu3.dcache.demand_avg_miss_latency::total;68670.829862;average overall miss latency 
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data;68670.829862;average overall miss latency 
system.cpu3.dcache.overall_avg_miss_latency::total;68670.829862;average overall miss latency 
system.cpu3.dcache.blocked_cycles::no_mshrs;157;number of cycles access was blocked 
system.cpu3.dcache.blocked_cycles::no_targets;4;number of cycles access was blocked 
system.cpu3.dcache.blocked::no_mshrs;106;number of cycles access was blocked 
system.cpu3.dcache.blocked::no_targets;1;number of cycles access was blocked 
system.cpu3.dcache.avg_blocked_cycles::no_mshrs;1.481132;average number of cycles each access was blocked 
system.cpu3.dcache.avg_blocked_cycles::no_targets;4;average number of cycles each access was blocked 
system.cpu3.dcache.fast_writes;0;number of fast writes performed 
system.cpu3.dcache.cache_copies;0;number of cache copies performed 
system.cpu3.dcache.writebacks::writebacks;5417;number of writebacks 
system.cpu3.dcache.writebacks::total;5417;number of writebacks 
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data;9282;number of ReadReq MSHR hits 
system.cpu3.dcache.ReadReq_mshr_hits::total;9282;number of ReadReq MSHR hits 
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data;15154;number of WriteReq MSHR hits 
system.cpu3.dcache.WriteReq_mshr_hits::total;15154;number of WriteReq MSHR hits 
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data;218;number of LoadLockedReq MSHR hits 
system.cpu3.dcache.LoadLockedReq_mshr_hits::total;218;number of LoadLockedReq MSHR hits 
system.cpu3.dcache.demand_mshr_hits::cpu3.data;24436;number of demand (read+write) MSHR hits 
system.cpu3.dcache.demand_mshr_hits::total;24436;number of demand (read+write) MSHR hits 
system.cpu3.dcache.overall_mshr_hits::cpu3.data;24436;number of overall MSHR hits 
system.cpu3.dcache.overall_mshr_hits::total;24436;number of overall MSHR hits 
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data;11577;number of ReadReq MSHR misses 
system.cpu3.dcache.ReadReq_mshr_misses::total;11577;number of ReadReq MSHR misses 
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data;7816;number of WriteReq MSHR misses 
system.cpu3.dcache.WriteReq_mshr_misses::total;7816;number of WriteReq MSHR misses 
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data;1806;number of LoadLockedReq MSHR misses 
system.cpu3.dcache.LoadLockedReq_mshr_misses::total;1806;number of LoadLockedReq MSHR misses 
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data;2410;number of StoreCondReq MSHR misses 
system.cpu3.dcache.StoreCondReq_mshr_misses::total;2410;number of StoreCondReq MSHR misses 
system.cpu3.dcache.demand_mshr_misses::cpu3.data;19393;number of demand (read+write) MSHR misses 
system.cpu3.dcache.demand_mshr_misses::total;19393;number of demand (read+write) MSHR misses 
system.cpu3.dcache.overall_mshr_misses::cpu3.data;19393;number of overall MSHR misses 
system.cpu3.dcache.overall_mshr_misses::total;19393;number of overall MSHR misses 
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data;641442671;number of ReadReq MSHR miss cycles 
system.cpu3.dcache.ReadReq_mshr_miss_latency::total;641442671;number of ReadReq MSHR miss cycles 
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data;340345329;number of WriteReq MSHR miss cycles 
system.cpu3.dcache.WriteReq_mshr_miss_latency::total;340345329;number of WriteReq MSHR miss cycles 
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data;82391008;number of LoadLockedReq MSHR miss cycles 
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total;82391008;number of LoadLockedReq MSHR miss cycles 
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data;87124425;number of StoreCondReq MSHR miss cycles 
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total;87124425;number of StoreCondReq MSHR miss cycles 
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data;1610000;number of StoreCondFailReq MSHR miss cycles 
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total;1610000;number of StoreCondFailReq MSHR miss cycles 
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data;981788000;number of demand (read+write) MSHR miss cycles 
system.cpu3.dcache.demand_mshr_miss_latency::total;981788000;number of demand (read+write) MSHR miss cycles 
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data;981788000;number of overall MSHR miss cycles 
system.cpu3.dcache.overall_mshr_miss_latency::total;981788000;number of overall MSHR miss cycles 
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data;1552000;number of ReadReq MSHR uncacheable cycles 
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total;1552000;number of ReadReq MSHR uncacheable cycles 
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data;149944000;number of WriteReq MSHR uncacheable cycles 
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total;149944000;number of WriteReq MSHR uncacheable cycles 
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data;151496000;number of overall MSHR uncacheable cycles 
system.cpu3.dcache.overall_mshr_uncacheable_latency::total;151496000;number of overall MSHR uncacheable cycles 
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data;0.038404;mshr miss rate for ReadReq accesses 
system.cpu3.dcache.ReadReq_mshr_miss_rate::total;0.038404;mshr miss rate for ReadReq accesses 
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data;0.046054;mshr miss rate for WriteReq accesses 
system.cpu3.dcache.WriteReq_mshr_miss_rate::total;0.046054;mshr miss rate for WriteReq accesses 
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data;0.230122;mshr miss rate for LoadLockedReq accesses 
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total;0.230122;mshr miss rate for LoadLockedReq accesses 
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data;0.381994;mshr miss rate for StoreCondReq accesses 
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total;0.381994;mshr miss rate for StoreCondReq accesses 
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data;0.041160;mshr miss rate for demand accesses 
system.cpu3.dcache.demand_mshr_miss_rate::total;0.041160;mshr miss rate for demand accesses 
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data;0.041160;mshr miss rate for overall accesses 
system.cpu3.dcache.overall_mshr_miss_rate::total;0.041160;mshr miss rate for overall accesses 
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data;55406.639976;average ReadReq mshr miss latency 
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total;55406.639976;average ReadReq mshr miss latency 
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data;43544.694089;average WriteReq mshr miss latency 
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total;43544.694089;average WriteReq mshr miss latency 
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data;45620.713178;average LoadLockedReq mshr miss latency 
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total;45620.713178;average LoadLockedReq mshr miss latency 
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data;36151.213693;average StoreCondReq mshr miss latency 
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total;36151.213693;average StoreCondReq mshr miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data;inf;average StoreCondFailReq mshr miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;average StoreCondFailReq mshr miss latency 
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data;50625.895942;average overall mshr miss latency 
system.cpu3.dcache.demand_avg_mshr_miss_latency::total;50625.895942;average overall mshr miss latency 
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data;50625.895942;average overall mshr miss latency 
system.cpu3.dcache.overall_avg_mshr_miss_latency::total;50625.895942;average overall mshr miss latency 
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data;inf;average ReadReq mshr uncacheable latency 
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;average ReadReq mshr uncacheable latency 
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data;inf;average WriteReq mshr uncacheable latency 
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;average WriteReq mshr uncacheable latency 
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data;inf;average overall mshr uncacheable latency 
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total;inf;average overall mshr uncacheable latency 
system.cpu3.dcache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu4.branchPred.lookups;295394;Number of BP lookups 
system.cpu4.branchPred.condPredicted;261559;Number of conditional branches predicted 
system.cpu4.branchPred.condIncorrect;3694;Number of conditional branches incorrect 
system.cpu4.branchPred.BTBLookups;252030;Number of BTB lookups 
system.cpu4.branchPred.BTBHits;49415;Number of BTB hits 
system.cpu4.branchPred.BTBCorrect;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu4.branchPred.BTBHitPct;19.606793;BTB Hit Percentage 
system.cpu4.branchPred.usedRAS;11165;Number of times the RAS was used to get a target. 
system.cpu4.branchPred.RASInCorrect;632;Number of incorrect RAS predictions. 
system.cpu4.dtb.fetch_hits;0;ITB hits 
system.cpu4.dtb.fetch_misses;0;ITB misses 
system.cpu4.dtb.fetch_acv;0;ITB acv 
system.cpu4.dtb.fetch_accesses;0;ITB accesses 
system.cpu4.dtb.read_hits;116886;DTB read hits 
system.cpu4.dtb.read_misses;1077;DTB read misses 
system.cpu4.dtb.read_acv;0;DTB read access violations 
system.cpu4.dtb.read_accesses;1077;DTB read accesses 
system.cpu4.dtb.write_hits;61667;DTB write hits 
system.cpu4.dtb.write_misses;510;DTB write misses 
system.cpu4.dtb.write_acv;0;DTB write access violations 
system.cpu4.dtb.write_accesses;510;DTB write accesses 
system.cpu4.dtb.data_hits;178553;DTB hits 
system.cpu4.dtb.data_misses;1587;DTB misses 
system.cpu4.dtb.data_acv;0;DTB access violations 
system.cpu4.dtb.data_accesses;1587;DTB accesses 
system.cpu4.itb.fetch_hits;30508;ITB hits 
system.cpu4.itb.fetch_misses;7;ITB misses 
system.cpu4.itb.fetch_acv;0;ITB acv 
system.cpu4.itb.fetch_accesses;30515;ITB accesses 
system.cpu4.itb.read_hits;0;DTB read hits 
system.cpu4.itb.read_misses;0;DTB read misses 
system.cpu4.itb.read_acv;0;DTB read access violations 
system.cpu4.itb.read_accesses;0;DTB read accesses 
system.cpu4.itb.write_hits;0;DTB write hits 
system.cpu4.itb.write_misses;0;DTB write misses 
system.cpu4.itb.write_acv;0;DTB write access violations 
system.cpu4.itb.write_accesses;0;DTB write accesses 
system.cpu4.itb.data_hits;0;DTB hits 
system.cpu4.itb.data_misses;0;DTB misses 
system.cpu4.itb.data_acv;0;DTB access violations 
system.cpu4.itb.data_accesses;0;DTB accesses 
system.cpu4.numCycles;645031;number of cpu cycles simulated 
system.cpu4.numWorkItemsStarted;0;number of work items this cpu started 
system.cpu4.numWorkItemsCompleted;0;number of work items this cpu completed 
system.cpu4.fetch.icacheStallCycles;152801;Number of cycles fetch is stalled on an Icache miss 
system.cpu4.fetch.Insts;905279;Number of instructions fetch has processed 
system.cpu4.fetch.Branches;295394;Number of branches that fetch encountered 
system.cpu4.fetch.predictedBranches;60580;Number of branches that fetch has predicted taken 
system.cpu4.fetch.Cycles;455173;Number of cycles fetch has run and was not squashing or blocked 
system.cpu4.fetch.SquashCycles;20070;Number of cycles fetch has spent squashing 
system.cpu4.fetch.MiscStallCycles;4452;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu4.fetch.PendingTrapStallCycles;20;Number of stall cycles due to pending traps 
system.cpu4.fetch.PendingQuiesceStallCycles;22181;Number of stall cycles due to pending quiesce instructions 
system.cpu4.fetch.CacheLines;110433;Number of cache lines fetched 
system.cpu4.fetch.IcacheSquashes;2745;Number of outstanding Icache misses that were squashed 
system.cpu4.fetch.rateDist::samples;644662;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::mean;1.404269;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::stdev;2.755381;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::underflows;0;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::0;481331;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::1;13928;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::2;20975;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::3;9903;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::4;21688;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::5;7456;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::6;7838;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::7;3712;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::8;77831;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::overflows;0;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::min_value;0;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::max_value;8;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.rateDist::total;644662;Number of instructions fetched each cycle (Total) 
system.cpu4.fetch.branchRate;0.457953;Number of branch fetches per cycle 
system.cpu4.fetch.rate;1.403466;Number of inst fetches per cycle 
system.cpu4.decode.IdleCycles;136296;Number of cycles decode is idle 
system.cpu4.decode.BlockedCycles;375395;Number of cycles decode is blocked 
system.cpu4.decode.RunCycles;111303;Number of cycles decode is running 
system.cpu4.decode.UnblockCycles;11897;Number of cycles decode is unblocking 
system.cpu4.decode.SquashCycles;9770;Number of cycles decode is squashing 
system.cpu4.decode.BranchResolved;9793;Number of times decode resolved a branch 
system.cpu4.decode.BranchMispred;358;Number of times decode detected a branch misprediction 
system.cpu4.decode.DecodedInsts;653934;Number of instructions handled by decode 
system.cpu4.decode.SquashedInsts;1282;Number of squashed instructions handled by decode 
system.cpu4.rename.SquashCycles;9770;Number of cycles rename is squashing 
system.cpu4.rename.IdleCycles;146028;Number of cycles rename is idle 
system.cpu4.rename.BlockCycles;12300;Number of cycles rename is blocking 
system.cpu4.rename.serializeStallCycles;329511;count of cycles rename stalled for serializing inst 
system.cpu4.rename.RunCycles;113573;Number of cycles rename is running 
system.cpu4.rename.UnblockCycles;33478;Number of cycles rename is unblocking 
system.cpu4.rename.RenamedInsts;601437;Number of instructions processed by rename 
system.cpu4.rename.IQFullEvents;1834;Number of times rename has blocked due to IQ full 
system.cpu4.rename.LQFullEvents;70;Number of times rename has blocked due to LQ full 
system.cpu4.rename.SQFullEvents;617;Number of times rename has blocked due to SQ full 
system.cpu4.rename.RenamedOperands;400030;Number of destination operands rename has renamed 
system.cpu4.rename.RenameLookups;694813;Number of register rename lookups that rename has made 
system.cpu4.rename.int_rename_lookups;694019;Number of integer rename lookups 
system.cpu4.rename.fp_rename_lookups;441;Number of floating rename lookups 
system.cpu4.rename.CommittedMaps;338627;Number of HB maps that are committed 
system.cpu4.rename.UndoneMaps;61403;Number of HB maps that are undone due to squashing 
system.cpu4.rename.serializingInsts;35367;count of serializing insts renamed 
system.cpu4.rename.tempSerializingInsts;2026;count of temporary serializing insts renamed 
system.cpu4.rename.skidInsts;128078;count of insts added to the skid buffer 
system.cpu4.memDep0.insertedLoads;125587;Number of loads inserted to the mem dependence unit. 
system.cpu4.memDep0.insertedStores;70740;Number of stores inserted to the mem dependence unit. 
system.cpu4.memDep0.conflictingLoads;28828;Number of conflicting loads. 
system.cpu4.memDep0.conflictingStores;15737;Number of conflicting stores. 
system.cpu4.iq.iqInstsAdded;532041;Number of instructions added to the IQ (excludes non-spec) 
system.cpu4.iq.iqNonSpecInstsAdded;48350;Number of non-speculative instructions added to the IQ 
system.cpu4.iq.iqInstsIssued;515875;Number of instructions issued 
system.cpu4.iq.iqSquashedInstsIssued;2860;Number of squashed instructions issued 
system.cpu4.iq.iqSquashedInstsExamined;109557;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu4.iq.iqSquashedOperandsExamined;49463;Number of squashed operands that are examined and possibly removed from graph 
system.cpu4.iq.iqSquashedNonSpecRemoved;36984;Number of squashed non-spec instructions that were removed 
system.cpu4.iq.issued_per_cycle::samples;644662;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::mean;0.800226;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::stdev;1.399609;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::underflows;0;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::0;410492;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::1;108268;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::2;51357;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::3;30127;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::4;23968;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::5;10168;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::6;5956;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::7;2544;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::8;1782;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::overflows;0;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::min_value;0;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::max_value;8;Number of insts issued each cycle 
system.cpu4.iq.issued_per_cycle::total;644662;Number of insts issued each cycle 
system.cpu4.iq.fu_full::No_OpClass;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::IntAlu;672;attempts to use FU when none available 
system.cpu4.iq.fu_full::IntMult;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::IntDiv;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::FloatAdd;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::FloatCmp;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::FloatCvt;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::FloatMult;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::FloatDiv;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::FloatSqrt;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdAdd;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdAddAcc;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdAlu;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdCmp;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdCvt;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdMisc;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdMult;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdMultAcc;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdShift;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdShiftAcc;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdSqrt;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdFloatAdd;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdFloatAlu;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdFloatCmp;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdFloatCvt;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdFloatDiv;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdFloatMisc;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdFloatMult;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdFloatMultAcc;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::SimdFloatSqrt;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::MemRead;8709;attempts to use FU when none available 
system.cpu4.iq.fu_full::MemWrite;5765;attempts to use FU when none available 
system.cpu4.iq.fu_full::IprAccess;0;attempts to use FU when none available 
system.cpu4.iq.fu_full::InstPrefetch;0;attempts to use FU when none available 
system.cpu4.iq.FU_type_0::No_OpClass;8;Type of FU issued 
system.cpu4.iq.FU_type_0::IntAlu;305438;Type of FU issued 
system.cpu4.iq.FU_type_0::IntMult;1675;Type of FU issued 
system.cpu4.iq.FU_type_0::IntDiv;0;Type of FU issued 
system.cpu4.iq.FU_type_0::FloatAdd;40;Type of FU issued 
system.cpu4.iq.FU_type_0::FloatCmp;0;Type of FU issued 
system.cpu4.iq.FU_type_0::FloatCvt;0;Type of FU issued 
system.cpu4.iq.FU_type_0::FloatMult;0;Type of FU issued 
system.cpu4.iq.FU_type_0::FloatDiv;4;Type of FU issued 
system.cpu4.iq.FU_type_0::FloatSqrt;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdAdd;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdAddAcc;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdAlu;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdCmp;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdCvt;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdMisc;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdMult;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdMultAcc;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdShift;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdShiftAcc;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdSqrt;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdFloatAdd;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdFloatAlu;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdFloatCmp;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdFloatCvt;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdFloatDiv;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdFloatMisc;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdFloatMult;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdFloatMultAcc;0;Type of FU issued 
system.cpu4.iq.FU_type_0::SimdFloatSqrt;0;Type of FU issued 
system.cpu4.iq.FU_type_0::MemRead;122408;Type of FU issued 
system.cpu4.iq.FU_type_0::MemWrite;64444;Type of FU issued 
system.cpu4.iq.FU_type_0::IprAccess;21858;Type of FU issued 
system.cpu4.iq.FU_type_0::InstPrefetch;0;Type of FU issued 
system.cpu4.iq.FU_type_0::total;515875;Type of FU issued 
system.cpu4.iq.rate;0.799768;Inst issue rate 
system.cpu4.iq.fu_busy_cnt;15146;FU busy when requested 
system.cpu4.iq.fu_busy_rate;0.029360;FU busy rate (busy events/executed inst) 
system.cpu4.iq.int_inst_queue_reads;1692699;Number of integer instruction queue reads 
system.cpu4.iq.int_inst_queue_writes;690535;Number of integer instruction queue writes 
system.cpu4.iq.int_inst_queue_wakeup_accesses;501241;Number of integer instruction queue wakeup accesses 
system.cpu4.iq.fp_inst_queue_reads;1719;Number of floating instruction queue reads 
system.cpu4.iq.fp_inst_queue_writes;851;Number of floating instruction queue writes 
system.cpu4.iq.fp_inst_queue_wakeup_accesses;780;Number of floating instruction queue wakeup accesses 
system.cpu4.iq.int_alu_accesses;530091;Number of integer alu accesses 
system.cpu4.iq.fp_alu_accesses;922;Number of floating point alu accesses 
system.cpu4.iew.lsq.thread0.forwLoads;5908;Number of loads that had data forwarded from stores 
system.cpu4.iew.lsq.thread0.invAddrLoads;0;Number of loads ignored due to an invalid address 
system.cpu4.iew.lsq.thread0.squashedLoads;17780;Number of loads squashed 
system.cpu4.iew.lsq.thread0.ignoredResponses;25;Number of memory responses ignored because the instruction is squashed 
system.cpu4.iew.lsq.thread0.memOrderViolation;1444;Number of memory ordering violations 
system.cpu4.iew.lsq.thread0.squashedStores;13824;Number of stores squashed 
system.cpu4.iew.lsq.thread0.invAddrSwpfs;0;Number of software prefetches ignored due to an invalid address 
system.cpu4.iew.lsq.thread0.blockedLoads;0;Number of blocked loads due to partial load-store forwarding 
system.cpu4.iew.lsq.thread0.rescheduledLoads;213;Number of loads that were rescheduled 
system.cpu4.iew.lsq.thread0.cacheBlocked;11;Number of times an access to memory failed due to the cache being blocked 
system.cpu4.iew.iewIdleCycles;0;Number of cycles IEW is idle 
system.cpu4.iew.iewSquashCycles;9770;Number of cycles IEW is squashing 
system.cpu4.iew.iewBlockCycles;11810;Number of cycles IEW is blocking 
system.cpu4.iew.iewUnblockCycles;86;Number of cycles IEW is unblocking 
system.cpu4.iew.iewDispatchedInsts;588267;Number of instructions dispatched to IQ 
system.cpu4.iew.iewDispSquashedInsts;1625;Number of squashed instructions skipped by dispatch 
system.cpu4.iew.iewDispLoadInsts;125587;Number of dispatched load instructions 
system.cpu4.iew.iewDispStoreInsts;70740;Number of dispatched store instructions 
system.cpu4.iew.iewDispNonSpecInsts;44734;Number of dispatched non-speculative instructions 
system.cpu4.iew.iewIQFullEvents;1;Number of times the IQ has become full, causing a stall 
system.cpu4.iew.iewLSQFullEvents;86;Number of times the LSQ has become full, causing a stall 
system.cpu4.iew.memOrderViolationEvents;1444;Number of memory order violations 
system.cpu4.iew.predictedTakenIncorrect;1995;Number of branches that were predicted taken incorrectly 
system.cpu4.iew.predictedNotTakenIncorrect;7026;Number of branches that were predicted not taken incorrectly 
system.cpu4.iew.branchMispredicts;9021;Number of branch mispredicts detected at execute 
system.cpu4.iew.iewExecutedInsts;506119;Number of executed instructions 
system.cpu4.iew.iewExecLoadInsts;118033;Number of load instructions executed 
system.cpu4.iew.iewExecSquashedInsts;9756;Number of squashed instructions skipped in execute 
system.cpu4.iew.exec_swp;0;number of swp insts executed 
system.cpu4.iew.exec_nop;7876;number of nop insts executed 
system.cpu4.iew.exec_refs;180587;number of memory reference insts executed 
system.cpu4.iew.exec_branches;73369;Number of branches executed 
system.cpu4.iew.exec_stores;62554;Number of stores executed 
system.cpu4.iew.exec_rate;0.784643;Inst execution rate 
system.cpu4.iew.wb_sent;504194;cumulative count of insts sent to commit 
system.cpu4.iew.wb_count;502021;cumulative count of insts written-back 
system.cpu4.iew.wb_producers;242823;num instructions producing a value 
system.cpu4.iew.wb_consumers;325239;num instructions consuming a value 
system.cpu4.iew.wb_penalized;0;number of instrctions required to write to 'other' IQ 
system.cpu4.iew.wb_rate;0.778290;insts written-back per cycle 
system.cpu4.iew.wb_fanout;0.746599;average fanout of values written-back 
system.cpu4.iew.wb_penalized_rate;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu4.commit.commitSquashedInsts;115721;The number of squashed insts skipped by commit 
system.cpu4.commit.commitNonSpecStalls;11366;The number of times commit has been forced to stall to communicate backwards 
system.cpu4.commit.branchMispredicts;8644;The number of times a branch was mispredicted 
system.cpu4.commit.committed_per_cycle::samples;621664;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::mean;0.758278;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::stdev;1.631723;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::underflows;0;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::0;429860;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::1;96659;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::2;34414;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::3;20865;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::4;9702;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::5;7915;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::6;4720;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::7;3623;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::8;13906;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::overflows;0;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::min_value;0;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::max_value;8;Number of insts commited each cycle 
system.cpu4.commit.committed_per_cycle::total;621664;Number of insts commited each cycle 
system.cpu4.commit.committedInsts;471394;Number of instructions committed 
system.cpu4.commit.committedOps;471394;Number of ops (including micro ops) committed 
system.cpu4.commit.swp_count;0;Number of s/w prefetches committed 
system.cpu4.commit.refs;164723;Number of memory references committed 
system.cpu4.commit.loads;107807;Number of loads committed 
system.cpu4.commit.membars;2949;Number of memory barriers committed 
system.cpu4.commit.branches;68465;Number of branches committed 
system.cpu4.commit.fp_insts;748;Number of committed floating point instructions. 
system.cpu4.commit.int_insts;447736;Number of committed integer instructions. 
system.cpu4.commit.function_calls;9715;Number of function calls committed. 
system.cpu4.commit.op_class_0::No_OpClass;2658;Class of committed instruction 
system.cpu4.commit.op_class_0::IntAlu;277770;Class of committed instruction 
system.cpu4.commit.op_class_0::IntMult;1390;Class of committed instruction 
system.cpu4.commit.op_class_0::IntDiv;0;Class of committed instruction 
system.cpu4.commit.op_class_0::FloatAdd;40;Class of committed instruction 
system.cpu4.commit.op_class_0::FloatCmp;0;Class of committed instruction 
system.cpu4.commit.op_class_0::FloatCvt;0;Class of committed instruction 
system.cpu4.commit.op_class_0::FloatMult;0;Class of committed instruction 
system.cpu4.commit.op_class_0::FloatDiv;4;Class of committed instruction 
system.cpu4.commit.op_class_0::FloatSqrt;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdAdd;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdAddAcc;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdAlu;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdCmp;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdCvt;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdMisc;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdMult;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdMultAcc;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdShift;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdShiftAcc;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdSqrt;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdFloatAdd;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdFloatAlu;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdFloatCmp;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdFloatCvt;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdFloatDiv;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdFloatMisc;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdFloatMult;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdFloatMultAcc;0;Class of committed instruction 
system.cpu4.commit.op_class_0::SimdFloatSqrt;0;Class of committed instruction 
system.cpu4.commit.op_class_0::MemRead;110756;Class of committed instruction 
system.cpu4.commit.op_class_0::MemWrite;56918;Class of committed instruction 
system.cpu4.commit.op_class_0::IprAccess;21858;Class of committed instruction 
system.cpu4.commit.op_class_0::InstPrefetch;0;Class of committed instruction 
system.cpu4.commit.op_class_0::total;471394;Class of committed instruction 
system.cpu4.commit.bw_lim_events;13906;number cycles where commit BW limit reached 
system.cpu4.commit.bw_limited;0;number of insts not committed due to BW limits 
system.cpu4.rob.rob_reads;1190140;The number of ROB reads 
system.cpu4.rob.rob_writes;1195858;The number of ROB writes 
system.cpu4.timesIdled;1618;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu4.idleCycles;369;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu4.quiesceCycles;47208593;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu4.committedInsts;468744;Number of Instructions Simulated 
system.cpu4.committedOps;468744;Number of Ops (including micro ops) Simulated 
system.cpu4.cpi;1.376084;CPI: Cycles Per Instruction 
system.cpu4.cpi_total;1.376084;CPI: Total CPI of All Threads 
system.cpu4.ipc;0.726700;IPC: Instructions Per Cycle 
system.cpu4.ipc_total;0.726700;IPC: Total IPC of All Threads 
system.cpu4.int_regfile_reads;620238;number of integer regfile reads 
system.cpu4.int_regfile_writes;362617;number of integer regfile writes 
system.cpu4.fp_regfile_reads;402;number of floating regfile reads 
system.cpu4.fp_regfile_writes;398;number of floating regfile writes 
system.cpu4.misc_regfile_reads;309839;number of misc regfile reads 
system.cpu4.misc_regfile_writes;17768;number of misc regfile writes 
system.cpu4.icache.tags.replacements;4149;number of replacements 
system.cpu4.icache.tags.tagsinuse;271.103491;Cycle average of tags in use 
system.cpu4.icache.tags.total_refs;105786;Total number of references to valid blocks. 
system.cpu4.icache.tags.sampled_refs;4574;Sample count of references to valid blocks. 
system.cpu4.icache.tags.avg_refs;23.127678;Average number of references to valid blocks. 
system.cpu4.icache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.cpu4.icache.tags.occ_blocks::cpu4.inst;271.103491;Average occupied blocks per requestor 
system.cpu4.icache.tags.occ_percent::cpu4.inst;0.529499;Average percentage of cache occupancy 
system.cpu4.icache.tags.occ_percent::total;0.529499;Average percentage of cache occupancy 
system.cpu4.icache.tags.occ_task_id_blocks::1024;425;Occupied blocks per task id 
system.cpu4.icache.tags.age_task_id_blocks_1024::2;6;Occupied blocks per task id 
system.cpu4.icache.tags.age_task_id_blocks_1024::4;419;Occupied blocks per task id 
system.cpu4.icache.tags.occ_task_id_percent::1024;0.830078;Percentage of cache occupancy per task id 
system.cpu4.icache.tags.tag_accesses;225441;Number of tag accesses 
system.cpu4.icache.tags.data_accesses;225441;Number of data accesses 
system.cpu4.icache.ReadReq_hits::cpu4.inst;105786;number of ReadReq hits 
system.cpu4.icache.ReadReq_hits::total;105786;number of ReadReq hits 
system.cpu4.icache.demand_hits::cpu4.inst;105786;number of demand (read+write) hits 
system.cpu4.icache.demand_hits::total;105786;number of demand (read+write) hits 
system.cpu4.icache.overall_hits::cpu4.inst;105786;number of overall hits 
system.cpu4.icache.overall_hits::total;105786;number of overall hits 
system.cpu4.icache.ReadReq_misses::cpu4.inst;4647;number of ReadReq misses 
system.cpu4.icache.ReadReq_misses::total;4647;number of ReadReq misses 
system.cpu4.icache.demand_misses::cpu4.inst;4647;number of demand (read+write) misses 
system.cpu4.icache.demand_misses::total;4647;number of demand (read+write) misses 
system.cpu4.icache.overall_misses::cpu4.inst;4647;number of overall misses 
system.cpu4.icache.overall_misses::total;4647;number of overall misses 
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst;456929750;number of ReadReq miss cycles 
system.cpu4.icache.ReadReq_miss_latency::total;456929750;number of ReadReq miss cycles 
system.cpu4.icache.demand_miss_latency::cpu4.inst;456929750;number of demand (read+write) miss cycles 
system.cpu4.icache.demand_miss_latency::total;456929750;number of demand (read+write) miss cycles 
system.cpu4.icache.overall_miss_latency::cpu4.inst;456929750;number of overall miss cycles 
system.cpu4.icache.overall_miss_latency::total;456929750;number of overall miss cycles 
system.cpu4.icache.ReadReq_accesses::cpu4.inst;110433;number of ReadReq accesses(hits+misses) 
system.cpu4.icache.ReadReq_accesses::total;110433;number of ReadReq accesses(hits+misses) 
system.cpu4.icache.demand_accesses::cpu4.inst;110433;number of demand (read+write) accesses 
system.cpu4.icache.demand_accesses::total;110433;number of demand (read+write) accesses 
system.cpu4.icache.overall_accesses::cpu4.inst;110433;number of overall (read+write) accesses 
system.cpu4.icache.overall_accesses::total;110433;number of overall (read+write) accesses 
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst;0.042080;miss rate for ReadReq accesses 
system.cpu4.icache.ReadReq_miss_rate::total;0.042080;miss rate for ReadReq accesses 
system.cpu4.icache.demand_miss_rate::cpu4.inst;0.042080;miss rate for demand accesses 
system.cpu4.icache.demand_miss_rate::total;0.042080;miss rate for demand accesses 
system.cpu4.icache.overall_miss_rate::cpu4.inst;0.042080;miss rate for overall accesses 
system.cpu4.icache.overall_miss_rate::total;0.042080;miss rate for overall accesses 
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst;98327.899720;average ReadReq miss latency 
system.cpu4.icache.ReadReq_avg_miss_latency::total;98327.899720;average ReadReq miss latency 
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst;98327.899720;average overall miss latency 
system.cpu4.icache.demand_avg_miss_latency::total;98327.899720;average overall miss latency 
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst;98327.899720;average overall miss latency 
system.cpu4.icache.overall_avg_miss_latency::total;98327.899720;average overall miss latency 
system.cpu4.icache.blocked_cycles::no_mshrs;0;number of cycles access was blocked 
system.cpu4.icache.blocked_cycles::no_targets;0;number of cycles access was blocked 
system.cpu4.icache.blocked::no_mshrs;0;number of cycles access was blocked 
system.cpu4.icache.blocked::no_targets;0;number of cycles access was blocked 
system.cpu4.icache.avg_blocked_cycles::no_mshrs;nan;average number of cycles each access was blocked 
system.cpu4.icache.avg_blocked_cycles::no_targets;nan;average number of cycles each access was blocked 
system.cpu4.icache.fast_writes;0;number of fast writes performed 
system.cpu4.icache.cache_copies;0;number of cache copies performed 
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst;72;number of ReadReq MSHR hits 
system.cpu4.icache.ReadReq_mshr_hits::total;72;number of ReadReq MSHR hits 
system.cpu4.icache.demand_mshr_hits::cpu4.inst;72;number of demand (read+write) MSHR hits 
system.cpu4.icache.demand_mshr_hits::total;72;number of demand (read+write) MSHR hits 
system.cpu4.icache.overall_mshr_hits::cpu4.inst;72;number of overall MSHR hits 
system.cpu4.icache.overall_mshr_hits::total;72;number of overall MSHR hits 
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst;4575;number of ReadReq MSHR misses 
system.cpu4.icache.ReadReq_mshr_misses::total;4575;number of ReadReq MSHR misses 
system.cpu4.icache.demand_mshr_misses::cpu4.inst;4575;number of demand (read+write) MSHR misses 
system.cpu4.icache.demand_mshr_misses::total;4575;number of demand (read+write) MSHR misses 
system.cpu4.icache.overall_mshr_misses::cpu4.inst;4575;number of overall MSHR misses 
system.cpu4.icache.overall_mshr_misses::total;4575;number of overall MSHR misses 
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst;335698250;number of ReadReq MSHR miss cycles 
system.cpu4.icache.ReadReq_mshr_miss_latency::total;335698250;number of ReadReq MSHR miss cycles 
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst;335698250;number of demand (read+write) MSHR miss cycles 
system.cpu4.icache.demand_mshr_miss_latency::total;335698250;number of demand (read+write) MSHR miss cycles 
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst;335698250;number of overall MSHR miss cycles 
system.cpu4.icache.overall_mshr_miss_latency::total;335698250;number of overall MSHR miss cycles 
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst;0.041428;mshr miss rate for ReadReq accesses 
system.cpu4.icache.ReadReq_mshr_miss_rate::total;0.041428;mshr miss rate for ReadReq accesses 
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst;0.041428;mshr miss rate for demand accesses 
system.cpu4.icache.demand_mshr_miss_rate::total;0.041428;mshr miss rate for demand accesses 
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst;0.041428;mshr miss rate for overall accesses 
system.cpu4.icache.overall_mshr_miss_rate::total;0.041428;mshr miss rate for overall accesses 
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst;73376.666667;average ReadReq mshr miss latency 
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total;73376.666667;average ReadReq mshr miss latency 
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst;73376.666667;average overall mshr miss latency 
system.cpu4.icache.demand_avg_mshr_miss_latency::total;73376.666667;average overall mshr miss latency 
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst;73376.666667;average overall mshr miss latency 
system.cpu4.icache.overall_avg_mshr_miss_latency::total;73376.666667;average overall mshr miss latency 
system.cpu4.icache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu4.dcache.tags.replacements;134;number of replacements 
system.cpu4.dcache.tags.tagsinuse;160.808135;Cycle average of tags in use 
system.cpu4.dcache.tags.total_refs;155899;Total number of references to valid blocks. 
system.cpu4.dcache.tags.sampled_refs;445;Sample count of references to valid blocks. 
system.cpu4.dcache.tags.avg_refs;350.334831;Average number of references to valid blocks. 
system.cpu4.dcache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.cpu4.dcache.tags.occ_blocks::cpu4.data;160.808135;Average occupied blocks per requestor 
system.cpu4.dcache.tags.occ_percent::cpu4.data;0.157039;Average percentage of cache occupancy 
system.cpu4.dcache.tags.occ_percent::total;0.157039;Average percentage of cache occupancy 
system.cpu4.dcache.tags.occ_task_id_blocks::1024;311;Occupied blocks per task id 
system.cpu4.dcache.tags.age_task_id_blocks_1024::3;1;Occupied blocks per task id 
system.cpu4.dcache.tags.age_task_id_blocks_1024::4;310;Occupied blocks per task id 
system.cpu4.dcache.tags.occ_task_id_percent::1024;0.303711;Percentage of cache occupancy per task id 
system.cpu4.dcache.tags.tag_accesses;335462;Number of tag accesses 
system.cpu4.dcache.tags.data_accesses;335462;Number of data accesses 
system.cpu4.dcache.ReadReq_hits::cpu4.data;105011;number of ReadReq hits 
system.cpu4.dcache.ReadReq_hits::total;105011;number of ReadReq hits 
system.cpu4.dcache.WriteReq_hits::cpu4.data;53481;number of WriteReq hits 
system.cpu4.dcache.WriteReq_hits::total;53481;number of WriteReq hits 
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data;2555;number of LoadLockedReq hits 
system.cpu4.dcache.LoadLockedReq_hits::total;2555;number of LoadLockedReq hits 
system.cpu4.dcache.StoreCondReq_hits::cpu4.data;704;number of StoreCondReq hits 
system.cpu4.dcache.StoreCondReq_hits::total;704;number of StoreCondReq hits 
system.cpu4.dcache.demand_hits::cpu4.data;158492;number of demand (read+write) hits 
system.cpu4.dcache.demand_hits::total;158492;number of demand (read+write) hits 
system.cpu4.dcache.overall_hits::cpu4.data;158492;number of overall hits 
system.cpu4.dcache.overall_hits::total;158492;number of overall hits 
system.cpu4.dcache.ReadReq_misses::cpu4.data;2882;number of ReadReq misses 
system.cpu4.dcache.ReadReq_misses::total;2882;number of ReadReq misses 
system.cpu4.dcache.WriteReq_misses::cpu4.data;1129;number of WriteReq misses 
system.cpu4.dcache.WriteReq_misses::total;1129;number of WriteReq misses 
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data;363;number of LoadLockedReq misses 
system.cpu4.dcache.LoadLockedReq_misses::total;363;number of LoadLockedReq misses 
system.cpu4.dcache.StoreCondReq_misses::cpu4.data;685;number of StoreCondReq misses 
system.cpu4.dcache.StoreCondReq_misses::total;685;number of StoreCondReq misses 
system.cpu4.dcache.demand_misses::cpu4.data;4011;number of demand (read+write) misses 
system.cpu4.dcache.demand_misses::total;4011;number of demand (read+write) misses 
system.cpu4.dcache.overall_misses::cpu4.data;4011;number of overall misses 
system.cpu4.dcache.overall_misses::total;4011;number of overall misses 
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data;192070591;number of ReadReq miss cycles 
system.cpu4.dcache.ReadReq_miss_latency::total;192070591;number of ReadReq miss cycles 
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data;68082306;number of WriteReq miss cycles 
system.cpu4.dcache.WriteReq_miss_latency::total;68082306;number of WriteReq miss cycles 
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data;21109247;number of LoadLockedReq miss cycles 
system.cpu4.dcache.LoadLockedReq_miss_latency::total;21109247;number of LoadLockedReq miss cycles 
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data;37408620;number of StoreCondReq miss cycles 
system.cpu4.dcache.StoreCondReq_miss_latency::total;37408620;number of StoreCondReq miss cycles 
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data;1398000;number of StoreCondFailReq miss cycles 
system.cpu4.dcache.StoreCondFailReq_miss_latency::total;1398000;number of StoreCondFailReq miss cycles 
system.cpu4.dcache.demand_miss_latency::cpu4.data;260152897;number of demand (read+write) miss cycles 
system.cpu4.dcache.demand_miss_latency::total;260152897;number of demand (read+write) miss cycles 
system.cpu4.dcache.overall_miss_latency::cpu4.data;260152897;number of overall miss cycles 
system.cpu4.dcache.overall_miss_latency::total;260152897;number of overall miss cycles 
system.cpu4.dcache.ReadReq_accesses::cpu4.data;107893;number of ReadReq accesses(hits+misses) 
system.cpu4.dcache.ReadReq_accesses::total;107893;number of ReadReq accesses(hits+misses) 
system.cpu4.dcache.WriteReq_accesses::cpu4.data;54610;number of WriteReq accesses(hits+misses) 
system.cpu4.dcache.WriteReq_accesses::total;54610;number of WriteReq accesses(hits+misses) 
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data;2918;number of LoadLockedReq accesses(hits+misses) 
system.cpu4.dcache.LoadLockedReq_accesses::total;2918;number of LoadLockedReq accesses(hits+misses) 
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data;1389;number of StoreCondReq accesses(hits+misses) 
system.cpu4.dcache.StoreCondReq_accesses::total;1389;number of StoreCondReq accesses(hits+misses) 
system.cpu4.dcache.demand_accesses::cpu4.data;162503;number of demand (read+write) accesses 
system.cpu4.dcache.demand_accesses::total;162503;number of demand (read+write) accesses 
system.cpu4.dcache.overall_accesses::cpu4.data;162503;number of overall (read+write) accesses 
system.cpu4.dcache.overall_accesses::total;162503;number of overall (read+write) accesses 
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data;0.026712;miss rate for ReadReq accesses 
system.cpu4.dcache.ReadReq_miss_rate::total;0.026712;miss rate for ReadReq accesses 
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data;0.020674;miss rate for WriteReq accesses 
system.cpu4.dcache.WriteReq_miss_rate::total;0.020674;miss rate for WriteReq accesses 
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data;0.124400;miss rate for LoadLockedReq accesses 
system.cpu4.dcache.LoadLockedReq_miss_rate::total;0.124400;miss rate for LoadLockedReq accesses 
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data;0.493161;miss rate for StoreCondReq accesses 
system.cpu4.dcache.StoreCondReq_miss_rate::total;0.493161;miss rate for StoreCondReq accesses 
system.cpu4.dcache.demand_miss_rate::cpu4.data;0.024683;miss rate for demand accesses 
system.cpu4.dcache.demand_miss_rate::total;0.024683;miss rate for demand accesses 
system.cpu4.dcache.overall_miss_rate::cpu4.data;0.024683;miss rate for overall accesses 
system.cpu4.dcache.overall_miss_rate::total;0.024683;miss rate for overall accesses 
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data;66644.896253;average ReadReq miss latency 
system.cpu4.dcache.ReadReq_avg_miss_latency::total;66644.896253;average ReadReq miss latency 
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data;60303.193977;average WriteReq miss latency 
system.cpu4.dcache.WriteReq_avg_miss_latency::total;60303.193977;average WriteReq miss latency 
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data;58152.195592;average LoadLockedReq miss latency 
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total;58152.195592;average LoadLockedReq miss latency 
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data;54611.124088;average StoreCondReq miss latency 
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total;54611.124088;average StoreCondReq miss latency 
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data;inf;average StoreCondFailReq miss latency 
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total;inf;average StoreCondFailReq miss latency 
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data;64859.859636;average overall miss latency 
system.cpu4.dcache.demand_avg_miss_latency::total;64859.859636;average overall miss latency 
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data;64859.859636;average overall miss latency 
system.cpu4.dcache.overall_avg_miss_latency::total;64859.859636;average overall miss latency 
system.cpu4.dcache.blocked_cycles::no_mshrs;28;number of cycles access was blocked 
system.cpu4.dcache.blocked_cycles::no_targets;0;number of cycles access was blocked 
system.cpu4.dcache.blocked::no_mshrs;11;number of cycles access was blocked 
system.cpu4.dcache.blocked::no_targets;0;number of cycles access was blocked 
system.cpu4.dcache.avg_blocked_cycles::no_mshrs;2.545455;average number of cycles each access was blocked 
system.cpu4.dcache.avg_blocked_cycles::no_targets;nan;average number of cycles each access was blocked 
system.cpu4.dcache.fast_writes;0;number of fast writes performed 
system.cpu4.dcache.cache_copies;0;number of cache copies performed 
system.cpu4.dcache.writebacks::writebacks;75;number of writebacks 
system.cpu4.dcache.writebacks::total;75;number of writebacks 
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data;1378;number of ReadReq MSHR hits 
system.cpu4.dcache.ReadReq_mshr_hits::total;1378;number of ReadReq MSHR hits 
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data;168;number of WriteReq MSHR hits 
system.cpu4.dcache.WriteReq_mshr_hits::total;168;number of WriteReq MSHR hits 
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data;115;number of LoadLockedReq MSHR hits 
system.cpu4.dcache.LoadLockedReq_mshr_hits::total;115;number of LoadLockedReq MSHR hits 
system.cpu4.dcache.demand_mshr_hits::cpu4.data;1546;number of demand (read+write) MSHR hits 
system.cpu4.dcache.demand_mshr_hits::total;1546;number of demand (read+write) MSHR hits 
system.cpu4.dcache.overall_mshr_hits::cpu4.data;1546;number of overall MSHR hits 
system.cpu4.dcache.overall_mshr_hits::total;1546;number of overall MSHR hits 
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data;1504;number of ReadReq MSHR misses 
system.cpu4.dcache.ReadReq_mshr_misses::total;1504;number of ReadReq MSHR misses 
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data;961;number of WriteReq MSHR misses 
system.cpu4.dcache.WriteReq_mshr_misses::total;961;number of WriteReq MSHR misses 
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data;248;number of LoadLockedReq MSHR misses 
system.cpu4.dcache.LoadLockedReq_mshr_misses::total;248;number of LoadLockedReq MSHR misses 
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data;673;number of StoreCondReq MSHR misses 
system.cpu4.dcache.StoreCondReq_mshr_misses::total;673;number of StoreCondReq MSHR misses 
system.cpu4.dcache.demand_mshr_misses::cpu4.data;2465;number of demand (read+write) MSHR misses 
system.cpu4.dcache.demand_mshr_misses::total;2465;number of demand (read+write) MSHR misses 
system.cpu4.dcache.overall_mshr_misses::cpu4.data;2465;number of overall MSHR misses 
system.cpu4.dcache.overall_mshr_misses::total;2465;number of overall MSHR misses 
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data;80095053;number of ReadReq MSHR miss cycles 
system.cpu4.dcache.ReadReq_mshr_miss_latency::total;80095053;number of ReadReq MSHR miss cycles 
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data;26671694;number of WriteReq MSHR miss cycles 
system.cpu4.dcache.WriteReq_mshr_miss_latency::total;26671694;number of WriteReq MSHR miss cycles 
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data;10547253;number of LoadLockedReq MSHR miss cycles 
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total;10547253;number of LoadLockedReq MSHR miss cycles 
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data;18989380;number of StoreCondReq MSHR miss cycles 
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total;18989380;number of StoreCondReq MSHR miss cycles 
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data;980000;number of StoreCondFailReq MSHR miss cycles 
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total;980000;number of StoreCondFailReq MSHR miss cycles 
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data;106766747;number of demand (read+write) MSHR miss cycles 
system.cpu4.dcache.demand_mshr_miss_latency::total;106766747;number of demand (read+write) MSHR miss cycles 
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data;106766747;number of overall MSHR miss cycles 
system.cpu4.dcache.overall_mshr_miss_latency::total;106766747;number of overall MSHR miss cycles 
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::cpu4.data;1554000;number of ReadReq MSHR uncacheable cycles 
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total;1554000;number of ReadReq MSHR uncacheable cycles 
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::cpu4.data;120344000;number of WriteReq MSHR uncacheable cycles 
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total;120344000;number of WriteReq MSHR uncacheable cycles 
system.cpu4.dcache.overall_mshr_uncacheable_latency::cpu4.data;121898000;number of overall MSHR uncacheable cycles 
system.cpu4.dcache.overall_mshr_uncacheable_latency::total;121898000;number of overall MSHR uncacheable cycles 
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data;0.013940;mshr miss rate for ReadReq accesses 
system.cpu4.dcache.ReadReq_mshr_miss_rate::total;0.013940;mshr miss rate for ReadReq accesses 
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data;0.017598;mshr miss rate for WriteReq accesses 
system.cpu4.dcache.WriteReq_mshr_miss_rate::total;0.017598;mshr miss rate for WriteReq accesses 
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data;0.084990;mshr miss rate for LoadLockedReq accesses 
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total;0.084990;mshr miss rate for LoadLockedReq accesses 
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data;0.484521;mshr miss rate for StoreCondReq accesses 
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total;0.484521;mshr miss rate for StoreCondReq accesses 
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data;0.015169;mshr miss rate for demand accesses 
system.cpu4.dcache.demand_mshr_miss_rate::total;0.015169;mshr miss rate for demand accesses 
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data;0.015169;mshr miss rate for overall accesses 
system.cpu4.dcache.overall_mshr_miss_rate::total;0.015169;mshr miss rate for overall accesses 
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data;53254.689495;average ReadReq mshr miss latency 
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total;53254.689495;average ReadReq mshr miss latency 
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data;27754.104058;average WriteReq mshr miss latency 
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total;27754.104058;average WriteReq mshr miss latency 
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data;42529.245968;average LoadLockedReq mshr miss latency 
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total;42529.245968;average LoadLockedReq mshr miss latency 
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data;28216.017831;average StoreCondReq mshr miss latency 
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total;28216.017831;average StoreCondReq mshr miss latency 
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data;inf;average StoreCondFailReq mshr miss latency 
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;average StoreCondFailReq mshr miss latency 
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data;43313.081947;average overall mshr miss latency 
system.cpu4.dcache.demand_avg_mshr_miss_latency::total;43313.081947;average overall mshr miss latency 
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data;43313.081947;average overall mshr miss latency 
system.cpu4.dcache.overall_avg_mshr_miss_latency::total;43313.081947;average overall mshr miss latency 
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu4.data;inf;average ReadReq mshr uncacheable latency 
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;average ReadReq mshr uncacheable latency 
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu4.data;inf;average WriteReq mshr uncacheable latency 
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;average WriteReq mshr uncacheable latency 
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::cpu4.data;inf;average overall mshr uncacheable latency 
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total;inf;average overall mshr uncacheable latency 
system.cpu4.dcache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu5.branchPred.lookups;309380;Number of BP lookups 
system.cpu5.branchPred.condPredicted;275689;Number of conditional branches predicted 
system.cpu5.branchPred.condIncorrect;4422;Number of conditional branches incorrect 
system.cpu5.branchPred.BTBLookups;230412;Number of BTB lookups 
system.cpu5.branchPred.BTBHits;64958;Number of BTB hits 
system.cpu5.branchPred.BTBCorrect;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu5.branchPred.BTBHitPct;28.192108;BTB Hit Percentage 
system.cpu5.branchPred.usedRAS;11503;Number of times the RAS was used to get a target. 
system.cpu5.branchPred.RASInCorrect;638;Number of incorrect RAS predictions. 
system.cpu5.dtb.fetch_hits;0;ITB hits 
system.cpu5.dtb.fetch_misses;0;ITB misses 
system.cpu5.dtb.fetch_acv;0;ITB acv 
system.cpu5.dtb.fetch_accesses;0;ITB accesses 
system.cpu5.dtb.read_hits;129656;DTB read hits 
system.cpu5.dtb.read_misses;1040;DTB read misses 
system.cpu5.dtb.read_acv;4;DTB read access violations 
system.cpu5.dtb.read_accesses;1040;DTB read accesses 
system.cpu5.dtb.write_hits;62098;DTB write hits 
system.cpu5.dtb.write_misses;503;DTB write misses 
system.cpu5.dtb.write_acv;0;DTB write access violations 
system.cpu5.dtb.write_accesses;503;DTB write accesses 
system.cpu5.dtb.data_hits;191754;DTB hits 
system.cpu5.dtb.data_misses;1543;DTB misses 
system.cpu5.dtb.data_acv;4;DTB access violations 
system.cpu5.dtb.data_accesses;1543;DTB accesses 
system.cpu5.itb.fetch_hits;30198;ITB hits 
system.cpu5.itb.fetch_misses;6;ITB misses 
system.cpu5.itb.fetch_acv;0;ITB acv 
system.cpu5.itb.fetch_accesses;30204;ITB accesses 
system.cpu5.itb.read_hits;0;DTB read hits 
system.cpu5.itb.read_misses;0;DTB read misses 
system.cpu5.itb.read_acv;0;DTB read access violations 
system.cpu5.itb.read_accesses;0;DTB read accesses 
system.cpu5.itb.write_hits;0;DTB write hits 
system.cpu5.itb.write_misses;0;DTB write misses 
system.cpu5.itb.write_acv;0;DTB write access violations 
system.cpu5.itb.write_accesses;0;DTB write accesses 
system.cpu5.itb.data_hits;0;DTB hits 
system.cpu5.itb.data_misses;0;DTB misses 
system.cpu5.itb.data_acv;0;DTB access violations 
system.cpu5.itb.data_accesses;0;DTB accesses 
system.cpu5.numCycles;660536;number of cpu cycles simulated 
system.cpu5.numWorkItemsStarted;0;number of work items this cpu started 
system.cpu5.numWorkItemsCompleted;0;number of work items this cpu completed 
system.cpu5.fetch.icacheStallCycles;152925;Number of cycles fetch is stalled on an Icache miss 
system.cpu5.fetch.Insts;940566;Number of instructions fetch has processed 
system.cpu5.fetch.Branches;309380;Number of branches that fetch encountered 
system.cpu5.fetch.predictedBranches;76461;Number of branches that fetch has predicted taken 
system.cpu5.fetch.Cycles;469789;Number of cycles fetch has run and was not squashing or blocked 
system.cpu5.fetch.SquashCycles;21318;Number of cycles fetch has spent squashing 
system.cpu5.fetch.MiscStallCycles;4466;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu5.fetch.PendingTrapStallCycles;16;Number of stall cycles due to pending traps 
system.cpu5.fetch.PendingQuiesceStallCycles;22264;Number of stall cycles due to pending quiesce instructions 
system.cpu5.fetch.CacheLines;111363;Number of cache lines fetched 
system.cpu5.fetch.IcacheSquashes;2942;Number of outstanding Icache misses that were squashed 
system.cpu5.fetch.rateDist::samples;660119;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::mean;1.424843;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::stdev;2.728847;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::underflows;0;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::0;481615;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::1;12226;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::2;36599;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::3;10140;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::4;22358;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::5;7554;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::6;7825;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::7;3846;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::8;77956;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::overflows;0;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::min_value;0;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::max_value;8;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.rateDist::total;660119;Number of instructions fetched each cycle (Total) 
system.cpu5.fetch.branchRate;0.468377;Number of branch fetches per cycle 
system.cpu5.fetch.rate;1.423944;Number of inst fetches per cycle 
system.cpu5.decode.IdleCycles;138114;Number of cycles decode is idle 
system.cpu5.decode.BlockedCycles;375894;Number of cycles decode is blocked 
system.cpu5.decode.RunCycles;123662;Number of cycles decode is running 
system.cpu5.decode.UnblockCycles;12040;Number of cycles decode is unblocking 
system.cpu5.decode.SquashCycles;10408;Number of cycles decode is squashing 
system.cpu5.decode.BranchResolved;8921;Number of times decode resolved a branch 
system.cpu5.decode.BranchMispred;392;Number of times decode detected a branch misprediction 
system.cpu5.decode.DecodedInsts;687640;Number of instructions handled by decode 
system.cpu5.decode.SquashedInsts;1173;Number of squashed instructions handled by decode 
system.cpu5.rename.SquashCycles;10408;Number of cycles rename is squashing 
system.cpu5.rename.IdleCycles;148542;Number of cycles rename is idle 
system.cpu5.rename.BlockCycles;13089;Number of cycles rename is blocking 
system.cpu5.rename.serializeStallCycles;329619;count of cycles rename stalled for serializing inst 
system.cpu5.rename.RunCycles;125189;Number of cycles rename is running 
system.cpu5.rename.UnblockCycles;33270;Number of cycles rename is unblocking 
system.cpu5.rename.RenamedInsts;632681;Number of instructions processed by rename 
system.cpu5.rename.IQFullEvents;1462;Number of times rename has blocked due to IQ full 
system.cpu5.rename.LQFullEvents;51;Number of times rename has blocked due to LQ full 
system.cpu5.rename.SQFullEvents;644;Number of times rename has blocked due to SQ full 
system.cpu5.rename.RenamedOperands;417061;Number of destination operands rename has renamed 
system.cpu5.rename.RenameLookups;728820;Number of register rename lookups that rename has made 
system.cpu5.rename.int_rename_lookups;728005;Number of integer rename lookups 
system.cpu5.rename.fp_rename_lookups;463;Number of floating rename lookups 
system.cpu5.rename.CommittedMaps;347468;Number of HB maps that are committed 
system.cpu5.rename.UndoneMaps;69593;Number of HB maps that are undone due to squashing 
system.cpu5.rename.serializingInsts;35424;count of serializing insts renamed 
system.cpu5.rename.tempSerializingInsts;2195;count of temporary serializing insts renamed 
system.cpu5.rename.skidInsts;126553;count of insts added to the skid buffer 
system.cpu5.memDep0.insertedLoads;139286;Number of loads inserted to the mem dependence unit. 
system.cpu5.memDep0.insertedStores;71363;Number of stores inserted to the mem dependence unit. 
system.cpu5.memDep0.conflictingLoads;28825;Number of conflicting loads. 
system.cpu5.memDep0.conflictingStores;16313;Number of conflicting stores. 
system.cpu5.iq.iqInstsAdded;559999;Number of instructions added to the IQ (excludes non-spec) 
system.cpu5.iq.iqNonSpecInstsAdded;48439;Number of non-speculative instructions added to the IQ 
system.cpu5.iq.iqInstsIssued;541769;Number of instructions issued 
system.cpu5.iq.iqSquashedInstsIssued;2852;Number of squashed instructions issued 
system.cpu5.iq.iqSquashedInstsExamined;119117;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu5.iq.iqSquashedOperandsExamined;53286;Number of squashed operands that are examined and possibly removed from graph 
system.cpu5.iq.iqSquashedNonSpecRemoved;36957;Number of squashed non-spec instructions that were removed 
system.cpu5.iq.issued_per_cycle::samples;660119;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::mean;0.820714;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::stdev;1.406304;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::underflows;0;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::0;413746;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::1;112421;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::2;56621;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::3;31486;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::4;24611;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::5;10521;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::6;6005;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::7;3095;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::8;1613;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::overflows;0;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::min_value;0;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::max_value;8;Number of insts issued each cycle 
system.cpu5.iq.issued_per_cycle::total;660119;Number of insts issued each cycle 
system.cpu5.iq.fu_full::No_OpClass;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::IntAlu;885;attempts to use FU when none available 
system.cpu5.iq.fu_full::IntMult;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::IntDiv;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::FloatAdd;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::FloatCmp;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::FloatCvt;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::FloatMult;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::FloatDiv;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::FloatSqrt;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdAdd;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdAddAcc;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdAlu;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdCmp;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdCvt;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdMisc;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdMult;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdMultAcc;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdShift;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdShiftAcc;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdSqrt;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdFloatAdd;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdFloatAlu;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdFloatCmp;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdFloatCvt;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdFloatDiv;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdFloatMisc;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdFloatMult;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdFloatMultAcc;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::SimdFloatSqrt;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::MemRead;8626;attempts to use FU when none available 
system.cpu5.iq.fu_full::MemWrite;5796;attempts to use FU when none available 
system.cpu5.iq.fu_full::IprAccess;0;attempts to use FU when none available 
system.cpu5.iq.fu_full::InstPrefetch;0;attempts to use FU when none available 
system.cpu5.iq.FU_type_0::No_OpClass;8;Type of FU issued 
system.cpu5.iq.FU_type_0::IntAlu;317594;Type of FU issued 
system.cpu5.iq.FU_type_0::IntMult;1667;Type of FU issued 
system.cpu5.iq.FU_type_0::IntDiv;0;Type of FU issued 
system.cpu5.iq.FU_type_0::FloatAdd;40;Type of FU issued 
system.cpu5.iq.FU_type_0::FloatCmp;0;Type of FU issued 
system.cpu5.iq.FU_type_0::FloatCvt;0;Type of FU issued 
system.cpu5.iq.FU_type_0::FloatMult;0;Type of FU issued 
system.cpu5.iq.FU_type_0::FloatDiv;4;Type of FU issued 
system.cpu5.iq.FU_type_0::FloatSqrt;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdAdd;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdAddAcc;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdAlu;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdCmp;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdCvt;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdMisc;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdMult;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdMultAcc;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdShift;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdShiftAcc;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdSqrt;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdFloatAdd;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdFloatAlu;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdFloatCmp;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdFloatCvt;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdFloatDiv;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdFloatMisc;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdFloatMult;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdFloatMultAcc;0;Type of FU issued 
system.cpu5.iq.FU_type_0::SimdFloatSqrt;0;Type of FU issued 
system.cpu5.iq.FU_type_0::MemRead;135643;Type of FU issued 
system.cpu5.iq.FU_type_0::MemWrite;64984;Type of FU issued 
system.cpu5.iq.FU_type_0::IprAccess;21829;Type of FU issued 
system.cpu5.iq.FU_type_0::InstPrefetch;0;Type of FU issued 
system.cpu5.iq.FU_type_0::total;541769;Type of FU issued 
system.cpu5.iq.rate;0.820196;Inst issue rate 
system.cpu5.iq.fu_busy_cnt;15307;FU busy when requested 
system.cpu5.iq.fu_busy_rate;0.028254;FU busy rate (busy events/executed inst) 
system.cpu5.iq.int_inst_queue_reads;1760071;Number of integer instruction queue reads 
system.cpu5.iq.int_inst_queue_writes;727916;Number of integer instruction queue writes 
system.cpu5.iq.int_inst_queue_wakeup_accesses;525219;Number of integer instruction queue wakeup accesses 
system.cpu5.iq.fp_inst_queue_reads;1745;Number of floating instruction queue reads 
system.cpu5.iq.fp_inst_queue_writes;880;Number of floating instruction queue writes 
system.cpu5.iq.fp_inst_queue_wakeup_accesses;793;Number of floating instruction queue wakeup accesses 
system.cpu5.iq.int_alu_accesses;556133;Number of integer alu accesses 
system.cpu5.iq.fp_alu_accesses;935;Number of floating point alu accesses 
system.cpu5.iew.lsq.thread0.forwLoads;6396;Number of loads that had data forwarded from stores 
system.cpu5.iew.lsq.thread0.invAddrLoads;0;Number of loads ignored due to an invalid address 
system.cpu5.iew.lsq.thread0.squashedLoads;21601;Number of loads squashed 
system.cpu5.iew.lsq.thread0.ignoredResponses;34;Number of memory responses ignored because the instruction is squashed 
system.cpu5.iew.lsq.thread0.memOrderViolation;1261;Number of memory ordering violations 
system.cpu5.iew.lsq.thread0.squashedStores;14430;Number of stores squashed 
system.cpu5.iew.lsq.thread0.invAddrSwpfs;0;Number of software prefetches ignored due to an invalid address 
system.cpu5.iew.lsq.thread0.blockedLoads;0;Number of blocked loads due to partial load-store forwarding 
system.cpu5.iew.lsq.thread0.rescheduledLoads;215;Number of loads that were rescheduled 
system.cpu5.iew.lsq.thread0.cacheBlocked;14;Number of times an access to memory failed due to the cache being blocked 
system.cpu5.iew.iewIdleCycles;0;Number of cycles IEW is idle 
system.cpu5.iew.iewSquashCycles;10408;Number of cycles IEW is squashing 
system.cpu5.iew.iewBlockCycles;12725;Number of cycles IEW is blocking 
system.cpu5.iew.iewUnblockCycles;80;Number of cycles IEW is unblocking 
system.cpu5.iew.iewDispatchedInsts;616288;Number of instructions dispatched to IQ 
system.cpu5.iew.iewDispSquashedInsts;3045;Number of squashed instructions skipped by dispatch 
system.cpu5.iew.iewDispLoadInsts;139286;Number of dispatched load instructions 
system.cpu5.iew.iewDispStoreInsts;71363;Number of dispatched store instructions 
system.cpu5.iew.iewDispNonSpecInsts;44802;Number of dispatched non-speculative instructions 
system.cpu5.iew.iewIQFullEvents;5;Number of times the IQ has become full, causing a stall 
system.cpu5.iew.iewLSQFullEvents;78;Number of times the LSQ has become full, causing a stall 
system.cpu5.iew.memOrderViolationEvents;1261;Number of memory order violations 
system.cpu5.iew.predictedTakenIncorrect;2871;Number of branches that were predicted taken incorrectly 
system.cpu5.iew.predictedNotTakenIncorrect;7108;Number of branches that were predicted not taken incorrectly 
system.cpu5.iew.branchMispredicts;9979;Number of branch mispredicts detected at execute 
system.cpu5.iew.iewExecutedInsts;530926;Number of executed instructions 
system.cpu5.iew.iewExecLoadInsts;130764;Number of load instructions executed 
system.cpu5.iew.iewExecSquashedInsts;10843;Number of squashed instructions skipped in execute 
system.cpu5.iew.exec_swp;0;number of swp insts executed 
system.cpu5.iew.exec_nop;7850;number of nop insts executed 
system.cpu5.iew.exec_refs;193741;number of memory reference insts executed 
system.cpu5.iew.exec_branches;84802;Number of branches executed 
system.cpu5.iew.exec_stores;62977;Number of stores executed 
system.cpu5.iew.exec_rate;0.803781;Inst execution rate 
system.cpu5.iew.wb_sent;528274;cumulative count of insts sent to commit 
system.cpu5.iew.wb_count;526012;cumulative count of insts written-back 
system.cpu5.iew.wb_producers;255859;num instructions producing a value 
system.cpu5.iew.wb_consumers;338124;num instructions consuming a value 
system.cpu5.iew.wb_penalized;0;number of instrctions required to write to 'other' IQ 
system.cpu5.iew.wb_rate;0.796341;insts written-back per cycle 
system.cpu5.iew.wb_fanout;0.756702;average fanout of values written-back 
system.cpu5.iew.wb_penalized_rate;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu5.commit.commitSquashedInsts;125835;The number of squashed insts skipped by commit 
system.cpu5.commit.commitNonSpecStalls;11482;The number of times commit has been forced to stall to communicate backwards 
system.cpu5.commit.branchMispredicts;9379;The number of times a branch was mispredicted 
system.cpu5.commit.committed_per_cycle::samples;635560;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::mean;0.769888;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::stdev;1.639437;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::underflows;0;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::0;436254;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::1;98777;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::2;38761;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::3;20954;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::4;9924;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::5;7880;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::6;4757;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::7;3513;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::8;14740;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::overflows;0;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::min_value;0;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::max_value;8;Number of insts commited each cycle 
system.cpu5.commit.committed_per_cycle::total;635560;Number of insts commited each cycle 
system.cpu5.commit.committedInsts;489310;Number of instructions committed 
system.cpu5.commit.committedOps;489310;Number of ops (including micro ops) committed 
system.cpu5.commit.swp_count;0;Number of s/w prefetches committed 
system.cpu5.commit.refs;174618;Number of memory references committed 
system.cpu5.commit.loads;117685;Number of loads committed 
system.cpu5.commit.membars;2949;Number of memory barriers committed 
system.cpu5.commit.branches;77645;Number of branches committed 
system.cpu5.commit.fp_insts;748;Number of committed floating point instructions. 
system.cpu5.commit.int_insts;466652;Number of committed integer instructions. 
system.cpu5.commit.function_calls;9698;Number of function calls committed. 
system.cpu5.commit.op_class_0::No_OpClass;2640;Class of committed instruction 
system.cpu5.commit.op_class_0::IntAlu;285839;Class of committed instruction 
system.cpu5.commit.op_class_0::IntMult;1387;Class of committed instruction 
system.cpu5.commit.op_class_0::IntDiv;0;Class of committed instruction 
system.cpu5.commit.op_class_0::FloatAdd;40;Class of committed instruction 
system.cpu5.commit.op_class_0::FloatCmp;0;Class of committed instruction 
system.cpu5.commit.op_class_0::FloatCvt;0;Class of committed instruction 
system.cpu5.commit.op_class_0::FloatMult;0;Class of committed instruction 
system.cpu5.commit.op_class_0::FloatDiv;4;Class of committed instruction 
system.cpu5.commit.op_class_0::FloatSqrt;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdAdd;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdAddAcc;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdAlu;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdCmp;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdCvt;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdMisc;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdMult;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdMultAcc;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdShift;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdShiftAcc;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdSqrt;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdFloatAdd;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdFloatAlu;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdFloatCmp;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdFloatCvt;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdFloatDiv;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdFloatMisc;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdFloatMult;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdFloatMultAcc;0;Class of committed instruction 
system.cpu5.commit.op_class_0::SimdFloatSqrt;0;Class of committed instruction 
system.cpu5.commit.op_class_0::MemRead;120634;Class of committed instruction 
system.cpu5.commit.op_class_0::MemWrite;56937;Class of committed instruction 
system.cpu5.commit.op_class_0::IprAccess;21829;Class of committed instruction 
system.cpu5.commit.op_class_0::InstPrefetch;0;Class of committed instruction 
system.cpu5.commit.op_class_0::total;489310;Class of committed instruction 
system.cpu5.commit.bw_lim_events;14740;number cycles where commit BW limit reached 
system.cpu5.commit.bw_limited;0;number of insts not committed due to BW limits 
system.cpu5.rob.rob_reads;1231246;The number of ROB reads 
system.cpu5.rob.rob_writes;1253416;The number of ROB writes 
system.cpu5.timesIdled;1539;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu5.idleCycles;417;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu5.quiesceCycles;47193302;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu5.committedInsts;486678;Number of Instructions Simulated 
system.cpu5.committedOps;486678;Number of Ops (including micro ops) Simulated 
system.cpu5.cpi;1.357234;CPI: Cycles Per Instruction 
system.cpu5.cpi_total;1.357234;CPI: Total CPI of All Threads 
system.cpu5.ipc;0.736793;IPC: Instructions Per Cycle 
system.cpu5.ipc_total;0.736793;IPC: Total IPC of All Threads 
system.cpu5.int_regfile_reads;646823;number of integer regfile reads 
system.cpu5.int_regfile_writes;375089;number of integer regfile writes 
system.cpu5.fp_regfile_reads;420;number of floating regfile reads 
system.cpu5.fp_regfile_writes;393;number of floating regfile writes 
system.cpu5.misc_regfile_reads;310012;number of misc regfile reads 
system.cpu5.misc_regfile_writes;16080;number of misc regfile writes 
system.cpu5.icache.tags.replacements;4288;number of replacements 
system.cpu5.icache.tags.tagsinuse;271.622697;Cycle average of tags in use 
system.cpu5.icache.tags.total_refs;106526;Total number of references to valid blocks. 
system.cpu5.icache.tags.sampled_refs;4716;Sample count of references to valid blocks. 
system.cpu5.icache.tags.avg_refs;22.588210;Average number of references to valid blocks. 
system.cpu5.icache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.cpu5.icache.tags.occ_blocks::cpu5.inst;271.622697;Average occupied blocks per requestor 
system.cpu5.icache.tags.occ_percent::cpu5.inst;0.530513;Average percentage of cache occupancy 
system.cpu5.icache.tags.occ_percent::total;0.530513;Average percentage of cache occupancy 
system.cpu5.icache.tags.occ_task_id_blocks::1024;428;Occupied blocks per task id 
system.cpu5.icache.tags.age_task_id_blocks_1024::2;8;Occupied blocks per task id 
system.cpu5.icache.tags.age_task_id_blocks_1024::4;420;Occupied blocks per task id 
system.cpu5.icache.tags.occ_task_id_percent::1024;0.835938;Percentage of cache occupancy per task id 
system.cpu5.icache.tags.tag_accesses;227444;Number of tag accesses 
system.cpu5.icache.tags.data_accesses;227444;Number of data accesses 
system.cpu5.icache.ReadReq_hits::cpu5.inst;106526;number of ReadReq hits 
system.cpu5.icache.ReadReq_hits::total;106526;number of ReadReq hits 
system.cpu5.icache.demand_hits::cpu5.inst;106526;number of demand (read+write) hits 
system.cpu5.icache.demand_hits::total;106526;number of demand (read+write) hits 
system.cpu5.icache.overall_hits::cpu5.inst;106526;number of overall hits 
system.cpu5.icache.overall_hits::total;106526;number of overall hits 
system.cpu5.icache.ReadReq_misses::cpu5.inst;4837;number of ReadReq misses 
system.cpu5.icache.ReadReq_misses::total;4837;number of ReadReq misses 
system.cpu5.icache.demand_misses::cpu5.inst;4837;number of demand (read+write) misses 
system.cpu5.icache.demand_misses::total;4837;number of demand (read+write) misses 
system.cpu5.icache.overall_misses::cpu5.inst;4837;number of overall misses 
system.cpu5.icache.overall_misses::total;4837;number of overall misses 
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst;457640997;number of ReadReq miss cycles 
system.cpu5.icache.ReadReq_miss_latency::total;457640997;number of ReadReq miss cycles 
system.cpu5.icache.demand_miss_latency::cpu5.inst;457640997;number of demand (read+write) miss cycles 
system.cpu5.icache.demand_miss_latency::total;457640997;number of demand (read+write) miss cycles 
system.cpu5.icache.overall_miss_latency::cpu5.inst;457640997;number of overall miss cycles 
system.cpu5.icache.overall_miss_latency::total;457640997;number of overall miss cycles 
system.cpu5.icache.ReadReq_accesses::cpu5.inst;111363;number of ReadReq accesses(hits+misses) 
system.cpu5.icache.ReadReq_accesses::total;111363;number of ReadReq accesses(hits+misses) 
system.cpu5.icache.demand_accesses::cpu5.inst;111363;number of demand (read+write) accesses 
system.cpu5.icache.demand_accesses::total;111363;number of demand (read+write) accesses 
system.cpu5.icache.overall_accesses::cpu5.inst;111363;number of overall (read+write) accesses 
system.cpu5.icache.overall_accesses::total;111363;number of overall (read+write) accesses 
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst;0.043435;miss rate for ReadReq accesses 
system.cpu5.icache.ReadReq_miss_rate::total;0.043435;miss rate for ReadReq accesses 
system.cpu5.icache.demand_miss_rate::cpu5.inst;0.043435;miss rate for demand accesses 
system.cpu5.icache.demand_miss_rate::total;0.043435;miss rate for demand accesses 
system.cpu5.icache.overall_miss_rate::cpu5.inst;0.043435;miss rate for overall accesses 
system.cpu5.icache.overall_miss_rate::total;0.043435;miss rate for overall accesses 
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst;94612.569154;average ReadReq miss latency 
system.cpu5.icache.ReadReq_avg_miss_latency::total;94612.569154;average ReadReq miss latency 
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst;94612.569154;average overall miss latency 
system.cpu5.icache.demand_avg_miss_latency::total;94612.569154;average overall miss latency 
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst;94612.569154;average overall miss latency 
system.cpu5.icache.overall_avg_miss_latency::total;94612.569154;average overall miss latency 
system.cpu5.icache.blocked_cycles::no_mshrs;0;number of cycles access was blocked 
system.cpu5.icache.blocked_cycles::no_targets;0;number of cycles access was blocked 
system.cpu5.icache.blocked::no_mshrs;0;number of cycles access was blocked 
system.cpu5.icache.blocked::no_targets;0;number of cycles access was blocked 
system.cpu5.icache.avg_blocked_cycles::no_mshrs;nan;average number of cycles each access was blocked 
system.cpu5.icache.avg_blocked_cycles::no_targets;nan;average number of cycles each access was blocked 
system.cpu5.icache.fast_writes;0;number of fast writes performed 
system.cpu5.icache.cache_copies;0;number of cache copies performed 
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst;119;number of ReadReq MSHR hits 
system.cpu5.icache.ReadReq_mshr_hits::total;119;number of ReadReq MSHR hits 
system.cpu5.icache.demand_mshr_hits::cpu5.inst;119;number of demand (read+write) MSHR hits 
system.cpu5.icache.demand_mshr_hits::total;119;number of demand (read+write) MSHR hits 
system.cpu5.icache.overall_mshr_hits::cpu5.inst;119;number of overall MSHR hits 
system.cpu5.icache.overall_mshr_hits::total;119;number of overall MSHR hits 
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst;4718;number of ReadReq MSHR misses 
system.cpu5.icache.ReadReq_mshr_misses::total;4718;number of ReadReq MSHR misses 
system.cpu5.icache.demand_mshr_misses::cpu5.inst;4718;number of demand (read+write) MSHR misses 
system.cpu5.icache.demand_mshr_misses::total;4718;number of demand (read+write) MSHR misses 
system.cpu5.icache.overall_mshr_misses::cpu5.inst;4718;number of overall MSHR misses 
system.cpu5.icache.overall_mshr_misses::total;4718;number of overall MSHR misses 
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst;332487753;number of ReadReq MSHR miss cycles 
system.cpu5.icache.ReadReq_mshr_miss_latency::total;332487753;number of ReadReq MSHR miss cycles 
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst;332487753;number of demand (read+write) MSHR miss cycles 
system.cpu5.icache.demand_mshr_miss_latency::total;332487753;number of demand (read+write) MSHR miss cycles 
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst;332487753;number of overall MSHR miss cycles 
system.cpu5.icache.overall_mshr_miss_latency::total;332487753;number of overall MSHR miss cycles 
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst;0.042366;mshr miss rate for ReadReq accesses 
system.cpu5.icache.ReadReq_mshr_miss_rate::total;0.042366;mshr miss rate for ReadReq accesses 
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst;0.042366;mshr miss rate for demand accesses 
system.cpu5.icache.demand_mshr_miss_rate::total;0.042366;mshr miss rate for demand accesses 
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst;0.042366;mshr miss rate for overall accesses 
system.cpu5.icache.overall_mshr_miss_rate::total;0.042366;mshr miss rate for overall accesses 
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst;70472.181645;average ReadReq mshr miss latency 
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total;70472.181645;average ReadReq mshr miss latency 
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst;70472.181645;average overall mshr miss latency 
system.cpu5.icache.demand_avg_mshr_miss_latency::total;70472.181645;average overall mshr miss latency 
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst;70472.181645;average overall mshr miss latency 
system.cpu5.icache.overall_avg_mshr_miss_latency::total;70472.181645;average overall mshr miss latency 
system.cpu5.icache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu5.dcache.tags.replacements;146;number of replacements 
system.cpu5.dcache.tags.tagsinuse;160.444715;Cycle average of tags in use 
system.cpu5.dcache.tags.total_refs;155290;Total number of references to valid blocks. 
system.cpu5.dcache.tags.sampled_refs;460;Sample count of references to valid blocks. 
system.cpu5.dcache.tags.avg_refs;337.586957;Average number of references to valid blocks. 
system.cpu5.dcache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.cpu5.dcache.tags.occ_blocks::cpu5.data;160.444715;Average occupied blocks per requestor 
system.cpu5.dcache.tags.occ_percent::cpu5.data;0.156684;Average percentage of cache occupancy 
system.cpu5.dcache.tags.occ_percent::total;0.156684;Average percentage of cache occupancy 
system.cpu5.dcache.tags.occ_task_id_blocks::1024;314;Occupied blocks per task id 
system.cpu5.dcache.tags.age_task_id_blocks_1024::3;1;Occupied blocks per task id 
system.cpu5.dcache.tags.age_task_id_blocks_1024::4;313;Occupied blocks per task id 
system.cpu5.dcache.tags.occ_task_id_percent::1024;0.306641;Percentage of cache occupancy per task id 
system.cpu5.dcache.tags.tag_accesses;360529;Number of tag accesses 
system.cpu5.dcache.tags.data_accesses;360529;Number of data accesses 
system.cpu5.dcache.ReadReq_hits::cpu5.data;115554;number of ReadReq hits 
system.cpu5.dcache.ReadReq_hits::total;115554;number of ReadReq hits 
system.cpu5.dcache.WriteReq_hits::cpu5.data;53426;number of WriteReq hits 
system.cpu5.dcache.WriteReq_hits::total;53426;number of WriteReq hits 
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data;1634;number of LoadLockedReq hits 
system.cpu5.dcache.LoadLockedReq_hits::total;1634;number of LoadLockedReq hits 
system.cpu5.dcache.StoreCondReq_hits::cpu5.data;705;number of StoreCondReq hits 
system.cpu5.dcache.StoreCondReq_hits::total;705;number of StoreCondReq hits 
system.cpu5.dcache.demand_hits::cpu5.data;168980;number of demand (read+write) hits 
system.cpu5.dcache.demand_hits::total;168980;number of demand (read+write) hits 
system.cpu5.dcache.overall_hits::cpu5.data;168980;number of overall hits 
system.cpu5.dcache.overall_hits::total;168980;number of overall hits 
system.cpu5.dcache.ReadReq_misses::cpu5.data;5550;number of ReadReq misses 
system.cpu5.dcache.ReadReq_misses::total;5550;number of ReadReq misses 
system.cpu5.dcache.WriteReq_misses::cpu5.data;1088;number of WriteReq misses 
system.cpu5.dcache.WriteReq_misses::total;1088;number of WriteReq misses 
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data;351;number of LoadLockedReq misses 
system.cpu5.dcache.LoadLockedReq_misses::total;351;number of LoadLockedReq misses 
system.cpu5.dcache.StoreCondReq_misses::cpu5.data;738;number of StoreCondReq misses 
system.cpu5.dcache.StoreCondReq_misses::total;738;number of StoreCondReq misses 
system.cpu5.dcache.demand_misses::cpu5.data;6638;number of demand (read+write) misses 
system.cpu5.dcache.demand_misses::total;6638;number of demand (read+write) misses 
system.cpu5.dcache.overall_misses::cpu5.data;6638;number of overall misses 
system.cpu5.dcache.overall_misses::total;6638;number of overall misses 
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data;329005211;number of ReadReq miss cycles 
system.cpu5.dcache.ReadReq_miss_latency::total;329005211;number of ReadReq miss cycles 
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data;65589311;number of WriteReq miss cycles 
system.cpu5.dcache.WriteReq_miss_latency::total;65589311;number of WriteReq miss cycles 
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data;20386239;number of LoadLockedReq miss cycles 
system.cpu5.dcache.LoadLockedReq_miss_latency::total;20386239;number of LoadLockedReq miss cycles 
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data;38069669;number of StoreCondReq miss cycles 
system.cpu5.dcache.StoreCondReq_miss_latency::total;38069669;number of StoreCondReq miss cycles 
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data;4884000;number of StoreCondFailReq miss cycles 
system.cpu5.dcache.StoreCondFailReq_miss_latency::total;4884000;number of StoreCondFailReq miss cycles 
system.cpu5.dcache.demand_miss_latency::cpu5.data;394594522;number of demand (read+write) miss cycles 
system.cpu5.dcache.demand_miss_latency::total;394594522;number of demand (read+write) miss cycles 
system.cpu5.dcache.overall_miss_latency::cpu5.data;394594522;number of overall miss cycles 
system.cpu5.dcache.overall_miss_latency::total;394594522;number of overall miss cycles 
system.cpu5.dcache.ReadReq_accesses::cpu5.data;121104;number of ReadReq accesses(hits+misses) 
system.cpu5.dcache.ReadReq_accesses::total;121104;number of ReadReq accesses(hits+misses) 
system.cpu5.dcache.WriteReq_accesses::cpu5.data;54514;number of WriteReq accesses(hits+misses) 
system.cpu5.dcache.WriteReq_accesses::total;54514;number of WriteReq accesses(hits+misses) 
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data;1985;number of LoadLockedReq accesses(hits+misses) 
system.cpu5.dcache.LoadLockedReq_accesses::total;1985;number of LoadLockedReq accesses(hits+misses) 
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data;1443;number of StoreCondReq accesses(hits+misses) 
system.cpu5.dcache.StoreCondReq_accesses::total;1443;number of StoreCondReq accesses(hits+misses) 
system.cpu5.dcache.demand_accesses::cpu5.data;175618;number of demand (read+write) accesses 
system.cpu5.dcache.demand_accesses::total;175618;number of demand (read+write) accesses 
system.cpu5.dcache.overall_accesses::cpu5.data;175618;number of overall (read+write) accesses 
system.cpu5.dcache.overall_accesses::total;175618;number of overall (read+write) accesses 
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data;0.045828;miss rate for ReadReq accesses 
system.cpu5.dcache.ReadReq_miss_rate::total;0.045828;miss rate for ReadReq accesses 
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data;0.019958;miss rate for WriteReq accesses 
system.cpu5.dcache.WriteReq_miss_rate::total;0.019958;miss rate for WriteReq accesses 
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data;0.176826;miss rate for LoadLockedReq accesses 
system.cpu5.dcache.LoadLockedReq_miss_rate::total;0.176826;miss rate for LoadLockedReq accesses 
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data;0.511435;miss rate for StoreCondReq accesses 
system.cpu5.dcache.StoreCondReq_miss_rate::total;0.511435;miss rate for StoreCondReq accesses 
system.cpu5.dcache.demand_miss_rate::cpu5.data;0.037798;miss rate for demand accesses 
system.cpu5.dcache.demand_miss_rate::total;0.037798;miss rate for demand accesses 
system.cpu5.dcache.overall_miss_rate::cpu5.data;0.037798;miss rate for overall accesses 
system.cpu5.dcache.overall_miss_rate::total;0.037798;miss rate for overall accesses 
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data;59280.218198;average ReadReq miss latency 
system.cpu5.dcache.ReadReq_avg_miss_latency::total;59280.218198;average ReadReq miss latency 
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data;60284.293199;average WriteReq miss latency 
system.cpu5.dcache.WriteReq_avg_miss_latency::total;60284.293199;average WriteReq miss latency 
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data;58080.452991;average LoadLockedReq miss latency 
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total;58080.452991;average LoadLockedReq miss latency 
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data;51584.917344;average StoreCondReq miss latency 
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total;51584.917344;average StoreCondReq miss latency 
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data;inf;average StoreCondFailReq miss latency 
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total;inf;average StoreCondFailReq miss latency 
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data;59444.790901;average overall miss latency 
system.cpu5.dcache.demand_avg_miss_latency::total;59444.790901;average overall miss latency 
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data;59444.790901;average overall miss latency 
system.cpu5.dcache.overall_avg_miss_latency::total;59444.790901;average overall miss latency 
system.cpu5.dcache.blocked_cycles::no_mshrs;30;number of cycles access was blocked 
system.cpu5.dcache.blocked_cycles::no_targets;0;number of cycles access was blocked 
system.cpu5.dcache.blocked::no_mshrs;11;number of cycles access was blocked 
system.cpu5.dcache.blocked::no_targets;0;number of cycles access was blocked 
system.cpu5.dcache.avg_blocked_cycles::no_mshrs;2.727273;average number of cycles each access was blocked 
system.cpu5.dcache.avg_blocked_cycles::no_targets;nan;average number of cycles each access was blocked 
system.cpu5.dcache.fast_writes;0;number of fast writes performed 
system.cpu5.dcache.cache_copies;0;number of cache copies performed 
system.cpu5.dcache.writebacks::writebacks;71;number of writebacks 
system.cpu5.dcache.writebacks::total;71;number of writebacks 
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data;3493;number of ReadReq MSHR hits 
system.cpu5.dcache.ReadReq_mshr_hits::total;3493;number of ReadReq MSHR hits 
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data;127;number of WriteReq MSHR hits 
system.cpu5.dcache.WriteReq_mshr_hits::total;127;number of WriteReq MSHR hits 
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data;106;number of LoadLockedReq MSHR hits 
system.cpu5.dcache.LoadLockedReq_mshr_hits::total;106;number of LoadLockedReq MSHR hits 
system.cpu5.dcache.demand_mshr_hits::cpu5.data;3620;number of demand (read+write) MSHR hits 
system.cpu5.dcache.demand_mshr_hits::total;3620;number of demand (read+write) MSHR hits 
system.cpu5.dcache.overall_mshr_hits::cpu5.data;3620;number of overall MSHR hits 
system.cpu5.dcache.overall_mshr_hits::total;3620;number of overall MSHR hits 
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data;2057;number of ReadReq MSHR misses 
system.cpu5.dcache.ReadReq_mshr_misses::total;2057;number of ReadReq MSHR misses 
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data;961;number of WriteReq MSHR misses 
system.cpu5.dcache.WriteReq_mshr_misses::total;961;number of WriteReq MSHR misses 
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data;245;number of LoadLockedReq MSHR misses 
system.cpu5.dcache.LoadLockedReq_mshr_misses::total;245;number of LoadLockedReq MSHR misses 
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data;724;number of StoreCondReq MSHR misses 
system.cpu5.dcache.StoreCondReq_mshr_misses::total;724;number of StoreCondReq MSHR misses 
system.cpu5.dcache.demand_mshr_misses::cpu5.data;3018;number of demand (read+write) MSHR misses 
system.cpu5.dcache.demand_mshr_misses::total;3018;number of demand (read+write) MSHR misses 
system.cpu5.dcache.overall_mshr_misses::cpu5.data;3018;number of overall MSHR misses 
system.cpu5.dcache.overall_mshr_misses::total;3018;number of overall MSHR misses 
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data;105614724;number of ReadReq MSHR miss cycles 
system.cpu5.dcache.ReadReq_mshr_miss_latency::total;105614724;number of ReadReq MSHR miss cycles 
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data;26760438;number of WriteReq MSHR miss cycles 
system.cpu5.dcache.WriteReq_mshr_miss_latency::total;26760438;number of WriteReq MSHR miss cycles 
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data;10338759;number of LoadLockedReq MSHR miss cycles 
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total;10338759;number of LoadLockedReq MSHR miss cycles 
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data;20078331;number of StoreCondReq MSHR miss cycles 
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total;20078331;number of StoreCondReq MSHR miss cycles 
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data;3410000;number of StoreCondFailReq MSHR miss cycles 
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total;3410000;number of StoreCondFailReq MSHR miss cycles 
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data;132375162;number of demand (read+write) MSHR miss cycles 
system.cpu5.dcache.demand_mshr_miss_latency::total;132375162;number of demand (read+write) MSHR miss cycles 
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data;132375162;number of overall MSHR miss cycles 
system.cpu5.dcache.overall_mshr_miss_latency::total;132375162;number of overall MSHR miss cycles 
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::cpu5.data;1556000;number of ReadReq MSHR uncacheable cycles 
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total;1556000;number of ReadReq MSHR uncacheable cycles 
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::cpu5.data;120530000;number of WriteReq MSHR uncacheable cycles 
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total;120530000;number of WriteReq MSHR uncacheable cycles 
system.cpu5.dcache.overall_mshr_uncacheable_latency::cpu5.data;122086000;number of overall MSHR uncacheable cycles 
system.cpu5.dcache.overall_mshr_uncacheable_latency::total;122086000;number of overall MSHR uncacheable cycles 
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data;0.016985;mshr miss rate for ReadReq accesses 
system.cpu5.dcache.ReadReq_mshr_miss_rate::total;0.016985;mshr miss rate for ReadReq accesses 
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data;0.017628;mshr miss rate for WriteReq accesses 
system.cpu5.dcache.WriteReq_mshr_miss_rate::total;0.017628;mshr miss rate for WriteReq accesses 
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data;0.123426;mshr miss rate for LoadLockedReq accesses 
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total;0.123426;mshr miss rate for LoadLockedReq accesses 
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data;0.501733;mshr miss rate for StoreCondReq accesses 
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total;0.501733;mshr miss rate for StoreCondReq accesses 
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data;0.017185;mshr miss rate for demand accesses 
system.cpu5.dcache.demand_mshr_miss_rate::total;0.017185;mshr miss rate for demand accesses 
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data;0.017185;mshr miss rate for overall accesses 
system.cpu5.dcache.overall_mshr_miss_rate::total;0.017185;mshr miss rate for overall accesses 
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data;51344.056393;average ReadReq mshr miss latency 
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total;51344.056393;average ReadReq mshr miss latency 
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data;27846.449532;average WriteReq mshr miss latency 
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total;27846.449532;average WriteReq mshr miss latency 
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data;42199.016327;average LoadLockedReq mshr miss latency 
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total;42199.016327;average LoadLockedReq mshr miss latency 
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data;27732.501381;average StoreCondReq mshr miss latency 
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total;27732.501381;average StoreCondReq mshr miss latency 
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data;inf;average StoreCondFailReq mshr miss latency 
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;average StoreCondFailReq mshr miss latency 
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data;43861.882704;average overall mshr miss latency 
system.cpu5.dcache.demand_avg_mshr_miss_latency::total;43861.882704;average overall mshr miss latency 
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data;43861.882704;average overall mshr miss latency 
system.cpu5.dcache.overall_avg_mshr_miss_latency::total;43861.882704;average overall mshr miss latency 
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu5.data;inf;average ReadReq mshr uncacheable latency 
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;average ReadReq mshr uncacheable latency 
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu5.data;inf;average WriteReq mshr uncacheable latency 
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;average WriteReq mshr uncacheable latency 
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::cpu5.data;inf;average overall mshr uncacheable latency 
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total;inf;average overall mshr uncacheable latency 
system.cpu5.dcache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu6.branchPred.lookups;314528;Number of BP lookups 
system.cpu6.branchPred.condPredicted;279716;Number of conditional branches predicted 
system.cpu6.branchPred.condIncorrect;4512;Number of conditional branches incorrect 
system.cpu6.branchPred.BTBLookups;239030;Number of BTB lookups 
system.cpu6.branchPred.BTBHits;70965;Number of BTB hits 
system.cpu6.branchPred.BTBCorrect;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu6.branchPred.BTBHitPct;29.688742;BTB Hit Percentage 
system.cpu6.branchPred.usedRAS;11409;Number of times the RAS was used to get a target. 
system.cpu6.branchPred.RASInCorrect;630;Number of incorrect RAS predictions. 
system.cpu6.dtb.fetch_hits;0;ITB hits 
system.cpu6.dtb.fetch_misses;0;ITB misses 
system.cpu6.dtb.fetch_acv;0;ITB acv 
system.cpu6.dtb.fetch_accesses;0;ITB accesses 
system.cpu6.dtb.read_hits;133350;DTB read hits 
system.cpu6.dtb.read_misses;1077;DTB read misses 
system.cpu6.dtb.read_acv;0;DTB read access violations 
system.cpu6.dtb.read_accesses;1077;DTB read accesses 
system.cpu6.dtb.write_hits;61640;DTB write hits 
system.cpu6.dtb.write_misses;518;DTB write misses 
system.cpu6.dtb.write_acv;0;DTB write access violations 
system.cpu6.dtb.write_accesses;518;DTB write accesses 
system.cpu6.dtb.data_hits;194990;DTB hits 
system.cpu6.dtb.data_misses;1595;DTB misses 
system.cpu6.dtb.data_acv;0;DTB access violations 
system.cpu6.dtb.data_accesses;1595;DTB accesses 
system.cpu6.itb.fetch_hits;30052;ITB hits 
system.cpu6.itb.fetch_misses;5;ITB misses 
system.cpu6.itb.fetch_acv;0;ITB acv 
system.cpu6.itb.fetch_accesses;30057;ITB accesses 
system.cpu6.itb.read_hits;0;DTB read hits 
system.cpu6.itb.read_misses;0;DTB read misses 
system.cpu6.itb.read_acv;0;DTB read access violations 
system.cpu6.itb.read_accesses;0;DTB read accesses 
system.cpu6.itb.write_hits;0;DTB write hits 
system.cpu6.itb.write_misses;0;DTB write misses 
system.cpu6.itb.write_acv;0;DTB write access violations 
system.cpu6.itb.write_accesses;0;DTB write accesses 
system.cpu6.itb.data_hits;0;DTB hits 
system.cpu6.itb.data_misses;0;DTB misses 
system.cpu6.itb.data_acv;0;DTB access violations 
system.cpu6.itb.data_accesses;0;DTB accesses 
system.cpu6.numCycles;667533;number of cpu cycles simulated 
system.cpu6.numWorkItemsStarted;0;number of work items this cpu started 
system.cpu6.numWorkItemsCompleted;0;number of work items this cpu completed 
system.cpu6.fetch.icacheStallCycles;155509;Number of cycles fetch is stalled on an Icache miss 
system.cpu6.fetch.Insts;949542;Number of instructions fetch has processed 
system.cpu6.fetch.Branches;314528;Number of branches that fetch encountered 
system.cpu6.fetch.predictedBranches;82374;Number of branches that fetch has predicted taken 
system.cpu6.fetch.Cycles;474206;Number of cycles fetch has run and was not squashing or blocked 
system.cpu6.fetch.SquashCycles;21438;Number of cycles fetch has spent squashing 
system.cpu6.fetch.MiscStallCycles;4427;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu6.fetch.PendingTrapStallCycles;13;Number of stall cycles due to pending traps 
system.cpu6.fetch.PendingQuiesceStallCycles;22276;Number of stall cycles due to pending quiesce instructions 
system.cpu6.fetch.CacheLines;113495;Number of cache lines fetched 
system.cpu6.fetch.IcacheSquashes;2962;Number of outstanding Icache misses that were squashed 
system.cpu6.fetch.rateDist::samples;667150;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::mean;1.423281;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::stdev;2.711717;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::underflows;0;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::0;481776;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::1;14878;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::2;41537;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::3;9840;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::4;22181;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::5;7603;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::6;7761;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::7;3827;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::8;77747;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::overflows;0;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::min_value;0;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::max_value;8;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.rateDist::total;667150;Number of instructions fetched each cycle (Total) 
system.cpu6.fetch.branchRate;0.471180;Number of branch fetches per cycle 
system.cpu6.fetch.rate;1.422465;Number of inst fetches per cycle 
system.cpu6.decode.IdleCycles;140471;Number of cycles decode is idle 
system.cpu6.decode.BlockedCycles;373699;Number of cycles decode is blocked 
system.cpu6.decode.RunCycles;130408;Number of cycles decode is running 
system.cpu6.decode.UnblockCycles;12113;Number of cycles decode is unblocking 
system.cpu6.decode.SquashCycles;10458;Number of cycles decode is squashing 
system.cpu6.decode.BranchResolved;10213;Number of times decode resolved a branch 
system.cpu6.decode.BranchMispred;445;Number of times decode detected a branch misprediction 
system.cpu6.decode.DecodedInsts;696703;Number of instructions handled by decode 
system.cpu6.decode.SquashedInsts;1242;Number of squashed instructions handled by decode 
system.cpu6.rename.SquashCycles;10458;Number of cycles rename is squashing 
system.cpu6.rename.IdleCycles;151053;Number of cycles rename is idle 
system.cpu6.rename.BlockCycles;13176;Number of cycles rename is blocking 
system.cpu6.rename.serializeStallCycles;327446;count of cycles rename stalled for serializing inst 
system.cpu6.rename.RunCycles;131817;Number of cycles rename is running 
system.cpu6.rename.UnblockCycles;33198;Number of cycles rename is unblocking 
system.cpu6.rename.RenamedInsts;641600;Number of instructions processed by rename 
system.cpu6.rename.IQFullEvents;1478;Number of times rename has blocked due to IQ full 
system.cpu6.rename.LQFullEvents;71;Number of times rename has blocked due to LQ full 
system.cpu6.rename.SQFullEvents;650;Number of times rename has blocked due to SQ full 
system.cpu6.rename.RenamedOperands;420871;Number of destination operands rename has renamed 
system.cpu6.rename.RenameLookups;735723;Number of register rename lookups that rename has made 
system.cpu6.rename.int_rename_lookups;734922;Number of integer rename lookups 
system.cpu6.rename.fp_rename_lookups;451;Number of floating rename lookups 
system.cpu6.rename.CommittedMaps;350160;Number of HB maps that are committed 
system.cpu6.rename.UndoneMaps;70711;Number of HB maps that are undone due to squashing 
system.cpu6.rename.serializingInsts;35202;count of serializing insts renamed 
system.cpu6.rename.tempSerializingInsts;2185;count of temporary serializing insts renamed 
system.cpu6.rename.skidInsts;126194;count of insts added to the skid buffer 
system.cpu6.memDep0.insertedLoads;143117;Number of loads inserted to the mem dependence unit. 
system.cpu6.memDep0.insertedStores;70903;Number of stores inserted to the mem dependence unit. 
system.cpu6.memDep0.conflictingLoads;28976;Number of conflicting loads. 
system.cpu6.memDep0.conflictingStores;16637;Number of conflicting stores. 
system.cpu6.iq.iqInstsAdded;568558;Number of instructions added to the IQ (excludes non-spec) 
system.cpu6.iq.iqNonSpecInstsAdded;48188;Number of non-speculative instructions added to the IQ 
system.cpu6.iq.iqInstsIssued;549548;Number of instructions issued 
system.cpu6.iq.iqSquashedInstsIssued;2839;Number of squashed instructions issued 
system.cpu6.iq.iqSquashedInstsExamined;120643;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu6.iq.iqSquashedOperandsExamined;54494;Number of squashed operands that are examined and possibly removed from graph 
system.cpu6.iq.iqSquashedNonSpecRemoved;36731;Number of squashed non-spec instructions that were removed 
system.cpu6.iq.issued_per_cycle::samples;667150;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::mean;0.823725;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::stdev;1.405312;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::underflows;0;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::0;416926;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::1;112602;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::2;60609;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::3;31190;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::4;24414;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::5;10633;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::6;5717;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::7;3437;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::8;1622;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::overflows;0;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::min_value;0;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::max_value;8;Number of insts issued each cycle 
system.cpu6.iq.issued_per_cycle::total;667150;Number of insts issued each cycle 
system.cpu6.iq.fu_full::No_OpClass;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::IntAlu;862;attempts to use FU when none available 
system.cpu6.iq.fu_full::IntMult;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::IntDiv;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::FloatAdd;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::FloatCmp;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::FloatCvt;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::FloatMult;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::FloatDiv;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::FloatSqrt;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdAdd;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdAddAcc;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdAlu;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdCmp;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdCvt;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdMisc;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdMult;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdMultAcc;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdShift;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdShiftAcc;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdSqrt;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdFloatAdd;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdFloatAlu;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdFloatCmp;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdFloatCvt;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdFloatDiv;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdFloatMisc;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdFloatMult;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdFloatMultAcc;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::SimdFloatSqrt;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::MemRead;8675;attempts to use FU when none available 
system.cpu6.iq.fu_full::MemWrite;5756;attempts to use FU when none available 
system.cpu6.iq.fu_full::IprAccess;0;attempts to use FU when none available 
system.cpu6.iq.fu_full::InstPrefetch;0;attempts to use FU when none available 
system.cpu6.iq.FU_type_0::No_OpClass;8;Type of FU issued 
system.cpu6.iq.FU_type_0::IntAlu;322220;Type of FU issued 
system.cpu6.iq.FU_type_0::IntMult;1652;Type of FU issued 
system.cpu6.iq.FU_type_0::IntDiv;0;Type of FU issued 
system.cpu6.iq.FU_type_0::FloatAdd;40;Type of FU issued 
system.cpu6.iq.FU_type_0::FloatCmp;0;Type of FU issued 
system.cpu6.iq.FU_type_0::FloatCvt;0;Type of FU issued 
system.cpu6.iq.FU_type_0::FloatMult;0;Type of FU issued 
system.cpu6.iq.FU_type_0::FloatDiv;4;Type of FU issued 
system.cpu6.iq.FU_type_0::FloatSqrt;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdAdd;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdAddAcc;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdAlu;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdCmp;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdCvt;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdMisc;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdMult;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdMultAcc;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdShift;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdShiftAcc;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdSqrt;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdFloatAdd;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdFloatAlu;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdFloatCmp;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdFloatCvt;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdFloatDiv;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdFloatMisc;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdFloatMult;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdFloatMultAcc;0;Type of FU issued 
system.cpu6.iq.FU_type_0::SimdFloatSqrt;0;Type of FU issued 
system.cpu6.iq.FU_type_0::MemRead;139454;Type of FU issued 
system.cpu6.iq.FU_type_0::MemWrite;64487;Type of FU issued 
system.cpu6.iq.FU_type_0::IprAccess;21683;Type of FU issued 
system.cpu6.iq.FU_type_0::InstPrefetch;0;Type of FU issued 
system.cpu6.iq.FU_type_0::total;549548;Type of FU issued 
system.cpu6.iq.rate;0.823252;Inst issue rate 
system.cpu6.iq.fu_busy_cnt;15293;FU busy when requested 
system.cpu6.iq.fu_busy_rate;0.027828;FU busy rate (busy events/executed inst) 
system.cpu6.iq.int_inst_queue_reads;1782649;Number of integer instruction queue reads 
system.cpu6.iq.int_inst_queue_writes;737794;Number of integer instruction queue writes 
system.cpu6.iq.int_inst_queue_wakeup_accesses;532592;Number of integer instruction queue wakeup accesses 
system.cpu6.iq.fp_inst_queue_reads;1729;Number of floating instruction queue reads 
system.cpu6.iq.fp_inst_queue_writes;864;Number of floating instruction queue writes 
system.cpu6.iq.fp_inst_queue_wakeup_accesses;785;Number of floating instruction queue wakeup accesses 
system.cpu6.iq.int_alu_accesses;563906;Number of integer alu accesses 
system.cpu6.iq.fp_alu_accesses;927;Number of floating point alu accesses 
system.cpu6.iew.lsq.thread0.forwLoads;6236;Number of loads that had data forwarded from stores 
system.cpu6.iew.lsq.thread0.invAddrLoads;0;Number of loads ignored due to an invalid address 
system.cpu6.iew.lsq.thread0.squashedLoads;22460;Number of loads squashed 
system.cpu6.iew.lsq.thread0.ignoredResponses;24;Number of memory responses ignored because the instruction is squashed 
system.cpu6.iew.lsq.thread0.memOrderViolation;1282;Number of memory ordering violations 
system.cpu6.iew.lsq.thread0.squashedStores;14293;Number of stores squashed 
system.cpu6.iew.lsq.thread0.invAddrSwpfs;0;Number of software prefetches ignored due to an invalid address 
system.cpu6.iew.lsq.thread0.blockedLoads;0;Number of blocked loads due to partial load-store forwarding 
system.cpu6.iew.lsq.thread0.rescheduledLoads;213;Number of loads that were rescheduled 
system.cpu6.iew.lsq.thread0.cacheBlocked;14;Number of times an access to memory failed due to the cache being blocked 
system.cpu6.iew.iewIdleCycles;0;Number of cycles IEW is idle 
system.cpu6.iew.iewSquashCycles;10458;Number of cycles IEW is squashing 
system.cpu6.iew.iewBlockCycles;12783;Number of cycles IEW is blocking 
system.cpu6.iew.iewUnblockCycles;114;Number of cycles IEW is unblocking 
system.cpu6.iew.iewDispatchedInsts;624557;Number of instructions dispatched to IQ 
system.cpu6.iew.iewDispSquashedInsts;3039;Number of squashed instructions skipped by dispatch 
system.cpu6.iew.iewDispLoadInsts;143117;Number of dispatched load instructions 
system.cpu6.iew.iewDispStoreInsts;70903;Number of dispatched store instructions 
system.cpu6.iew.iewDispNonSpecInsts;44535;Number of dispatched non-speculative instructions 
system.cpu6.iew.iewIQFullEvents;1;Number of times the IQ has become full, causing a stall 
system.cpu6.iew.iewLSQFullEvents;115;Number of times the LSQ has become full, causing a stall 
system.cpu6.iew.memOrderViolationEvents;1282;Number of memory order violations 
system.cpu6.iew.predictedTakenIncorrect;3019;Number of branches that were predicted taken incorrectly 
system.cpu6.iew.predictedNotTakenIncorrect;7090;Number of branches that were predicted not taken incorrectly 
system.cpu6.iew.branchMispredicts;10109;Number of branch mispredicts detected at execute 
system.cpu6.iew.iewExecutedInsts;538618;Number of executed instructions 
system.cpu6.iew.iewExecLoadInsts;134495;Number of load instructions executed 
system.cpu6.iew.iewExecSquashedInsts;10930;Number of squashed instructions skipped in execute 
system.cpu6.iew.exec_swp;0;number of swp insts executed 
system.cpu6.iew.exec_nop;7811;number of nop insts executed 
system.cpu6.iew.exec_refs;197027;number of memory reference insts executed 
system.cpu6.iew.exec_branches;89699;Number of branches executed 
system.cpu6.iew.exec_stores;62532;Number of stores executed 
system.cpu6.iew.exec_rate;0.806878;Inst execution rate 
system.cpu6.iew.wb_sent;535743;cumulative count of insts sent to commit 
system.cpu6.iew.wb_count;533377;cumulative count of insts written-back 
system.cpu6.iew.wb_producers;258172;num instructions producing a value 
system.cpu6.iew.wb_consumers;340191;num instructions consuming a value 
system.cpu6.iew.wb_penalized;0;number of instrctions required to write to 'other' IQ 
system.cpu6.iew.wb_rate;0.799027;insts written-back per cycle 
system.cpu6.iew.wb_fanout;0.758903;average fanout of values written-back 
system.cpu6.iew.wb_penalized_rate;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu6.commit.commitSquashedInsts;127222;The number of squashed insts skipped by commit 
system.cpu6.commit.commitNonSpecStalls;11457;The number of times commit has been forced to stall to communicate backwards 
system.cpu6.commit.branchMispredicts;9423;The number of times a branch was mispredicted 
system.cpu6.commit.committed_per_cycle::samples;642462;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::mean;0.772326;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::stdev;1.634365;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::underflows;0;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::0;439716;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::1;98505;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::2;42763;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::3;20776;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::4;9877;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::5;7781;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::6;4713;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::7;3508;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::8;14823;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::overflows;0;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::min_value;0;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::max_value;8;Number of insts commited each cycle 
system.cpu6.commit.committed_per_cycle::total;642462;Number of insts commited each cycle 
system.cpu6.commit.committedInsts;496190;Number of instructions committed 
system.cpu6.commit.committedOps;496190;Number of ops (including micro ops) committed 
system.cpu6.commit.swp_count;0;Number of s/w prefetches committed 
system.cpu6.commit.refs;177267;Number of memory references committed 
system.cpu6.commit.loads;120657;Number of loads committed 
system.cpu6.commit.membars;2933;Number of memory barriers committed 
system.cpu6.commit.branches;82225;Number of branches committed 
system.cpu6.commit.fp_insts;748;Number of committed floating point instructions. 
system.cpu6.commit.int_insts;472286;Number of committed integer instructions. 
system.cpu6.commit.function_calls;9635;Number of function calls committed. 
system.cpu6.commit.op_class_0::No_OpClass;2623;Class of committed instruction 
system.cpu6.commit.op_class_0::IntAlu;290263;Class of committed instruction 
system.cpu6.commit.op_class_0::IntMult;1375;Class of committed instruction 
system.cpu6.commit.op_class_0::IntDiv;0;Class of committed instruction 
system.cpu6.commit.op_class_0::FloatAdd;40;Class of committed instruction 
system.cpu6.commit.op_class_0::FloatCmp;0;Class of committed instruction 
system.cpu6.commit.op_class_0::FloatCvt;0;Class of committed instruction 
system.cpu6.commit.op_class_0::FloatMult;0;Class of committed instruction 
system.cpu6.commit.op_class_0::FloatDiv;4;Class of committed instruction 
system.cpu6.commit.op_class_0::FloatSqrt;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdAdd;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdAddAcc;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdAlu;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdCmp;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdCvt;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdMisc;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdMult;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdMultAcc;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdShift;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdShiftAcc;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdSqrt;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdFloatAdd;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdFloatAlu;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdFloatCmp;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdFloatCvt;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdFloatDiv;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdFloatMisc;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdFloatMult;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdFloatMultAcc;0;Class of committed instruction 
system.cpu6.commit.op_class_0::SimdFloatSqrt;0;Class of committed instruction 
system.cpu6.commit.op_class_0::MemRead;123590;Class of committed instruction 
system.cpu6.commit.op_class_0::MemWrite;56612;Class of committed instruction 
system.cpu6.commit.op_class_0::IprAccess;21683;Class of committed instruction 
system.cpu6.commit.op_class_0::InstPrefetch;0;Class of committed instruction 
system.cpu6.commit.op_class_0::total;496190;Class of committed instruction 
system.cpu6.commit.bw_lim_events;14823;number cycles where commit BW limit reached 
system.cpu6.commit.bw_limited;0;number of insts not committed due to BW limits 
system.cpu6.rob.rob_reads;1246360;The number of ROB reads 
system.cpu6.rob.rob_writes;1270099;The number of ROB writes 
system.cpu6.timesIdled;1563;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu6.idleCycles;383;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu6.quiesceCycles;47186205;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu6.committedInsts;493575;Number of Instructions Simulated 
system.cpu6.committedOps;493575;Number of Ops (including micro ops) Simulated 
system.cpu6.cpi;1.352445;CPI: Cycles Per Instruction 
system.cpu6.cpi_total;1.352445;CPI: Total CPI of All Threads 
system.cpu6.ipc;0.739402;IPC: Instructions Per Cycle 
system.cpu6.ipc_total;0.739402;IPC: Total IPC of All Threads 
system.cpu6.int_regfile_reads;652189;number of integer regfile reads 
system.cpu6.int_regfile_writes;378085;number of integer regfile writes 
system.cpu6.fp_regfile_reads;412;number of floating regfile reads 
system.cpu6.fp_regfile_writes;393;number of floating regfile writes 
system.cpu6.misc_regfile_reads;309769;number of misc regfile reads 
system.cpu6.misc_regfile_writes;18794;number of misc regfile writes 
system.cpu6.icache.tags.replacements;4431;number of replacements 
system.cpu6.icache.tags.tagsinuse;268.775242;Cycle average of tags in use 
system.cpu6.icache.tags.total_refs;108480;Total number of references to valid blocks. 
system.cpu6.icache.tags.sampled_refs;4856;Sample count of references to valid blocks. 
system.cpu6.icache.tags.avg_refs;22.339374;Average number of references to valid blocks. 
system.cpu6.icache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.cpu6.icache.tags.occ_blocks::cpu6.inst;268.775242;Average occupied blocks per requestor 
system.cpu6.icache.tags.occ_percent::cpu6.inst;0.524952;Average percentage of cache occupancy 
system.cpu6.icache.tags.occ_percent::total;0.524952;Average percentage of cache occupancy 
system.cpu6.icache.tags.occ_task_id_blocks::1024;425;Occupied blocks per task id 
system.cpu6.icache.tags.age_task_id_blocks_1024::2;8;Occupied blocks per task id 
system.cpu6.icache.tags.age_task_id_blocks_1024::4;417;Occupied blocks per task id 
system.cpu6.icache.tags.occ_task_id_percent::1024;0.830078;Percentage of cache occupancy per task id 
system.cpu6.icache.tags.tag_accesses;231847;Number of tag accesses 
system.cpu6.icache.tags.data_accesses;231847;Number of data accesses 
system.cpu6.icache.ReadReq_hits::cpu6.inst;108480;number of ReadReq hits 
system.cpu6.icache.ReadReq_hits::total;108480;number of ReadReq hits 
system.cpu6.icache.demand_hits::cpu6.inst;108480;number of demand (read+write) hits 
system.cpu6.icache.demand_hits::total;108480;number of demand (read+write) hits 
system.cpu6.icache.overall_hits::cpu6.inst;108480;number of overall hits 
system.cpu6.icache.overall_hits::total;108480;number of overall hits 
system.cpu6.icache.ReadReq_misses::cpu6.inst;5015;number of ReadReq misses 
system.cpu6.icache.ReadReq_misses::total;5015;number of ReadReq misses 
system.cpu6.icache.demand_misses::cpu6.inst;5015;number of demand (read+write) misses 
system.cpu6.icache.demand_misses::total;5015;number of demand (read+write) misses 
system.cpu6.icache.overall_misses::cpu6.inst;5015;number of overall misses 
system.cpu6.icache.overall_misses::total;5015;number of overall misses 
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst;469773000;number of ReadReq miss cycles 
system.cpu6.icache.ReadReq_miss_latency::total;469773000;number of ReadReq miss cycles 
system.cpu6.icache.demand_miss_latency::cpu6.inst;469773000;number of demand (read+write) miss cycles 
system.cpu6.icache.demand_miss_latency::total;469773000;number of demand (read+write) miss cycles 
system.cpu6.icache.overall_miss_latency::cpu6.inst;469773000;number of overall miss cycles 
system.cpu6.icache.overall_miss_latency::total;469773000;number of overall miss cycles 
system.cpu6.icache.ReadReq_accesses::cpu6.inst;113495;number of ReadReq accesses(hits+misses) 
system.cpu6.icache.ReadReq_accesses::total;113495;number of ReadReq accesses(hits+misses) 
system.cpu6.icache.demand_accesses::cpu6.inst;113495;number of demand (read+write) accesses 
system.cpu6.icache.demand_accesses::total;113495;number of demand (read+write) accesses 
system.cpu6.icache.overall_accesses::cpu6.inst;113495;number of overall (read+write) accesses 
system.cpu6.icache.overall_accesses::total;113495;number of overall (read+write) accesses 
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst;0.044187;miss rate for ReadReq accesses 
system.cpu6.icache.ReadReq_miss_rate::total;0.044187;miss rate for ReadReq accesses 
system.cpu6.icache.demand_miss_rate::cpu6.inst;0.044187;miss rate for demand accesses 
system.cpu6.icache.demand_miss_rate::total;0.044187;miss rate for demand accesses 
system.cpu6.icache.overall_miss_rate::cpu6.inst;0.044187;miss rate for overall accesses 
system.cpu6.icache.overall_miss_rate::total;0.044187;miss rate for overall accesses 
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst;93673.579262;average ReadReq miss latency 
system.cpu6.icache.ReadReq_avg_miss_latency::total;93673.579262;average ReadReq miss latency 
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst;93673.579262;average overall miss latency 
system.cpu6.icache.demand_avg_miss_latency::total;93673.579262;average overall miss latency 
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst;93673.579262;average overall miss latency 
system.cpu6.icache.overall_avg_miss_latency::total;93673.579262;average overall miss latency 
system.cpu6.icache.blocked_cycles::no_mshrs;0;number of cycles access was blocked 
system.cpu6.icache.blocked_cycles::no_targets;0;number of cycles access was blocked 
system.cpu6.icache.blocked::no_mshrs;0;number of cycles access was blocked 
system.cpu6.icache.blocked::no_targets;0;number of cycles access was blocked 
system.cpu6.icache.avg_blocked_cycles::no_mshrs;nan;average number of cycles each access was blocked 
system.cpu6.icache.avg_blocked_cycles::no_targets;nan;average number of cycles each access was blocked 
system.cpu6.icache.fast_writes;0;number of fast writes performed 
system.cpu6.icache.cache_copies;0;number of cache copies performed 
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst;158;number of ReadReq MSHR hits 
system.cpu6.icache.ReadReq_mshr_hits::total;158;number of ReadReq MSHR hits 
system.cpu6.icache.demand_mshr_hits::cpu6.inst;158;number of demand (read+write) MSHR hits 
system.cpu6.icache.demand_mshr_hits::total;158;number of demand (read+write) MSHR hits 
system.cpu6.icache.overall_mshr_hits::cpu6.inst;158;number of overall MSHR hits 
system.cpu6.icache.overall_mshr_hits::total;158;number of overall MSHR hits 
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst;4857;number of ReadReq MSHR misses 
system.cpu6.icache.ReadReq_mshr_misses::total;4857;number of ReadReq MSHR misses 
system.cpu6.icache.demand_mshr_misses::cpu6.inst;4857;number of demand (read+write) MSHR misses 
system.cpu6.icache.demand_mshr_misses::total;4857;number of demand (read+write) MSHR misses 
system.cpu6.icache.overall_mshr_misses::cpu6.inst;4857;number of overall MSHR misses 
system.cpu6.icache.overall_mshr_misses::total;4857;number of overall MSHR misses 
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst;339185500;number of ReadReq MSHR miss cycles 
system.cpu6.icache.ReadReq_mshr_miss_latency::total;339185500;number of ReadReq MSHR miss cycles 
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst;339185500;number of demand (read+write) MSHR miss cycles 
system.cpu6.icache.demand_mshr_miss_latency::total;339185500;number of demand (read+write) MSHR miss cycles 
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst;339185500;number of overall MSHR miss cycles 
system.cpu6.icache.overall_mshr_miss_latency::total;339185500;number of overall MSHR miss cycles 
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst;0.042795;mshr miss rate for ReadReq accesses 
system.cpu6.icache.ReadReq_mshr_miss_rate::total;0.042795;mshr miss rate for ReadReq accesses 
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst;0.042795;mshr miss rate for demand accesses 
system.cpu6.icache.demand_mshr_miss_rate::total;0.042795;mshr miss rate for demand accesses 
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst;0.042795;mshr miss rate for overall accesses 
system.cpu6.icache.overall_mshr_miss_rate::total;0.042795;mshr miss rate for overall accesses 
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst;69834.362775;average ReadReq mshr miss latency 
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total;69834.362775;average ReadReq mshr miss latency 
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst;69834.362775;average overall mshr miss latency 
system.cpu6.icache.demand_avg_mshr_miss_latency::total;69834.362775;average overall mshr miss latency 
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst;69834.362775;average overall mshr miss latency 
system.cpu6.icache.overall_avg_mshr_miss_latency::total;69834.362775;average overall mshr miss latency 
system.cpu6.icache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu6.dcache.tags.replacements;128;number of replacements 
system.cpu6.dcache.tags.tagsinuse;157.701552;Cycle average of tags in use 
system.cpu6.dcache.tags.total_refs;154225;Total number of references to valid blocks. 
system.cpu6.dcache.tags.sampled_refs;437;Sample count of references to valid blocks. 
system.cpu6.dcache.tags.avg_refs;352.917620;Average number of references to valid blocks. 
system.cpu6.dcache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.cpu6.dcache.tags.occ_blocks::cpu6.data;157.701552;Average occupied blocks per requestor 
system.cpu6.dcache.tags.occ_percent::cpu6.data;0.154005;Average percentage of cache occupancy 
system.cpu6.dcache.tags.occ_percent::total;0.154005;Average percentage of cache occupancy 
system.cpu6.dcache.tags.occ_task_id_blocks::1024;309;Occupied blocks per task id 
system.cpu6.dcache.tags.age_task_id_blocks_1024::3;2;Occupied blocks per task id 
system.cpu6.dcache.tags.age_task_id_blocks_1024::4;307;Occupied blocks per task id 
system.cpu6.dcache.tags.occ_task_id_percent::1024;0.301758;Percentage of cache occupancy per task id 
system.cpu6.dcache.tags.tag_accesses;367729;Number of tag accesses 
system.cpu6.dcache.tags.data_accesses;367729;Number of data accesses 
system.cpu6.dcache.ReadReq_hits::cpu6.data;117562;number of ReadReq hits 
system.cpu6.dcache.ReadReq_hits::total;117562;number of ReadReq hits 
system.cpu6.dcache.WriteReq_hits::cpu6.data;53090;number of WriteReq hits 
system.cpu6.dcache.WriteReq_hits::total;53090;number of WriteReq hits 
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data;2975;number of LoadLockedReq hits 
system.cpu6.dcache.LoadLockedReq_hits::total;2975;number of LoadLockedReq hits 
system.cpu6.dcache.StoreCondReq_hits::cpu6.data;707;number of StoreCondReq hits 
system.cpu6.dcache.StoreCondReq_hits::total;707;number of StoreCondReq hits 
system.cpu6.dcache.demand_hits::cpu6.data;170652;number of demand (read+write) hits 
system.cpu6.dcache.demand_hits::total;170652;number of demand (read+write) hits 
system.cpu6.dcache.overall_hits::cpu6.data;170652;number of overall hits 
system.cpu6.dcache.overall_hits::total;170652;number of overall hits 
system.cpu6.dcache.ReadReq_misses::cpu6.data;6042;number of ReadReq misses 
system.cpu6.dcache.ReadReq_misses::total;6042;number of ReadReq misses 
system.cpu6.dcache.WriteReq_misses::cpu6.data;1079;number of WriteReq misses 
system.cpu6.dcache.WriteReq_misses::total;1079;number of WriteReq misses 
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data;366;number of LoadLockedReq misses 
system.cpu6.dcache.LoadLockedReq_misses::total;366;number of LoadLockedReq misses 
system.cpu6.dcache.StoreCondReq_misses::cpu6.data;772;number of StoreCondReq misses 
system.cpu6.dcache.StoreCondReq_misses::total;772;number of StoreCondReq misses 
system.cpu6.dcache.demand_misses::cpu6.data;7121;number of demand (read+write) misses 
system.cpu6.dcache.demand_misses::total;7121;number of demand (read+write) misses 
system.cpu6.dcache.overall_misses::cpu6.data;7121;number of overall misses 
system.cpu6.dcache.overall_misses::total;7121;number of overall misses 
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data;351050620;number of ReadReq miss cycles 
system.cpu6.dcache.ReadReq_miss_latency::total;351050620;number of ReadReq miss cycles 
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data;65406076;number of WriteReq miss cycles 
system.cpu6.dcache.WriteReq_miss_latency::total;65406076;number of WriteReq miss cycles 
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data;21285744;number of LoadLockedReq miss cycles 
system.cpu6.dcache.LoadLockedReq_miss_latency::total;21285744;number of LoadLockedReq miss cycles 
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data;37892686;number of StoreCondReq miss cycles 
system.cpu6.dcache.StoreCondReq_miss_latency::total;37892686;number of StoreCondReq miss cycles 
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data;7736999;number of StoreCondFailReq miss cycles 
system.cpu6.dcache.StoreCondFailReq_miss_latency::total;7736999;number of StoreCondFailReq miss cycles 
system.cpu6.dcache.demand_miss_latency::cpu6.data;416456696;number of demand (read+write) miss cycles 
system.cpu6.dcache.demand_miss_latency::total;416456696;number of demand (read+write) miss cycles 
system.cpu6.dcache.overall_miss_latency::cpu6.data;416456696;number of overall miss cycles 
system.cpu6.dcache.overall_miss_latency::total;416456696;number of overall miss cycles 
system.cpu6.dcache.ReadReq_accesses::cpu6.data;123604;number of ReadReq accesses(hits+misses) 
system.cpu6.dcache.ReadReq_accesses::total;123604;number of ReadReq accesses(hits+misses) 
system.cpu6.dcache.WriteReq_accesses::cpu6.data;54169;number of WriteReq accesses(hits+misses) 
system.cpu6.dcache.WriteReq_accesses::total;54169;number of WriteReq accesses(hits+misses) 
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data;3341;number of LoadLockedReq accesses(hits+misses) 
system.cpu6.dcache.LoadLockedReq_accesses::total;3341;number of LoadLockedReq accesses(hits+misses) 
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data;1479;number of StoreCondReq accesses(hits+misses) 
system.cpu6.dcache.StoreCondReq_accesses::total;1479;number of StoreCondReq accesses(hits+misses) 
system.cpu6.dcache.demand_accesses::cpu6.data;177773;number of demand (read+write) accesses 
system.cpu6.dcache.demand_accesses::total;177773;number of demand (read+write) accesses 
system.cpu6.dcache.overall_accesses::cpu6.data;177773;number of overall (read+write) accesses 
system.cpu6.dcache.overall_accesses::total;177773;number of overall (read+write) accesses 
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data;0.048882;miss rate for ReadReq accesses 
system.cpu6.dcache.ReadReq_miss_rate::total;0.048882;miss rate for ReadReq accesses 
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data;0.019919;miss rate for WriteReq accesses 
system.cpu6.dcache.WriteReq_miss_rate::total;0.019919;miss rate for WriteReq accesses 
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data;0.109548;miss rate for LoadLockedReq accesses 
system.cpu6.dcache.LoadLockedReq_miss_rate::total;0.109548;miss rate for LoadLockedReq accesses 
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data;0.521974;miss rate for StoreCondReq accesses 
system.cpu6.dcache.StoreCondReq_miss_rate::total;0.521974;miss rate for StoreCondReq accesses 
system.cpu6.dcache.demand_miss_rate::cpu6.data;0.040057;miss rate for demand accesses 
system.cpu6.dcache.demand_miss_rate::total;0.040057;miss rate for demand accesses 
system.cpu6.dcache.overall_miss_rate::cpu6.data;0.040057;miss rate for overall accesses 
system.cpu6.dcache.overall_miss_rate::total;0.040057;miss rate for overall accesses 
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data;58101.724595;average ReadReq miss latency 
system.cpu6.dcache.ReadReq_avg_miss_latency::total;58101.724595;average ReadReq miss latency 
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data;60617.308619;average WriteReq miss latency 
system.cpu6.dcache.WriteReq_avg_miss_latency::total;60617.308619;average WriteReq miss latency 
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data;58157.770492;average LoadLockedReq miss latency 
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total;58157.770492;average LoadLockedReq miss latency 
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data;49083.790155;average StoreCondReq miss latency 
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total;49083.790155;average StoreCondReq miss latency 
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data;inf;average StoreCondFailReq miss latency 
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total;inf;average StoreCondFailReq miss latency 
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data;58482.895099;average overall miss latency 
system.cpu6.dcache.demand_avg_miss_latency::total;58482.895099;average overall miss latency 
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data;58482.895099;average overall miss latency 
system.cpu6.dcache.overall_avg_miss_latency::total;58482.895099;average overall miss latency 
system.cpu6.dcache.blocked_cycles::no_mshrs;30;number of cycles access was blocked 
system.cpu6.dcache.blocked_cycles::no_targets;0;number of cycles access was blocked 
system.cpu6.dcache.blocked::no_mshrs;10;number of cycles access was blocked 
system.cpu6.dcache.blocked::no_targets;0;number of cycles access was blocked 
system.cpu6.dcache.avg_blocked_cycles::no_mshrs;3;average number of cycles each access was blocked 
system.cpu6.dcache.avg_blocked_cycles::no_targets;nan;average number of cycles each access was blocked 
system.cpu6.dcache.fast_writes;0;number of fast writes performed 
system.cpu6.dcache.cache_copies;0;number of cache copies performed 
system.cpu6.dcache.writebacks::writebacks;71;number of writebacks 
system.cpu6.dcache.writebacks::total;71;number of writebacks 
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data;3948;number of ReadReq MSHR hits 
system.cpu6.dcache.ReadReq_mshr_hits::total;3948;number of ReadReq MSHR hits 
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data;132;number of WriteReq MSHR hits 
system.cpu6.dcache.WriteReq_mshr_hits::total;132;number of WriteReq MSHR hits 
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data;92;number of LoadLockedReq MSHR hits 
system.cpu6.dcache.LoadLockedReq_mshr_hits::total;92;number of LoadLockedReq MSHR hits 
system.cpu6.dcache.demand_mshr_hits::cpu6.data;4080;number of demand (read+write) MSHR hits 
system.cpu6.dcache.demand_mshr_hits::total;4080;number of demand (read+write) MSHR hits 
system.cpu6.dcache.overall_mshr_hits::cpu6.data;4080;number of overall MSHR hits 
system.cpu6.dcache.overall_mshr_hits::total;4080;number of overall MSHR hits 
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data;2094;number of ReadReq MSHR misses 
system.cpu6.dcache.ReadReq_mshr_misses::total;2094;number of ReadReq MSHR misses 
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data;947;number of WriteReq MSHR misses 
system.cpu6.dcache.WriteReq_mshr_misses::total;947;number of WriteReq MSHR misses 
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data;274;number of LoadLockedReq MSHR misses 
system.cpu6.dcache.LoadLockedReq_mshr_misses::total;274;number of LoadLockedReq MSHR misses 
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data;755;number of StoreCondReq MSHR misses 
system.cpu6.dcache.StoreCondReq_mshr_misses::total;755;number of StoreCondReq MSHR misses 
system.cpu6.dcache.demand_mshr_misses::cpu6.data;3041;number of demand (read+write) MSHR misses 
system.cpu6.dcache.demand_mshr_misses::total;3041;number of demand (read+write) MSHR misses 
system.cpu6.dcache.overall_mshr_misses::cpu6.data;3041;number of overall MSHR misses 
system.cpu6.dcache.overall_mshr_misses::total;3041;number of overall MSHR misses 
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data;107410956;number of ReadReq MSHR miss cycles 
system.cpu6.dcache.ReadReq_mshr_miss_latency::total;107410956;number of ReadReq MSHR miss cycles 
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data;26515924;number of WriteReq MSHR miss cycles 
system.cpu6.dcache.WriteReq_mshr_miss_latency::total;26515924;number of WriteReq MSHR miss cycles 
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data;11362254;number of LoadLockedReq MSHR miss cycles 
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total;11362254;number of LoadLockedReq MSHR miss cycles 
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data;20207314;number of StoreCondReq MSHR miss cycles 
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total;20207314;number of StoreCondReq MSHR miss cycles 
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data;5460001;number of StoreCondFailReq MSHR miss cycles 
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total;5460001;number of StoreCondFailReq MSHR miss cycles 
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data;133926880;number of demand (read+write) MSHR miss cycles 
system.cpu6.dcache.demand_mshr_miss_latency::total;133926880;number of demand (read+write) MSHR miss cycles 
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data;133926880;number of overall MSHR miss cycles 
system.cpu6.dcache.overall_mshr_miss_latency::total;133926880;number of overall MSHR miss cycles 
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::cpu6.data;1550000;number of ReadReq MSHR uncacheable cycles 
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total;1550000;number of ReadReq MSHR uncacheable cycles 
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::cpu6.data;120492000;number of WriteReq MSHR uncacheable cycles 
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total;120492000;number of WriteReq MSHR uncacheable cycles 
system.cpu6.dcache.overall_mshr_uncacheable_latency::cpu6.data;122042000;number of overall MSHR uncacheable cycles 
system.cpu6.dcache.overall_mshr_uncacheable_latency::total;122042000;number of overall MSHR uncacheable cycles 
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data;0.016941;mshr miss rate for ReadReq accesses 
system.cpu6.dcache.ReadReq_mshr_miss_rate::total;0.016941;mshr miss rate for ReadReq accesses 
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data;0.017482;mshr miss rate for WriteReq accesses 
system.cpu6.dcache.WriteReq_mshr_miss_rate::total;0.017482;mshr miss rate for WriteReq accesses 
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data;0.082011;mshr miss rate for LoadLockedReq accesses 
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total;0.082011;mshr miss rate for LoadLockedReq accesses 
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data;0.510480;mshr miss rate for StoreCondReq accesses 
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total;0.510480;mshr miss rate for StoreCondReq accesses 
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data;0.017106;mshr miss rate for demand accesses 
system.cpu6.dcache.demand_mshr_miss_rate::total;0.017106;mshr miss rate for demand accesses 
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data;0.017106;mshr miss rate for overall accesses 
system.cpu6.dcache.overall_mshr_miss_rate::total;0.017106;mshr miss rate for overall accesses 
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data;51294.630372;average ReadReq mshr miss latency 
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total;51294.630372;average ReadReq mshr miss latency 
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data;27999.919747;average WriteReq mshr miss latency 
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total;27999.919747;average WriteReq mshr miss latency 
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data;41468.080292;average LoadLockedReq mshr miss latency 
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total;41468.080292;average LoadLockedReq mshr miss latency 
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data;26764.654305;average StoreCondReq mshr miss latency 
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total;26764.654305;average StoreCondReq mshr miss latency 
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data;inf;average StoreCondFailReq mshr miss latency 
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;average StoreCondFailReq mshr miss latency 
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data;44040.407761;average overall mshr miss latency 
system.cpu6.dcache.demand_avg_mshr_miss_latency::total;44040.407761;average overall mshr miss latency 
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data;44040.407761;average overall mshr miss latency 
system.cpu6.dcache.overall_avg_mshr_miss_latency::total;44040.407761;average overall mshr miss latency 
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu6.data;inf;average ReadReq mshr uncacheable latency 
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;average ReadReq mshr uncacheable latency 
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu6.data;inf;average WriteReq mshr uncacheable latency 
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;average WriteReq mshr uncacheable latency 
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::cpu6.data;inf;average overall mshr uncacheable latency 
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total;inf;average overall mshr uncacheable latency 
system.cpu6.dcache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu7.branchPred.lookups;324626;Number of BP lookups 
system.cpu7.branchPred.condPredicted;287969;Number of conditional branches predicted 
system.cpu7.branchPred.condIncorrect;4759;Number of conditional branches incorrect 
system.cpu7.branchPred.BTBLookups;250491;Number of BTB lookups 
system.cpu7.branchPred.BTBHits;66283;Number of BTB hits 
system.cpu7.branchPred.BTBCorrect;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu7.branchPred.BTBHitPct;26.461230;BTB Hit Percentage 
system.cpu7.branchPred.usedRAS;11961;Number of times the RAS was used to get a target. 
system.cpu7.branchPred.RASInCorrect;668;Number of incorrect RAS predictions. 
system.cpu7.dtb.fetch_hits;0;ITB hits 
system.cpu7.dtb.fetch_misses;0;ITB misses 
system.cpu7.dtb.fetch_acv;0;ITB acv 
system.cpu7.dtb.fetch_accesses;0;ITB accesses 
system.cpu7.dtb.read_hits;131470;DTB read hits 
system.cpu7.dtb.read_misses;1122;DTB read misses 
system.cpu7.dtb.read_acv;0;DTB read access violations 
system.cpu7.dtb.read_accesses;1122;DTB read accesses 
system.cpu7.dtb.write_hits;63931;DTB write hits 
system.cpu7.dtb.write_misses;532;DTB write misses 
system.cpu7.dtb.write_acv;0;DTB write access violations 
system.cpu7.dtb.write_accesses;532;DTB write accesses 
system.cpu7.dtb.data_hits;195401;DTB hits 
system.cpu7.dtb.data_misses;1654;DTB misses 
system.cpu7.dtb.data_acv;0;DTB access violations 
system.cpu7.dtb.data_accesses;1654;DTB accesses 
system.cpu7.itb.fetch_hits;31678;ITB hits 
system.cpu7.itb.fetch_misses;5;ITB misses 
system.cpu7.itb.fetch_acv;0;ITB acv 
system.cpu7.itb.fetch_accesses;31683;ITB accesses 
system.cpu7.itb.read_hits;0;DTB read hits 
system.cpu7.itb.read_misses;0;DTB read misses 
system.cpu7.itb.read_acv;0;DTB read access violations 
system.cpu7.itb.read_accesses;0;DTB read accesses 
system.cpu7.itb.write_hits;0;DTB write hits 
system.cpu7.itb.write_misses;0;DTB write misses 
system.cpu7.itb.write_acv;0;DTB write access violations 
system.cpu7.itb.write_accesses;0;DTB write accesses 
system.cpu7.itb.data_hits;0;DTB hits 
system.cpu7.itb.data_misses;0;DTB misses 
system.cpu7.itb.data_acv;0;DTB access violations 
system.cpu7.itb.data_accesses;0;DTB accesses 
system.cpu7.numCycles;692669;number of cpu cycles simulated 
system.cpu7.numWorkItemsStarted;0;number of work items this cpu started 
system.cpu7.numWorkItemsCompleted;0;number of work items this cpu completed 
system.cpu7.fetch.icacheStallCycles;160524;Number of cycles fetch is stalled on an Icache miss 
system.cpu7.fetch.Insts;979456;Number of instructions fetch has processed 
system.cpu7.fetch.Branches;324626;Number of branches that fetch encountered 
system.cpu7.fetch.predictedBranches;78244;Number of branches that fetch has predicted taken 
system.cpu7.fetch.Cycles;493598;Number of cycles fetch has run and was not squashing or blocked 
system.cpu7.fetch.SquashCycles;22564;Number of cycles fetch has spent squashing 
system.cpu7.fetch.MiscStallCycles;4436;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu7.fetch.PendingTrapStallCycles;12;Number of stall cycles due to pending traps 
system.cpu7.fetch.PendingQuiesceStallCycles;22315;Number of stall cycles due to pending quiesce instructions 
system.cpu7.fetch.CacheLines;119084;Number of cache lines fetched 
system.cpu7.fetch.IcacheSquashes;3224;Number of outstanding Icache misses that were squashed 
system.cpu7.fetch.rateDist::samples;692167;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::mean;1.415057;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::stdev;2.726558;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::underflows;0;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::0;505788;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::1;15808;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::2;35610;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::3;10238;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::4;23069;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::5;7884;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::6;7944;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::7;4254;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::8;81572;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::overflows;0;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::min_value;0;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::max_value;8;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.rateDist::total;692167;Number of instructions fetched each cycle (Total) 
system.cpu7.fetch.branchRate;0.468660;Number of branch fetches per cycle 
system.cpu7.fetch.rate;1.414032;Number of inst fetches per cycle 
system.cpu7.decode.IdleCycles;145025;Number of cycles decode is idle 
system.cpu7.decode.BlockedCycles;393506;Number of cycles decode is blocked 
system.cpu7.decode.RunCycles;130034;Number of cycles decode is running 
system.cpu7.decode.UnblockCycles;12568;Number of cycles decode is unblocking 
system.cpu7.decode.SquashCycles;11033;Number of cycles decode is squashing 
system.cpu7.decode.BranchResolved;10748;Number of times decode resolved a branch 
system.cpu7.decode.BranchMispred;458;Number of times decode detected a branch misprediction 
system.cpu7.decode.DecodedInsts;714016;Number of instructions handled by decode 
system.cpu7.decode.SquashedInsts;1117;Number of squashed instructions handled by decode 
system.cpu7.rename.SquashCycles;11033;Number of cycles rename is squashing 
system.cpu7.rename.IdleCycles;156009;Number of cycles rename is idle 
system.cpu7.rename.BlockCycles;14274;Number of cycles rename is blocking 
system.cpu7.rename.serializeStallCycles;344779;count of cycles rename stalled for serializing inst 
system.cpu7.rename.RunCycles;131516;Number of cycles rename is running 
system.cpu7.rename.UnblockCycles;34554;Number of cycles rename is unblocking 
system.cpu7.rename.RenamedInsts;655261;Number of instructions processed by rename 
system.cpu7.rename.IQFullEvents;1425;Number of times rename has blocked due to IQ full 
system.cpu7.rename.LQFullEvents;51;Number of times rename has blocked due to LQ full 
system.cpu7.rename.SQFullEvents;615;Number of times rename has blocked due to SQ full 
system.cpu7.rename.RenamedOperands;431682;Number of destination operands rename has renamed 
system.cpu7.rename.RenameLookups;751889;Number of register rename lookups that rename has made 
system.cpu7.rename.int_rename_lookups;751089;Number of integer rename lookups 
system.cpu7.rename.fp_rename_lookups;451;Number of floating rename lookups 
system.cpu7.rename.CommittedMaps;354752;Number of HB maps that are committed 
system.cpu7.rename.UndoneMaps;76930;Number of HB maps that are undone due to squashing 
system.cpu7.rename.serializingInsts;36990;count of serializing insts renamed 
system.cpu7.rename.tempSerializingInsts;2200;count of temporary serializing insts renamed 
system.cpu7.rename.skidInsts;132366;count of insts added to the skid buffer 
system.cpu7.memDep0.insertedLoads;141647;Number of loads inserted to the mem dependence unit. 
system.cpu7.memDep0.insertedStores;73699;Number of stores inserted to the mem dependence unit. 
system.cpu7.memDep0.conflictingLoads;29655;Number of conflicting loads. 
system.cpu7.memDep0.conflictingStores;16950;Number of conflicting stores. 
system.cpu7.iq.iqInstsAdded;578051;Number of instructions added to the IQ (excludes non-spec) 
system.cpu7.iq.iqNonSpecInstsAdded;50876;Number of non-speculative instructions added to the IQ 
system.cpu7.iq.iqInstsIssued;557491;Number of instructions issued 
system.cpu7.iq.iqSquashedInstsIssued;2859;Number of squashed instructions issued 
system.cpu7.iq.iqSquashedInstsExamined;128683;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu7.iq.iqSquashedOperandsExamined;58029;Number of squashed operands that are examined and possibly removed from graph 
system.cpu7.iq.iqSquashedNonSpecRemoved;38898;Number of squashed non-spec instructions that were removed 
system.cpu7.iq.issued_per_cycle::samples;692167;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::mean;0.805428;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::stdev;1.394360;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::underflows;0;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::0;438371;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::1;114922;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::2;59500;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::3;32714;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::4;25183;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::5;10909;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::6;5656;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::7;3082;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::8;1830;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::overflows;0;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::min_value;0;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::max_value;8;Number of insts issued each cycle 
system.cpu7.iq.issued_per_cycle::total;692167;Number of insts issued each cycle 
system.cpu7.iq.fu_full::No_OpClass;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::IntAlu;853;attempts to use FU when none available 
system.cpu7.iq.fu_full::IntMult;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::IntDiv;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::FloatAdd;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::FloatCmp;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::FloatCvt;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::FloatMult;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::FloatDiv;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::FloatSqrt;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdAdd;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdAddAcc;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdAlu;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdCmp;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdCvt;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdMisc;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdMult;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdMultAcc;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdShift;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdShiftAcc;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdSqrt;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdFloatAdd;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdFloatAlu;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdFloatCmp;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdFloatCvt;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdFloatDiv;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdFloatMisc;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdFloatMult;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdFloatMultAcc;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::SimdFloatSqrt;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::MemRead;8744;attempts to use FU when none available 
system.cpu7.iq.fu_full::MemWrite;5899;attempts to use FU when none available 
system.cpu7.iq.fu_full::IprAccess;0;attempts to use FU when none available 
system.cpu7.iq.fu_full::InstPrefetch;0;attempts to use FU when none available 
system.cpu7.iq.FU_type_0::No_OpClass;8;Type of FU issued 
system.cpu7.iq.FU_type_0::IntAlu;328130;Type of FU issued 
system.cpu7.iq.FU_type_0::IntMult;1656;Type of FU issued 
system.cpu7.iq.FU_type_0::IntDiv;0;Type of FU issued 
system.cpu7.iq.FU_type_0::FloatAdd;40;Type of FU issued 
system.cpu7.iq.FU_type_0::FloatCmp;0;Type of FU issued 
system.cpu7.iq.FU_type_0::FloatCvt;0;Type of FU issued 
system.cpu7.iq.FU_type_0::FloatMult;0;Type of FU issued 
system.cpu7.iq.FU_type_0::FloatDiv;4;Type of FU issued 
system.cpu7.iq.FU_type_0::FloatSqrt;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdAdd;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdAddAcc;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdAlu;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdCmp;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdCvt;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdMisc;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdMult;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdMultAcc;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdShift;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdShiftAcc;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdSqrt;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdFloatAdd;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdFloatAlu;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdFloatCmp;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdFloatCvt;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdFloatDiv;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdFloatMisc;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdFloatMult;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdFloatMultAcc;0;Type of FU issued 
system.cpu7.iq.FU_type_0::SimdFloatSqrt;0;Type of FU issued 
system.cpu7.iq.FU_type_0::MemRead;137784;Type of FU issued 
system.cpu7.iq.FU_type_0::MemWrite;67039;Type of FU issued 
system.cpu7.iq.FU_type_0::IprAccess;22830;Type of FU issued 
system.cpu7.iq.FU_type_0::InstPrefetch;0;Type of FU issued 
system.cpu7.iq.FU_type_0::total;557491;Type of FU issued 
system.cpu7.iq.rate;0.804845;Inst issue rate 
system.cpu7.iq.fu_busy_cnt;15496;FU busy when requested 
system.cpu7.iq.fu_busy_rate;0.027796;FU busy rate (busy events/executed inst) 
system.cpu7.iq.int_inst_queue_reads;1823776;Number of integer instruction queue reads 
system.cpu7.iq.int_inst_queue_writes;758081;Number of integer instruction queue writes 
system.cpu7.iq.int_inst_queue_wakeup_accesses;539639;Number of integer instruction queue wakeup accesses 
system.cpu7.iq.fp_inst_queue_reads;1728;Number of floating instruction queue reads 
system.cpu7.iq.fp_inst_queue_writes;864;Number of floating instruction queue writes 
system.cpu7.iq.fp_inst_queue_wakeup_accesses;785;Number of floating instruction queue wakeup accesses 
system.cpu7.iq.int_alu_accesses;572053;Number of integer alu accesses 
system.cpu7.iq.fp_alu_accesses;926;Number of floating point alu accesses 
system.cpu7.iew.lsq.thread0.forwLoads;6250;Number of loads that had data forwarded from stores 
system.cpu7.iew.lsq.thread0.invAddrLoads;0;Number of loads ignored due to an invalid address 
system.cpu7.iew.lsq.thread0.squashedLoads;23479;Number of loads squashed 
system.cpu7.iew.lsq.thread0.ignoredResponses;24;Number of memory responses ignored because the instruction is squashed 
system.cpu7.iew.lsq.thread0.memOrderViolation;1387;Number of memory ordering violations 
system.cpu7.iew.lsq.thread0.squashedStores;15524;Number of stores squashed 
system.cpu7.iew.lsq.thread0.invAddrSwpfs;0;Number of software prefetches ignored due to an invalid address 
system.cpu7.iew.lsq.thread0.blockedLoads;0;Number of blocked loads due to partial load-store forwarding 
system.cpu7.iew.lsq.thread0.rescheduledLoads;216;Number of loads that were rescheduled 
system.cpu7.iew.lsq.thread0.cacheBlocked;13;Number of times an access to memory failed due to the cache being blocked 
system.cpu7.iew.iewIdleCycles;0;Number of cycles IEW is idle 
system.cpu7.iew.iewSquashCycles;11033;Number of cycles IEW is squashing 
system.cpu7.iew.iewBlockCycles;13895;Number of cycles IEW is blocking 
system.cpu7.iew.iewUnblockCycles;89;Number of cycles IEW is unblocking 
system.cpu7.iew.iewDispatchedInsts;636966;Number of instructions dispatched to IQ 
system.cpu7.iew.iewDispSquashedInsts;3077;Number of squashed instructions skipped by dispatch 
system.cpu7.iew.iewDispLoadInsts;141647;Number of dispatched load instructions 
system.cpu7.iew.iewDispStoreInsts;73699;Number of dispatched store instructions 
system.cpu7.iew.iewDispNonSpecInsts;46967;Number of dispatched non-speculative instructions 
system.cpu7.iew.iewIQFullEvents;7;Number of times the IQ has become full, causing a stall 
system.cpu7.iew.iewLSQFullEvents;83;Number of times the LSQ has become full, causing a stall 
system.cpu7.iew.memOrderViolationEvents;1387;Number of memory order violations 
system.cpu7.iew.predictedTakenIncorrect;3052;Number of branches that were predicted taken incorrectly 
system.cpu7.iew.predictedNotTakenIncorrect;7668;Number of branches that were predicted not taken incorrectly 
system.cpu7.iew.branchMispredicts;10720;Number of branch mispredicts detected at execute 
system.cpu7.iew.iewExecutedInsts;545973;Number of executed instructions 
system.cpu7.iew.iewExecLoadInsts;132660;Number of load instructions executed 
system.cpu7.iew.iewExecSquashedInsts;11518;Number of squashed instructions skipped in execute 
system.cpu7.iew.exec_swp;0;number of swp insts executed 
system.cpu7.iew.exec_nop;8039;number of nop insts executed 
system.cpu7.iew.exec_refs;197496;number of memory reference insts executed 
system.cpu7.iew.exec_branches;86981;Number of branches executed 
system.cpu7.iew.exec_stores;64836;Number of stores executed 
system.cpu7.iew.exec_rate;0.788216;Inst execution rate 
system.cpu7.iew.wb_sent;543148;cumulative count of insts sent to commit 
system.cpu7.iew.wb_count;540424;cumulative count of insts written-back 
system.cpu7.iew.wb_producers;260168;num instructions producing a value 
system.cpu7.iew.wb_consumers;344802;num instructions consuming a value 
system.cpu7.iew.wb_penalized;0;number of instrctions required to write to 'other' IQ 
system.cpu7.iew.wb_rate;0.780205;insts written-back per cycle 
system.cpu7.iew.wb_fanout;0.754543;average fanout of values written-back 
system.cpu7.iew.wb_penalized_rate;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu7.commit.commitSquashedInsts;136021;The number of squashed insts skipped by commit 
system.cpu7.commit.commitNonSpecStalls;11978;The number of times commit has been forced to stall to communicate backwards 
system.cpu7.commit.branchMispredicts;9969;The number of times a branch was mispredicted 
system.cpu7.commit.committed_per_cycle::samples;665819;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::mean;0.750674;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::stdev;1.609957;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::underflows;0;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::0;460426;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::1;101382;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::2;41167;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::3;21425;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::4;10542;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::5;7969;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::6;4956;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::7;3543;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::8;14409;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::overflows;0;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::min_value;0;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::max_value;8;Number of insts commited each cycle 
system.cpu7.commit.committed_per_cycle::total;665819;Number of insts commited each cycle 
system.cpu7.commit.committedInsts;499813;Number of instructions committed 
system.cpu7.commit.committedOps;499813;Number of ops (including micro ops) committed 
system.cpu7.commit.swp_count;0;Number of s/w prefetches committed 
system.cpu7.commit.refs;176343;Number of memory references committed 
system.cpu7.commit.loads;118168;Number of loads committed 
system.cpu7.commit.membars;3093;Number of memory barriers committed 
system.cpu7.commit.branches;79185;Number of branches committed 
system.cpu7.commit.fp_insts;748;Number of committed floating point instructions. 
system.cpu7.commit.int_insts;474849;Number of committed integer instructions. 
system.cpu7.commit.function_calls;9884;Number of function calls committed. 
system.cpu7.commit.op_class_0::No_OpClass;2515;Class of committed instruction 
system.cpu7.commit.op_class_0::IntAlu;293548;Class of committed instruction 
system.cpu7.commit.op_class_0::IntMult;1372;Class of committed instruction 
system.cpu7.commit.op_class_0::IntDiv;0;Class of committed instruction 
system.cpu7.commit.op_class_0::FloatAdd;40;Class of committed instruction 
system.cpu7.commit.op_class_0::FloatCmp;0;Class of committed instruction 
system.cpu7.commit.op_class_0::FloatCvt;0;Class of committed instruction 
system.cpu7.commit.op_class_0::FloatMult;0;Class of committed instruction 
system.cpu7.commit.op_class_0::FloatDiv;4;Class of committed instruction 
system.cpu7.commit.op_class_0::FloatSqrt;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdAdd;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdAddAcc;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdAlu;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdCmp;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdCvt;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdMisc;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdMult;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdMultAcc;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdShift;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdShiftAcc;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdSqrt;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdFloatAdd;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdFloatAlu;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdFloatCmp;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdFloatCvt;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdFloatDiv;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdFloatMisc;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdFloatMult;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdFloatMultAcc;0;Class of committed instruction 
system.cpu7.commit.op_class_0::SimdFloatSqrt;0;Class of committed instruction 
system.cpu7.commit.op_class_0::MemRead;121261;Class of committed instruction 
system.cpu7.commit.op_class_0::MemWrite;58243;Class of committed instruction 
system.cpu7.commit.op_class_0::IprAccess;22830;Class of committed instruction 
system.cpu7.commit.op_class_0::InstPrefetch;0;Class of committed instruction 
system.cpu7.commit.op_class_0::total;499813;Class of committed instruction 
system.cpu7.commit.bw_lim_events;14409;number cycles where commit BW limit reached 
system.cpu7.commit.bw_limited;0;number of insts not committed due to BW limits 
system.cpu7.rob.rob_reads;1282567;The number of ROB reads 
system.cpu7.rob.rob_writes;1296665;The number of ROB writes 
system.cpu7.timesIdled;1574;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu7.idleCycles;502;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu7.quiesceCycles;47161270;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu7.committedInsts;497306;Number of Instructions Simulated 
system.cpu7.committedOps;497306;Number of Ops (including micro ops) Simulated 
system.cpu7.cpi;1.392843;CPI: Cycles Per Instruction 
system.cpu7.cpi_total;1.392843;CPI: Total CPI of All Threads 
system.cpu7.ipc;0.717956;IPC: Instructions Per Cycle 
system.cpu7.ipc_total;0.717956;IPC: Total IPC of All Threads 
system.cpu7.int_regfile_reads;662477;number of integer regfile reads 
system.cpu7.int_regfile_writes;385429;number of integer regfile writes 
system.cpu7.fp_regfile_reads;412;number of floating regfile reads 
system.cpu7.fp_regfile_writes;393;number of floating regfile writes 
system.cpu7.misc_regfile_reads;310178;number of misc regfile reads 
system.cpu7.misc_regfile_writes;19977;number of misc regfile writes 
system.cpu7.icache.tags.replacements;4442;number of replacements 
system.cpu7.icache.tags.tagsinuse;271.561521;Cycle average of tags in use 
system.cpu7.icache.tags.total_refs;114050;Total number of references to valid blocks. 
system.cpu7.icache.tags.sampled_refs;4873;Sample count of references to valid blocks. 
system.cpu7.icache.tags.avg_refs;23.404474;Average number of references to valid blocks. 
system.cpu7.icache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.cpu7.icache.tags.occ_blocks::cpu7.inst;271.561521;Average occupied blocks per requestor 
system.cpu7.icache.tags.occ_percent::cpu7.inst;0.530394;Average percentage of cache occupancy 
system.cpu7.icache.tags.occ_percent::total;0.530394;Average percentage of cache occupancy 
system.cpu7.icache.tags.occ_task_id_blocks::1024;431;Occupied blocks per task id 
system.cpu7.icache.tags.age_task_id_blocks_1024::2;8;Occupied blocks per task id 
system.cpu7.icache.tags.age_task_id_blocks_1024::4;423;Occupied blocks per task id 
system.cpu7.icache.tags.occ_task_id_percent::1024;0.841797;Percentage of cache occupancy per task id 
system.cpu7.icache.tags.tag_accesses;243042;Number of tag accesses 
system.cpu7.icache.tags.data_accesses;243042;Number of data accesses 
system.cpu7.icache.ReadReq_hits::cpu7.inst;114050;number of ReadReq hits 
system.cpu7.icache.ReadReq_hits::total;114050;number of ReadReq hits 
system.cpu7.icache.demand_hits::cpu7.inst;114050;number of demand (read+write) hits 
system.cpu7.icache.demand_hits::total;114050;number of demand (read+write) hits 
system.cpu7.icache.overall_hits::cpu7.inst;114050;number of overall hits 
system.cpu7.icache.overall_hits::total;114050;number of overall hits 
system.cpu7.icache.ReadReq_misses::cpu7.inst;5034;number of ReadReq misses 
system.cpu7.icache.ReadReq_misses::total;5034;number of ReadReq misses 
system.cpu7.icache.demand_misses::cpu7.inst;5034;number of demand (read+write) misses 
system.cpu7.icache.demand_misses::total;5034;number of demand (read+write) misses 
system.cpu7.icache.overall_misses::cpu7.inst;5034;number of overall misses 
system.cpu7.icache.overall_misses::total;5034;number of overall misses 
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst;463803750;number of ReadReq miss cycles 
system.cpu7.icache.ReadReq_miss_latency::total;463803750;number of ReadReq miss cycles 
system.cpu7.icache.demand_miss_latency::cpu7.inst;463803750;number of demand (read+write) miss cycles 
system.cpu7.icache.demand_miss_latency::total;463803750;number of demand (read+write) miss cycles 
system.cpu7.icache.overall_miss_latency::cpu7.inst;463803750;number of overall miss cycles 
system.cpu7.icache.overall_miss_latency::total;463803750;number of overall miss cycles 
system.cpu7.icache.ReadReq_accesses::cpu7.inst;119084;number of ReadReq accesses(hits+misses) 
system.cpu7.icache.ReadReq_accesses::total;119084;number of ReadReq accesses(hits+misses) 
system.cpu7.icache.demand_accesses::cpu7.inst;119084;number of demand (read+write) accesses 
system.cpu7.icache.demand_accesses::total;119084;number of demand (read+write) accesses 
system.cpu7.icache.overall_accesses::cpu7.inst;119084;number of overall (read+write) accesses 
system.cpu7.icache.overall_accesses::total;119084;number of overall (read+write) accesses 
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst;0.042273;miss rate for ReadReq accesses 
system.cpu7.icache.ReadReq_miss_rate::total;0.042273;miss rate for ReadReq accesses 
system.cpu7.icache.demand_miss_rate::cpu7.inst;0.042273;miss rate for demand accesses 
system.cpu7.icache.demand_miss_rate::total;0.042273;miss rate for demand accesses 
system.cpu7.icache.overall_miss_rate::cpu7.inst;0.042273;miss rate for overall accesses 
system.cpu7.icache.overall_miss_rate::total;0.042273;miss rate for overall accesses 
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst;92134.237187;average ReadReq miss latency 
system.cpu7.icache.ReadReq_avg_miss_latency::total;92134.237187;average ReadReq miss latency 
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst;92134.237187;average overall miss latency 
system.cpu7.icache.demand_avg_miss_latency::total;92134.237187;average overall miss latency 
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst;92134.237187;average overall miss latency 
system.cpu7.icache.overall_avg_miss_latency::total;92134.237187;average overall miss latency 
system.cpu7.icache.blocked_cycles::no_mshrs;0;number of cycles access was blocked 
system.cpu7.icache.blocked_cycles::no_targets;0;number of cycles access was blocked 
system.cpu7.icache.blocked::no_mshrs;0;number of cycles access was blocked 
system.cpu7.icache.blocked::no_targets;0;number of cycles access was blocked 
system.cpu7.icache.avg_blocked_cycles::no_mshrs;nan;average number of cycles each access was blocked 
system.cpu7.icache.avg_blocked_cycles::no_targets;nan;average number of cycles each access was blocked 
system.cpu7.icache.fast_writes;0;number of fast writes performed 
system.cpu7.icache.cache_copies;0;number of cache copies performed 
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst;160;number of ReadReq MSHR hits 
system.cpu7.icache.ReadReq_mshr_hits::total;160;number of ReadReq MSHR hits 
system.cpu7.icache.demand_mshr_hits::cpu7.inst;160;number of demand (read+write) MSHR hits 
system.cpu7.icache.demand_mshr_hits::total;160;number of demand (read+write) MSHR hits 
system.cpu7.icache.overall_mshr_hits::cpu7.inst;160;number of overall MSHR hits 
system.cpu7.icache.overall_mshr_hits::total;160;number of overall MSHR hits 
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst;4874;number of ReadReq MSHR misses 
system.cpu7.icache.ReadReq_mshr_misses::total;4874;number of ReadReq MSHR misses 
system.cpu7.icache.demand_mshr_misses::cpu7.inst;4874;number of demand (read+write) MSHR misses 
system.cpu7.icache.demand_mshr_misses::total;4874;number of demand (read+write) MSHR misses 
system.cpu7.icache.overall_mshr_misses::cpu7.inst;4874;number of overall MSHR misses 
system.cpu7.icache.overall_mshr_misses::total;4874;number of overall MSHR misses 
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst;334882000;number of ReadReq MSHR miss cycles 
system.cpu7.icache.ReadReq_mshr_miss_latency::total;334882000;number of ReadReq MSHR miss cycles 
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst;334882000;number of demand (read+write) MSHR miss cycles 
system.cpu7.icache.demand_mshr_miss_latency::total;334882000;number of demand (read+write) MSHR miss cycles 
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst;334882000;number of overall MSHR miss cycles 
system.cpu7.icache.overall_mshr_miss_latency::total;334882000;number of overall MSHR miss cycles 
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst;0.040929;mshr miss rate for ReadReq accesses 
system.cpu7.icache.ReadReq_mshr_miss_rate::total;0.040929;mshr miss rate for ReadReq accesses 
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst;0.040929;mshr miss rate for demand accesses 
system.cpu7.icache.demand_mshr_miss_rate::total;0.040929;mshr miss rate for demand accesses 
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst;0.040929;mshr miss rate for overall accesses 
system.cpu7.icache.overall_mshr_miss_rate::total;0.040929;mshr miss rate for overall accesses 
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst;68707.837505;average ReadReq mshr miss latency 
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total;68707.837505;average ReadReq mshr miss latency 
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst;68707.837505;average overall mshr miss latency 
system.cpu7.icache.demand_avg_mshr_miss_latency::total;68707.837505;average overall mshr miss latency 
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst;68707.837505;average overall mshr miss latency 
system.cpu7.icache.overall_avg_mshr_miss_latency::total;68707.837505;average overall mshr miss latency 
system.cpu7.icache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu7.dcache.tags.replacements;199;number of replacements 
system.cpu7.dcache.tags.tagsinuse;212.200007;Cycle average of tags in use 
system.cpu7.dcache.tags.total_refs;163242;Total number of references to valid blocks. 
system.cpu7.dcache.tags.sampled_refs;634;Sample count of references to valid blocks. 
system.cpu7.dcache.tags.avg_refs;257.479495;Average number of references to valid blocks. 
system.cpu7.dcache.tags.warmup_cycle;0;Cycle when the warmup percentage was hit. 
system.cpu7.dcache.tags.occ_blocks::cpu7.data;212.200007;Average occupied blocks per requestor 
system.cpu7.dcache.tags.occ_percent::cpu7.data;0.207227;Average percentage of cache occupancy 
system.cpu7.dcache.tags.occ_percent::total;0.207227;Average percentage of cache occupancy 
system.cpu7.dcache.tags.occ_task_id_blocks::1024;435;Occupied blocks per task id 
system.cpu7.dcache.tags.age_task_id_blocks_1024::3;1;Occupied blocks per task id 
system.cpu7.dcache.tags.age_task_id_blocks_1024::4;434;Occupied blocks per task id 
system.cpu7.dcache.tags.occ_task_id_percent::1024;0.424805;Percentage of cache occupancy per task id 
system.cpu7.dcache.tags.tag_accesses;367112;Number of tag accesses 
system.cpu7.dcache.tags.data_accesses;367112;Number of data accesses 
system.cpu7.dcache.ReadReq_hits::cpu7.data;116108;number of ReadReq hits 
system.cpu7.dcache.ReadReq_hits::total;116108;number of ReadReq hits 
system.cpu7.dcache.WriteReq_hits::cpu7.data;54190;number of WriteReq hits 
system.cpu7.dcache.WriteReq_hits::total;54190;number of WriteReq hits 
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data;3248;number of LoadLockedReq hits 
system.cpu7.dcache.LoadLockedReq_hits::total;3248;number of LoadLockedReq hits 
system.cpu7.dcache.StoreCondReq_hits::cpu7.data;699;number of StoreCondReq hits 
system.cpu7.dcache.StoreCondReq_hits::total;699;number of StoreCondReq hits 
system.cpu7.dcache.demand_hits::cpu7.data;170298;number of demand (read+write) hits 
system.cpu7.dcache.demand_hits::total;170298;number of demand (read+write) hits 
system.cpu7.dcache.overall_hits::cpu7.data;170298;number of overall hits 
system.cpu7.dcache.overall_hits::total;170298;number of overall hits 
system.cpu7.dcache.ReadReq_misses::cpu7.data;5259;number of ReadReq misses 
system.cpu7.dcache.ReadReq_misses::total;5259;number of ReadReq misses 
system.cpu7.dcache.WriteReq_misses::cpu7.data;1543;number of WriteReq misses 
system.cpu7.dcache.WriteReq_misses::total;1543;number of WriteReq misses 
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data;434;number of LoadLockedReq misses 
system.cpu7.dcache.LoadLockedReq_misses::total;434;number of LoadLockedReq misses 
system.cpu7.dcache.StoreCondReq_misses::cpu7.data;792;number of StoreCondReq misses 
system.cpu7.dcache.StoreCondReq_misses::total;792;number of StoreCondReq misses 
system.cpu7.dcache.demand_misses::cpu7.data;6802;number of demand (read+write) misses 
system.cpu7.dcache.demand_misses::total;6802;number of demand (read+write) misses 
system.cpu7.dcache.overall_misses::cpu7.data;6802;number of overall misses 
system.cpu7.dcache.overall_misses::total;6802;number of overall misses 
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data;313664883;number of ReadReq miss cycles 
system.cpu7.dcache.ReadReq_miss_latency::total;313664883;number of ReadReq miss cycles 
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data;94822592;number of WriteReq miss cycles 
system.cpu7.dcache.WriteReq_miss_latency::total;94822592;number of WriteReq miss cycles 
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data;26102996;number of LoadLockedReq miss cycles 
system.cpu7.dcache.LoadLockedReq_miss_latency::total;26102996;number of LoadLockedReq miss cycles 
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data;42416693;number of StoreCondReq miss cycles 
system.cpu7.dcache.StoreCondReq_miss_latency::total;42416693;number of StoreCondReq miss cycles 
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data;3232000;number of StoreCondFailReq miss cycles 
system.cpu7.dcache.StoreCondFailReq_miss_latency::total;3232000;number of StoreCondFailReq miss cycles 
system.cpu7.dcache.demand_miss_latency::cpu7.data;408487475;number of demand (read+write) miss cycles 
system.cpu7.dcache.demand_miss_latency::total;408487475;number of demand (read+write) miss cycles 
system.cpu7.dcache.overall_miss_latency::cpu7.data;408487475;number of overall miss cycles 
system.cpu7.dcache.overall_miss_latency::total;408487475;number of overall miss cycles 
system.cpu7.dcache.ReadReq_accesses::cpu7.data;121367;number of ReadReq accesses(hits+misses) 
system.cpu7.dcache.ReadReq_accesses::total;121367;number of ReadReq accesses(hits+misses) 
system.cpu7.dcache.WriteReq_accesses::cpu7.data;55733;number of WriteReq accesses(hits+misses) 
system.cpu7.dcache.WriteReq_accesses::total;55733;number of WriteReq accesses(hits+misses) 
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data;3682;number of LoadLockedReq accesses(hits+misses) 
system.cpu7.dcache.LoadLockedReq_accesses::total;3682;number of LoadLockedReq accesses(hits+misses) 
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data;1491;number of StoreCondReq accesses(hits+misses) 
system.cpu7.dcache.StoreCondReq_accesses::total;1491;number of StoreCondReq accesses(hits+misses) 
system.cpu7.dcache.demand_accesses::cpu7.data;177100;number of demand (read+write) accesses 
system.cpu7.dcache.demand_accesses::total;177100;number of demand (read+write) accesses 
system.cpu7.dcache.overall_accesses::cpu7.data;177100;number of overall (read+write) accesses 
system.cpu7.dcache.overall_accesses::total;177100;number of overall (read+write) accesses 
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data;0.043331;miss rate for ReadReq accesses 
system.cpu7.dcache.ReadReq_miss_rate::total;0.043331;miss rate for ReadReq accesses 
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data;0.027686;miss rate for WriteReq accesses 
system.cpu7.dcache.WriteReq_miss_rate::total;0.027686;miss rate for WriteReq accesses 
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data;0.117871;miss rate for LoadLockedReq accesses 
system.cpu7.dcache.LoadLockedReq_miss_rate::total;0.117871;miss rate for LoadLockedReq accesses 
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data;0.531187;miss rate for StoreCondReq accesses 
system.cpu7.dcache.StoreCondReq_miss_rate::total;0.531187;miss rate for StoreCondReq accesses 
system.cpu7.dcache.demand_miss_rate::cpu7.data;0.038408;miss rate for demand accesses 
system.cpu7.dcache.demand_miss_rate::total;0.038408;miss rate for demand accesses 
system.cpu7.dcache.overall_miss_rate::cpu7.data;0.038408;miss rate for overall accesses 
system.cpu7.dcache.overall_miss_rate::total;0.038408;miss rate for overall accesses 
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data;59643.446092;average ReadReq miss latency 
system.cpu7.dcache.ReadReq_avg_miss_latency::total;59643.446092;average ReadReq miss latency 
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data;61453.397278;average WriteReq miss latency 
system.cpu7.dcache.WriteReq_avg_miss_latency::total;61453.397278;average WriteReq miss latency 
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data;60145.152074;average LoadLockedReq miss latency 
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total;60145.152074;average LoadLockedReq miss latency 
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data;53556.430556;average StoreCondReq miss latency 
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total;53556.430556;average StoreCondReq miss latency 
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data;inf;average StoreCondFailReq miss latency 
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total;inf;average StoreCondFailReq miss latency 
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data;60054.024552;average overall miss latency 
system.cpu7.dcache.demand_avg_miss_latency::total;60054.024552;average overall miss latency 
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data;60054.024552;average overall miss latency 
system.cpu7.dcache.overall_avg_miss_latency::total;60054.024552;average overall miss latency 
system.cpu7.dcache.blocked_cycles::no_mshrs;27;number of cycles access was blocked 
system.cpu7.dcache.blocked_cycles::no_targets;1;number of cycles access was blocked 
system.cpu7.dcache.blocked::no_mshrs;10;number of cycles access was blocked 
system.cpu7.dcache.blocked::no_targets;1;number of cycles access was blocked 
system.cpu7.dcache.avg_blocked_cycles::no_mshrs;2.700000;average number of cycles each access was blocked 
system.cpu7.dcache.avg_blocked_cycles::no_targets;1;average number of cycles each access was blocked 
system.cpu7.dcache.fast_writes;0;number of fast writes performed 
system.cpu7.dcache.cache_copies;0;number of cache copies performed 
system.cpu7.dcache.writebacks::writebacks;112;number of writebacks 
system.cpu7.dcache.writebacks::total;112;number of writebacks 
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data;3244;number of ReadReq MSHR hits 
system.cpu7.dcache.ReadReq_mshr_hits::total;3244;number of ReadReq MSHR hits 
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data;261;number of WriteReq MSHR hits 
system.cpu7.dcache.WriteReq_mshr_hits::total;261;number of WriteReq MSHR hits 
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data;73;number of LoadLockedReq MSHR hits 
system.cpu7.dcache.LoadLockedReq_mshr_hits::total;73;number of LoadLockedReq MSHR hits 
system.cpu7.dcache.demand_mshr_hits::cpu7.data;3505;number of demand (read+write) MSHR hits 
system.cpu7.dcache.demand_mshr_hits::total;3505;number of demand (read+write) MSHR hits 
system.cpu7.dcache.overall_mshr_hits::cpu7.data;3505;number of overall MSHR hits 
system.cpu7.dcache.overall_mshr_hits::total;3505;number of overall MSHR hits 
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data;2015;number of ReadReq MSHR misses 
system.cpu7.dcache.ReadReq_mshr_misses::total;2015;number of ReadReq MSHR misses 
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data;1282;number of WriteReq MSHR misses 
system.cpu7.dcache.WriteReq_mshr_misses::total;1282;number of WriteReq MSHR misses 
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data;361;number of LoadLockedReq MSHR misses 
system.cpu7.dcache.LoadLockedReq_mshr_misses::total;361;number of LoadLockedReq MSHR misses 
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data;766;number of StoreCondReq MSHR misses 
system.cpu7.dcache.StoreCondReq_mshr_misses::total;766;number of StoreCondReq MSHR misses 
system.cpu7.dcache.demand_mshr_misses::cpu7.data;3297;number of demand (read+write) MSHR misses 
system.cpu7.dcache.demand_mshr_misses::total;3297;number of demand (read+write) MSHR misses 
system.cpu7.dcache.overall_mshr_misses::cpu7.data;3297;number of overall MSHR misses 
system.cpu7.dcache.overall_mshr_misses::total;3297;number of overall MSHR misses 
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data;105105707;number of ReadReq MSHR miss cycles 
system.cpu7.dcache.ReadReq_mshr_miss_latency::total;105105707;number of ReadReq MSHR miss cycles 
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data;39602099;number of WriteReq MSHR miss cycles 
system.cpu7.dcache.WriteReq_mshr_miss_latency::total;39602099;number of WriteReq MSHR miss cycles 
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data;15175003;number of LoadLockedReq MSHR miss cycles 
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total;15175003;number of LoadLockedReq MSHR miss cycles 
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data;23151307;number of StoreCondReq MSHR miss cycles 
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total;23151307;number of StoreCondReq MSHR miss cycles 
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data;2330000;number of StoreCondFailReq MSHR miss cycles 
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total;2330000;number of StoreCondFailReq MSHR miss cycles 
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data;144707806;number of demand (read+write) MSHR miss cycles 
system.cpu7.dcache.demand_mshr_miss_latency::total;144707806;number of demand (read+write) MSHR miss cycles 
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data;144707806;number of overall MSHR miss cycles 
system.cpu7.dcache.overall_mshr_miss_latency::total;144707806;number of overall MSHR miss cycles 
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::cpu7.data;1560000;number of ReadReq MSHR uncacheable cycles 
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total;1560000;number of ReadReq MSHR uncacheable cycles 
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::cpu7.data;120638000;number of WriteReq MSHR uncacheable cycles 
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total;120638000;number of WriteReq MSHR uncacheable cycles 
system.cpu7.dcache.overall_mshr_uncacheable_latency::cpu7.data;122198000;number of overall MSHR uncacheable cycles 
system.cpu7.dcache.overall_mshr_uncacheable_latency::total;122198000;number of overall MSHR uncacheable cycles 
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data;0.016603;mshr miss rate for ReadReq accesses 
system.cpu7.dcache.ReadReq_mshr_miss_rate::total;0.016603;mshr miss rate for ReadReq accesses 
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data;0.023003;mshr miss rate for WriteReq accesses 
system.cpu7.dcache.WriteReq_mshr_miss_rate::total;0.023003;mshr miss rate for WriteReq accesses 
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data;0.098045;mshr miss rate for LoadLockedReq accesses 
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total;0.098045;mshr miss rate for LoadLockedReq accesses 
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data;0.513749;mshr miss rate for StoreCondReq accesses 
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total;0.513749;mshr miss rate for StoreCondReq accesses 
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data;0.018617;mshr miss rate for demand accesses 
system.cpu7.dcache.demand_mshr_miss_rate::total;0.018617;mshr miss rate for demand accesses 
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data;0.018617;mshr miss rate for overall accesses 
system.cpu7.dcache.overall_mshr_miss_rate::total;0.018617;mshr miss rate for overall accesses 
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data;52161.641191;average ReadReq mshr miss latency 
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total;52161.641191;average ReadReq mshr miss latency 
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data;30890.872855;average WriteReq mshr miss latency 
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total;30890.872855;average WriteReq mshr miss latency 
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data;42036.019391;average LoadLockedReq mshr miss latency 
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total;42036.019391;average LoadLockedReq mshr miss latency 
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data;30223.638381;average StoreCondReq mshr miss latency 
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total;30223.638381;average StoreCondReq mshr miss latency 
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data;inf;average StoreCondFailReq mshr miss latency 
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;average StoreCondFailReq mshr miss latency 
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data;43890.750986;average overall mshr miss latency 
system.cpu7.dcache.demand_avg_mshr_miss_latency::total;43890.750986;average overall mshr miss latency 
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data;43890.750986;average overall mshr miss latency 
system.cpu7.dcache.overall_avg_mshr_miss_latency::total;43890.750986;average overall mshr miss latency 
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu7.data;inf;average ReadReq mshr uncacheable latency 
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;average ReadReq mshr uncacheable latency 
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu7.data;inf;average WriteReq mshr uncacheable latency 
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;average WriteReq mshr uncacheable latency 
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::cpu7.data;inf;average overall mshr uncacheable latency 
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total;inf;average overall mshr uncacheable latency 
system.cpu7.dcache.no_allocate_misses;0;Number of misses that were no-allocate 
system.cpu0.kern.inst.arm;0;number of arm instructions executed 
system.cpu0.kern.inst.quiesce;2676;number of quiesce instructions executed 
system.cpu0.kern.inst.hwrei;55970;number of hwrei instructions executed 
system.cpu0.kern.ipl_count::0;23530;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::22;299;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::30;403;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::31;28988;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::total;53220;number of times we switched to this ipl 
system.cpu0.kern.ipl_good::0;23448;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::22;299;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::30;403;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::31;23047;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::total;47197;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_ticks::0;231857840000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::22;568260000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::30;1484550000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::31;245017610000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::total;478928260000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_used::0;0.996515;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::22;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::30;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::31;0.795053;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::total;0.886828;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.callpal::cserve;1;number of callpals executed 
system.cpu0.kern.callpal::wripir;899;number of callpals executed 
system.cpu0.kern.callpal::wrmces;1;number of callpals executed 
system.cpu0.kern.callpal::wrfen;1;number of callpals executed 
system.cpu0.kern.callpal::wrvptptr;1;number of callpals executed 
system.cpu0.kern.callpal::swpctx;995;number of callpals executed 
system.cpu0.kern.callpal::tbi;1;number of callpals executed 
system.cpu0.kern.callpal::wrent;7;number of callpals executed 
system.cpu0.kern.callpal::swpipl;51737;number of callpals executed 
system.cpu0.kern.callpal::rdps;836;number of callpals executed 
system.cpu0.kern.callpal::wrkgp;1;number of callpals executed 
system.cpu0.kern.callpal::rdusp;2;number of callpals executed 
system.cpu0.kern.callpal::whami;2;number of callpals executed 
system.cpu0.kern.callpal::rti;782;number of callpals executed 
system.cpu0.kern.callpal::total;55266;number of callpals executed 
system.cpu0.kern.mode_switch::kernel;1697;number of protection mode switches 
system.cpu0.kern.mode_switch::user;0;number of protection mode switches 
system.cpu0.kern.mode_switch::idle;0;number of protection mode switches 
system.cpu0.kern.mode_switch_good::kernel;0;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::user;nan;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::idle;nan;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::total;0;fraction of useful protection mode switches 
system.cpu0.kern.mode_ticks::kernel;0;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::user;0;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::idle;0;number of ticks spent at the given mode 
system.cpu0.kern.swap_context;996;number of times the context was actually changed 
system.cpu1.kern.inst.arm;0;number of arm instructions executed 
system.cpu1.kern.inst.quiesce;2132;number of quiesce instructions executed 
system.cpu1.kern.inst.hwrei;26838;number of hwrei instructions executed 
system.cpu1.kern.ipl_count::0;10570;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::22;274;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::30;859;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::31;12201;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::total;23904;number of times we switched to this ipl 
system.cpu1.kern.ipl_good::0;10166;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::22;274;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::30;859;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::31;9307;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::total;20606;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_ticks::0;224089870000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::22;471760000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::30;3145760000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::31;251217490000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::total;478924880000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_used::0;0.961779;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::22;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::30;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::31;0.762806;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::total;0.862031;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.callpal::cserve;1;number of callpals executed 
system.cpu1.kern.callpal::wripir;778;number of callpals executed 
system.cpu1.kern.callpal::wrmces;1;number of callpals executed 
system.cpu1.kern.callpal::wrfen;1;number of callpals executed 
system.cpu1.kern.callpal::swpctx;1591;number of callpals executed 
system.cpu1.kern.callpal::wrent;7;number of callpals executed 
system.cpu1.kern.callpal::swpipl;21233;number of callpals executed 
system.cpu1.kern.callpal::rdps;549;number of callpals executed 
system.cpu1.kern.callpal::wrkgp;1;number of callpals executed 
system.cpu1.kern.callpal::whami;3;number of callpals executed 
system.cpu1.kern.callpal::rti;1537;number of callpals executed 
system.cpu1.kern.callpal::rdunique;1;number of callpals executed 
system.cpu1.kern.callpal::total;25703;number of callpals executed 
system.cpu1.kern.mode_switch::kernel;855;number of protection mode switches 
system.cpu1.kern.mode_switch::user;0;number of protection mode switches 
system.cpu1.kern.mode_switch::idle;1872;number of protection mode switches 
system.cpu1.kern.mode_switch_good::kernel;0.928655;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::user;nan;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::idle;0.423611;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::total;0.581958;fraction of useful protection mode switches 
system.cpu1.kern.mode_ticks::kernel;59378510000;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::user;0;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::idle;419533060000;number of ticks spent at the given mode 
system.cpu1.kern.swap_context;1592;number of times the context was actually changed 
system.cpu2.kern.inst.arm;0;number of arm instructions executed 
system.cpu2.kern.inst.quiesce;1696;number of quiesce instructions executed 
system.cpu2.kern.inst.hwrei;28659;number of hwrei instructions executed 
system.cpu2.kern.ipl_count::0;10364;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::22;272;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::30;386;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::31;16115;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::total;27137;number of times we switched to this ipl 
system.cpu2.kern.ipl_good::0;10047;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::22;272;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::30;386;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::31;9661;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::total;20366;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_ticks::0;231320600000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::22;469450000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::30;1371480000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::31;245379100000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::total;478540630000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_used::0;0.969413;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::22;1;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::30;1;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::31;0.599504;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::total;0.750488;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.callpal::cserve;1;number of callpals executed 
system.cpu2.kern.callpal::wripir;316;number of callpals executed 
system.cpu2.kern.callpal::wrmces;1;number of callpals executed 
system.cpu2.kern.callpal::wrfen;1;number of callpals executed 
system.cpu2.kern.callpal::swpctx;646;number of callpals executed 
system.cpu2.kern.callpal::wrent;7;number of callpals executed 
system.cpu2.kern.callpal::swpipl;25503;number of callpals executed 
system.cpu2.kern.callpal::rdps;544;number of callpals executed 
system.cpu2.kern.callpal::wrkgp;1;number of callpals executed 
system.cpu2.kern.callpal::whami;3;number of callpals executed 
system.cpu2.kern.callpal::rti;975;number of callpals executed 
system.cpu2.kern.callpal::rdunique;1;number of callpals executed 
system.cpu2.kern.callpal::total;27999;number of callpals executed 
system.cpu2.kern.mode_switch::kernel;1306;number of protection mode switches 
system.cpu2.kern.mode_switch::user;0;number of protection mode switches 
system.cpu2.kern.mode_switch::idle;0;number of protection mode switches 
system.cpu2.kern.mode_switch_good::kernel;0;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::user;nan;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::idle;nan;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::total;0;fraction of useful protection mode switches 
system.cpu2.kern.mode_ticks::kernel;0;number of ticks spent at the given mode 
system.cpu2.kern.mode_ticks::user;0;number of ticks spent at the given mode 
system.cpu2.kern.mode_ticks::idle;0;number of ticks spent at the given mode 
system.cpu2.kern.swap_context;647;number of times the context was actually changed 
system.cpu3.kern.inst.arm;0;number of arm instructions executed 
system.cpu3.kern.inst.quiesce;1485;number of quiesce instructions executed 
system.cpu3.kern.inst.hwrei;10227;number of hwrei instructions executed 
system.cpu3.kern.ipl_count::0;3120;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::22;272;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::30;136;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::31;5928;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::total;9456;number of times we switched to this ipl 
system.cpu3.kern.ipl_good::0;3053;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::22;272;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::30;136;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::31;2918;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::total;6379;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_ticks::0;252230020000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::22;434550000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::30;540410000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::31;225339140000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::total;478544120000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_used::0;0.978526;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::22;1;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::30;1;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::31;0.492240;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::total;0.674598;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.callpal::cserve;1;number of callpals executed 
system.cpu3.kern.callpal::wripir;67;number of callpals executed 
system.cpu3.kern.callpal::wrmces;1;number of callpals executed 
system.cpu3.kern.callpal::wrfen;1;number of callpals executed 
system.cpu3.kern.callpal::swpctx;146;number of callpals executed 
system.cpu3.kern.callpal::wrent;7;number of callpals executed 
system.cpu3.kern.callpal::swpipl;8574;number of callpals executed 
system.cpu3.kern.callpal::rdps;542;number of callpals executed 
system.cpu3.kern.callpal::wrkgp;1;number of callpals executed 
system.cpu3.kern.callpal::whami;3;number of callpals executed 
system.cpu3.kern.callpal::rti;474;number of callpals executed 
system.cpu3.kern.callpal::rdunique;1;number of callpals executed 
system.cpu3.kern.callpal::total;9818;number of callpals executed 
system.cpu3.kern.mode_switch::kernel;555;number of protection mode switches 
system.cpu3.kern.mode_switch::user;0;number of protection mode switches 
system.cpu3.kern.mode_switch::idle;0;number of protection mode switches 
system.cpu3.kern.mode_switch_good::kernel;0;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::user;nan;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::idle;nan;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::total;0;fraction of useful protection mode switches 
system.cpu3.kern.mode_ticks::kernel;0;number of ticks spent at the given mode 
system.cpu3.kern.mode_ticks::user;0;number of ticks spent at the given mode 
system.cpu3.kern.mode_ticks::idle;0;number of ticks spent at the given mode 
system.cpu3.kern.swap_context;147;number of times the context was actually changed 
system.cpu4.kern.inst.arm;0;number of arm instructions executed 
system.cpu4.kern.inst.quiesce;1439;number of quiesce instructions executed 
system.cpu4.kern.inst.hwrei;5215;number of hwrei instructions executed 
system.cpu4.kern.ipl_count::0;1162;number of times we switched to this ipl 
system.cpu4.kern.ipl_count::22;269;number of times we switched to this ipl 
system.cpu4.kern.ipl_count::30;69;number of times we switched to this ipl 
system.cpu4.kern.ipl_count::31;3149;number of times we switched to this ipl 
system.cpu4.kern.ipl_count::total;4649;number of times we switched to this ipl 
system.cpu4.kern.ipl_good::0;1162;number of times we switched to this ipl from a different ipl 
system.cpu4.kern.ipl_good::22;269;number of times we switched to this ipl from a different ipl 
system.cpu4.kern.ipl_good::30;69;number of times we switched to this ipl from a different ipl 
system.cpu4.kern.ipl_good::31;1093;number of times we switched to this ipl from a different ipl 
system.cpu4.kern.ipl_good::total;2593;number of times we switched to this ipl from a different ipl 
system.cpu4.kern.ipl_ticks::0;257091770000;number of cycles we spent at this ipl 
system.cpu4.kern.ipl_ticks::22;419370000;number of cycles we spent at this ipl 
system.cpu4.kern.ipl_ticks::30;324010000;number of cycles we spent at this ipl 
system.cpu4.kern.ipl_ticks::31;220700850000;number of cycles we spent at this ipl 
system.cpu4.kern.ipl_ticks::total;478536000000;number of cycles we spent at this ipl 
system.cpu4.kern.ipl_used::0;1;fraction of swpipl calls that actually changed the ipl 
system.cpu4.kern.ipl_used::22;1;fraction of swpipl calls that actually changed the ipl 
system.cpu4.kern.ipl_used::30;1;fraction of swpipl calls that actually changed the ipl 
system.cpu4.kern.ipl_used::31;0.347094;fraction of swpipl calls that actually changed the ipl 
system.cpu4.kern.ipl_used::total;0.557754;fraction of swpipl calls that actually changed the ipl 
system.cpu4.kern.callpal::cserve;1;number of callpals executed 
system.cpu4.kern.callpal::wrmces;1;number of callpals executed 
system.cpu4.kern.callpal::wrfen;1;number of callpals executed 
system.cpu4.kern.callpal::swpctx;12;number of callpals executed 
system.cpu4.kern.callpal::wrent;7;number of callpals executed 
system.cpu4.kern.callpal::swpipl;3972;number of callpals executed 
system.cpu4.kern.callpal::rdps;538;number of callpals executed 
system.cpu4.kern.callpal::wrkgp;1;number of callpals executed 
system.cpu4.kern.callpal::whami;3;number of callpals executed 
system.cpu4.kern.callpal::rti;338;number of callpals executed 
system.cpu4.kern.callpal::rdunique;1;number of callpals executed 
system.cpu4.kern.callpal::total;4875;number of callpals executed 
system.cpu4.kern.mode_switch::kernel;352;number of protection mode switches 
system.cpu4.kern.mode_switch::user;0;number of protection mode switches 
system.cpu4.kern.mode_switch::idle;0;number of protection mode switches 
system.cpu4.kern.mode_switch_good::kernel;0;fraction of useful protection mode switches 
system.cpu4.kern.mode_switch_good::user;nan;fraction of useful protection mode switches 
system.cpu4.kern.mode_switch_good::idle;nan;fraction of useful protection mode switches 
system.cpu4.kern.mode_switch_good::total;0;fraction of useful protection mode switches 
system.cpu4.kern.mode_ticks::kernel;0;number of ticks spent at the given mode 
system.cpu4.kern.mode_ticks::user;0;number of ticks spent at the given mode 
system.cpu4.kern.mode_ticks::idle;0;number of ticks spent at the given mode 
system.cpu4.kern.swap_context;13;number of times the context was actually changed 
system.cpu5.kern.inst.arm;0;number of arm instructions executed 
system.cpu5.kern.inst.quiesce;1446;number of quiesce instructions executed 
system.cpu5.kern.inst.hwrei;5208;number of hwrei instructions executed 
system.cpu5.kern.ipl_count::0;1161;number of times we switched to this ipl 
system.cpu5.kern.ipl_count::22;268;number of times we switched to this ipl 
system.cpu5.kern.ipl_count::30;70;number of times we switched to this ipl 
system.cpu5.kern.ipl_count::31;3145;number of times we switched to this ipl 
system.cpu5.kern.ipl_count::total;4644;number of times we switched to this ipl 
system.cpu5.kern.ipl_good::0;1161;number of times we switched to this ipl from a different ipl 
system.cpu5.kern.ipl_good::22;268;number of times we switched to this ipl from a different ipl 
system.cpu5.kern.ipl_good::30;70;number of times we switched to this ipl from a different ipl 
system.cpu5.kern.ipl_good::31;1093;number of times we switched to this ipl from a different ipl 
system.cpu5.kern.ipl_good::total;2592;number of times we switched to this ipl from a different ipl 
system.cpu5.kern.ipl_ticks::0;255538240000;number of cycles we spent at this ipl 
system.cpu5.kern.ipl_ticks::22;417930000;number of cycles we spent at this ipl 
system.cpu5.kern.ipl_ticks::30;333350000;number of cycles we spent at this ipl 
system.cpu5.kern.ipl_ticks::31;222248620000;number of cycles we spent at this ipl 
system.cpu5.kern.ipl_ticks::total;478538140000;number of cycles we spent at this ipl 
system.cpu5.kern.ipl_used::0;1;fraction of swpipl calls that actually changed the ipl 
system.cpu5.kern.ipl_used::22;1;fraction of swpipl calls that actually changed the ipl 
system.cpu5.kern.ipl_used::30;1;fraction of swpipl calls that actually changed the ipl 
system.cpu5.kern.ipl_used::31;0.347536;fraction of swpipl calls that actually changed the ipl 
system.cpu5.kern.ipl_used::total;0.558140;fraction of swpipl calls that actually changed the ipl 
system.cpu5.kern.callpal::cserve;1;number of callpals executed 
system.cpu5.kern.callpal::wrmces;1;number of callpals executed 
system.cpu5.kern.callpal::wrfen;1;number of callpals executed 
system.cpu5.kern.callpal::swpctx;12;number of callpals executed 
system.cpu5.kern.callpal::wrent;7;number of callpals executed 
system.cpu5.kern.callpal::swpipl;3969;number of callpals executed 
system.cpu5.kern.callpal::rdps;536;number of callpals executed 
system.cpu5.kern.callpal::wrkgp;1;number of callpals executed 
system.cpu5.kern.callpal::whami;3;number of callpals executed 
system.cpu5.kern.callpal::rti;337;number of callpals executed 
system.cpu5.kern.callpal::rdunique;1;number of callpals executed 
system.cpu5.kern.callpal::total;4869;number of callpals executed 
system.cpu5.kern.mode_switch::kernel;351;number of protection mode switches 
system.cpu5.kern.mode_switch::user;0;number of protection mode switches 
system.cpu5.kern.mode_switch::idle;0;number of protection mode switches 
system.cpu5.kern.mode_switch_good::kernel;0;fraction of useful protection mode switches 
system.cpu5.kern.mode_switch_good::user;nan;fraction of useful protection mode switches 
system.cpu5.kern.mode_switch_good::idle;nan;fraction of useful protection mode switches 
system.cpu5.kern.mode_switch_good::total;0;fraction of useful protection mode switches 
system.cpu5.kern.mode_ticks::kernel;0;number of ticks spent at the given mode 
system.cpu5.kern.mode_ticks::user;0;number of ticks spent at the given mode 
system.cpu5.kern.mode_ticks::idle;0;number of ticks spent at the given mode 
system.cpu5.kern.swap_context;13;number of times the context was actually changed 
system.cpu6.kern.inst.arm;0;number of arm instructions executed 
system.cpu6.kern.inst.quiesce;1451;number of quiesce instructions executed 
system.cpu6.kern.inst.hwrei;5172;number of hwrei instructions executed 
system.cpu6.kern.ipl_count::0;1153;number of times we switched to this ipl 
system.cpu6.kern.ipl_count::22;266;number of times we switched to this ipl 
system.cpu6.kern.ipl_count::30;70;number of times we switched to this ipl 
system.cpu6.kern.ipl_count::31;3123;number of times we switched to this ipl 
system.cpu6.kern.ipl_count::total;4612;number of times we switched to this ipl 
system.cpu6.kern.ipl_good::0;1153;number of times we switched to this ipl from a different ipl 
system.cpu6.kern.ipl_good::22;266;number of times we switched to this ipl from a different ipl 
system.cpu6.kern.ipl_good::30;70;number of times we switched to this ipl from a different ipl 
system.cpu6.kern.ipl_good::31;1085;number of times we switched to this ipl from a different ipl 
system.cpu6.kern.ipl_good::total;2574;number of times we switched to this ipl from a different ipl 
system.cpu6.kern.ipl_ticks::0;254118670000;number of cycles we spent at this ipl 
system.cpu6.kern.ipl_ticks::22;415250000;number of cycles we spent at this ipl 
system.cpu6.kern.ipl_ticks::30;333390000;number of cycles we spent at this ipl 
system.cpu6.kern.ipl_ticks::31;223669830000;number of cycles we spent at this ipl 
system.cpu6.kern.ipl_ticks::total;478537140000;number of cycles we spent at this ipl 
system.cpu6.kern.ipl_used::0;1;fraction of swpipl calls that actually changed the ipl 
system.cpu6.kern.ipl_used::22;1;fraction of swpipl calls that actually changed the ipl 
system.cpu6.kern.ipl_used::30;1;fraction of swpipl calls that actually changed the ipl 
system.cpu6.kern.ipl_used::31;0.347422;fraction of swpipl calls that actually changed the ipl 
system.cpu6.kern.ipl_used::total;0.558109;fraction of swpipl calls that actually changed the ipl 
system.cpu6.kern.callpal::cserve;1;number of callpals executed 
system.cpu6.kern.callpal::wrmces;1;number of callpals executed 
system.cpu6.kern.callpal::wrfen;1;number of callpals executed 
system.cpu6.kern.callpal::swpctx;12;number of callpals executed 
system.cpu6.kern.callpal::wrent;7;number of callpals executed 
system.cpu6.kern.callpal::swpipl;3941;number of callpals executed 
system.cpu6.kern.callpal::rdps;532;number of callpals executed 
system.cpu6.kern.callpal::wrkgp;1;number of callpals executed 
system.cpu6.kern.callpal::whami;3;number of callpals executed 
system.cpu6.kern.callpal::rti;335;number of callpals executed 
system.cpu6.kern.callpal::rdunique;1;number of callpals executed 
system.cpu6.kern.callpal::total;4835;number of callpals executed 
system.cpu6.kern.mode_switch::kernel;349;number of protection mode switches 
system.cpu6.kern.mode_switch::user;0;number of protection mode switches 
system.cpu6.kern.mode_switch::idle;0;number of protection mode switches 
system.cpu6.kern.mode_switch_good::kernel;0;fraction of useful protection mode switches 
system.cpu6.kern.mode_switch_good::user;nan;fraction of useful protection mode switches 
system.cpu6.kern.mode_switch_good::idle;nan;fraction of useful protection mode switches 
system.cpu6.kern.mode_switch_good::total;0;fraction of useful protection mode switches 
system.cpu6.kern.mode_ticks::kernel;0;number of ticks spent at the given mode 
system.cpu6.kern.mode_ticks::user;0;number of ticks spent at the given mode 
system.cpu6.kern.mode_ticks::idle;0;number of ticks spent at the given mode 
system.cpu6.kern.swap_context;13;number of times the context was actually changed 
system.cpu7.kern.inst.arm;0;number of arm instructions executed 
system.cpu7.kern.inst.quiesce;1457;number of quiesce instructions executed 
system.cpu7.kern.inst.hwrei;5459;number of hwrei instructions executed 
system.cpu7.kern.ipl_count::0;1237;number of times we switched to this ipl 
system.cpu7.kern.ipl_count::22;265;number of times we switched to this ipl 
system.cpu7.kern.ipl_count::30;132;number of times we switched to this ipl 
system.cpu7.kern.ipl_count::31;3267;number of times we switched to this ipl 
system.cpu7.kern.ipl_count::total;4901;number of times we switched to this ipl 
system.cpu7.kern.ipl_good::0;1237;number of times we switched to this ipl from a different ipl 
system.cpu7.kern.ipl_good::22;265;number of times we switched to this ipl from a different ipl 
system.cpu7.kern.ipl_good::30;132;number of times we switched to this ipl from a different ipl 
system.cpu7.kern.ipl_good::31;1231;number of times we switched to this ipl from a different ipl 
system.cpu7.kern.ipl_good::total;2865;number of times we switched to this ipl from a different ipl 
system.cpu7.kern.ipl_ticks::0;252520090000;number of cycles we spent at this ipl 
system.cpu7.kern.ipl_ticks::22;410470000;number of cycles we spent at this ipl 
system.cpu7.kern.ipl_ticks::30;420350000;number of cycles we spent at this ipl 
system.cpu7.kern.ipl_ticks::31;225188240000;number of cycles we spent at this ipl 
system.cpu7.kern.ipl_ticks::total;478539150000;number of cycles we spent at this ipl 
system.cpu7.kern.ipl_used::0;1;fraction of swpipl calls that actually changed the ipl 
system.cpu7.kern.ipl_used::22;1;fraction of swpipl calls that actually changed the ipl 
system.cpu7.kern.ipl_used::30;1;fraction of swpipl calls that actually changed the ipl 
system.cpu7.kern.ipl_used::31;0.376798;fraction of swpipl calls that actually changed the ipl 
system.cpu7.kern.ipl_used::total;0.584575;fraction of swpipl calls that actually changed the ipl 
system.cpu7.kern.callpal::cserve;1;number of callpals executed 
system.cpu7.kern.callpal::wrmces;1;number of callpals executed 
system.cpu7.kern.callpal::wrfen;1;number of callpals executed 
system.cpu7.kern.callpal::swpctx;12;number of callpals executed 
system.cpu7.kern.callpal::wrent;7;number of callpals executed 
system.cpu7.kern.callpal::swpipl;4232;number of callpals executed 
system.cpu7.kern.callpal::rdps;530;number of callpals executed 
system.cpu7.kern.callpal::wrkgp;1;number of callpals executed 
system.cpu7.kern.callpal::whami;3;number of callpals executed 
system.cpu7.kern.callpal::rti;334;number of callpals executed 
system.cpu7.kern.callpal::rdunique;1;number of callpals executed 
system.cpu7.kern.callpal::total;5123;number of callpals executed 
system.cpu7.kern.mode_switch::kernel;348;number of protection mode switches 
system.cpu7.kern.mode_switch::user;0;number of protection mode switches 
system.cpu7.kern.mode_switch::idle;0;number of protection mode switches 
system.cpu7.kern.mode_switch_good::kernel;0;fraction of useful protection mode switches 
system.cpu7.kern.mode_switch_good::user;nan;fraction of useful protection mode switches 
system.cpu7.kern.mode_switch_good::idle;nan;fraction of useful protection mode switches 
system.cpu7.kern.mode_switch_good::total;0;fraction of useful protection mode switches 
system.cpu7.kern.mode_ticks::kernel;0;number of ticks spent at the given mode 
system.cpu7.kern.mode_ticks::user;0;number of ticks spent at the given mode 
system.cpu7.kern.mode_ticks::idle;0;number of ticks spent at the given mode 
system.cpu7.kern.swap_context;13;number of times the context was actually changed 
