
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035386                       # Number of seconds simulated
sim_ticks                                 35385632961                       # Number of ticks simulated
final_tick                               563301889620                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 261770                       # Simulator instruction rate (inst/s)
host_op_rate                                   338809                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2875160                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907808                       # Number of bytes of host memory used
host_seconds                                 12307.36                       # Real time elapsed on the host
sim_insts                                  3221695272                       # Number of instructions simulated
sim_ops                                    4169844502                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1077248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1746304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       624384                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3453440                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1443072                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1443072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8416                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13643                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4878                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26980                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11274                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11274                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30443090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     49350650                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        57877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17645127                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                97594411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43407                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        57877                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             155543                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40781297                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40781297                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40781297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30443090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     49350650                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        57877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17645127                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              138375708                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84857634                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31088798                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25287464                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075565                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12974799                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12238719                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3187701                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91524                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34351679                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169783511                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31088798                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15426420                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35645540                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10659664                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5230173                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16786524                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       823230                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83776367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.496347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.301671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48130827     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1911048      2.28%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2489262      2.97%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3770487      4.50%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3667097      4.38%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2796884      3.34%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1655602      1.98%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2493889      2.98%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16861271     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83776367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366364                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000804                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35502075                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5114772                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34342484                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268339                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8548691                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5270282                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          313                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     203008926                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1338                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8548691                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37371919                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1025321                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1348966                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32696950                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2784515                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197105505                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          832                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1202182                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       876609                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           25                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274638310                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917897644                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917897644                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103889263                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41802                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23522                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7891243                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18255545                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9684080                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187310                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2824904                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183224678                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39660                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147616069                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       275114                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59614315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181066157                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6324                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83776367                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762025                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.900028                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29045955     34.67%     34.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18428013     22.00%     56.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11797719     14.08%     70.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8162334      9.74%     80.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7642730      9.12%     89.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4058306      4.84%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2994664      3.57%     98.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       897986      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       748660      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83776367                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         726290     68.97%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149614     14.21%     83.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177160     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122819896     83.20%     83.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2085105      1.41%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14559911      9.86%     94.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8134488      5.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147616069                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739573                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1053069                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007134                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380336682                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242879472                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143451415                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148669138                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       500453                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6987614                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2086                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          856                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2461634                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          125                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8548691                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         600719                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98406                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183264343                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1187310                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18255545                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9684080                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22992                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74542                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          856                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269733                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1174538                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2444271                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144761233                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13704843                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2854830                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21646707                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20272619                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7941864                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.705931                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143489335                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143451415                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92152972                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258787841                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690495                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356095                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60360109                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109772                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75227676                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.633766                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.156416                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28908993     38.43%     38.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21647679     28.78%     67.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7995098     10.63%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4574050      6.08%     83.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3801582      5.05%     88.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1824968      2.43%     91.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1895140      2.52%     93.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       798938      1.06%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3781228      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75227676                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3781228                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254710980                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          375082221                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32829                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1081267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848576                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848576                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178444                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178444                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651441734                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198118949                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187612350                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84857634                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30999724                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27109649                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1964793                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15510660                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14902425                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2226537                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62162                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36564698                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172539839                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30999724                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17128962                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35504420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9640167                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4067311                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18022847                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778805                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83800669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.369644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48296249     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1756841      2.10%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3205507      3.83%     63.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3020393      3.60%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4974212      5.94%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5184044      6.19%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1227245      1.46%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          921253      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15214925     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83800669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365314                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.033286                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37712912                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3929234                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34362368                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137560                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7658591                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3366852                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5640                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193009917                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1357                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7658591                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39295233                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1307167                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       452410                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32902255                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2185003                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     187951318                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        748885                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       877581                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249554353                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    855453656                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    855453656                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162366302                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87188031                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22083                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10811                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5864222                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28937396                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6277087                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104657                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1984736                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177839816                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21608                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150137342                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200217                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53308196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146329563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83800669                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.791601                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841492                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28912017     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15678836     18.71%     53.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13602039     16.23%     69.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8372893      9.99%     79.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8780363     10.48%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5151885      6.15%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2280321      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605574      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       416741      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83800669                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         589604     66.24%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190301     21.38%     87.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110244     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117734444     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1181259      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10798      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25871430     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5339411      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150137342                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.769285                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             890149                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005929                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385165716                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231170089                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145248138                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151027491                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367063                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8247488                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          779                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1534189                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7658591                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         685113                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        62235                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177861427                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       209717                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28937396                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6277087                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10810                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33588                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          220                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          471                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1048556                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1155159                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2203715                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147336895                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24869059                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2800444                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30076390                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22272189                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5207331                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.736283                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145410667                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145248138                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89227872                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217644601                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711668                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409971                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109114131                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123928239                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53933918                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1969983                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76142078                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627592                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322038                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34924277     45.87%     45.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16174682     21.24%     67.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9059590     11.90%     79.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3065057      4.03%     83.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2935605      3.86%     86.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1219932      1.60%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3276422      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       953510      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4533003      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76142078                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109114131                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123928239                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25432804                       # Number of memory references committed
system.switch_cpus1.commit.loads             20689906                       # Number of loads committed
system.switch_cpus1.commit.membars              10798                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19409039                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108175960                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1673456                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4533003                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249471232                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363389411                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30575                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1056965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109114131                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123928239                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109114131                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.777696                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.777696                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.285849                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.285849                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       681628101                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190349006                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199009636                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21596                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84857634                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32006444                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26112506                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2131088                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13358772                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12611548                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3305730                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93741                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33129480                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173855041                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32006444                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15917278                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37691142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11131453                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4755608                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16126875                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       817048                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84559010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.542316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46867868     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3088171      3.65%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4633776      5.48%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3212525      3.80%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2256862      2.67%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2189911      2.59%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1317866      1.56%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2838002      3.36%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18154029     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84559010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377178                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.048785                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34076838                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4986135                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35987629                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       525882                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8982524                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5392457                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208188272                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8982524                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35972026                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         507410                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1732097                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34579595                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2785353                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     202010518                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1166988                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       946285                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283306576                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    940327252                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    940327252                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174553396                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108753120                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36460                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17397                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8278343                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18519439                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9488635                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       112156                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2595401                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188321840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34739                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150492328                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       300466                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62750099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    191873166                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84559010                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779731                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.920045                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30117588     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17032751     20.14%     55.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12114779     14.33%     70.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8119624      9.60%     79.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8251640      9.76%     89.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3941661      4.66%     94.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3511343      4.15%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       668768      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       800856      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84559010                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         820147     70.91%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162496     14.05%     84.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       174039     15.05%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125864347     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1900081      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17341      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14786082      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7924477      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150492328                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.773468                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1156682                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007686                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    387000813                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251107032                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146331945                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151649010                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       472230                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7176892                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          355                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2275655                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8982524                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         265438                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49934                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188356585                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       646351                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18519439                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9488635                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17397                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42220                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          355                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1294211                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1164297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2458508                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147727672                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13821047                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2764655                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21547754                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21004409                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7726707                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740888                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146395006                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146331945                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94794618                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269326042                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724441                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351970                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101490718                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125101992                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63254759                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34684                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2148272                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75576486                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655303                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.177713                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28760104     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21719037     28.74%     66.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8211483     10.87%     77.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4597726      6.08%     83.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3873759      5.13%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1731966      2.29%     91.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1655190      2.19%     93.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1136963      1.50%     94.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3890258      5.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75576486                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101490718                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125101992                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18555523                       # Number of memory references committed
system.switch_cpus2.commit.loads             11342543                       # Number of loads committed
system.switch_cpus2.commit.membars              17342                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18150991                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112624039                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2587509                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3890258                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260042979                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385701798                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 298624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101490718                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125101992                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101490718                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836112                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836112                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.196012                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.196012                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       663477485                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203506413                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191412973                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34684                       # number of misc regfile writes
system.l2.replacements                          26980                       # number of replacements
system.l2.tagsinuse                      32767.982202                       # Cycle average of tags in use
system.l2.total_refs                           841445                       # Total number of references to valid blocks.
system.l2.sampled_refs                          59748                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.083233                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1161.154420                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.490686                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4003.626818                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.429928                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6466.717234                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.899965                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2302.316395                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6691.231257                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8126.080737                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3978.034762                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.035436                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000320                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.122181                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000410                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.197349                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000455                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.070261                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.204200                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.247988                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.121400                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43842                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40404                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28667                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  112913                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44062                       # number of Writeback hits
system.l2.Writeback_hits::total                 44062                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43842                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40404                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28667                       # number of demand (read+write) hits
system.l2.demand_hits::total                   112913                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43842                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40404                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28667                       # number of overall hits
system.l2.overall_hits::total                  112913                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8413                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13643                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4878                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26977                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8416                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13643                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4878                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26980                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8416                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13643                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4878                       # number of overall misses
system.l2.overall_misses::total                 26980                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       598482                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    439331057                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       729140                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    723797096                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       724362                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    271985182                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1437165319                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       121433                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        121433                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       598482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    439452490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       729140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    723797096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       724362                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    271985182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1437286752                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       598482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    439452490                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       729140                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    723797096                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       724362                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    271985182                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1437286752                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52255                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54047                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33545                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              139890                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44062                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44062                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52258                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54047                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33545                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               139893                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52258                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54047                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33545                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              139893                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.160999                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.252428                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.145417                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.192844                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.161047                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.252428                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.145417                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.192862                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.161047                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.252428                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.145417                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.192862                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 49873.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52220.498871                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48609.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53052.634758                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45272.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55757.519885                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53273.726471                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 40477.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 40477.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 49873.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52216.312975                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48609.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53052.634758                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45272.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55757.519885                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53272.303632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 49873.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52216.312975                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48609.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53052.634758                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45272.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55757.519885                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53272.303632                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11274                       # number of writebacks
system.l2.writebacks::total                     11274                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8413                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13643                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4878                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26977                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26980                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26980                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       530057                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    390425173                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       641146                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    644692214                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       630699                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    243784278                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1280703567                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       104787                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       104787                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       530057                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    390529960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       641146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    644692214                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       630699                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    243784278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1280808354                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       530057                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    390529960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       641146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    644692214                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       630699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    243784278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1280808354                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.160999                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.252428                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.145417                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.192844                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.161047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.252428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.145417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192862                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.161047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.252428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.145417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192862                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44171.416667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46407.366338                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42743.066667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47254.431870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39418.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49976.276753                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47473.906179                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        34929                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        34929                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 44171.416667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46403.274715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42743.066667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47254.431870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39418.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49976.276753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47472.511268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 44171.416667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46403.274715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42743.066667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47254.431870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39418.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49976.276753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47472.511268                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               494.997011                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016794126                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2054129.547475                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    11.997011                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.019226                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.793264                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16786509                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16786509                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16786509                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16786509                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16786509                       # number of overall hits
system.cpu0.icache.overall_hits::total       16786509                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       771133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       771133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       771133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       771133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       771133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       771133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16786524                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16786524                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16786524                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16786524                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16786524                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16786524                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51408.866667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51408.866667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51408.866667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51408.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51408.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51408.866667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       613162                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       613162                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       613162                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       613162                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       613162                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       613162                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51096.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51096.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51096.833333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51096.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51096.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51096.833333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52258                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173618008                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52514                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.128042                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.271589                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.728411                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911217                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088783                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10425373                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10425373                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185177                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185177                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17620                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17620                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17610550                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17610550                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17610550                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17610550                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       132505                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       132505                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2925                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2925                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       135430                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        135430                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       135430                       # number of overall misses
system.cpu0.dcache.overall_misses::total       135430                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4270536616                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4270536616                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    174609659                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    174609659                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4445146275                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4445146275                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4445146275                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4445146275                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10557878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10557878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17745980                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17745980                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17745980                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17745980                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012550                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012550                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000407                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007632                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007632                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007632                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007632                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32229.248828                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32229.248828                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 59695.609915                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59695.609915                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32822.463819                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32822.463819                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32822.463819                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32822.463819                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       467806                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 29237.875000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23838                       # number of writebacks
system.cpu0.dcache.writebacks::total            23838                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80250                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80250                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2922                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2922                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83172                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83172                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83172                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83172                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52255                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52255                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52258                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52258                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52258                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52258                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    832226351                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    832226351                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       129103                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       129103                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    832355454                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    832355454                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    832355454                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    832355454                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15926.253009                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15926.253009                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 43034.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43034.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15927.809216                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15927.809216                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15927.809216                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15927.809216                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.996546                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926008753                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708503.234317                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996546                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18022831                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18022831                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18022831                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18022831                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18022831                       # number of overall hits
system.cpu1.icache.overall_hits::total       18022831                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       818949                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       818949                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       818949                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       818949                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       818949                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       818949                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18022847                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18022847                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18022847                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18022847                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18022847                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18022847                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51184.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51184.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51184.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51184.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51184.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51184.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       745048                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       745048                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       745048                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       745048                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       745048                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       745048                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49669.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49669.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49669.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49669.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49669.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49669.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54047                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231636420                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54303                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4265.628418                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.135394                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.864606                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.832560                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.167440                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22591075                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22591075                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4721282                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4721282                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10812                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10812                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10798                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27312357                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27312357                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27312357                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27312357                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       165796                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       165796                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       165796                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        165796                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       165796                       # number of overall misses
system.cpu1.dcache.overall_misses::total       165796                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6435325334                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6435325334                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6435325334                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6435325334                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6435325334                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6435325334                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22756871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22756871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4721282                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4721282                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27478153                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27478153                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27478153                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27478153                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007286                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007286                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006034                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006034                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006034                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006034                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38814.720102                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38814.720102                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38814.720102                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38814.720102                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38814.720102                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38814.720102                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12243                       # number of writebacks
system.cpu1.dcache.writebacks::total            12243                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111749                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111749                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111749                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111749                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54047                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54047                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54047                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54047                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54047                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54047                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1047368789                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1047368789                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1047368789                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1047368789                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1047368789                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1047368789                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19378.851537                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19378.851537                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19378.851537                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19378.851537                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19378.851537                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19378.851537                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.995620                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019271122                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2206214.549784                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.995620                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025634                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16126856                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16126856                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16126856                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16126856                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16126856                       # number of overall hits
system.cpu2.icache.overall_hits::total       16126856                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       903432                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       903432                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       903432                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       903432                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       903432                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       903432                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16126875                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16126875                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16126875                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16126875                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16126875                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16126875                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47549.052632                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47549.052632                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47549.052632                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47549.052632                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47549.052632                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47549.052632                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       743126                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       743126                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       743126                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       743126                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       743126                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       743126                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46445.375000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46445.375000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46445.375000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46445.375000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46445.375000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46445.375000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33545                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164383532                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33801                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4863.274223                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.638531                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.361469                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900932                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099068                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10519276                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10519276                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7178297                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7178297                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17375                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17375                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17342                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17342                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17697573                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17697573                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17697573                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17697573                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68291                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68291                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68291                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68291                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68291                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68291                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1819105335                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1819105335                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1819105335                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1819105335                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1819105335                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1819105335                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10587567                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10587567                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7178297                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7178297                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17342                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17342                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17765864                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17765864                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17765864                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17765864                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006450                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006450                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003844                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003844                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003844                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003844                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 26637.555974                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26637.555974                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 26637.555974                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26637.555974                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 26637.555974                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26637.555974                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7981                       # number of writebacks
system.cpu2.dcache.writebacks::total             7981                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34746                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34746                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34746                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34746                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34746                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34746                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33545                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33545                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33545                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33545                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33545                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33545                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    518458354                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    518458354                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    518458354                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    518458354                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    518458354                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    518458354                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001888                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001888                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15455.607512                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15455.607512                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15455.607512                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15455.607512                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15455.607512                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15455.607512                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
