// Seed: 1059702414
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output wor id_2
);
  assign id_0 = -1;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input tri id_2,
    output tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input wor id_7,
    output supply0 id_8,
    input wor id_9,
    output tri0 id_10,
    input supply1 id_11,
    output supply0 id_12,
    output wire id_13,
    input wire id_14,
    input uwire id_15,
    input supply0 id_16,
    input uwire id_17,
    input tri1 id_18,
    inout tri id_19,
    input wor id_20,
    output tri1 id_21,
    input uwire id_22,
    input tri id_23,
    output tri id_24
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3
  );
  logic id_26;
endmodule
