{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583487619575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583487619581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 03:40:19 2020 " "Processing started: Fri Mar 06 03:40:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583487619581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487619581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_BUCUR_S -c Lab3_BUCUR_S " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_BUCUR_S -c Lab3_BUCUR_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487619581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583487620291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583487620291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/timer_1ms.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/timer_1ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_1ms " "Found entity 1: timer_1ms" {  } { { "../src/timer_1ms.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/timer_1ms.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/sectimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/sectimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 secTimer " "Found entity 1: secTimer" {  } { { "../src/secTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/secTimer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/digittimer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/digittimer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer_2 " "Found entity 1: digitTimer_2" {  } { { "../src/digitTimer_2.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer_2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer " "Found entity 1: digitTimer" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629169 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cnt1000.v(14) " "Verilog HDL information at cnt1000.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "../src/cnt1000.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/cnt1000.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1583487629173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/cnt1000.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/cnt1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt1000 " "Found entity 1: cnt1000" {  } { { "../src/cnt1000.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/cnt1000.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629175 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand trng.v(17) " "Verilog HDL Declaration warning at trng.v(17): \"rand\" is SystemVerilog-2005 keyword" {  } { { "../src/trng.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/trng.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1583487629179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/trng.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/trng.v" { { "Info" "ISGN_ENTITY_NAME" "1 trng " "Found entity 1: trng" {  } { { "../src/trng.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/trng.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/loadreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/loadreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadreg " "Found entity 1: loadreg" {  } { { "../src/loadreg.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/loadreg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/lab3_bucur_s.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/lab3_bucur_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_BUCUR_S " "Found entity 1: Lab3_BUCUR_S" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "../src/decoder7.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/decoder7.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/cnt4.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/cnt4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt4 " "Found entity 1: cnt4" {  } { { "../src/cnt4.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/cnt4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/check.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/check.v" { { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "../src/check.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/check.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/button_press.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/button_press.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_press " "Found entity 1: button_press" {  } { { "../src/button_press.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/button_press.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/bshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/bshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 bshaper " "Found entity 1: bshaper" {  } { { "../src/bshaper.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/bshaper.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab3_bucur_s/src/access.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab3_bucur_s/src/access.v" { { "Info" "ISGN_ENTITY_NAME" "1 access " "Found entity 1: access" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/access.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583487629235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487629235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_BUCUR_S " "Elaborating entity \"Lab3_BUCUR_S\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583487629284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:bot_dec " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:bot_dec\"" {  } { { "../src/Lab3_BUCUR_S.v" "bot_dec" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583487629308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:player_sum " "Elaborating entity \"adder\" for hierarchy \"adder:player_sum\"" {  } { { "../src/Lab3_BUCUR_S.v" "player_sum" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583487629323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check check:sum_result " "Elaborating entity \"check\" for hierarchy \"check:sum_result\"" {  } { { "../src/Lab3_BUCUR_S.v" "sum_result" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583487629327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trng trng:pbot " "Elaborating entity \"trng\" for hierarchy \"trng:pbot\"" {  } { { "../src/Lab3_BUCUR_S.v" "pbot" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583487629331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt4 trng:pbot\|cnt4:counter " "Elaborating entity \"cnt4\" for hierarchy \"trng:pbot\|cnt4:counter\"" {  } { { "../src/trng.v" "counter" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/trng.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583487629334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt4.v(26) " "Verilog HDL assignment warning at cnt4.v(26): truncated value with size 32 to match size of target (4)" {  } { { "../src/cnt4.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/cnt4.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583487629335 "|Lab3_BUCUR_S|trng:pbot|cnt4:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadreg loadreg:player_num " "Elaborating entity \"loadreg\" for hierarchy \"loadreg:player_num\"" {  } { { "../src/Lab3_BUCUR_S.v" "player_num" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583487629338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access access:acc_ctl " "Elaborating entity \"access\" for hierarchy \"access:acc_ctl\"" {  } { { "../src/Lab3_BUCUR_S.v" "acc_ctl" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583487629343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bshaper bshaper:player_button " "Elaborating entity \"bshaper\" for hierarchy \"bshaper:player_button\"" {  } { { "../src/Lab3_BUCUR_S.v" "player_button" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583487629347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitTimer_2 digitTimer_2:timer " "Elaborating entity \"digitTimer_2\" for hierarchy \"digitTimer_2:timer\"" {  } { { "../src/Lab3_BUCUR_S.v" "timer" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583487629353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitTimer digitTimer_2:timer\|digitTimer:tens " "Elaborating entity \"digitTimer\" for hierarchy \"digitTimer_2:timer\|digitTimer:tens\"" {  } { { "../src/digitTimer_2.v" "tens" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer_2.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583487629356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secTimer secTimer:timer_clk " "Elaborating entity \"secTimer\" for hierarchy \"secTimer:timer_clk\"" {  } { { "../src/Lab3_BUCUR_S.v" "timer_clk" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583487629362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt1000 secTimer:timer_clk\|cnt1000:counter " "Elaborating entity \"cnt1000\" for hierarchy \"secTimer:timer_clk\|cnt1000:counter\"" {  } { { "../src/secTimer.v" "counter" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/secTimer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583487629366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cnt1000.v(28) " "Verilog HDL assignment warning at cnt1000.v(28): truncated value with size 32 to match size of target (10)" {  } { { "../src/cnt1000.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/cnt1000.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583487629367 "|Lab3_BUCUR_S|secTimer:timer_clk|cnt1000:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_1ms secTimer:timer_clk\|timer_1ms:timer " "Elaborating entity \"timer_1ms\" for hierarchy \"secTimer:timer_clk\|timer_1ms:timer\"" {  } { { "../src/secTimer.v" "timer" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/secTimer.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583487629369 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1583487629849 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1583487629850 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[0\] digitTimer_2:timer\|digitTimer:tens\|count\[0\]~_emulated digitTimer_2:timer\|digitTimer:tens\|count\[0\]~1 " "Register \"digitTimer_2:timer\|digitTimer:tens\|count\[0\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|count\[0\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|count\[0\]~1\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583487629850 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:tens|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[1\] digitTimer_2:timer\|digitTimer:tens\|count\[1\]~_emulated digitTimer_2:timer\|digitTimer:tens\|count\[1\]~5 " "Register \"digitTimer_2:timer\|digitTimer:tens\|count\[1\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|count\[1\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|count\[1\]~5\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583487629850 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:tens|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[2\] digitTimer_2:timer\|digitTimer:tens\|count\[2\]~_emulated digitTimer_2:timer\|digitTimer:tens\|count\[2\]~9 " "Register \"digitTimer_2:timer\|digitTimer:tens\|count\[2\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|count\[2\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|count\[2\]~9\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583487629850 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:tens|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[3\] digitTimer_2:timer\|digitTimer:tens\|count\[3\]~_emulated digitTimer_2:timer\|digitTimer:tens\|count\[3\]~13 " "Register \"digitTimer_2:timer\|digitTimer:tens\|count\[3\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|count\[3\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|count\[3\]~13\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583487629850 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:tens|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[0\] digitTimer_2:timer\|digitTimer:ones\|count\[0\]~_emulated digitTimer_2:timer\|digitTimer:ones\|count\[0\]~1 " "Register \"digitTimer_2:timer\|digitTimer:ones\|count\[0\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:ones\|count\[0\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:ones\|count\[0\]~1\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583487629850 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:ones|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[1\] digitTimer_2:timer\|digitTimer:ones\|count\[1\]~_emulated digitTimer_2:timer\|digitTimer:ones\|count\[1\]~5 " "Register \"digitTimer_2:timer\|digitTimer:ones\|count\[1\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:ones\|count\[1\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:ones\|count\[1\]~5\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583487629850 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:ones|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[2\] digitTimer_2:timer\|digitTimer:ones\|count\[2\]~_emulated digitTimer_2:timer\|digitTimer:ones\|count\[2\]~9 " "Register \"digitTimer_2:timer\|digitTimer:ones\|count\[2\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:ones\|count\[2\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:ones\|count\[2\]~9\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583487629850 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:ones|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[3\] digitTimer_2:timer\|digitTimer:ones\|count\[3\]~_emulated digitTimer_2:timer\|digitTimer:ones\|count\[3\]~13 " "Register \"digitTimer_2:timer\|digitTimer:ones\|count\[3\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:ones\|count\[3\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:ones\|count\[3\]~13\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583487629850 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:ones|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:ones\|noborrow_dn digitTimer_2:timer\|digitTimer:ones\|noborrow_dn~_emulated digitTimer_2:timer\|digitTimer:ones\|noborrow_dn~1 " "Register \"digitTimer_2:timer\|digitTimer:ones\|noborrow_dn\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:ones\|noborrow_dn~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:ones\|noborrow_dn~1\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583487629850 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:ones|noborrow_dn"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|noborrow_dn digitTimer_2:timer\|digitTimer:tens\|noborrow_dn~_emulated digitTimer_2:timer\|digitTimer:tens\|noborrow_dn~1 " "Register \"digitTimer_2:timer\|digitTimer:tens\|noborrow_dn\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|noborrow_dn~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|noborrow_dn~1\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1583487629850 "|Lab3_BUCUR_S|digitTimer_2:timer|digitTimer:tens|noborrow_dn"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1583487629850 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bot_digit\[0\] GND " "Pin \"bot_digit\[0\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|bot_digit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bot_digit\[1\] GND " "Pin \"bot_digit\[1\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|bot_digit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bot_digit\[2\] GND " "Pin \"bot_digit\[2\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|bot_digit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bot_digit\[3\] GND " "Pin \"bot_digit\[3\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|bot_digit[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bot_digit\[4\] GND " "Pin \"bot_digit\[4\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|bot_digit[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bot_digit\[5\] GND " "Pin \"bot_digit\[5\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|bot_digit[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bot_digit\[6\] VCC " "Pin \"bot_digit\[6\]\" is stuck at VCC" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|bot_digit[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player_digit\[0\] GND " "Pin \"player_digit\[0\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|player_digit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player_digit\[1\] GND " "Pin \"player_digit\[1\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|player_digit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player_digit\[2\] GND " "Pin \"player_digit\[2\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|player_digit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player_digit\[3\] GND " "Pin \"player_digit\[3\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|player_digit[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player_digit\[4\] GND " "Pin \"player_digit\[4\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|player_digit[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player_digit\[5\] GND " "Pin \"player_digit\[5\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|player_digit[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player_digit\[6\] VCC " "Pin \"player_digit\[6\]\" is stuck at VCC" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|player_digit[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_digit\[0\] GND " "Pin \"sum_digit\[0\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|sum_digit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_digit\[1\] GND " "Pin \"sum_digit\[1\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|sum_digit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_digit\[2\] GND " "Pin \"sum_digit\[2\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|sum_digit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_digit\[3\] GND " "Pin \"sum_digit\[3\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|sum_digit[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_digit\[4\] GND " "Pin \"sum_digit\[4\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|sum_digit[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_digit\[5\] GND " "Pin \"sum_digit\[5\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|sum_digit[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_digit\[6\] VCC " "Pin \"sum_digit\[6\]\" is stuck at VCC" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|sum_digit[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_status\[0\] GND " "Pin \"sum_status\[0\]\" is stuck at GND" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|sum_status[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum_status\[1\] VCC " "Pin \"sum_status\[1\]\" is stuck at VCC" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583487629897 "|Lab3_BUCUR_S|sum_status[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1583487629897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583487629971 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583487630443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/output_files/Lab3_BUCUR_S.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/output_files/Lab3_BUCUR_S.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487630500 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583487630632 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583487630632 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bot_sel " "No output dependent on input pin \"bot_sel\"" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583487630715 "|Lab3_BUCUR_S|bot_sel"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "player_sel " "No output dependent on input pin \"player_sel\"" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583487630715 "|Lab3_BUCUR_S|player_sel"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "player_data\[0\] " "No output dependent on input pin \"player_data\[0\]\"" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583487630715 "|Lab3_BUCUR_S|player_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "player_data\[1\] " "No output dependent on input pin \"player_data\[1\]\"" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583487630715 "|Lab3_BUCUR_S|player_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "player_data\[2\] " "No output dependent on input pin \"player_data\[2\]\"" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583487630715 "|Lab3_BUCUR_S|player_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "player_data\[3\] " "No output dependent on input pin \"player_data\[3\]\"" {  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583487630715 "|Lab3_BUCUR_S|player_data[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1583487630715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583487630715 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583487630715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583487630715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583487630715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583487630755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 03:40:30 2020 " "Processing ended: Fri Mar 06 03:40:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583487630755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583487630755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583487630755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583487630755 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1583487632052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583487632058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 03:40:31 2020 " "Processing started: Fri Mar 06 03:40:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583487632058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1583487632058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab3_BUCUR_S -c Lab3_BUCUR_S " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab3_BUCUR_S -c Lab3_BUCUR_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1583487632058 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1583487632245 ""}
{ "Info" "0" "" "Project  = Lab3_BUCUR_S" {  } {  } 0 0 "Project  = Lab3_BUCUR_S" 0 0 "Fitter" 0 0 1583487632246 ""}
{ "Info" "0" "" "Revision = Lab3_BUCUR_S" {  } {  } 0 0 "Revision = Lab3_BUCUR_S" 0 0 "Fitter" 0 0 1583487632246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1583487632323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1583487632323 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab3_BUCUR_S EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Lab3_BUCUR_S\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1583487632331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583487632386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583487632386 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1583487632713 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1583487632722 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583487633109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583487633109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583487633109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583487633109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583487633109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583487633109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583487633109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583487633109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583487633109 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1583487633109 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583487633112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583487633112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583487633112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583487633112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583487633112 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1583487633112 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1583487633115 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 61 " "No exact pin location assignment(s) for 23 pins of 61 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1583487633991 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1583487634212 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3_BUCUR_S.sdc " "Synopsys Design Constraints File file not found: 'Lab3_BUCUR_S.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1583487634213 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1583487634213 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1583487634217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1583487634218 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1583487634219 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583487634241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "access:acc_ctl\|pass_green " "Destination node access:acc_ctl\|pass_green" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/access.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "access:acc_ctl\|currentstate\[2\] " "Destination node access:acc_ctl\|currentstate\[2\]" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/access.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "access:acc_ctl\|currentstate\[1\] " "Destination node access:acc_ctl\|currentstate\[1\]" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/access.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "access:acc_ctl\|currentstate\[0\] " "Destination node access:acc_ctl\|currentstate\[0\]" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/access.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "access:acc_ctl\|reconf " "Destination node access:acc_ctl\|reconf" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/access.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "access:acc_ctl\|pass_OK " "Destination node access:acc_ctl\|pass_OK" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/access.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "access:acc_ctl\|enable " "Destination node access:acc_ctl\|enable" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/access.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "access:acc_ctl\|pass_red~2 " "Destination node access:acc_ctl\|pass_red~2" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/access.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634241 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583487634241 ""}  } { { "../src/Lab3_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/Lab3_BUCUR_S.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583487634241 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "Automatically promoted node secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583487634242 ""}  } { { "../src/timer_1ms.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/timer_1ms.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583487634242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "access:acc_ctl\|reconf  " "Automatically promoted node access:acc_ctl\|reconf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583487634242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[0\]~2 " "Destination node digitTimer_2:timer\|digitTimer:tens\|count\[0\]~2" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[1\]~6 " "Destination node digitTimer_2:timer\|digitTimer:tens\|count\[1\]~6" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[2\]~10 " "Destination node digitTimer_2:timer\|digitTimer:tens\|count\[2\]~10" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[3\]~14 " "Destination node digitTimer_2:timer\|digitTimer:tens\|count\[3\]~14" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[0\]~2 " "Destination node digitTimer_2:timer\|digitTimer:ones\|count\[0\]~2" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[1\]~6 " "Destination node digitTimer_2:timer\|digitTimer:ones\|count\[1\]~6" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[2\]~10 " "Destination node digitTimer_2:timer\|digitTimer:ones\|count\[2\]~10" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[3\]~14 " "Destination node digitTimer_2:timer\|digitTimer:ones\|count\[3\]~14" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:ones\|noborrow_dn~2 " "Destination node digitTimer_2:timer\|digitTimer:ones\|noborrow_dn~2" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "access:acc_ctl\|Mux5~0 " "Destination node access:acc_ctl\|Mux5~0" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/access.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583487634242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1583487634242 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583487634242 ""}  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/access.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583487634242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "Automatically promoted node digitTimer_2:timer\|digitTimer:ones\|borrow_up " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583487634242 ""}  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/digitTimer.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583487634242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "Automatically promoted node secTimer:timer_clk\|cnt1000:counter\|pulse_sec " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583487634242 ""}  } { { "../src/cnt1000.v" "" { Text "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/cnt1000.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583487634242 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1583487634489 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583487634489 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583487634489 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583487634490 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583487634491 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1583487634492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1583487634492 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1583487634492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1583487634493 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1583487634493 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1583487634493 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 2.5V 8 15 0 " "Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 8 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1583487634500 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1583487634500 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1583487634500 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583487634501 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583487634501 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583487634501 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 14 57 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583487634501 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 9 56 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583487634501 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583487634501 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 65 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583487634501 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583487634501 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1583487634501 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1583487634501 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583487634590 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1583487634599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1583487636435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583487636578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1583487636616 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1583487650283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583487650283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1583487650531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1583487653511 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1583487653511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1583487654434 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1583487654434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583487654439 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1583487654564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583487654575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583487654808 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583487654808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583487655013 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583487655618 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/output_files/Lab3_BUCUR_S.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/syn/output_files/Lab3_BUCUR_S.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1583487656061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6310 " "Peak virtual memory: 6310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583487656419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 03:40:56 2020 " "Processing ended: Fri Mar 06 03:40:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583487656419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583487656419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583487656419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1583487656419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1583487657490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583487657496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 03:40:57 2020 " "Processing started: Fri Mar 06 03:40:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583487657496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1583487657496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab3_BUCUR_S -c Lab3_BUCUR_S " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab3_BUCUR_S -c Lab3_BUCUR_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1583487657496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1583487657848 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1583487660491 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1583487660587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583487661919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 03:41:01 2020 " "Processing ended: Fri Mar 06 03:41:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583487661919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583487661919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583487661919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1583487661919 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1583487662525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1583487663186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583487663191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 03:41:02 2020 " "Processing started: Fri Mar 06 03:41:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583487663191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1583487663191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab3_BUCUR_S -c Lab3_BUCUR_S " "Command: quartus_sta Lab3_BUCUR_S -c Lab3_BUCUR_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1583487663192 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1583487663379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1583487663821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1583487663821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487663875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487663875 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1583487664277 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3_BUCUR_S.sdc " "Synopsys Design Constraints File file not found: 'Lab3_BUCUR_S.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1583487664302 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487664302 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RESET RESET " "create_clock -period 1.000 -name RESET RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583487664304 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583487664304 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name access:acc_ctl\|reconf access:acc_ctl\|reconf " "create_clock -period 1.000 -name access:acc_ctl\|reconf access:acc_ctl\|reconf" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583487664304 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secTimer:timer_clk\|cnt1000:counter\|pulse_sec secTimer:timer_clk\|cnt1000:counter\|pulse_sec " "create_clock -period 1.000 -name secTimer:timer_clk\|cnt1000:counter\|pulse_sec secTimer:timer_clk\|cnt1000:counter\|pulse_sec" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583487664304 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name digitTimer_2:timer\|digitTimer:ones\|borrow_up digitTimer_2:timer\|digitTimer:ones\|borrow_up " "create_clock -period 1.000 -name digitTimer_2:timer\|digitTimer:ones\|borrow_up digitTimer_2:timer\|digitTimer:ones\|borrow_up" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583487664304 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " "create_clock -period 1.000 -name secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583487664304 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583487664304 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1583487664305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583487664307 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1583487664308 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1583487664327 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1583487664359 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583487664359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.130 " "Worst-case setup slack is -4.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.130            -137.641 CLOCK  " "   -4.130            -137.641 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.932             -20.172 RESET  " "   -2.932             -20.172 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.411             -25.019 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "   -2.411             -25.019 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.409             -13.774 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -2.409             -13.774 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.903             -11.055 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -1.903             -11.055 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487664365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "    0.294               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 RESET  " "    0.440               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "    0.458               0.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 CLOCK  " "    0.654               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "    0.701               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487664375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.111 " "Worst-case recovery slack is 0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "    0.111               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "    0.418               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487664382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.380 " "Worst-case removal slack is -0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.380              -2.279 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -0.380              -2.279 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158              -0.948 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -0.158              -0.948 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487664388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.975 CLOCK  " "   -3.000             -47.975 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 RESET  " "   -3.000             -13.280 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -14.135 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "   -1.285             -14.135 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -1.285              -7.710 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -1.285              -7.710 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 access:acc_ctl\|reconf  " "    0.460               0.000 access:acc_ctl\|reconf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487664395 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583487664561 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1583487664581 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1583487664824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583487664863 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1583487664877 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583487664877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.721 " "Worst-case setup slack is -3.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.721            -123.851 CLOCK  " "   -3.721            -123.851 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.495             -17.107 RESET  " "   -2.495             -17.107 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.152             -12.193 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -2.152             -12.193 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.134             -22.139 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "   -2.134             -22.139 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.691              -9.582 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -1.691              -9.582 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487664885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "    0.280               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 RESET  " "    0.387               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519               0.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "    0.519               0.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 CLOCK  " "    0.598               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "    0.645               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487664895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.172 " "Worst-case recovery slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "    0.172               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "    0.417               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487664905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.349 " "Worst-case removal slack is -0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.349              -2.093 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -0.349              -2.093 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157              -0.942 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -0.157              -0.942 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487664915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.975 CLOCK  " "   -3.000             -47.975 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 RESET  " "   -3.000             -13.280 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -14.135 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "   -1.285             -14.135 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -1.285              -7.710 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -1.285              -7.710 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 access:acc_ctl\|reconf  " "    0.468               0.000 access:acc_ctl\|reconf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487664923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487664923 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583487665111 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583487665184 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1583487665186 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583487665186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.545 " "Worst-case setup slack is -1.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545             -51.381 CLOCK  " "   -1.545             -51.381 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.442              -9.542 RESET  " "   -1.442              -9.542 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.022              -5.794 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -1.022              -5.794 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.683              -7.405 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "   -0.683              -7.405 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450              -2.490 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -0.450              -2.490 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487665197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.027 " "Worst-case hold slack is 0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "    0.027               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "    0.051               0.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 CLOCK  " "    0.136               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 RESET  " "    0.201               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "    0.272               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487665210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.239 " "Worst-case recovery slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "    0.239               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "    0.511               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487665222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.221 " "Worst-case removal slack is -0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221              -1.326 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -0.221              -1.326 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.504 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -0.084              -0.504 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487665233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.134 CLOCK  " "   -3.000             -40.134 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.976 RESET  " "   -3.000             -11.976 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "   -1.000             -11.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -1.000              -6.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -1.000              -6.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 access:acc_ctl\|reconf  " "    0.402               0.000 access:acc_ctl\|reconf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583487665244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583487665244 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583487665861 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583487665862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583487666006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 03:41:06 2020 " "Processing ended: Fri Mar 06 03:41:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583487666006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583487666006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583487666006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583487666006 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Quartus Prime Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583487666733 ""}
