// Seed: 737721866
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  wire id_4;
  assign module_1.id_0 = 0;
  wire id_5;
  wire id_6;
  assign id_5 = id_1;
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1,
    output uwire id_2,
    output wire  id_3
);
  logic [7:0] id_5;
  wire id_6;
  tri id_7;
  assign id_5 = id_5[1];
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
  wire id_8;
  assign id_7 = 1'h0;
endmodule
