 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w8
Version: K-2015.06-SP2
Date   : Sat Mar 15 19:04:17 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_119_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_119_/E (EDFQD1)                       0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_119_/CP (EDFQD1)                                0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_118_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_118_/E (EDFQD1)                       0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_118_/CP (EDFQD1)                                0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_117_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_117_/E (EDFQD1)                       0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_117_/CP (EDFQD1)                                0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_116_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_116_/E (EDFQD1)                       0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_116_/CP (EDFQD1)                                0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_115_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_115_/E (EDFQD1)                       0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_115_/CP (EDFQD1)                                0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_114_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_114_/E (EDFQD1)                       0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_114_/CP (EDFQD1)                                0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_113_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_113_/E (EDFQD1)                       0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_113_/CP (EDFQD1)                                0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_112_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_112_/E (EDFQD1)                       0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_112_/CP (EDFQD1)                                0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_111_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_111_/E (EDFQD1)                       0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_111_/CP (EDFQD1)                                0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_110_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_110_/E (EDFQD1)                       0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_110_/CP (EDFQD1)                                0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_109_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_109_/E (EDFQD1)                       0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_109_/CP (EDFQD1)                                0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_108_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_108_/E (EDFQD1)                       0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_108_/CP (EDFQD1)                                0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_107_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_107_/E (EDFQD1)                       0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_107_/CP (EDFQD1)                                0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_106_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_106_/E (EDFQD1)                       0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_106_/CP (EDFQD1)                                0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_95_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_95_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_95_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_94_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_94_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_94_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_93_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_93_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_93_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_92_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_92_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_92_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_91_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_91_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_91_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_90_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_90_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_90_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_89_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_89_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_89_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_88_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_88_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_88_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_87_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_87_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_87_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_86_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_86_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_86_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_85_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_85_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_85_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_84_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_84_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_84_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_83_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_83_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_83_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_82_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_82_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_82_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_81_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_81_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_81_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_79_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_79_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_79_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_78_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_78_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_78_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_77_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_77_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_77_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_76_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_76_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_76_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_75_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_75_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_75_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_74_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_74_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_74_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_73_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_73_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_73_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_72_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_72_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_72_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_71_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_71_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_71_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_70_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_70_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_70_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_69_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_69_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_69_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_68_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_68_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_68_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_59_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_59_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_59_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_58_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_58_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_58_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_57_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_57_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_57_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_56_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_56_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_56_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_55_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_55_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_55_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_54_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_54_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_54_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_53_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_53_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_53_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_52_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_52_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_52_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_51_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_51_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_51_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_50_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_50_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_50_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_49_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_49_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_49_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_48_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_48_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_48_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_47_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_47_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_47_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_46_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_46_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_46_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_45_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_45_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_45_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_44_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_44_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_44_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_43_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_43_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_43_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_42_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_42_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_42_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_41_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_41_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_41_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_40_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_40_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_40_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_39_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_39_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_39_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_38_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_38_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_38_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_37_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_37_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_37_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_36_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_36_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_36_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_35_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_35_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_35_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_34_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_34_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_33_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_33_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_33_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_32_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_32_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_32_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_31_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_31_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_30_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_30_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_29_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_29_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_28_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_28_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_28_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_27_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_27_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_26_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_26_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_25_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_25_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_24_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_24_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_23_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_23_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_22_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_22_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_21_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_21_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_20_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_20_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_19_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_19_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_18_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_18_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_17_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_17_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_15_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_15_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_14_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_14_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_13_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_13_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_12_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_12_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_11_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_11_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_10_/E (EDFQD1)                        0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_10_/CP (EDFQD1)                                 0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_9_/E (EDFQD1)                         0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_9_/CP (EDFQD1)                                  0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_8_/E (EDFQD1)                         0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_8_/CP (EDFQD1)                                  0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_7_/E (EDFQD1)                         0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_7_/CP (EDFQD1)                                  0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_6_/E (EDFQD1)                         0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_6_/CP (EDFQD1)                                  0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_5_/E (EDFQD1)                         0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_5_/CP (EDFQD1)                                  0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_4_/E (EDFQD1)                         0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_4_/CP (EDFQD1)                                  0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_3_/E (EDFQD1)                         0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_3_/CP (EDFQD1)                                  0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_2_/E (EDFQD1)                         0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_2_/CP (EDFQD1)                                  0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_1_/E (EDFQD1)                         0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_1_/CP (EDFQD1)                                  0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory6_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.016     0.002      0.202 f
  A[0] (net)                     4        0.004               0.000      0.202 f
  U686/ZN (INVD0)                                   0.095     0.058      0.260 r
  n540 (net)                     3        0.005               0.000      0.260 r
  U1114/ZN (CKND2D0)                                0.062     0.062      0.322 f
  n537 (net)                     2        0.002               0.000      0.322 f
  U1146/ZN (NR2D1)                                  0.414     0.247      0.569 r
  n999 (net)                    33        0.023               0.000      0.569 r
  U681/Z (BUFFD1)                                   0.600     0.400      0.969 r
  n1065 (net)                   97        0.068               0.000      0.969 r
  U666/ZN (INR2XD0)                                 0.656     0.454      1.423 r
  N208 (net)                    21        0.037               0.000      1.423 r
  U670/Z (BUFFD3)                                   0.551     0.402      1.825 r
  n527 (net)                   108        0.194               0.000      1.825 r
  memory6_reg_0_/E (EDFQD1)                         0.551     0.000      1.825 r
  data arrival time                                                      1.825

  clock CLK (rise edge)                                       4.000      4.000
  clock network delay (ideal)                                 0.000      4.000
  memory6_reg_0_/CP (EDFQD1)                                  0.000      4.000 r
  library setup time                                         -0.174      3.826
  data required time                                                     3.826
  -------------------------------------------------------------------------------
  data required time                                                     3.826
  data arrival time                                                     -1.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.001


1
