module regfile (
    input clk,  // clock
    input rst,  // reset
    input write_address[4], // write address
    input werf,
    input rdata[16],
    input ra[4], // read address ra
    input rb[4], // read address rb
    
    output radata[16],
    output rbdata[16],
    output a[16],
    output x[16]
  ) {
  
  .clk(clk), .rst(rst) {
    dff storeA[16];
    dff storex[16];
    dff storeC[16];
    dff storeB[16];
    dff storeZ[16];
  }
  
  always {
    //default values
    radata = 0;
    rbdata = 0;
    
    
    if (werf) {
      case (write_address) {
        b0000: storeA.d = d35; //rdata;
        b0001: storex.d = d3; // rdata;
        b0010: storeC.d = rdata;
        b0011: storeB.d = rdata;
        b0100: storeZ.d = rdata;
      }
    }
    
    case (ra) {
      b0000: radata = d35; //storeA.q;
      b0001: radata = d3; //storex.q;
      b0010: radata = storeC.q;
      b0011: radata = storeB.q;
      b0100: radata = storeZ.q;      
    }
    
    case (rb) {
      b0000: rbdata = d35; //storeA.q;
      b0001: rbdata = d3; //storex.q;
      b0010: rbdata = storeC.q;
      b0011: rbdata = storeB.q;
      b0100: rbdata = storeZ.q;      
    }
    
    a = d35; //storeA.q;
    x = d3; //storex.q;
  }
}
